Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,33
design__inferred_latch__count,0
design__instance__count,14746
design__instance__area,85200.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,450
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005396461929194629
power__switching__total,0.00021896457474213094
power__leakage__total,9.244357102033973E-8
power__total,0.0007587032159790397
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.8846436056314511
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.3846436611426038
timing__hold__ws__corner:nom_tt_025C_1v80,0.3040440207882606
timing__setup__ws__corner:nom_tt_025C_1v80,57.2062946538652
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304044
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,92.075951
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,50
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,450
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.8638977555619678
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.3638978110731204
timing__hold__ws__corner:nom_ss_100C_1v60,0.8404432943027017
timing__setup__ws__corner:nom_ss_100C_1v60,54.40311111145651
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.840443
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,83.953735
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,450
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.5049708571998909
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.004970801688738
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08936707182776799
timing__setup__ws__corner:nom_ff_n40C_1v95,58.20634095016664
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.089367
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,94.954269
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,50
design__max_fanout_violation__count,450
design__max_cap_violation__count,3
clock__skew__worst_hold,1.9170234831050141
clock__skew__worst_setup,0.9834866532869986
timing__hold__ws,0.08906342582194532
timing__setup__ws,54.37902371203301
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.089063
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,83.677490
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 400.0
design__core__bbox,5.52 10.88 544.18 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,220000
design__core__area,203657
design__instance__count__stdcell,14746
design__instance__area__stdcell,85200.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.418354
design__instance__utilization__stdcell,0.418354
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,222517
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,516
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,7613
route__net__special,2
route__drc_errors__iter:1,6064
route__wirelength__iter:1,265113
route__drc_errors__iter:2,2538
route__wirelength__iter:2,262641
route__drc_errors__iter:3,2234
route__wirelength__iter:3,261771
route__drc_errors__iter:4,255
route__wirelength__iter:4,261233
route__drc_errors__iter:5,0
route__wirelength__iter:5,261199
route__drc_errors,0
route__wirelength,261199
route__vias,62395
route__vias__singlecut,62395
route__vias__multicut,0
design__disconnected_pin__count,164
design__critical_disconnected_pin__count,0
route__wirelength__max,863.44
timing__unannotated_net__count__corner:nom_tt_025C_1v80,431
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,431
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,431
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,450
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.854525141500704
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.3545251970118568
timing__hold__ws__corner:min_tt_025C_1v80,0.3016512680579168
timing__setup__ws__corner:min_tt_025C_1v80,57.23797775534881
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.301651
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,92.270203
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,431
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,50
design__max_fanout_violation__count__corner:min_ss_100C_1v60,450
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.8121813451662387
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.3121814006773915
timing__hold__ws__corner:min_ss_100C_1v60,0.8365492979560016
timing__setup__ws__corner:min_ss_100C_1v60,54.45576232966542
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.836549
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,84.218658
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,431
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,450
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.48348659777584574
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.9834866532869986
timing__hold__ws__corner:min_ff_n40C_1v95,0.08906342582194532
timing__setup__ws__corner:min_ff_n40C_1v95,58.22622193647548
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.089063
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,95.081406
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,431
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,450
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.919008228862269
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.4190082843734217
timing__hold__ws__corner:max_tt_025C_1v80,0.3072164831708503
timing__setup__ws__corner:max_tt_025C_1v80,57.19201274447251
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.307216
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,91.925659
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,431
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,50
design__max_fanout_violation__count__corner:max_ss_100C_1v60,450
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.9170234831050141
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.4170235386161667
timing__hold__ws__corner:max_ss_100C_1v60,0.8446881211351054
timing__setup__ws__corner:max_ss_100C_1v60,54.37902371203301
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.844688
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,83.677490
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,431
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,450
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.5306538691995147
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.0306538136883618
timing__hold__ws__corner:max_ff_n40C_1v95,0.09071021968094632
timing__setup__ws__corner:max_ff_n40C_1v95,58.1965923035563
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.090710
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,94.853523
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,431
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,431
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000057673
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000665846
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000716096
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000665846
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000069999999999999998949950195947788955663781962357461452484130859375
ir__drop__worst,0.0000576999999999999998241857757097506009813514538109302520751953125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
