{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:40:31 2017 " "Info: Processing started: Thu Sep 14 11:40:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"lab2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[15] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[14] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[13] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[12] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[11] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[10] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[9] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[8] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[7] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[6] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[5] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[4] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[3] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[2] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[1] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[0] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 360 1360 1536 376 "q\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[15\] " "Info: Pin D\[15\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[15] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD/CNT " "Info: Pin LD/CNT not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { LD/CNT } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 448 544 712 464 "LD/CNT" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD/CNT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[14\] " "Info: Pin D\[14\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[14] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[13\] " "Info: Pin D\[13\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[13] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[12\] " "Info: Pin D\[12\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[12] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[11\] " "Info: Pin D\[11\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[11] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[10\] " "Info: Pin D\[10\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[10] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[9\] " "Info: Pin D\[9\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[9] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[8\] " "Info: Pin D\[8\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[8] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[7] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[6] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[5] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[4] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[3] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[2] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[1] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { D[0] } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 352 544 712 368 "D\[15..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { CLK } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { RST } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 656 536 704 672 "RST" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { CLK } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RST (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { RST } } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 656 536 704 672 "RST" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 17 16 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 17 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] register lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] -2.95 ns " "Info: Slack time is -2.95 ns between source register \"lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLK~clkctrl 2 COMB Unassigned 16 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLK~clkctrl 2 COMB Unassigned 16 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLK~clkctrl 2 COMB Unassigned 16 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.608 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLK~clkctrl 2 COMB Unassigned 16 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.711 ns - Longest register register " "Info: - Longest register to register delay is 3.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.521 ns) 0.971 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[2\]~45 2 COMB Unassigned 3 " "Info: 2: + IC(0.450 ns) + CELL(0.521 ns) = 0.971 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[2\]~45'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 } "NODE_NAME" } } { "db/mux_m4e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/db/mux_m4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 2.197 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~19 3 COMB Unassigned 2 " "Info: 3: + IC(0.709 ns) + CELL(0.517 ns) = 2.197 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.277 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~21 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.277 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~21'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.357 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~23 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.437 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~25 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~25'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.517 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~27 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~27'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.597 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~29 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.597 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~29'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.677 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~31 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~31'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.757 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~33 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.757 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~33'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.837 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~35 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.837 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~35'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.917 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~37 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~37'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.997 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~39 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~39'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.077 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~41 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.077 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~41'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.157 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~43 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.157 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~43'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.615 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~44 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 3.615 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~44'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.711 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] 17 REG Unassigned 1 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 3.711 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.552 ns ( 68.77 % ) " "Info: Total cell delay = 2.552 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 31.23 % ) " "Info: Total interconnect delay = 1.159 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.711 ns register register " "Info: Estimated most critical path is register to register delay of 3.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LAB_X45_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X45_Y8; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.521 ns) 0.971 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[2\]~45 2 COMB LAB_X46_Y8 3 " "Info: 2: + IC(0.450 ns) + CELL(0.521 ns) = 0.971 ns; Loc. = LAB_X46_Y8; Fanout = 3; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[2\]~45'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 } "NODE_NAME" } } { "db/mux_m4e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/PC/PC_/db/mux_m4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 2.197 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~19 3 COMB LAB_X45_Y8 2 " "Info: 3: + IC(0.709 ns) + CELL(0.517 ns) = 2.197 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.277 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~21 4 COMB LAB_X45_Y8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.277 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~21'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.357 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~23 5 COMB LAB_X45_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.357 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.437 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~25 6 COMB LAB_X45_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.437 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~25'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.517 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~27 7 COMB LAB_X45_Y8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.517 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~27'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.597 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~29 8 COMB LAB_X45_Y8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.597 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~29'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.677 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~31 9 COMB LAB_X45_Y8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.677 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~31'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.757 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~33 10 COMB LAB_X45_Y8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.757 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~33'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.837 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~35 11 COMB LAB_X45_Y8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.837 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~35'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.917 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~37 12 COMB LAB_X45_Y8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.917 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~37'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.997 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~39 13 COMB LAB_X45_Y8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.997 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~39'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.077 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~41 14 COMB LAB_X45_Y8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.077 ns; Loc. = LAB_X45_Y8; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~41'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.157 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~43 15 COMB LAB_X45_Y8 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.157 ns; Loc. = LAB_X45_Y8; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~43'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.615 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~44 16 COMB LAB_X45_Y8 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 3.615 ns; Loc. = LAB_X45_Y8; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~44'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.711 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] 17 REG LAB_X45_Y8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 3.711 ns; Loc. = LAB_X45_Y8; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.552 ns ( 68.77 % ) " "Info: Total cell delay = 2.552 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 31.23 % ) " "Info: Total interconnect delay = 1.159 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]~45 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~19 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~21 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~23 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]~25 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]~27 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]~29 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[8]~31 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[9]~33 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[10]~35 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[11]~37 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[12]~39 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[13]~41 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[14]~43 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15]~44 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Info: Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Info: Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Info: Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Info: Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Info: Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Info: Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Info: Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Info: Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:40:34 2017 " "Info: Processing ended: Thu Sep 14 11:40:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
