///////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version : 3.3
//  \   \         Application : 7 Series FPGAs Transceivers Wizard
//  /   /         Filename : gtwizard_0_multi_gt.v
// /___/   /\     
// \   \  /  \ 
//  \___\/\___\
//
//
// Module gtwizard_0_multi_gt (a Multi GT Wrapper)
// Generated by Xilinx 7 Series FPGAs Transceivers Wizard
// 
// 
// (c) Copyright 2010-2012 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES. 


`default_nettype wire

`timescale 1ns / 1ps
`define DLY #1

//***************************** Entity Declaration ****************************
(* DowngradeIPIdentifiedWarnings="yes" *)
(* CORE_GENERATION_INFO = "gtwizard_0_multi_gt,gtwizard_v3_3,{protocol_file=Start_from_scratch}" *) module gtwizard_0_multi_gt #
(
    // Simulation attributes
    parameter   EXAMPLE_SIMULATION       =   0,             // Set to 1 for Simulation

    parameter   WRAPPER_SIM_GTRESET_SPEEDUP    = "FALSE"    // Set to "TRUE" to speed up sim reset
)
(
    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT0  (X0Y28)
    //____________________________CHANNEL PORTS________________________________
output gt0_rxpmaresetdone_out,
output gt0_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt0_drpaddr_in,
    input           gt0_drpclk_in,
    input   [15:0]  gt0_drpdi_in,
    output  [15:0]  gt0_drpdo_out,
    input           gt0_drpen_in,
    output          gt0_drprdy_out,
    input           gt0_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt0_eyescanreset_in,
    input           gt0_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt0_eyescandataerror_out,
    input           gt0_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt0_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt0_rxusrclk_in,
    input           gt0_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt0_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt0_rxprbserr_out,
    input   [2:0]   gt0_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt0_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt0_rxdisperr_out,
    output  [3:0]   gt0_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt0_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt0_rxmcommaalignen_in,
    input           gt0_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt0_rxchanbondseq_out,
    input           gt0_rxchbonden_in,
    input   [2:0]   gt0_rxchbondlevel_in,
    input           gt0_rxchbondmaster_in,
    output  [4:0]   gt0_rxchbondo_out,
    input           gt0_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt0_rxchanisaligned_out,
    output          gt0_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt0_rxdfeagchold_in,
    input           gt0_rxdfelfhold_in,
    output  [6:0]   gt0_rxmonitorout_out,
    input   [1:0]   gt0_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt0_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt0_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt0_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt0_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt0_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt0_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt0_gttxreset_in,
    input           gt0_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt0_txchardispmode_in,
    input   [3:0]   gt0_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt0_txusrclk_in,
    input           gt0_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt0_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt0_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt0_gthtxn_out,
    output          gt0_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt0_txoutclk_out,
    output          gt0_txoutclkfabric_out,
    output          gt0_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt0_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt0_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt0_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT1  (X0Y29)
    //____________________________CHANNEL PORTS________________________________
output gt1_rxpmaresetdone_out,
output gt1_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt1_drpaddr_in,
    input           gt1_drpclk_in,
    input   [15:0]  gt1_drpdi_in,
    output  [15:0]  gt1_drpdo_out,
    input           gt1_drpen_in,
    output          gt1_drprdy_out,
    input           gt1_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt1_eyescanreset_in,
    input           gt1_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt1_eyescandataerror_out,
    input           gt1_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt1_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt1_rxusrclk_in,
    input           gt1_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt1_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt1_rxprbserr_out,
    input   [2:0]   gt1_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt1_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt1_rxdisperr_out,
    output  [3:0]   gt1_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt1_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt1_rxmcommaalignen_in,
    input           gt1_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt1_rxchanbondseq_out,
    input           gt1_rxchbonden_in,
    input   [2:0]   gt1_rxchbondlevel_in,
    input           gt1_rxchbondmaster_in,
    output  [4:0]   gt1_rxchbondo_out,
    input           gt1_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt1_rxchanisaligned_out,
    output          gt1_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt1_rxdfeagchold_in,
    input           gt1_rxdfelfhold_in,
    output  [6:0]   gt1_rxmonitorout_out,
    input   [1:0]   gt1_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt1_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt1_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt1_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt1_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt1_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt1_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt1_gttxreset_in,
    input           gt1_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt1_txchardispmode_in,
    input   [3:0]   gt1_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt1_txusrclk_in,
    input           gt1_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt1_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt1_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt1_gthtxn_out,
    output          gt1_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt1_txoutclk_out,
    output          gt1_txoutclkfabric_out,
    output          gt1_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt1_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt1_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt1_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT2  (X0Y32)
    //____________________________CHANNEL PORTS________________________________
output gt2_rxpmaresetdone_out,
output gt2_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt2_drpaddr_in,
    input           gt2_drpclk_in,
    input   [15:0]  gt2_drpdi_in,
    output  [15:0]  gt2_drpdo_out,
    input           gt2_drpen_in,
    output          gt2_drprdy_out,
    input           gt2_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt2_eyescanreset_in,
    input           gt2_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt2_eyescandataerror_out,
    input           gt2_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt2_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt2_rxusrclk_in,
    input           gt2_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt2_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt2_rxprbserr_out,
    input   [2:0]   gt2_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt2_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt2_rxdisperr_out,
    output  [3:0]   gt2_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt2_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt2_rxmcommaalignen_in,
    input           gt2_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt2_rxchanbondseq_out,
    input           gt2_rxchbonden_in,
    input   [2:0]   gt2_rxchbondlevel_in,
    input           gt2_rxchbondmaster_in,
    output  [4:0]   gt2_rxchbondo_out,
    input           gt2_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt2_rxchanisaligned_out,
    output          gt2_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt2_rxdfeagchold_in,
    input           gt2_rxdfelfhold_in,
    output  [6:0]   gt2_rxmonitorout_out,
    input   [1:0]   gt2_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt2_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt2_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt2_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt2_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt2_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt2_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt2_gttxreset_in,
    input           gt2_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt2_txchardispmode_in,
    input   [3:0]   gt2_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt2_txusrclk_in,
    input           gt2_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt2_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt2_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt2_gthtxn_out,
    output          gt2_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt2_txoutclk_out,
    output          gt2_txoutclkfabric_out,
    output          gt2_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt2_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt2_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt2_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT3  (X0Y33)
    //____________________________CHANNEL PORTS________________________________
output gt3_rxpmaresetdone_out,
output gt3_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt3_drpaddr_in,
    input           gt3_drpclk_in,
    input   [15:0]  gt3_drpdi_in,
    output  [15:0]  gt3_drpdo_out,
    input           gt3_drpen_in,
    output          gt3_drprdy_out,
    input           gt3_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt3_eyescanreset_in,
    input           gt3_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt3_eyescandataerror_out,
    input           gt3_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt3_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt3_rxusrclk_in,
    input           gt3_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt3_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt3_rxprbserr_out,
    input   [2:0]   gt3_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt3_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt3_rxdisperr_out,
    output  [3:0]   gt3_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt3_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt3_rxmcommaalignen_in,
    input           gt3_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt3_rxchanbondseq_out,
    input           gt3_rxchbonden_in,
    input   [2:0]   gt3_rxchbondlevel_in,
    input           gt3_rxchbondmaster_in,
    output  [4:0]   gt3_rxchbondo_out,
    input           gt3_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt3_rxchanisaligned_out,
    output          gt3_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt3_rxdfeagchold_in,
    input           gt3_rxdfelfhold_in,
    output  [6:0]   gt3_rxmonitorout_out,
    input   [1:0]   gt3_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt3_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt3_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt3_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt3_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt3_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt3_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt3_gttxreset_in,
    input           gt3_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt3_txchardispmode_in,
    input   [3:0]   gt3_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt3_txusrclk_in,
    input           gt3_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt3_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt3_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt3_gthtxn_out,
    output          gt3_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt3_txoutclk_out,
    output          gt3_txoutclkfabric_out,
    output          gt3_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt3_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt3_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt3_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT4  (X0Y34)
    //____________________________CHANNEL PORTS________________________________
output gt4_rxpmaresetdone_out,
output gt4_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt4_drpaddr_in,
    input           gt4_drpclk_in,
    input   [15:0]  gt4_drpdi_in,
    output  [15:0]  gt4_drpdo_out,
    input           gt4_drpen_in,
    output          gt4_drprdy_out,
    input           gt4_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt4_eyescanreset_in,
    input           gt4_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt4_eyescandataerror_out,
    input           gt4_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt4_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt4_rxusrclk_in,
    input           gt4_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt4_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt4_rxprbserr_out,
    input   [2:0]   gt4_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt4_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt4_rxdisperr_out,
    output  [3:0]   gt4_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt4_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt4_rxmcommaalignen_in,
    input           gt4_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt4_rxchanbondseq_out,
    input           gt4_rxchbonden_in,
    input   [2:0]   gt4_rxchbondlevel_in,
    input           gt4_rxchbondmaster_in,
    output  [4:0]   gt4_rxchbondo_out,
    input           gt4_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt4_rxchanisaligned_out,
    output          gt4_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt4_rxdfeagchold_in,
    input           gt4_rxdfelfhold_in,
    output  [6:0]   gt4_rxmonitorout_out,
    input   [1:0]   gt4_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt4_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt4_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt4_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt4_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt4_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt4_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt4_gttxreset_in,
    input           gt4_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt4_txchardispmode_in,
    input   [3:0]   gt4_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt4_txusrclk_in,
    input           gt4_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt4_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt4_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt4_gthtxn_out,
    output          gt4_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt4_txoutclk_out,
    output          gt4_txoutclkfabric_out,
    output          gt4_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt4_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt4_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt4_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT5  (X0Y35)
    //____________________________CHANNEL PORTS________________________________
output gt5_rxpmaresetdone_out,
output gt5_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt5_drpaddr_in,
    input           gt5_drpclk_in,
    input   [15:0]  gt5_drpdi_in,
    output  [15:0]  gt5_drpdo_out,
    input           gt5_drpen_in,
    output          gt5_drprdy_out,
    input           gt5_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt5_eyescanreset_in,
    input           gt5_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt5_eyescandataerror_out,
    input           gt5_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt5_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt5_rxusrclk_in,
    input           gt5_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt5_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt5_rxprbserr_out,
    input   [2:0]   gt5_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt5_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt5_rxdisperr_out,
    output  [3:0]   gt5_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt5_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt5_rxmcommaalignen_in,
    input           gt5_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt5_rxchanbondseq_out,
    input           gt5_rxchbonden_in,
    input   [2:0]   gt5_rxchbondlevel_in,
    input           gt5_rxchbondmaster_in,
    output  [4:0]   gt5_rxchbondo_out,
    input           gt5_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt5_rxchanisaligned_out,
    output          gt5_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt5_rxdfeagchold_in,
    input           gt5_rxdfelfhold_in,
    output  [6:0]   gt5_rxmonitorout_out,
    input   [1:0]   gt5_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt5_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt5_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt5_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt5_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt5_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt5_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt5_gttxreset_in,
    input           gt5_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt5_txchardispmode_in,
    input   [3:0]   gt5_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt5_txusrclk_in,
    input           gt5_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt5_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt5_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt5_gthtxn_out,
    output          gt5_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt5_txoutclk_out,
    output          gt5_txoutclkfabric_out,
    output          gt5_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt5_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt5_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt5_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT6  (X0Y36)
    //____________________________CHANNEL PORTS________________________________
output gt6_rxpmaresetdone_out,
output gt6_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt6_drpaddr_in,
    input           gt6_drpclk_in,
    input   [15:0]  gt6_drpdi_in,
    output  [15:0]  gt6_drpdo_out,
    input           gt6_drpen_in,
    output          gt6_drprdy_out,
    input           gt6_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt6_eyescanreset_in,
    input           gt6_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt6_eyescandataerror_out,
    input           gt6_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt6_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt6_rxusrclk_in,
    input           gt6_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt6_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt6_rxprbserr_out,
    input   [2:0]   gt6_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt6_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt6_rxdisperr_out,
    output  [3:0]   gt6_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt6_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt6_rxmcommaalignen_in,
    input           gt6_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt6_rxchanbondseq_out,
    input           gt6_rxchbonden_in,
    input   [2:0]   gt6_rxchbondlevel_in,
    input           gt6_rxchbondmaster_in,
    output  [4:0]   gt6_rxchbondo_out,
    input           gt6_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt6_rxchanisaligned_out,
    output          gt6_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt6_rxdfeagchold_in,
    input           gt6_rxdfelfhold_in,
    output  [6:0]   gt6_rxmonitorout_out,
    input   [1:0]   gt6_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt6_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt6_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt6_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt6_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt6_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt6_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt6_gttxreset_in,
    input           gt6_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt6_txchardispmode_in,
    input   [3:0]   gt6_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt6_txusrclk_in,
    input           gt6_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt6_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt6_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt6_gthtxn_out,
    output          gt6_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt6_txoutclk_out,
    output          gt6_txoutclkfabric_out,
    output          gt6_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt6_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt6_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt6_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT7  (X0Y37)
    //____________________________CHANNEL PORTS________________________________
output gt7_rxpmaresetdone_out,
output gt7_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt7_drpaddr_in,
    input           gt7_drpclk_in,
    input   [15:0]  gt7_drpdi_in,
    output  [15:0]  gt7_drpdo_out,
    input           gt7_drpen_in,
    output          gt7_drprdy_out,
    input           gt7_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt7_eyescanreset_in,
    input           gt7_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt7_eyescandataerror_out,
    input           gt7_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt7_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt7_rxusrclk_in,
    input           gt7_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt7_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt7_rxprbserr_out,
    input   [2:0]   gt7_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt7_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt7_rxdisperr_out,
    output  [3:0]   gt7_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt7_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt7_rxmcommaalignen_in,
    input           gt7_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt7_rxchanbondseq_out,
    input           gt7_rxchbonden_in,
    input   [2:0]   gt7_rxchbondlevel_in,
    input           gt7_rxchbondmaster_in,
    output  [4:0]   gt7_rxchbondo_out,
    input           gt7_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt7_rxchanisaligned_out,
    output          gt7_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt7_rxdfeagchold_in,
    input           gt7_rxdfelfhold_in,
    output  [6:0]   gt7_rxmonitorout_out,
    input   [1:0]   gt7_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt7_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt7_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt7_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt7_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt7_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt7_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt7_gttxreset_in,
    input           gt7_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt7_txchardispmode_in,
    input   [3:0]   gt7_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt7_txusrclk_in,
    input           gt7_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt7_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt7_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt7_gthtxn_out,
    output          gt7_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt7_txoutclk_out,
    output          gt7_txoutclkfabric_out,
    output          gt7_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt7_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt7_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt7_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT8  (X0Y38)
    //____________________________CHANNEL PORTS________________________________
output gt8_rxpmaresetdone_out,
output gt8_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt8_drpaddr_in,
    input           gt8_drpclk_in,
    input   [15:0]  gt8_drpdi_in,
    output  [15:0]  gt8_drpdo_out,
    input           gt8_drpen_in,
    output          gt8_drprdy_out,
    input           gt8_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt8_eyescanreset_in,
    input           gt8_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt8_eyescandataerror_out,
    input           gt8_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt8_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt8_rxusrclk_in,
    input           gt8_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt8_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt8_rxprbserr_out,
    input   [2:0]   gt8_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt8_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt8_rxdisperr_out,
    output  [3:0]   gt8_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt8_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt8_rxmcommaalignen_in,
    input           gt8_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt8_rxchanbondseq_out,
    input           gt8_rxchbonden_in,
    input   [2:0]   gt8_rxchbondlevel_in,
    input           gt8_rxchbondmaster_in,
    output  [4:0]   gt8_rxchbondo_out,
    input           gt8_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt8_rxchanisaligned_out,
    output          gt8_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt8_rxdfeagchold_in,
    input           gt8_rxdfelfhold_in,
    output  [6:0]   gt8_rxmonitorout_out,
    input   [1:0]   gt8_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt8_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt8_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt8_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt8_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt8_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt8_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt8_gttxreset_in,
    input           gt8_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt8_txchardispmode_in,
    input   [3:0]   gt8_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt8_txusrclk_in,
    input           gt8_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt8_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt8_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt8_gthtxn_out,
    output          gt8_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt8_txoutclk_out,
    output          gt8_txoutclkfabric_out,
    output          gt8_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt8_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt8_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt8_txcharisk_in,

    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT9  (X0Y39)
    //____________________________CHANNEL PORTS________________________________
output gt9_rxpmaresetdone_out,
output gt9_txpmaresetdone_out,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt9_drpaddr_in,
    input           gt9_drpclk_in,
    input   [15:0]  gt9_drpdi_in,
    output  [15:0]  gt9_drpdo_out,
    input           gt9_drpen_in,
    output          gt9_drprdy_out,
    input           gt9_drpwe_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt9_eyescanreset_in,
    input           gt9_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt9_eyescandataerror_out,
    input           gt9_eyescantrigger_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt9_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt9_rxusrclk_in,
    input           gt9_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt9_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt9_rxprbserr_out,
    input   [2:0]   gt9_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt9_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt9_rxdisperr_out,
    output  [3:0]   gt9_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt9_gthrxn_in,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    input           gt9_rxmcommaalignen_in,
    input           gt9_rxpcommaalignen_in,
    //---------------- Receive Ports - RX Channel Bonding Ports ----------------
    output          gt9_rxchanbondseq_out,
    input           gt9_rxchbonden_in,
    input   [2:0]   gt9_rxchbondlevel_in,
    input           gt9_rxchbondmaster_in,
    output  [4:0]   gt9_rxchbondo_out,
    input           gt9_rxchbondslave_in,
    //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
    output          gt9_rxchanisaligned_out,
    output          gt9_rxchanrealign_out,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt9_rxdfeagchold_in,
    input           gt9_rxdfelfhold_in,
    output  [6:0]   gt9_rxmonitorout_out,
    input   [1:0]   gt9_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt9_rxoutclk_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt9_gtrxreset_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt9_rxcharisk_out,
    //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
    input   [4:0]   gt9_rxchbondi_in,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt9_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt9_rxresetdone_out,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt9_gttxreset_in,
    input           gt9_txuserrdy_in,
    //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
    input   [3:0]   gt9_txchardispmode_in,
    input   [3:0]   gt9_txchardispval_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt9_txusrclk_in,
    input           gt9_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt9_txprbsforceerr_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt9_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt9_gthtxn_out,
    output          gt9_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt9_txoutclk_out,
    output          gt9_txoutclkfabric_out,
    output          gt9_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output          gt9_txresetdone_out,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt9_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt9_txcharisk_in,
    
    //RR added these
    input rx8b10b_en,
    input tx8b10b_en,
    //RR added these PPM controller ports
   input                 TX_PPM_EN,
   input     [4:0]      TX_PPM_CTRL,
   input                INV_TXOUT,


    //____________________________COMMON PORTS________________________________
     input           gt0_qplloutclk_in,
     input           gt0_qplloutrefclk_in,
    //____________________________COMMON PORTS________________________________
     input           gt1_qplloutclk_in,
     input           gt1_qplloutrefclk_in,
    //____________________________COMMON PORTS________________________________
     input           gt2_qplloutclk_in,
     input           gt2_qplloutrefclk_in

);
//***************************** Parameter Declarations ************************
    localparam QPLL_FBDIV_TOP =  64;

    localparam QPLL_FBDIV_IN  =  (QPLL_FBDIV_TOP == 16)  ? 10'b0000100000 : 
				(QPLL_FBDIV_TOP == 20)  ? 10'b0000110000 :
				(QPLL_FBDIV_TOP == 32)  ? 10'b0001100000 :
				(QPLL_FBDIV_TOP == 40)  ? 10'b0010000000 :
				(QPLL_FBDIV_TOP == 64)  ? 10'b0011100000 :
				(QPLL_FBDIV_TOP == 66)  ? 10'b0101000000 :
				(QPLL_FBDIV_TOP == 80)  ? 10'b0100100000 :
				(QPLL_FBDIV_TOP == 100) ? 10'b0101110000 : 10'b0000000000;

   localparam QPLL_FBDIV_RATIO = (QPLL_FBDIV_TOP == 16)  ? 1'b1 : 
				(QPLL_FBDIV_TOP == 20)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 32)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 40)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 64)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 66)  ? 1'b0 :
				(QPLL_FBDIV_TOP == 80)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 100) ? 1'b1 : 1'b1;

//***************************** Wire Declarations *****************************

    // ground and vcc signals
wire            tied_to_ground_i;
wire    [63:0]  tied_to_ground_vec_i;
wire            tied_to_vcc_i;
wire    [63:0]  tied_to_vcc_vec_i;
wire            gt0_qpllclk_i;
wire            gt0_qpllrefclk_i;
wire            gt1_qpllclk_i;
wire            gt1_qpllrefclk_i;
wire            gt2_qpllclk_i;
wire            gt2_qpllrefclk_i;
wire            gt3_qpllclk_i;
wire            gt3_qpllrefclk_i;
wire            gt4_qpllclk_i;
wire            gt4_qpllrefclk_i;
wire            gt5_qpllclk_i;
wire            gt5_qpllrefclk_i;
wire            gt6_qpllclk_i;
wire            gt6_qpllrefclk_i;
wire            gt7_qpllclk_i;
wire            gt7_qpllrefclk_i;
wire            gt8_qpllclk_i;
wire            gt8_qpllrefclk_i;
wire            gt9_qpllclk_i;
wire            gt9_qpllrefclk_i;
         
//********************************* Main Body of Code**************************

    assign tied_to_ground_i             = 1'b0;
    assign tied_to_ground_vec_i         = 64'h0000000000000000;
    assign tied_to_vcc_i                = 1'b1;
    assign tied_to_vcc_vec_i            = 64'hffffffffffffffff;


//    assign  gt0_qpllclk_i    = gt0_qplloutclk_in;  
//    assign  gt0_qpllrefclk_i = gt0_qplloutrefclk_in; 
//    assign  gt1_qpllclk_i    = gt0_qplloutclk_in;  
//    assign  gt1_qpllrefclk_i = gt0_qplloutrefclk_in; 
//    assign  gt2_qpllclk_i    = gt1_qplloutclk_in;  
//    assign  gt2_qpllrefclk_i = gt1_qplloutrefclk_in; 
//    assign  gt3_qpllclk_i    = gt1_qplloutclk_in;  
//    assign  gt3_qpllrefclk_i = gt1_qplloutrefclk_in; 
//    assign  gt4_qpllclk_i    = gt1_qplloutclk_in;  
//    assign  gt4_qpllrefclk_i = gt1_qplloutrefclk_in; 
//    assign  gt5_qpllclk_i    = gt1_qplloutclk_in;  
//    assign  gt5_qpllrefclk_i = gt1_qplloutrefclk_in; 
//    assign  gt6_qpllclk_i    = gt2_qplloutclk_in;  
//    assign  gt6_qpllrefclk_i = gt2_qplloutrefclk_in; 
//    assign  gt7_qpllclk_i    = gt2_qplloutclk_in;  
//    assign  gt7_qpllrefclk_i = gt2_qplloutrefclk_in; 
//    assign  gt8_qpllclk_i    = gt2_qplloutclk_in;  
//    assign  gt8_qpllrefclk_i = gt2_qplloutrefclk_in; 
//    assign  gt9_qpllclk_i    = gt2_qplloutclk_in;  
//    assign  gt9_qpllrefclk_i = gt2_qplloutrefclk_in; 
 
assign  gt0_qpllclk_i    = gt1_qplloutclk_in;  
assign  gt0_qpllrefclk_i = gt1_qplloutrefclk_in; 
assign  gt4_qpllclk_i    = gt1_qplloutclk_in;  
assign  gt4_qpllrefclk_i = gt1_qplloutrefclk_in; 
assign  gt8_qpllclk_i    = gt1_qplloutclk_in;  
assign  gt8_qpllrefclk_i = gt1_qplloutrefclk_in; 
assign  gt9_qpllclk_i    = gt1_qplloutclk_in;  
assign  gt9_qpllrefclk_i = gt1_qplloutrefclk_in; 

assign  gt5_qpllclk_i    = gt2_qplloutclk_in;  
assign  gt5_qpllrefclk_i = gt2_qplloutrefclk_in; 
assign  gt7_qpllclk_i    = gt2_qplloutclk_in;  
assign  gt7_qpllrefclk_i = gt2_qplloutrefclk_in; 
assign  gt1_qpllclk_i    = gt2_qplloutclk_in;  
assign  gt1_qpllrefclk_i = gt2_qplloutrefclk_in; 
assign  gt3_qpllclk_i    = gt2_qplloutclk_in;  
assign  gt3_qpllrefclk_i = gt2_qplloutrefclk_in; 

 
//------------------------- GT Instances  -------------------------------
    //_________________________________________________________________________
    //_________________________________________________________________________
//GT0   X0Y28
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt0_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt0_rxpmaresetdone_out),
        .txpmaresetdone                 (gt0_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt0_drpaddr_in),
        .drpclk_in                      (gt0_drpclk_in),
        .drpdi_in                       (gt0_drpdi_in),
        .drpdo_out                      (gt0_drpdo_out),
        .drpen_in                       (gt0_drpen_in),
        .drprdy_out                     (gt0_drprdy_out),
        .drpwe_in                       (gt0_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt0_qpllclk_i),
        .qpllrefclk_in                  (gt0_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt0_eyescanreset_in),
        .rxuserrdy_in                   (gt0_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt0_eyescandataerror_out),
        .eyescantrigger_in              (gt0_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt0_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt0_rxusrclk_in),
        .rxusrclk2_in                   (gt0_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt0_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt0_rxprbserr_out),
        .rxprbssel_in                   (gt0_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt0_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt0_rxdisperr_out),
        .rxnotintable_out               (gt0_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt0_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt0_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt0_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt0_rxchanbondseq_out),
        .rxchbonden_in                  (gt0_rxchbonden_in),
        .rxchbondlevel_in               (gt0_rxchbondlevel_in),
        .rxchbondmaster_in              (gt0_rxchbondmaster_in),
        .rxchbondo_out                  (gt0_rxchbondo_out),
        .rxchbondslave_in               (gt0_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt0_rxchanisaligned_out),
        .rxchanrealign_out              (gt0_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt0_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt0_rxdfelfhold_in),
        .rxmonitorout_out               (gt0_rxmonitorout_out),
        .rxmonitorsel_in                (gt0_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt0_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt0_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt0_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt0_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt0_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt0_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt0_gttxreset_in),
        .txuserrdy_in                   (gt0_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt0_txchardispmode_in),
        .txchardispval_in               (gt0_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt0_txusrclk_in),
        .txusrclk2_in                   (gt0_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt0_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt0_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt0_gthtxn_out),
        .gthtxp_out                     (gt0_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt0_txoutclk_out),
        .txoutclkfabric_out             (gt0_txoutclkfabric_out),
        .txoutclkpcs_out                (gt0_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt0_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt0_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt0_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT1   X0Y29
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt1_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt1_rxpmaresetdone_out),
        .txpmaresetdone                 (gt1_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt1_drpaddr_in),
        .drpclk_in                      (gt1_drpclk_in),
        .drpdi_in                       (gt1_drpdi_in),
        .drpdo_out                      (gt1_drpdo_out),
        .drpen_in                       (gt1_drpen_in),
        .drprdy_out                     (gt1_drprdy_out),
        .drpwe_in                       (gt1_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt1_qpllclk_i),
        .qpllrefclk_in                  (gt1_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt1_eyescanreset_in),
        .rxuserrdy_in                   (gt1_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt1_eyescandataerror_out),
        .eyescantrigger_in              (gt1_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt1_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt1_rxusrclk_in),
        .rxusrclk2_in                   (gt1_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt1_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt1_rxprbserr_out),
        .rxprbssel_in                   (gt1_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt1_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt1_rxdisperr_out),
        .rxnotintable_out               (gt1_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt1_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt1_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt1_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt1_rxchanbondseq_out),
        .rxchbonden_in                  (gt1_rxchbonden_in),
        .rxchbondlevel_in               (gt1_rxchbondlevel_in),
        .rxchbondmaster_in              (gt1_rxchbondmaster_in),
        .rxchbondo_out                  (gt1_rxchbondo_out),
        .rxchbondslave_in               (gt1_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt1_rxchanisaligned_out),
        .rxchanrealign_out              (gt1_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt1_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt1_rxdfelfhold_in),
        .rxmonitorout_out               (gt1_rxmonitorout_out),
        .rxmonitorsel_in                (gt1_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt1_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt1_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt1_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt1_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt1_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt1_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt1_gttxreset_in),
        .txuserrdy_in                   (gt1_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt1_txchardispmode_in),
        .txchardispval_in               (gt1_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt1_txusrclk_in),
        .txusrclk2_in                   (gt1_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt1_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt1_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt1_gthtxn_out),
        .gthtxp_out                     (gt1_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt1_txoutclk_out),
        .txoutclkfabric_out             (gt1_txoutclkfabric_out),
        .txoutclkpcs_out                (gt1_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt1_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt1_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt1_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT2   X0Y32
//Remove this unused channel
/*
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt2_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt2_rxpmaresetdone_out),
        .txpmaresetdone                 (gt2_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt2_drpaddr_in),
        .drpclk_in                      (gt2_drpclk_in),
        .drpdi_in                       (gt2_drpdi_in),
        .drpdo_out                      (gt2_drpdo_out),
        .drpen_in                       (gt2_drpen_in),
        .drprdy_out                     (gt2_drprdy_out),
        .drpwe_in                       (gt2_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt2_qpllclk_i),
        .qpllrefclk_in                  (gt2_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt2_eyescanreset_in),
        .rxuserrdy_in                   (gt2_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt2_eyescandataerror_out),
        .eyescantrigger_in              (gt2_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt2_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt2_rxusrclk_in),
        .rxusrclk2_in                   (gt2_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt2_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt2_rxprbserr_out),
        .rxprbssel_in                   (gt2_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt2_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt2_rxdisperr_out),
        .rxnotintable_out               (gt2_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt2_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt2_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt2_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt2_rxchanbondseq_out),
        .rxchbonden_in                  (gt2_rxchbonden_in),
        .rxchbondlevel_in               (gt2_rxchbondlevel_in),
        .rxchbondmaster_in              (gt2_rxchbondmaster_in),
        .rxchbondo_out                  (gt2_rxchbondo_out),
        .rxchbondslave_in               (gt2_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt2_rxchanisaligned_out),
        .rxchanrealign_out              (gt2_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt2_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt2_rxdfelfhold_in),
        .rxmonitorout_out               (gt2_rxmonitorout_out),
        .rxmonitorsel_in                (gt2_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt2_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt2_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt2_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt2_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt2_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt2_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt2_gttxreset_in),
        .txuserrdy_in                   (gt2_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt2_txchardispmode_in),
        .txchardispval_in               (gt2_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt2_txusrclk_in),
        .txusrclk2_in                   (gt2_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt2_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt2_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt2_gthtxn_out),
        .gthtxp_out                     (gt2_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt2_txoutclk_out),
        .txoutclkfabric_out             (gt2_txoutclkfabric_out),
        .txoutclkpcs_out                (gt2_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt2_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt2_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt2_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );
*/
    //_________________________________________________________________________
    //_________________________________________________________________________
//GT3   X0Y33
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt3_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt3_rxpmaresetdone_out),
        .txpmaresetdone                 (gt3_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt3_drpaddr_in),
        .drpclk_in                      (gt3_drpclk_in),
        .drpdi_in                       (gt3_drpdi_in),
        .drpdo_out                      (gt3_drpdo_out),
        .drpen_in                       (gt3_drpen_in),
        .drprdy_out                     (gt3_drprdy_out),
        .drpwe_in                       (gt3_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt3_qpllclk_i),
        .qpllrefclk_in                  (gt3_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt3_eyescanreset_in),
        .rxuserrdy_in                   (gt3_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt3_eyescandataerror_out),
        .eyescantrigger_in              (gt3_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt3_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt3_rxusrclk_in),
        .rxusrclk2_in                   (gt3_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt3_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt3_rxprbserr_out),
        .rxprbssel_in                   (gt3_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt3_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt3_rxdisperr_out),
        .rxnotintable_out               (gt3_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt3_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt3_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt3_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt3_rxchanbondseq_out),
        .rxchbonden_in                  (gt3_rxchbonden_in),
        .rxchbondlevel_in               (gt3_rxchbondlevel_in),
        .rxchbondmaster_in              (gt3_rxchbondmaster_in),
        .rxchbondo_out                  (gt3_rxchbondo_out),
        .rxchbondslave_in               (gt3_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt3_rxchanisaligned_out),
        .rxchanrealign_out              (gt3_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt3_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt3_rxdfelfhold_in),
        .rxmonitorout_out               (gt3_rxmonitorout_out),
        .rxmonitorsel_in                (gt3_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt3_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt3_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt3_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt3_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt3_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt3_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt3_gttxreset_in),
        .txuserrdy_in                   (gt3_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt3_txchardispmode_in),
        .txchardispval_in               (gt3_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt3_txusrclk_in),
        .txusrclk2_in                   (gt3_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt3_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt3_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt3_gthtxn_out),
        .gthtxp_out                     (gt3_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt3_txoutclk_out),
        .txoutclkfabric_out             (gt3_txoutclkfabric_out),
        .txoutclkpcs_out                (gt3_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt3_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt3_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt3_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT4   X0Y34
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt4_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt4_rxpmaresetdone_out),
        .txpmaresetdone                 (gt4_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt4_drpaddr_in),
        .drpclk_in                      (gt4_drpclk_in),
        .drpdi_in                       (gt4_drpdi_in),
        .drpdo_out                      (gt4_drpdo_out),
        .drpen_in                       (gt4_drpen_in),
        .drprdy_out                     (gt4_drprdy_out),
        .drpwe_in                       (gt4_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt4_qpllclk_i),
        .qpllrefclk_in                  (gt4_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt4_eyescanreset_in),
        .rxuserrdy_in                   (gt4_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt4_eyescandataerror_out),
        .eyescantrigger_in              (gt4_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt4_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt4_rxusrclk_in),
        .rxusrclk2_in                   (gt4_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt4_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt4_rxprbserr_out),
        .rxprbssel_in                   (gt4_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt4_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt4_rxdisperr_out),
        .rxnotintable_out               (gt4_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt4_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt4_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt4_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt4_rxchanbondseq_out),
        .rxchbonden_in                  (gt4_rxchbonden_in),
        .rxchbondlevel_in               (gt4_rxchbondlevel_in),
        .rxchbondmaster_in              (gt4_rxchbondmaster_in),
        .rxchbondo_out                  (gt4_rxchbondo_out),
        .rxchbondslave_in               (gt4_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt4_rxchanisaligned_out),
        .rxchanrealign_out              (gt4_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt4_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt4_rxdfelfhold_in),
        .rxmonitorout_out               (gt4_rxmonitorout_out),
        .rxmonitorsel_in                (gt4_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt4_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt4_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt4_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt4_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt4_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt4_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt4_gttxreset_in),
        .txuserrdy_in                   (gt4_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt4_txchardispmode_in),
        .txchardispval_in               (gt4_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt4_txusrclk_in),
        .txusrclk2_in                   (gt4_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt4_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt4_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt4_gthtxn_out),
        .gthtxp_out                     (gt4_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt4_txoutclk_out),
        .txoutclkfabric_out             (gt4_txoutclkfabric_out),
        .txoutclkpcs_out                (gt4_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt4_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt4_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt4_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)

    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT5   X0Y35
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt5_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt5_rxpmaresetdone_out),
        .txpmaresetdone                 (gt5_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt5_drpaddr_in),
        .drpclk_in                      (gt5_drpclk_in),
        .drpdi_in                       (gt5_drpdi_in),
        .drpdo_out                      (gt5_drpdo_out),
        .drpen_in                       (gt5_drpen_in),
        .drprdy_out                     (gt5_drprdy_out),
        .drpwe_in                       (gt5_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt5_qpllclk_i),
        .qpllrefclk_in                  (gt5_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt5_eyescanreset_in),
        .rxuserrdy_in                   (gt5_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt5_eyescandataerror_out),
        .eyescantrigger_in              (gt5_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt5_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt5_rxusrclk_in),
        .rxusrclk2_in                   (gt5_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt5_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt5_rxprbserr_out),
        .rxprbssel_in                   (gt5_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt5_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt5_rxdisperr_out),
        .rxnotintable_out               (gt5_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt5_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt5_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt5_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt5_rxchanbondseq_out),
        .rxchbonden_in                  (gt5_rxchbonden_in),
        .rxchbondlevel_in               (gt5_rxchbondlevel_in),
        .rxchbondmaster_in              (gt5_rxchbondmaster_in),
        .rxchbondo_out                  (gt5_rxchbondo_out),
        .rxchbondslave_in               (gt5_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt5_rxchanisaligned_out),
        .rxchanrealign_out              (gt5_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt5_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt5_rxdfelfhold_in),
        .rxmonitorout_out               (gt5_rxmonitorout_out),
        .rxmonitorsel_in                (gt5_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt5_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt5_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt5_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt5_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt5_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt5_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt5_gttxreset_in),
        .txuserrdy_in                   (gt5_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt5_txchardispmode_in),
        .txchardispval_in               (gt5_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt5_txusrclk_in),
        .txusrclk2_in                   (gt5_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt5_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt5_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt5_gthtxn_out),
        .gthtxp_out                     (gt5_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt5_txoutclk_out),
        .txoutclkfabric_out             (gt5_txoutclkfabric_out),
        .txoutclkpcs_out                (gt5_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt5_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt5_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt5_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)

    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT6   X0Y36
//Remove this unused channel
/*
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt6_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt6_rxpmaresetdone_out),
        .txpmaresetdone                 (gt6_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt6_drpaddr_in),
        .drpclk_in                      (gt6_drpclk_in),
        .drpdi_in                       (gt6_drpdi_in),
        .drpdo_out                      (gt6_drpdo_out),
        .drpen_in                       (gt6_drpen_in),
        .drprdy_out                     (gt6_drprdy_out),
        .drpwe_in                       (gt6_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt6_qpllclk_i),
        .qpllrefclk_in                  (gt6_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt6_eyescanreset_in),
        .rxuserrdy_in                   (gt6_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt6_eyescandataerror_out),
        .eyescantrigger_in              (gt6_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt6_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt6_rxusrclk_in),
        .rxusrclk2_in                   (gt6_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt6_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt6_rxprbserr_out),
        .rxprbssel_in                   (gt6_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt6_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt6_rxdisperr_out),
        .rxnotintable_out               (gt6_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt6_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt6_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt6_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt6_rxchanbondseq_out),
        .rxchbonden_in                  (gt6_rxchbonden_in),
        .rxchbondlevel_in               (gt6_rxchbondlevel_in),
        .rxchbondmaster_in              (gt6_rxchbondmaster_in),
        .rxchbondo_out                  (gt6_rxchbondo_out),
        .rxchbondslave_in               (gt6_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt6_rxchanisaligned_out),
        .rxchanrealign_out              (gt6_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt6_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt6_rxdfelfhold_in),
        .rxmonitorout_out               (gt6_rxmonitorout_out),
        .rxmonitorsel_in                (gt6_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt6_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt6_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt6_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt6_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt6_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt6_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt6_gttxreset_in),
        .txuserrdy_in                   (gt6_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt6_txchardispmode_in),
        .txchardispval_in               (gt6_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt6_txusrclk_in),
        .txusrclk2_in                   (gt6_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt6_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt6_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt6_gthtxn_out),
        .gthtxp_out                     (gt6_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt6_txoutclk_out),
        .txoutclkfabric_out             (gt6_txoutclkfabric_out),
        .txoutclkpcs_out                (gt6_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt6_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt6_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt6_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );
*/
    //_________________________________________________________________________
    //_________________________________________________________________________
//GT7   X0Y37
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt7_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt7_rxpmaresetdone_out),
        .txpmaresetdone                 (gt7_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt7_drpaddr_in),
        .drpclk_in                      (gt7_drpclk_in),
        .drpdi_in                       (gt7_drpdi_in),
        .drpdo_out                      (gt7_drpdo_out),
        .drpen_in                       (gt7_drpen_in),
        .drprdy_out                     (gt7_drprdy_out),
        .drpwe_in                       (gt7_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt7_qpllclk_i),
        .qpllrefclk_in                  (gt7_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt7_eyescanreset_in),
        .rxuserrdy_in                   (gt7_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt7_eyescandataerror_out),
        .eyescantrigger_in              (gt7_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt7_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt7_rxusrclk_in),
        .rxusrclk2_in                   (gt7_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt7_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt7_rxprbserr_out),
        .rxprbssel_in                   (gt7_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt7_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt7_rxdisperr_out),
        .rxnotintable_out               (gt7_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt7_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt7_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt7_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt7_rxchanbondseq_out),
        .rxchbonden_in                  (gt7_rxchbonden_in),
        .rxchbondlevel_in               (gt7_rxchbondlevel_in),
        .rxchbondmaster_in              (gt7_rxchbondmaster_in),
        .rxchbondo_out                  (gt7_rxchbondo_out),
        .rxchbondslave_in               (gt7_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt7_rxchanisaligned_out),
        .rxchanrealign_out              (gt7_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt7_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt7_rxdfelfhold_in),
        .rxmonitorout_out               (gt7_rxmonitorout_out),
        .rxmonitorsel_in                (gt7_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt7_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt7_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt7_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt7_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt7_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt7_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt7_gttxreset_in),
        .txuserrdy_in                   (gt7_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt7_txchardispmode_in),
        .txchardispval_in               (gt7_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt7_txusrclk_in),
        .txusrclk2_in                   (gt7_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt7_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt7_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt7_gthtxn_out),
        .gthtxp_out                     (gt7_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt7_txoutclk_out),
        .txoutclkfabric_out             (gt7_txoutclkfabric_out),
        .txoutclkpcs_out                (gt7_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt7_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt7_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt7_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT8   X0Y38
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt8_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt8_rxpmaresetdone_out),
        .txpmaresetdone                 (gt8_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt8_drpaddr_in),
        .drpclk_in                      (gt8_drpclk_in),
        .drpdi_in                       (gt8_drpdi_in),
        .drpdo_out                      (gt8_drpdo_out),
        .drpen_in                       (gt8_drpen_in),
        .drprdy_out                     (gt8_drprdy_out),
        .drpwe_in                       (gt8_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt8_qpllclk_i),
        .qpllrefclk_in                  (gt8_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt8_eyescanreset_in),
        .rxuserrdy_in                   (gt8_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt8_eyescandataerror_out),
        .eyescantrigger_in              (gt8_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt8_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt8_rxusrclk_in),
        .rxusrclk2_in                   (gt8_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt8_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt8_rxprbserr_out),
        .rxprbssel_in                   (gt8_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt8_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt8_rxdisperr_out),
        .rxnotintable_out               (gt8_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt8_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt8_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt8_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt8_rxchanbondseq_out),
        .rxchbonden_in                  (gt8_rxchbonden_in),
        .rxchbondlevel_in               (gt8_rxchbondlevel_in),
        .rxchbondmaster_in              (gt8_rxchbondmaster_in),
        .rxchbondo_out                  (gt8_rxchbondo_out),
        .rxchbondslave_in               (gt8_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt8_rxchanisaligned_out),
        .rxchanrealign_out              (gt8_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt8_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt8_rxdfelfhold_in),
        .rxmonitorout_out               (gt8_rxmonitorout_out),
        .rxmonitorsel_in                (gt8_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt8_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt8_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt8_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt8_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt8_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt8_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt8_gttxreset_in),
        .txuserrdy_in                   (gt8_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt8_txchardispmode_in),
        .txchardispval_in               (gt8_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt8_txusrclk_in),
        .txusrclk2_in                   (gt8_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt8_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt8_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt8_gthtxn_out),
        .gthtxp_out                     (gt8_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt8_txoutclk_out),
        .txoutclkfabric_out             (gt8_txoutclkfabric_out),
        .txoutclkpcs_out                (gt8_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt8_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt8_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt8_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)

    );

    //_________________________________________________________________________
    //_________________________________________________________________________
//GT9   X0Y39
    gtwizard_0_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .RXPOLARITY               (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
gt9_gtwizard_0_i
    (
        .rxpmaresetdone                 (gt9_rxpmaresetdone_out),
        .txpmaresetdone                 (gt9_txpmaresetdone_out),
        //-------------------------- Channel - DRP Ports  --------------------------
        .drpaddr_in                     (gt9_drpaddr_in),
        .drpclk_in                      (gt9_drpclk_in),
        .drpdi_in                       (gt9_drpdi_in),
        .drpdo_out                      (gt9_drpdo_out),
        .drpen_in                       (gt9_drpen_in),
        .drprdy_out                     (gt9_drprdy_out),
        .drpwe_in                       (gt9_drpwe_in),
        //----------------------------- Clocking Ports -----------------------------
        .qpllclk_in                     (gt9_qpllclk_i),
        .qpllrefclk_in                  (gt9_qpllrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .eyescanreset_in                (gt9_eyescanreset_in),
        .rxuserrdy_in                   (gt9_rxuserrdy_in),
        //------------------------ RX Margin Analysis Ports ------------------------
        .eyescandataerror_out           (gt9_eyescandataerror_out),
        .eyescantrigger_in              (gt9_eyescantrigger_in),
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .dmonitorout_out                (gt9_dmonitorout_out),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .rxusrclk_in                    (gt9_rxusrclk_in),
        .rxusrclk2_in                   (gt9_rxusrclk2_in),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .rxdata_out                     (gt9_rxdata_out),
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .rxprbserr_out                  (gt9_rxprbserr_out),
        .rxprbssel_in                   (gt9_rxprbssel_in),
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .rxprbscntreset_in              (gt9_rxprbscntreset_in),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .rxdisperr_out                  (gt9_rxdisperr_out),
        .rxnotintable_out               (gt9_rxnotintable_out),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gthrxn_in                      (gt9_gthrxn_in),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .rxmcommaalignen_in             (gt9_rxmcommaalignen_in),
        .rxpcommaalignen_in             (gt9_rxpcommaalignen_in),
        //---------------- Receive Ports - RX Channel Bonding Ports ----------------
        .rxchanbondseq_out              (gt9_rxchanbondseq_out),
        .rxchbonden_in                  (gt9_rxchbonden_in),
        .rxchbondlevel_in               (gt9_rxchbondlevel_in),
        .rxchbondmaster_in              (gt9_rxchbondmaster_in),
        .rxchbondo_out                  (gt9_rxchbondo_out),
        .rxchbondslave_in               (gt9_rxchbondslave_in),
        //--------------- Receive Ports - RX Channel Bonding Ports  ----------------
        .rxchanisaligned_out            (gt9_rxchanisaligned_out),
        .rxchanrealign_out              (gt9_rxchanrealign_out),
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .rxdfeagchold_in                (gt9_rxdfeagchold_in),
        .rxdfelfhold_in                 (gt9_rxdfelfhold_in),
        .rxmonitorout_out               (gt9_rxmonitorout_out),
        .rxmonitorsel_in                (gt9_rxmonitorsel_in),
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .rxoutclk_out                   (gt9_rxoutclk_out),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gtrxreset_in                   (gt9_gtrxreset_in),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .rxcharisk_out                  (gt9_rxcharisk_out),
        //---------------- Receive Ports - Rx Channel Bonding Ports ----------------
        .rxchbondi_in                   (gt9_rxchbondi_in),
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gthrxp_in                      (gt9_gthrxp_in),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .rxresetdone_out                (gt9_rxresetdone_out),
        //------------------- TX Initialization and Reset Ports --------------------
        .gttxreset_in                   (gt9_gttxreset_in),
        .txuserrdy_in                   (gt9_txuserrdy_in),
        //-------------- Transmit Ports - 8b10b Encoder Control Ports --------------
        .txchardispmode_in              (gt9_txchardispmode_in),
        .txchardispval_in               (gt9_txchardispval_in),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .txusrclk_in                    (gt9_txusrclk_in),
        .txusrclk2_in                   (gt9_txusrclk2_in),
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .txprbsforceerr_in              (gt9_txprbsforceerr_in),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .txdata_in                      (gt9_txdata_in),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gthtxn_out                     (gt9_gthtxn_out),
        .gthtxp_out                     (gt9_gthtxp_out),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .txoutclk_out                   (gt9_txoutclk_out),
        .txoutclkfabric_out             (gt9_txoutclkfabric_out),
        .txoutclkpcs_out                (gt9_txoutclkpcs_out),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .txresetdone_out                (gt9_txresetdone_out),
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .txprbssel_in                   (gt9_txprbssel_in),
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .txcharisk_in                   (gt9_txcharisk_in),
        //RR added these
        .rx8b10b_en(rx8b10b_en),
        .tx8b10b_en(tx8b10b_en),
		.TX_PPM_EN								(TX_PPM_EN),
        .TX_PPM_CTRL                            (TX_PPM_CTRL),
        .INV_TXOUT                              (INV_TXOUT)
    );


endmodule

