Analysis & Synthesis report for Automatic_Target_Reporting_System
Thu Feb 08 10:42:24 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Automatic_Target_Reporting_System|IIC_Driver:IIC_Driver|cur_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component
 19. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated
 20. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p
 21. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p
 22. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram
 23. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp
 24. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp
 25. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 26. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 27. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp
 28. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp
 29. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 30. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 31. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component
 32. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated
 33. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p
 34. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p
 35. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram
 36. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp
 37. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp
 38. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 39. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 40. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp
 41. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp
 42. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 43. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 44. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component
 45. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated
 46. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p
 47. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p
 48. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram
 49. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp
 50. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp
 51. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 52. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 53. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp
 54. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp
 55. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 56. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 57. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component
 58. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated
 59. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p
 60. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p
 61. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram
 62. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp
 63. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp
 64. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 65. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 66. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp
 67. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp
 68. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 69. Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 70. Source assignments for Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2
 71. Source assignments for Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2
 72. Source assignments for IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0|altsyncram_73b1:auto_generated
 73. Parameter Settings for User Entity Instance: System_Ctrl_PLL:System_Ctrl_PLL|System_Init_Delay:System_Init_Delay
 74. Parameter Settings for User Entity Instance: System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config
 76. Parameter Settings for User Entity Instance: IIC_Driver:IIC_Driver
 77. Parameter Settings for User Entity Instance: CMOS_Capture_Data:CMOS_Capture_Data
 78. Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port
 79. Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_Data_Path:SDRAM_Data_Path
 80. Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component
 81. Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component
 82. Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component
 83. Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component
 84. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection
 85. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Diff_Frame:Diff_Frame
 86. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector
 87. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit
 88. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
 89. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector
 90. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit
 91. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
 92. Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box
 93. Parameter Settings for Inferred Entity Instance: IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0
 94. Parameter Settings for Inferred Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5
 95. Parameter Settings for Inferred Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2
 96. Parameter Settings for Inferred Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0
 97. altpll Parameter Settings by Entity Instance
 98. dcfifo Parameter Settings by Entity Instance
 99. altshift_taps Parameter Settings by Entity Instance
100. altsyncram Parameter Settings by Entity Instance
101. lpm_mult Parameter Settings by Entity Instance
102. Port Connectivity Checks: "VGA_Driver:VGA_Driver"
103. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit"
104. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit"
105. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit"
106. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Diff_Frame:Diff_Frame"
107. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Gray_Shift:Gray_Shift"
108. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr"
109. Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection"
110. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1"
111. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0"
112. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1"
113. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0"
114. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_Data_Path:SDRAM_Data_Path"
115. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command"
116. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface"
117. Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port"
118. Port Connectivity Checks: "IIC_Driver:IIC_Driver"
119. Port Connectivity Checks: "System_Ctrl_PLL:System_Ctrl_PLL|System_Init_Delay:System_Init_Delay"
120. Port Connectivity Checks: "System_Ctrl_PLL:System_Ctrl_PLL"
121. Post-Synthesis Netlist Statistics for Top Partition
122. Elapsed Time Per Partition
123. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 08 10:42:24 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Automatic_Target_Reporting_System           ;
; Top-level Entity Name              ; Automatic_Target_Reporting_System           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,998                                       ;
;     Total combinational functions  ; 1,571                                       ;
;     Dedicated logic registers      ; 1,174                                       ;
; Total registers                    ; 1174                                        ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 66,040                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                            ;
+------------------------------------------------------------------+-----------------------------------+-----------------------------------+
; Option                                                           ; Setting                           ; Default Value                     ;
+------------------------------------------------------------------+-----------------------------------+-----------------------------------+
; Device                                                           ; EP4CE6F17C8                       ;                                   ;
; Top-level entity name                                            ; Automatic_Target_Reporting_System ; Automatic_Target_Reporting_System ;
; Family name                                                      ; Cyclone IV E                      ; Cyclone V                         ;
; Use smart compilation                                            ; Off                               ; Off                               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                ; On                                ;
; Enable compact report table                                      ; Off                               ; Off                               ;
; Restructure Multiplexers                                         ; Auto                              ; Auto                              ;
; Create Debugging Nodes for IP Cores                              ; Off                               ; Off                               ;
; Preserve fewer node names                                        ; On                                ; On                                ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                            ; Enable                            ;
; Verilog Version                                                  ; Verilog_2001                      ; Verilog_2001                      ;
; VHDL Version                                                     ; VHDL_1993                         ; VHDL_1993                         ;
; State Machine Processing                                         ; Auto                              ; Auto                              ;
; Safe State Machine                                               ; Off                               ; Off                               ;
; Extract Verilog State Machines                                   ; On                                ; On                                ;
; Extract VHDL State Machines                                      ; On                                ; On                                ;
; Ignore Verilog initial constructs                                ; Off                               ; Off                               ;
; Iteration limit for constant Verilog loops                       ; 5000                              ; 5000                              ;
; Iteration limit for non-constant Verilog loops                   ; 250                               ; 250                               ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                                ; On                                ;
; Infer RAMs from Raw Logic                                        ; On                                ; On                                ;
; Parallel Synthesis                                               ; On                                ; On                                ;
; DSP Block Balancing                                              ; Auto                              ; Auto                              ;
; NOT Gate Push-Back                                               ; On                                ; On                                ;
; Power-Up Don't Care                                              ; On                                ; On                                ;
; Remove Redundant Logic Cells                                     ; Off                               ; Off                               ;
; Remove Duplicate Registers                                       ; On                                ; On                                ;
; Ignore CARRY Buffers                                             ; Off                               ; Off                               ;
; Ignore CASCADE Buffers                                           ; Off                               ; Off                               ;
; Ignore GLOBAL Buffers                                            ; Off                               ; Off                               ;
; Ignore ROW GLOBAL Buffers                                        ; Off                               ; Off                               ;
; Ignore LCELL Buffers                                             ; Off                               ; Off                               ;
; Ignore SOFT Buffers                                              ; On                                ; On                                ;
; Limit AHDL Integers to 32 Bits                                   ; Off                               ; Off                               ;
; Optimization Technique                                           ; Balanced                          ; Balanced                          ;
; Carry Chain Length                                               ; 70                                ; 70                                ;
; Auto Carry Chains                                                ; On                                ; On                                ;
; Auto Open-Drain Pins                                             ; On                                ; On                                ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                               ; Off                               ;
; Auto ROM Replacement                                             ; On                                ; On                                ;
; Auto RAM Replacement                                             ; On                                ; On                                ;
; Auto DSP Block Replacement                                       ; On                                ; On                                ;
; Auto Shift Register Replacement                                  ; Auto                              ; Auto                              ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                              ; Auto                              ;
; Auto Clock Enable Replacement                                    ; On                                ; On                                ;
; Strict RAM Replacement                                           ; Off                               ; Off                               ;
; Allow Synchronous Control Signals                                ; On                                ; On                                ;
; Force Use of Synchronous Clear Signals                           ; Off                               ; Off                               ;
; Auto RAM Block Balancing                                         ; On                                ; On                                ;
; Auto RAM to Logic Cell Conversion                                ; Off                               ; Off                               ;
; Auto Resource Sharing                                            ; Off                               ; Off                               ;
; Allow Any RAM Size For Recognition                               ; Off                               ; Off                               ;
; Allow Any ROM Size For Recognition                               ; Off                               ; Off                               ;
; Allow Any Shift Register Size For Recognition                    ; Off                               ; Off                               ;
; Use LogicLock Constraints during Resource Balancing              ; On                                ; On                                ;
; Ignore translate_off and synthesis_off directives                ; Off                               ; Off                               ;
; Timing-Driven Synthesis                                          ; On                                ; On                                ;
; Report Parameter Settings                                        ; On                                ; On                                ;
; Report Source Assignments                                        ; On                                ; On                                ;
; Report Connectivity Checks                                       ; On                                ; On                                ;
; Ignore Maximum Fan-Out Assignments                               ; Off                               ; Off                               ;
; Synchronization Register Chain Length                            ; 2                                 ; 2                                 ;
; Power Optimization During Synthesis                              ; Normal compilation                ; Normal compilation                ;
; HDL message level                                                ; Level2                            ; Level2                            ;
; Suppress Register Optimization Related Messages                  ; Off                               ; Off                               ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                              ; 5000                              ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                              ; 5000                              ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                               ; 100                               ;
; Clock MUX Protection                                             ; On                                ; On                                ;
; Auto Gated Clock Conversion                                      ; Off                               ; Off                               ;
; Block Design Naming                                              ; Auto                              ; Auto                              ;
; SDC constraint protection                                        ; Off                               ; Off                               ;
; Synthesis Effort                                                 ; Auto                              ; Auto                              ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                                ; On                                ;
; Pre-Mapping Resynthesis Optimization                             ; Off                               ; Off                               ;
; Analysis & Synthesis Message Level                               ; Medium                            ; Medium                            ;
; Disable Register Merging Across Hierarchies                      ; Auto                              ; Auto                              ;
; Resource Aware Inference For Block RAM                           ; On                                ; On                                ;
+------------------------------------------------------------------+-----------------------------------+-----------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; RTL/Video_Image_Process_Moving_Object_Detection.v                                   ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v                                   ;         ;
; RTL/VIPMOD_Matrix_Generate_3X3_1Bit.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Matrix_Generate_3X3_1Bit.v                                               ;         ;
; RTL/VIPMOD_Bit_Erosion_Detector.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Bit_Erosion_Detector.v                                                   ;         ;
; RTL/VIPMOD_Bit_Dilation_Detector.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Bit_Dilation_Detector.v                                                  ;         ;
; RTL/RGB565_to_YCbCr.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v                                                               ;         ;
; RTL/Automatic_Target_Reporting_System.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v                                             ;         ;
; RTL/IP/SYS_PLL.v                                                                    ; yes             ; User Wizard-Generated File                            ; D:/Automatic_Target_Reporting_System/RTL/IP/SYS_PLL.v                                                                    ;         ;
; RTL/System_Ctrl_PLL.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/System_Ctrl_PLL.v                                                               ;         ;
; RTL/System_Init_Delay.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/System_Init_Delay.v                                                             ;         ;
; RTL/IIC_Driver.v                                                                    ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/IIC_Driver.v                                                                    ;         ;
; RTL/IIC_OV5640_RGB565_Config.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/IIC_OV5640_RGB565_Config.v                                                      ;         ;
; RTL/CMOS_Capture_Data.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/CMOS_Capture_Data.v                                                             ;         ;
; RTL/Gray_Shift.v                                                                    ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Gray_Shift.v                                                                    ;         ;
; RTL/Diff_Frame.v                                                                    ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Diff_Frame.v                                                                    ;         ;
; RTL/IP/Line_Shift_RAM_1Bit.v                                                        ; yes             ; User Wizard-Generated File                            ; D:/Automatic_Target_Reporting_System/RTL/IP/Line_Shift_RAM_1Bit.v                                                        ;         ;
; RTL/Find_Box.v                                                                      ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Find_Box.v                                                                      ;         ;
; RTL/SDRAM_Control_4Port.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v                                                           ;         ;
; RTL/SDRAM_Params.vh                                                                 ; yes             ; User Unspecified File                                 ; D:/Automatic_Target_Reporting_System/RTL/SDRAM_Params.vh                                                                 ;         ;
; RTL/Control_Interface.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Control_Interface.v                                                             ;         ;
; RTL/Command.v                                                                       ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/Command.v                                                                       ;         ;
; RTL/SDRAM_Data_Path.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/SDRAM_Data_Path.v                                                               ;         ;
; RTL/IP/SDRAM_RD_FIFO.v                                                              ; yes             ; User Wizard-Generated File                            ; D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_RD_FIFO.v                                                              ;         ;
; RTL/IP/SDRAM_WR_FIFO.v                                                              ; yes             ; User Wizard-Generated File                            ; D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_WR_FIFO.v                                                              ;         ;
; RTL/VGA_Driver.v                                                                    ; yes             ; User Verilog HDL File                                 ; D:/Automatic_Target_Reporting_System/RTL/VGA_Driver.v                                                                    ;         ;
; RTL/VGA_Para.vh                                                                     ; yes             ; User Unspecified File                                 ; D:/Automatic_Target_Reporting_System/RTL/VGA_Para.vh                                                                     ;         ;
; altpll.tdf                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                        ;         ;
; aglobal201.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                    ;         ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;         ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;         ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;         ;
; db/sys_pll_altpll.v                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/sys_pll_altpll.v                                                                 ;         ;
; dcfifo.tdf                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                        ;         ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;         ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;         ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; a_graycounter.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                 ;         ;
; a_fefifo.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                      ;         ;
; a_gray2bin.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                    ;         ;
; dffpipe.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                       ;         ;
; alt_sync_fifo.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                 ;         ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;         ;
; altsyncram_fifo.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                               ;         ;
; db/dcfifo_oiq1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf                                                                  ;         ;
; db/a_gray2bin_7ib.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/a_gray2bin_7ib.tdf                                                               ;         ;
; db/a_graycounter_677.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/a_graycounter_677.tdf                                                            ;         ;
; db/a_graycounter_2lc.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/a_graycounter_2lc.tdf                                                            ;         ;
; db/altsyncram_5u81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf                                                              ;         ;
; db/dffpipe_pe9.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/dffpipe_pe9.tdf                                                                  ;         ;
; db/alt_synch_pipe_9pl.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/alt_synch_pipe_9pl.tdf                                                           ;         ;
; db/dffpipe_qe9.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/dffpipe_qe9.tdf                                                                  ;         ;
; db/alt_synch_pipe_apl.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/alt_synch_pipe_apl.tdf                                                           ;         ;
; db/dffpipe_re9.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/dffpipe_re9.tdf                                                                  ;         ;
; db/cmpr_o76.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/cmpr_o76.tdf                                                                     ;         ;
; altshift_taps.tdf                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                 ;         ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;         ;
; db/shift_taps_0rv.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/shift_taps_0rv.tdf                                                               ;         ;
; db/altsyncram_fga1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/altsyncram_fga1.tdf                                                              ;         ;
; db/cntr_3uf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/cntr_3uf.tdf                                                                     ;         ;
; db/cmpr_7ic.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/cmpr_7ic.tdf                                                                     ;         ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; db/altsyncram_73b1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/altsyncram_73b1.tdf                                                              ;         ;
; db/automatic_target_reporting_system.rom0_iic_ov5640_rgb565_config_3d0b1b26.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Automatic_Target_Reporting_System/db/automatic_target_reporting_system.rom0_iic_ov5640_rgb565_config_3d0b1b26.hdl.mif ;         ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                      ;         ;
; multcore.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                      ;         ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                      ;         ;
; altshift.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                      ;         ;
; multcore.tdf                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                                                      ;         ;
; csa_add.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                                       ;         ;
; mpar_add.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                                                      ;         ;
; muleabz.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                                       ;         ;
; mul_lfrg.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                      ;         ;
; mul_boothc.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                                                    ;         ;
; alt_ded_mult.inc                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                  ;         ;
; alt_ded_mult_y.inc                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                ;         ;
; mpar_add.tdf                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                                                      ;         ;
; lpm_add_sub.tdf                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                   ;         ;
; addcore.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                                       ;         ;
; look_add.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                                      ;         ;
; alt_stratix_add_sub.inc                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                           ;         ;
; db/add_sub_bfh.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/add_sub_bfh.tdf                                                                  ;         ;
; altshift.tdf                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                                                      ;         ;
; db/add_sub_lgh.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/add_sub_lgh.tdf                                                                  ;         ;
; db/add_sub_kgh.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Automatic_Target_Reporting_System/db/add_sub_kgh.tdf                                                                  ;         ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 1,998                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 1571                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 575                                         ;
;     -- 3 input functions                    ; 450                                         ;
;     -- <=2 input functions                  ; 546                                         ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 1098                                        ;
;     -- arithmetic mode                      ; 473                                         ;
;                                             ;                                             ;
; Total registers                             ; 1174                                        ;
;     -- Dedicated logic registers            ; 1174                                        ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 75                                          ;
; Total memory bits                           ; 66040                                       ;
;                                             ;                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                           ;
;                                             ;                                             ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; System_Ctrl_PLL:System_Ctrl_PLL|sys_rst_n~0 ;
; Maximum fan-out                             ; 1042                                        ;
; Total fan-out                               ; 10595                                       ;
; Average fan-out                             ; 3.54                                        ;
+---------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                 ; Library Name ;
+----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |Automatic_Target_Reporting_System                                                           ; 1571 (2)            ; 1174 (0)                  ; 66040       ; 0            ; 0       ; 0         ; 75   ; 0            ; |Automatic_Target_Reporting_System                                                                                                                                                                                                                                                                                                                                                             ; Automatic_Target_Reporting_System           ; work         ;
;    |CMOS_Capture_Data:CMOS_Capture_Data|                                                     ; 37 (37)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|CMOS_Capture_Data:CMOS_Capture_Data                                                                                                                                                                                                                                                                                                                         ; CMOS_Capture_Data                           ; work         ;
;    |IIC_Driver:IIC_Driver|                                                                   ; 90 (90)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|IIC_Driver:IIC_Driver                                                                                                                                                                                                                                                                                                                                       ; IIC_Driver                                  ; work         ;
;    |IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|                                       ; 58 (58)             ; 26 (26)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config                                                                                                                                                                                                                                                                                                           ; IIC_OV5640_RGB565_Config                    ; work         ;
;       |altsyncram:Ram0_rtl_0|                                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                                  ; work         ;
;          |altsyncram_73b1:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0|altsyncram_73b1:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_73b1                             ; work         ;
;    |SDRAM_Control_4Port:SDRAM_Control_4Port|                                                 ; 732 (238)           ; 732 (125)                 ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port                                                                                                                                                                                                                                                                                                                     ; SDRAM_Control_4Port                         ; work         ;
;       |Command:Command|                                                                      ; 58 (58)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command                                                                                                                                                                                                                                                                                                     ; Command                                     ; work         ;
;       |Control_Interface:Control_Interface|                                                  ; 64 (64)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface                                                                                                                                                                                                                                                                                 ; Control_Interface                           ; work         ;
;       |SDRAM_RD_FIFO:Read_FIFO_0|                                                            ; 92 (0)              ; 127 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0                                                                                                                                                                                                                                                                                           ; SDRAM_RD_FIFO                               ; work         ;
;          |dcfifo:dcfifo_component|                                                           ; 92 (0)              ; 127 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                   ; dcfifo                                      ; work         ;
;             |dcfifo_oiq1:auto_generated|                                                     ; 92 (15)             ; 127 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated                                                                                                                                                                                                                                        ; dcfifo_oiq1                                 ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                        ; a_gray2bin_7ib                              ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                        ; a_gray2bin_7ib                              ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                 ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                            ; a_graycounter_2lc                           ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                 ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                            ; a_graycounter_677                           ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                             ; alt_synch_pipe_9pl                          ; work         ;
;                   |dffpipe_qe9:dffpipe13|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                       ; dffpipe_qe9                                 ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                             ; alt_synch_pipe_apl                          ; work         ;
;                   |dffpipe_re9:dffpipe16|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                       ; dffpipe_re9                                 ; work         ;
;                |altsyncram_5u81:fifo_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram                                                                                                                                                                                                               ; altsyncram_5u81                             ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                               ; cmpr_o76                                    ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                ; cmpr_o76                                    ; work         ;
;                |dffpipe_pe9:ws_brp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                     ; dffpipe_pe9                                 ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                     ; dffpipe_pe9                                 ; work         ;
;       |SDRAM_RD_FIFO:Read_FIFO_1|                                                            ; 94 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1                                                                                                                                                                                                                                                                                           ; SDRAM_RD_FIFO                               ; work         ;
;          |dcfifo:dcfifo_component|                                                           ; 94 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                   ; dcfifo                                      ; work         ;
;             |dcfifo_oiq1:auto_generated|                                                     ; 94 (18)             ; 127 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated                                                                                                                                                                                                                                        ; dcfifo_oiq1                                 ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                        ; a_gray2bin_7ib                              ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                        ; a_gray2bin_7ib                              ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                 ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                            ; a_graycounter_2lc                           ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                 ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                            ; a_graycounter_677                           ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                             ; alt_synch_pipe_9pl                          ; work         ;
;                   |dffpipe_qe9:dffpipe13|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                       ; dffpipe_qe9                                 ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                             ; alt_synch_pipe_apl                          ; work         ;
;                   |dffpipe_re9:dffpipe16|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                       ; dffpipe_re9                                 ; work         ;
;                |altsyncram_5u81:fifo_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram                                                                                                                                                                                                               ; altsyncram_5u81                             ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                               ; cmpr_o76                                    ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                ; cmpr_o76                                    ; work         ;
;                |dffpipe_pe9:ws_brp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                     ; dffpipe_pe9                                 ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                     ; dffpipe_pe9                                 ; work         ;
;       |SDRAM_RD_FIFO:Write_FIFO_0|                                                           ; 93 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0                                                                                                                                                                                                                                                                                          ; SDRAM_RD_FIFO                               ; work         ;
;          |dcfifo:dcfifo_component|                                                           ; 93 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                  ; dcfifo                                      ; work         ;
;             |dcfifo_oiq1:auto_generated|                                                     ; 93 (16)             ; 127 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated                                                                                                                                                                                                                                       ; dcfifo_oiq1                                 ; work         ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                       ; a_gray2bin_7ib                              ; work         ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                       ; a_gray2bin_7ib                              ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                 ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                           ; a_graycounter_2lc                           ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                 ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                           ; a_graycounter_677                           ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                            ; alt_synch_pipe_9pl                          ; work         ;
;                   |dffpipe_qe9:dffpipe13|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                      ; dffpipe_qe9                                 ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                            ; alt_synch_pipe_apl                          ; work         ;
;                   |dffpipe_re9:dffpipe16|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                      ; dffpipe_re9                                 ; work         ;
;                |altsyncram_5u81:fifo_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram                                                                                                                                                                                                              ; altsyncram_5u81                             ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                              ; cmpr_o76                                    ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                               ; cmpr_o76                                    ; work         ;
;                |dffpipe_pe9:rs_brp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                    ; dffpipe_pe9                                 ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                    ; dffpipe_pe9                                 ; work         ;
;       |SDRAM_WR_FIFO:Write_FIFO_1|                                                           ; 93 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1                                                                                                                                                                                                                                                                                          ; SDRAM_WR_FIFO                               ; work         ;
;          |dcfifo:dcfifo_component|                                                           ; 93 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                  ; dcfifo                                      ; work         ;
;             |dcfifo_oiq1:auto_generated|                                                     ; 93 (16)             ; 127 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated                                                                                                                                                                                                                                       ; dcfifo_oiq1                                 ; work         ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                       ; a_gray2bin_7ib                              ; work         ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                       ; a_gray2bin_7ib                              ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                 ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                           ; a_graycounter_2lc                           ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                 ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                           ; a_graycounter_677                           ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                            ; alt_synch_pipe_9pl                          ; work         ;
;                   |dffpipe_qe9:dffpipe13|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                      ; dffpipe_qe9                                 ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|                                                  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                            ; alt_synch_pipe_apl                          ; work         ;
;                   |dffpipe_re9:dffpipe16|                                                    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                      ; dffpipe_re9                                 ; work         ;
;                |altsyncram_5u81:fifo_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram                                                                                                                                                                                                              ; altsyncram_5u81                             ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                              ; cmpr_o76                                    ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                               ; cmpr_o76                                    ; work         ;
;                |dffpipe_pe9:rs_brp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                    ; dffpipe_pe9                                 ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                          ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                    ; dffpipe_pe9                                 ; work         ;
;    |System_Ctrl_PLL:System_Ctrl_PLL|                                                         ; 41 (2)              ; 27 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|System_Ctrl_PLL:System_Ctrl_PLL                                                                                                                                                                                                                                                                                                                             ; System_Ctrl_PLL                             ; work         ;
;       |SYS_PLL:SYS_PLL|                                                                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL                                                                                                                                                                                                                                                                                                             ; SYS_PLL                                     ; work         ;
;          |altpll:altpll_component|                                                           ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                     ; altpll                                      ; work         ;
;             |SYS_PLL_altpll:auto_generated|                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component|SYS_PLL_altpll:auto_generated                                                                                                                                                                                                                                                       ; SYS_PLL_altpll                              ; work         ;
;       |System_Init_Delay:System_Init_Delay|                                                  ; 39 (39)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|System_Ctrl_PLL:System_Ctrl_PLL|System_Init_Delay:System_Init_Delay                                                                                                                                                                                                                                                                                         ; System_Init_Delay                           ; work         ;
;    |VGA_Driver:VGA_Driver|                                                                   ; 71 (71)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|VGA_Driver:VGA_Driver                                                                                                                                                                                                                                                                                                                                       ; VGA_Driver                                  ; work         ;
;    |Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection| ; 540 (0)             ; 272 (0)                   ; 2552        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection                                                                                                                                                                                                                                                                     ; Video_Image_Process_Moving_Object_Detection ; work         ;
;       |Diff_Frame:Diff_Frame|                                                                ; 36 (36)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Diff_Frame:Diff_Frame                                                                                                                                                                                                                                               ; Diff_Frame                                  ; work         ;
;       |Find_Box:Find_Box|                                                                    ; 311 (311)           ; 119 (119)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box                                                                                                                                                                                                                                                   ; Find_Box                                    ; work         ;
;       |Gray_Shift:Gray_Shift|                                                                ; 1 (1)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Gray_Shift:Gray_Shift                                                                                                                                                                                                                                               ; Gray_Shift                                  ; work         ;
;       |RGB565_to_YCbCr:RGB565_to_YCbCr|                                                      ; 134 (70)            ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr                                                                                                                                                                                                                                     ; RGB565_to_YCbCr                             ; work         ;
;          |lpm_mult:Mult0|                                                                    ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0                                                                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;             |multcore:mult_core|                                                             ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                   ; multcore                                    ; work         ;
;          |lpm_mult:Mult2|                                                                    ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2                                                                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;             |multcore:mult_core|                                                             ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                   ; multcore                                    ; work         ;
;          |lpm_mult:Mult5|                                                                    ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5                                                                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;             |multcore:mult_core|                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                   ; multcore                                    ; work         ;
;       |VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|                            ; 29 (4)              ; 35 (10)                   ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector                                                                                                                                                                                                           ; VIPMOD_Bit_Dilation_Detector                ; work         ;
;          |VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|                   ; 25 (10)             ; 25 (15)                   ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit                                                                                                                                           ; VIPMOD_Matrix_Generate_3X3_1Bit             ; work         ;
;             |Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|                                        ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit                                                                                                   ; Line_Shift_RAM_1Bit                         ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                       ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                             ; altshift_taps                               ; work         ;
;                   |shift_taps_0rv:auto_generated|                                            ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated                               ; shift_taps_0rv                              ; work         ;
;                      |altsyncram_fga1:altsyncram2|                                           ; 0 (0)               ; 0 (0)                     ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2   ; altsyncram_fga1                             ; work         ;
;                      |cntr_3uf:cntr1|                                                        ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1                ; cntr_3uf                                    ; work         ;
;                         |cmpr_7ic:cmpr4|                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic                                    ; work         ;
;       |VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|                              ; 29 (4)              ; 35 (10)                   ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector                                                                                                                                                                                                             ; VIPMOD_Bit_Erosion_Detector                 ; work         ;
;          |VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|                   ; 25 (10)             ; 25 (15)                   ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit                                                                                                                                             ; VIPMOD_Matrix_Generate_3X3_1Bit             ; work         ;
;             |Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|                                        ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit                                                                                                     ; Line_Shift_RAM_1Bit                         ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                       ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                               ; altshift_taps                               ; work         ;
;                   |shift_taps_0rv:auto_generated|                                            ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated                                 ; shift_taps_0rv                              ; work         ;
;                      |altsyncram_fga1:altsyncram2|                                           ; 0 (0)               ; 0 (0)                     ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2     ; altsyncram_fga1                             ; work         ;
;                      |cntr_3uf:cntr1|                                                        ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1                  ; cntr_3uf                                    ; work         ;
;                         |cmpr_7ic:cmpr4|                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4   ; cmpr_7ic                                    ; work         ;
+----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------------------+
; IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0|altsyncram_73b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/Automatic_Target_Reporting_System.rom0_IIC_OV5640_RGB565_Config_3d0b1b26.hdl.mif ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                             ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                                                ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                             ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                                                ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                            ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                                                ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                            ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                                                ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 638          ; 2            ; 638          ; 2            ; 1276  ; None                                                                                ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 638          ; 2            ; 638          ; 2            ; 1276  ; None                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                              ; IP Include File              ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Altera ; FIFO                       ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0                                                                                                                                                                                         ; RTL/IP/SDRAM_RD_FIFO.v       ;
; Altera ; FIFO                       ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1                                                                                                                                                                                         ; RTL/IP/SDRAM_RD_FIFO.v       ;
; Altera ; FIFO                       ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0                                                                                                                                                                                        ; RTL/IP/SDRAM_RD_FIFO.v       ;
; Altera ; FIFO                       ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1                                                                                                                                                                                        ; RTL/IP/SDRAM_WR_FIFO.v       ;
; Altera ; ALTPLL                     ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL                                                                                                                                                                                                           ; RTL/IP/SYS_PLL.v             ;
; Altera ; Shift register (RAM-based) ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit ; RTL/IP/Line_Shift_RAM_1Bit.v ;
; Altera ; Shift register (RAM-based) ; 20.1    ; N/A          ; N/A          ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit   ; RTL/IP/Line_Shift_RAM_1Bit.v ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Automatic_Target_Reporting_System|IIC_Driver:IIC_Driver|cur_state                                                                                                                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]  ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]   ; yes                                                              ; yes                                        ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 176                                                                                                                                         ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|rgb_r_m0[15]                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|rgb_b_m0[13..15]             ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_LENGTH[8]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_LENGTH[0..7]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_LENGTH[8]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_LENGTH[7]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_LENGTH[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_LENGTH[8]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_LENGTH[0..7]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_LENGTH[8]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_LENGTH[7]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_LENGTH[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|DQM[0,1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|BA[0,1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|BA[0,1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; IIC_Driver:IIC_Driver|wr_flag                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]  ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]  ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]  ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]  ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                                                              ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|pre_frame_de_d[0]            ; Merged with Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|cmos_frame_clken_r ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_ADDR[0..6]                                                                                              ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_ADDR[7]                                                                         ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[0..6]                                                                                              ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[7]                                                                         ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_ADDR[0..5]                                                                                              ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_ADDR[6]                                                                         ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[0..5]                                                                                              ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[6]                                                                         ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|mLENGTH[0..5]                                                                                                ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|mLENGTH[6]                                                                           ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|CKE                                                                                          ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|CS_N[0]                                                              ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|mADDR[0..5]                                                                                                  ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|mADDR[6]                                                                             ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface|SADDR[0..5]                                                              ; Merged with SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface|SADDR[6]                                         ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_ADDR[7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_ADDR[6]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[6]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|mLENGTH[6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|mADDR[6]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                   ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface|SADDR[6]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|rgb_g_m0[0]                  ; Stuck at GND due to stuck port data_in                                                                                                   ;
; IIC_Driver:IIC_Driver|cur_state.st_addr_rd                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                   ;
; IIC_Driver:IIC_Driver|cur_state.st_data_rd                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                   ;
; Total Number of Removed Registers = 111                                                                                                              ;                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+---------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+---------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_LENGTH[8]        ; Stuck at VCC              ; SDRAM_Control_4Port:SDRAM_Control_4Port|mLENGTH[6],                                  ;
;                                                               ; due to stuck port data_in ; SDRAM_Control_4Port:SDRAM_Control_4Port|mADDR[6],                                    ;
;                                                               ;                           ; SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface|SADDR[6] ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|BA[1] ; Stuck at GND              ; SDRAM_Control_4Port:SDRAM_Control_4Port|BA[1]                                        ;
;                                                               ; due to stuck port data_in ;                                                                                      ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|BA[0] ; Stuck at GND              ; SDRAM_Control_4Port:SDRAM_Control_4Port|BA[0]                                        ;
;                                                               ; due to stuck port data_in ;                                                                                      ;
+---------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1174  ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 1073  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 437   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; IIC_Driver:IIC_Driver|scl                                                                                                                                    ; 4       ;
; IIC_Driver:IIC_Driver|dri_clk                                                                                                                                ; 93      ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; IIC_Driver:IIC_Driver|sda_out                                                                                                                                ; 5       ;
; IIC_Driver:IIC_Driver|sda_dir                                                                                                                                ; 4       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[12]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[12]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[13]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[13]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[15]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[15]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[18]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[18]                                                                                                        ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_down_d1[7]                                     ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_down_d1[6]                                     ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_down_d1[5]                                     ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_down_d1[4]                                     ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up_d1[7]                                       ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up_d1[5]                                       ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left_d1[7]                                     ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left_d1[5]                                     ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_right_d1[7]                                    ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_right_d1[6]                                    ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_right_d1[5]                                    ; 3       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_right_d1[4]                                    ; 3       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[8]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[7]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[6]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[4]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[3]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[2]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[1]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[0]                                          ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[9]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[6]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[5]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[4]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[3]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[1]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[2]                                        ; 2       ;
; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[0]                                        ; 2       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Total number of inverted registers = 56                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                 ; Type ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+
; IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|i2c_data[0..23] ; IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|Ram0_rtl_0 ; RAM  ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface|timer[8]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|command_done                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|v_cnt[4]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[7]                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_right[3]                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_down[0]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[9]                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|matrix_p13 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|matrix_p12   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|SA[0]                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command|rp_shift[0]                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|post_cmos_data[13]                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[14]                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|rWR1_ADDR[12]                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[11]                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|rRD1_ADDR[9]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|mLENGTH[8]                                                                                                                                                                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|mADDR[17]                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|CMD[0]                                                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|mRD                                                                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|WR_MASK[1]                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|ST[3]                                                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Automatic_Target_Reporting_System|IIC_Driver:IIC_Driver|cnt[3]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_left[2]                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box|edg_up[8]                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|rWR2_ADDR[12]                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Automatic_Target_Reporting_System|SDRAM_Control_4Port:SDRAM_Control_4Port|rRD2_ADDR[12]                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                    ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                    ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0|altsyncram_73b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System_Ctrl_PLL:System_Ctrl_PLL|System_Init_Delay:System_Init_Delay ;
+----------------+--------------------------+----------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                 ;
+----------------+--------------------------+----------------------------------------------------------------------+
; SYS_DELAY_TOP  ; 001001100010010110100000 ; Unsigned Binary                                                      ;
+----------------+--------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                     ;
+-------------------------------+---------------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SYS_PLL ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                  ;
; LOCK_LOW                      ; 1                         ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                  ;
; BANDWIDTH                     ; 0                         ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 24                        ; Signed Integer                                           ;
; CLK3_MULTIPLY_BY              ; 12                        ; Signed Integer                                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer                                           ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                                           ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 25                        ; Signed Integer                                           ;
; CLK3_DIVIDE_BY                ; 25                        ; Signed Integer                                           ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer                                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                                           ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; -3750                     ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Signed Integer                                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer                                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                  ;
; VCO_MIN                       ; 0                         ; Untyped                                                  ;
; VCO_MAX                       ; 0                         ; Untyped                                                  ;
; VCO_CENTER                    ; 0                         ; Untyped                                                  ;
; PFD_MIN                       ; 0                         ; Untyped                                                  ;
; PFD_MAX                       ; 0                         ; Untyped                                                  ;
; M_INITIAL                     ; 0                         ; Untyped                                                  ;
; M                             ; 0                         ; Untyped                                                  ;
; N                             ; 1                         ; Untyped                                                  ;
; M2                            ; 1                         ; Untyped                                                  ;
; N2                            ; 1                         ; Untyped                                                  ;
; SS                            ; 1                         ; Untyped                                                  ;
; C0_HIGH                       ; 0                         ; Untyped                                                  ;
; C1_HIGH                       ; 0                         ; Untyped                                                  ;
; C2_HIGH                       ; 0                         ; Untyped                                                  ;
; C3_HIGH                       ; 0                         ; Untyped                                                  ;
; C4_HIGH                       ; 0                         ; Untyped                                                  ;
; C5_HIGH                       ; 0                         ; Untyped                                                  ;
; C6_HIGH                       ; 0                         ; Untyped                                                  ;
; C7_HIGH                       ; 0                         ; Untyped                                                  ;
; C8_HIGH                       ; 0                         ; Untyped                                                  ;
; C9_HIGH                       ; 0                         ; Untyped                                                  ;
; C0_LOW                        ; 0                         ; Untyped                                                  ;
; C1_LOW                        ; 0                         ; Untyped                                                  ;
; C2_LOW                        ; 0                         ; Untyped                                                  ;
; C3_LOW                        ; 0                         ; Untyped                                                  ;
; C4_LOW                        ; 0                         ; Untyped                                                  ;
; C5_LOW                        ; 0                         ; Untyped                                                  ;
; C6_LOW                        ; 0                         ; Untyped                                                  ;
; C7_LOW                        ; 0                         ; Untyped                                                  ;
; C8_LOW                        ; 0                         ; Untyped                                                  ;
; C9_LOW                        ; 0                         ; Untyped                                                  ;
; C0_INITIAL                    ; 0                         ; Untyped                                                  ;
; C1_INITIAL                    ; 0                         ; Untyped                                                  ;
; C2_INITIAL                    ; 0                         ; Untyped                                                  ;
; C3_INITIAL                    ; 0                         ; Untyped                                                  ;
; C4_INITIAL                    ; 0                         ; Untyped                                                  ;
; C5_INITIAL                    ; 0                         ; Untyped                                                  ;
; C6_INITIAL                    ; 0                         ; Untyped                                                  ;
; C7_INITIAL                    ; 0                         ; Untyped                                                  ;
; C8_INITIAL                    ; 0                         ; Untyped                                                  ;
; C9_INITIAL                    ; 0                         ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                  ;
; C0_PH                         ; 0                         ; Untyped                                                  ;
; C1_PH                         ; 0                         ; Untyped                                                  ;
; C2_PH                         ; 0                         ; Untyped                                                  ;
; C3_PH                         ; 0                         ; Untyped                                                  ;
; C4_PH                         ; 0                         ; Untyped                                                  ;
; C5_PH                         ; 0                         ; Untyped                                                  ;
; C6_PH                         ; 0                         ; Untyped                                                  ;
; C7_PH                         ; 0                         ; Untyped                                                  ;
; C8_PH                         ; 0                         ; Untyped                                                  ;
; C9_PH                         ; 0                         ; Untyped                                                  ;
; L0_HIGH                       ; 1                         ; Untyped                                                  ;
; L1_HIGH                       ; 1                         ; Untyped                                                  ;
; G0_HIGH                       ; 1                         ; Untyped                                                  ;
; G1_HIGH                       ; 1                         ; Untyped                                                  ;
; G2_HIGH                       ; 1                         ; Untyped                                                  ;
; G3_HIGH                       ; 1                         ; Untyped                                                  ;
; E0_HIGH                       ; 1                         ; Untyped                                                  ;
; E1_HIGH                       ; 1                         ; Untyped                                                  ;
; E2_HIGH                       ; 1                         ; Untyped                                                  ;
; E3_HIGH                       ; 1                         ; Untyped                                                  ;
; L0_LOW                        ; 1                         ; Untyped                                                  ;
; L1_LOW                        ; 1                         ; Untyped                                                  ;
; G0_LOW                        ; 1                         ; Untyped                                                  ;
; G1_LOW                        ; 1                         ; Untyped                                                  ;
; G2_LOW                        ; 1                         ; Untyped                                                  ;
; G3_LOW                        ; 1                         ; Untyped                                                  ;
; E0_LOW                        ; 1                         ; Untyped                                                  ;
; E1_LOW                        ; 1                         ; Untyped                                                  ;
; E2_LOW                        ; 1                         ; Untyped                                                  ;
; E3_LOW                        ; 1                         ; Untyped                                                  ;
; L0_INITIAL                    ; 1                         ; Untyped                                                  ;
; L1_INITIAL                    ; 1                         ; Untyped                                                  ;
; G0_INITIAL                    ; 1                         ; Untyped                                                  ;
; G1_INITIAL                    ; 1                         ; Untyped                                                  ;
; G2_INITIAL                    ; 1                         ; Untyped                                                  ;
; G3_INITIAL                    ; 1                         ; Untyped                                                  ;
; E0_INITIAL                    ; 1                         ; Untyped                                                  ;
; E1_INITIAL                    ; 1                         ; Untyped                                                  ;
; E2_INITIAL                    ; 1                         ; Untyped                                                  ;
; E3_INITIAL                    ; 1                         ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                  ;
; L0_PH                         ; 0                         ; Untyped                                                  ;
; L1_PH                         ; 0                         ; Untyped                                                  ;
; G0_PH                         ; 0                         ; Untyped                                                  ;
; G1_PH                         ; 0                         ; Untyped                                                  ;
; G2_PH                         ; 0                         ; Untyped                                                  ;
; G3_PH                         ; 0                         ; Untyped                                                  ;
; E0_PH                         ; 0                         ; Untyped                                                  ;
; E1_PH                         ; 0                         ; Untyped                                                  ;
; E2_PH                         ; 0                         ; Untyped                                                  ;
; E3_PH                         ; 0                         ; Untyped                                                  ;
; M_PH                          ; 0                         ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_USED                 ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                  ;
; CBXI_PARAMETER                ; SYS_PLL_altpll            ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                           ;
+-------------------------------+---------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config ;
+----------------+--------------------------+----------------------------------------------------+
; Parameter Name ; Value                    ; Type                                               ;
+----------------+--------------------------+----------------------------------------------------+
; CMOS_H_PIXEL   ; 000000000000001010000000 ; Unsigned Binary                                    ;
; CMOS_V_PIXEL   ; 000000000000000111100000 ; Unsigned Binary                                    ;
+----------------+--------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_Driver:IIC_Driver ;
+----------------+----------------------------+----------------------+
; Parameter Name ; Value                      ; Type                 ;
+----------------+----------------------------+----------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary      ;
; CLK_FREQ       ; 01011111010111100001000000 ; Unsigned Binary      ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary      ;
+----------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CMOS_Capture_Data:CMOS_Capture_Data ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                              ;
; ADDR_WIDTH     ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_Data_Path:SDRAM_Data_Path ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_oiq1  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_oiq1  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_oiq1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_oiq1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                   ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                        ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                        ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Diff_Frame:Diff_Frame ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; THRESHOLD      ; 00010100 ; Unsigned Binary                                                                                                                ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                           ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                           ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                                                                                ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                                                                                ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_0rv ; Untyped                                                                                                                                                                                                                                                                                                  ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                             ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                  ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                  ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                             ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                                                                                  ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                                                                                  ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_0rv ; Untyped                                                                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; IMG_Width      ; 01010000000 ; Unsigned Binary                                                                                                         ;
; IMG_High       ; 00111100000 ; Unsigned Binary                                                                                                         ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0                  ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 24                                                                                  ; Untyped        ;
; WIDTHAD_A                          ; 8                                                                                   ; Untyped        ;
; NUMWORDS_A                         ; 256                                                                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; db/Automatic_Target_Reporting_System.rom0_IIC_OV5640_RGB565_Config_3d0b1b26.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_73b1                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                                                                 ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                                                                                 ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                       ;
; Entity Instance               ; System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                          ;
; Entity Instance            ; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                 ;
;     -- LPM_WIDTH           ; 16                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                 ;
;     -- LPM_WIDTH           ; 16                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                 ;
;     -- LPM_WIDTH           ; 16                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                 ;
;     -- LPM_WIDTH           ; 16                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                                                                                                               ;
; Entity Instance            ; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component   ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 640                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                                                                               ;
; Entity Instance            ; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 640                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                      ;
; Entity Instance                       ; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                     ;
; Entity Instance                       ; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                     ;
; Entity Instance                       ; Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Driver:VGA_Driver"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_dclk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_sync  ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_xpos  ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_ypos  ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Diff_Frame:Diff_Frame"                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; post_img_Bit[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; per_img_Bit        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Gray_Shift:Gray_Shift"                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; grayb ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; img_cb ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; img_cr ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection"                                                                            ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; post_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sys_data_out1    ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "sys_data_out1[15..8]" will be connected to GND. ;
; gray_sft[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_1"                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0"                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1"                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0"                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_Data_Path:SDRAM_Data_Path"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command"                                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SADDR ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (22 bits) it drives.  Extra input bit(s) "SADDR[21..20]" will be connected to GND. ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface"                                                                         ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.      ;
; ADDR     ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (22 bits) it drives.  Extra input bit(s) "ADDR[21..20]" will be connected to GND. ;
; SADDR    ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (20 bits) it drives; bit(s) "SADDR[21..20]" have no fanouts                     ;
; INIT_ACK ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.     ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_Control_4Port:SDRAM_Control_4Port"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..8]" will be connected to GND.                                  ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_ADDR[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[17..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[14..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[18..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[12..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "RD1_DATA[15..8]" have no fanouts                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[17..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[14..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[18..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[12..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; Sdram_Init_Done      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "IIC_Driver:IIC_Driver"       ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at VCC           ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND           ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System_Ctrl_PLL:System_Ctrl_PLL|System_Init_Delay:System_Init_Delay" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System_Ctrl_PLL:System_Ctrl_PLL"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clk_c4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 1174                        ;
;     CLR               ; 609                         ;
;     CLR SCLR          ; 36                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 5                           ;
;     ENA CLR           ; 365                         ;
;     ENA CLR SCLR      ; 47                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 27                          ;
;     plain             ; 47                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1573                        ;
;     arith             ; 473                         ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 237                         ;
;     normal            ; 1100                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 60                          ;
;         2 data inputs ; 244                         ;
;         3 data inputs ; 213                         ;
;         4 data inputs ; 575                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Feb 08 10:41:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Automatic_Target_Reporting_System -c Automatic_Target_Reporting_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_process_moving_object_detection.v
    Info (12023): Found entity 1: Video_Image_Process_Moving_Object_Detection File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vipmod_matrix_generate_3x3_1bit.v
    Info (12023): Found entity 1: VIPMOD_Matrix_Generate_3X3_1Bit File: D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Matrix_Generate_3X3_1Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vipmod_bit_erosion_detector.v
    Info (12023): Found entity 1: VIPMOD_Bit_Erosion_Detector File: D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Bit_Erosion_Detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vipmod_bit_dilation_detector.v
    Info (12023): Found entity 1: VIPMOD_Bit_Dilation_Detector File: D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Bit_Dilation_Detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rgb565_to_ycbcr.v
    Info (12023): Found entity 1: RGB565_to_YCbCr File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/automatic_target_reporting_system.v
    Info (12023): Found entity 1: Automatic_Target_Reporting_System File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/sys_pll.v
    Info (12023): Found entity 1: SYS_PLL File: D:/Automatic_Target_Reporting_System/RTL/IP/SYS_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_ctrl_pll.v
    Info (12023): Found entity 1: System_Ctrl_PLL File: D:/Automatic_Target_Reporting_System/RTL/System_Ctrl_PLL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_init_delay.v
    Info (12023): Found entity 1: System_Init_Delay File: D:/Automatic_Target_Reporting_System/RTL/System_Init_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/iic_driver.v
    Info (12023): Found entity 1: IIC_Driver File: D:/Automatic_Target_Reporting_System/RTL/IIC_Driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/iic_ov5640_rgb565_config.v
    Info (12023): Found entity 1: IIC_OV5640_RGB565_Config File: D:/Automatic_Target_Reporting_System/RTL/IIC_OV5640_RGB565_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos_capture_data.v
    Info (12023): Found entity 1: CMOS_Capture_Data File: D:/Automatic_Target_Reporting_System/RTL/CMOS_Capture_Data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gray_shift.v
    Info (12023): Found entity 1: Gray_Shift File: D:/Automatic_Target_Reporting_System/RTL/Gray_Shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/diff_frame.v
    Info (12023): Found entity 1: Diff_Frame File: D:/Automatic_Target_Reporting_System/RTL/Diff_Frame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/line_shift_ram_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_1Bit File: D:/Automatic_Target_Reporting_System/RTL/IP/Line_Shift_RAM_1Bit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/find_box.v
    Info (12023): Found entity 1: Find_Box File: D:/Automatic_Target_Reporting_System/RTL/Find_Box.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port.v
    Info (12023): Found entity 1: SDRAM_Control_4Port File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control_interface.v
    Info (12023): Found entity 1: Control_Interface File: D:/Automatic_Target_Reporting_System/RTL/Control_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/command.v
    Info (12023): Found entity 1: Command File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 1
Warning (10229): Verilog HDL Expression warning at SDRAM_Data_Path.v(29): truncated literal to match 1 bits File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Data_Path.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_data_path.v
    Info (12023): Found entity 1: SDRAM_Data_Path File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Data_Path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/sdram_rd_fifo.v
    Info (12023): Found entity 1: SDRAM_RD_FIFO File: D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/sdram_wr_fifo.v
    Info (12023): Found entity 1: SDRAM_WR_FIFO File: D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga_driver.v
    Info (12023): Found entity 1: VGA_Driver File: D:/Automatic_Target_Reporting_System/RTL/VGA_Driver.v Line: 1
Warning (12019): Can't analyze file -- file RTL/Video_Image_Process_Sobel.v is missing
Warning (12019): Can't analyze file -- file RTL/VIP_Sobel_Edge_Detector.v is missing
Warning (12019): Can't analyze file -- file RTL/VIP_Sobel_Matrix_Generate_3x3_8bit.v is missing
Warning (12019): Can't analyze file -- file RTL/VIP_Sobel_Line_Shift_RAM_8bit.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vipmod_multi_target_detect.sv
    Info (12023): Found entity 1: VIPMOD_Multi_Target_Detect File: D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Multi_Target_Detect.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Automatic_Target_Reporting_System.v(265): created implicit net for "lcd_dclk" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 265
Warning (10236): Verilog HDL Implicit Net warning at Automatic_Target_Reporting_System.v(266): created implicit net for "lcd_blank" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at Automatic_Target_Reporting_System.v(270): created implicit net for "lcd_de" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 270
Warning (10037): Verilog HDL or VHDL warning at Command.v(205): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 205
Warning (10037): Verilog HDL or VHDL warning at Command.v(250): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 250
Warning (10037): Verilog HDL or VHDL warning at Command.v(254): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 254
Warning (10037): Verilog HDL or VHDL warning at Command.v(256): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 256
Warning (10037): Verilog HDL or VHDL warning at Command.v(258): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 258
Warning (10037): Verilog HDL or VHDL warning at Command.v(260): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 260
Warning (10037): Verilog HDL or VHDL warning at Command.v(271): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 271
Warning (10037): Verilog HDL or VHDL warning at Command.v(312): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 312
Warning (10037): Verilog HDL or VHDL warning at Command.v(314): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 314
Warning (10037): Verilog HDL or VHDL warning at Command.v(316): conditional expression evaluates to a constant File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 316
Info (12127): Elaborating entity "Automatic_Target_Reporting_System" for the top level hierarchy
Info (12128): Elaborating entity "System_Ctrl_PLL" for hierarchy "System_Ctrl_PLL:System_Ctrl_PLL" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 90
Info (12128): Elaborating entity "System_Init_Delay" for hierarchy "System_Ctrl_PLL:System_Ctrl_PLL|System_Init_Delay:System_Init_Delay" File: D:/Automatic_Target_Reporting_System/RTL/System_Ctrl_PLL.v Line: 27
Info (12128): Elaborating entity "SYS_PLL" for hierarchy "System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL" File: D:/Automatic_Target_Reporting_System/RTL/System_Ctrl_PLL.v Line: 44
Info (12128): Elaborating entity "altpll" for hierarchy "System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component" File: D:/Automatic_Target_Reporting_System/RTL/IP/SYS_PLL.v Line: 120
Info (12130): Elaborated megafunction instantiation "System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component" File: D:/Automatic_Target_Reporting_System/RTL/IP/SYS_PLL.v Line: 120
Info (12133): Instantiated megafunction "System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component" with the following parameter: File: D:/Automatic_Target_Reporting_System/RTL/IP/SYS_PLL.v Line: 120
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3750"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "24"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SYS_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: SYS_PLL_altpll File: D:/Automatic_Target_Reporting_System/db/sys_pll_altpll.v Line: 31
Info (12128): Elaborating entity "SYS_PLL_altpll" for hierarchy "System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component|SYS_PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "IIC_OV5640_RGB565_Config" for hierarchy "IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 119
Info (12128): Elaborating entity "IIC_Driver" for hierarchy "IIC_Driver:IIC_Driver" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 141
Warning (10230): Verilog HDL assignment warning at IIC_Driver.v(60): truncated value with size 26 to match size of target (9) File: D:/Automatic_Target_Reporting_System/RTL/IIC_Driver.v Line: 60
Info (12128): Elaborating entity "CMOS_Capture_Data" for hierarchy "CMOS_Capture_Data:CMOS_Capture_Data" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 159
Info (12128): Elaborating entity "SDRAM_Control_4Port" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at SDRAM_Control_4Port.v(132): object "active" assigned a value but never read File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 132
Warning (10230): Verilog HDL assignment warning at SDRAM_Control_4Port.v(309): truncated value with size 32 to match size of target (10) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 309
Warning (10240): Verilog HDL Always Construct warning at SDRAM_Control_4Port.v(347): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Warning (10240): Verilog HDL Always Construct warning at SDRAM_Control_4Port.v(347): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Warning (10240): Verilog HDL Always Construct warning at SDRAM_Control_4Port.v(347): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Warning (10240): Verilog HDL Always Construct warning at SDRAM_Control_4Port.v(347): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at SDRAM_Control_4Port.v(347) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 347
Info (12128): Elaborating entity "Control_Interface" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|Control_Interface:Control_Interface" File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 153
Warning (10230): Verilog HDL assignment warning at Control_Interface.v(126): truncated value with size 32 to match size of target (16) File: D:/Automatic_Target_Reporting_System/RTL/Control_Interface.v Line: 126
Warning (10230): Verilog HDL assignment warning at Control_Interface.v(151): truncated value with size 32 to match size of target (16) File: D:/Automatic_Target_Reporting_System/RTL/Control_Interface.v Line: 151
Info (12128): Elaborating entity "Command" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|Command:Command" File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 179
Warning (10240): Verilog HDL Always Construct warning at Command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at Command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at Command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: D:/Automatic_Target_Reporting_System/RTL/Command.v Line: 239
Info (12128): Elaborating entity "SDRAM_Data_Path" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_Data_Path:SDRAM_Data_Path" File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 188
Warning (10230): Verilog HDL assignment warning at SDRAM_Data_Path.v(29): truncated value with size 32 to match size of target (2) File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Data_Path.v Line: 29
Info (12128): Elaborating entity "SDRAM_RD_FIFO" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0" File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 201
Info (12128): Elaborating entity "dcfifo" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component" File: D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_RD_FIFO.v Line: 97
Info (12130): Elaborated megafunction instantiation "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component" File: D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_RD_FIFO.v Line: 97
Info (12133): Instantiated megafunction "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component" with the following parameter: File: D:/Automatic_Target_Reporting_System/RTL/IP/SDRAM_RD_FIFO.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_oiq1.tdf
    Info (12023): Found entity 1: dcfifo_oiq1 File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_oiq1" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: D:/Automatic_Target_Reporting_System/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: D:/Automatic_Target_Reporting_System/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_677:rdptr_g1p" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: D:/Automatic_Target_Reporting_System/db/a_graycounter_2lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf
    Info (12023): Found entity 1: altsyncram_5u81 File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5u81" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/Automatic_Target_Reporting_System/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|dffpipe_pe9:rs_brp" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/Automatic_Target_Reporting_System/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Automatic_Target_Reporting_System/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: D:/Automatic_Target_Reporting_System/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/Automatic_Target_Reporting_System/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/Automatic_Target_Reporting_System/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: D:/Automatic_Target_Reporting_System/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: D:/Automatic_Target_Reporting_System/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Write_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|cmpr_o76:rdempty_eq_comp" File: D:/Automatic_Target_Reporting_System/db/dcfifo_oiq1.tdf Line: 81
Info (12128): Elaborating entity "SDRAM_WR_FIFO" for hierarchy "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_WR_FIFO:Write_FIFO_1" File: D:/Automatic_Target_Reporting_System/RTL/SDRAM_Control_4Port.v Line: 214
Info (12128): Elaborating entity "Video_Image_Process_Moving_Object_Detection" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 255
Info (12128): Elaborating entity "RGB565_to_YCbCr" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr" File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 64
Info (12128): Elaborating entity "Gray_Shift" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Gray_Shift:Gray_Shift" File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 79
Info (12128): Elaborating entity "Diff_Frame" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Diff_Frame:Diff_Frame" File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 99
Info (12128): Elaborating entity "VIPMOD_Bit_Erosion_Detector" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector" File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 125
Info (12128): Elaborating entity "VIPMOD_Matrix_Generate_3X3_1Bit" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit" File: D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Bit_Erosion_Detector.v Line: 56
Info (12128): Elaborating entity "Line_Shift_RAM_1Bit" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit" File: D:/Automatic_Target_Reporting_System/RTL/VIPMOD_Matrix_Generate_3X3_1Bit.v Line: 62
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Automatic_Target_Reporting_System/RTL/IP/Line_Shift_RAM_1Bit.v Line: 81
Info (12130): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Automatic_Target_Reporting_System/RTL/IP/Line_Shift_RAM_1Bit.v Line: 81
Info (12133): Instantiated megafunction "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/Automatic_Target_Reporting_System/RTL/IP/Line_Shift_RAM_1Bit.v Line: 81
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf
    Info (12023): Found entity 1: shift_taps_0rv File: D:/Automatic_Target_Reporting_System/db/shift_taps_0rv.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_0rv" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf
    Info (12023): Found entity 1: altsyncram_fga1 File: D:/Automatic_Target_Reporting_System/db/altsyncram_fga1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fga1" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2" File: D:/Automatic_Target_Reporting_System/db/shift_taps_0rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: D:/Automatic_Target_Reporting_System/db/cntr_3uf.tdf Line: 28
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1" File: D:/Automatic_Target_Reporting_System/db/shift_taps_0rv.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: D:/Automatic_Target_Reporting_System/db/cmpr_7ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Erosion_Detector:VIPMOD_Bit_Erosion_Detector|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: D:/Automatic_Target_Reporting_System/db/cntr_3uf.tdf Line: 86
Info (12128): Elaborating entity "VIPMOD_Bit_Dilation_Detector" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|VIPMOD_Bit_Dilation_Detector:VIPMOD_Bit_Dilation_Detector" File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 153
Info (12128): Elaborating entity "Find_Box" for hierarchy "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|Find_Box:Find_Box" File: D:/Automatic_Target_Reporting_System/RTL/Video_Image_Process_Moving_Object_Detection.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at Find_Box.v(37): object "per_frame_clken_r" assigned a value but never read File: D:/Automatic_Target_Reporting_System/RTL/Find_Box.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at Find_Box.v(38): object "per_img_data_r" assigned a value but never read File: D:/Automatic_Target_Reporting_System/RTL/Find_Box.v Line: 38
Info (12128): Elaborating entity "VGA_Driver" for hierarchy "VGA_Driver:VGA_Driver" File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 277
Warning (10230): Verilog HDL assignment warning at VGA_Driver.v(86): truncated value with size 32 to match size of target (4) File: D:/Automatic_Target_Reporting_System/RTL/VGA_Driver.v Line: 86
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[8]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 298
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[9]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 330
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 362
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[11]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 394
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[12]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 426
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[13]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 458
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[14]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 490
        Warning (14320): Synthesized away node "SDRAM_Control_4Port:SDRAM_Control_4Port|SDRAM_RD_FIFO:Read_FIFO_0|dcfifo:dcfifo_component|dcfifo_oiq1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: D:/Automatic_Target_Reporting_System/db/altsyncram_5u81.tdf Line: 522
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Automatic_Target_Reporting_System.rom0_IIC_OV5640_RGB565_Config_3d0b1b26.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|Mult5" File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 93
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|Mult2" File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 90
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|Mult0" File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 87
Info (12130): Elaborated megafunction instantiation "IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "IIC_OV5640_RGB565_Config:IIC_OV5640_RGB565_Config|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Automatic_Target_Reporting_System.rom0_IIC_OV5640_RGB565_Config_3d0b1b26.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_73b1.tdf
    Info (12023): Found entity 1: altsyncram_73b1 File: D:/Automatic_Target_Reporting_System/db/altsyncram_73b1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5" File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 93
Info (12133): Instantiated megafunction "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5" with the following parameter: File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 93
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: D:/Automatic_Target_Reporting_System/db/add_sub_bfh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult5" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2" File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 90
Info (12133): Instantiated megafunction "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2" with the following parameter: File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: D:/Automatic_Target_Reporting_System/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0" File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 87
Info (12133): Instantiated megafunction "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0" with the following parameter: File: D:/Automatic_Target_Reporting_System/RTL/RGB565_to_YCbCr.v Line: 87
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: D:/Automatic_Target_Reporting_System/db/add_sub_kgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Process_Moving_Object_Detection:Video_Image_Process_Moving_Object_Detection|RGB565_to_YCbCr:RGB565_to_YCbCr|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Automatic_Target_Reporting_System/RTL/IIC_Driver.v Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 16
    Warning (13410): Pin "cam_pwdn" is stuck at GND File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 17
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 27
    Warning (13410): Pin "sdram_ba[0]" is stuck at GND File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 34
    Warning (13410): Pin "sdram_ba[1]" is stuck at GND File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 34
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 35
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: D:/Automatic_Target_Reporting_System/RTL/Automatic_Target_Reporting_System.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "System_Ctrl_PLL:System_Ctrl_PLL|SYS_PLL:SYS_PLL|altpll:altpll_component|SYS_PLL_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: D:/Automatic_Target_Reporting_System/db/sys_pll_altpll.v Line: 51
Info (21057): Implemented 2199 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2039 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Thu Feb 08 10:42:24 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:27


