Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\My_Designs\LIFT\D-Flip-FLop.vhd" into library work
Parsing entity <flip_flop_d>.
Parsing architecture <Behavioral> of entity <flip_flop_d>.
Parsing VHDL file "C:\My_Designs\LIFT\up_down_counter.vhd" into library work
Parsing entity <updown_count>.
Parsing architecture <Behavioral> of entity <updown_count>.
Parsing VHDL file "C:\My_Designs\LIFT\ram.vhd" into library work
Parsing entity <RAM16_4>.
Parsing architecture <comportamental> of entity <ram16_4>.
Parsing VHDL file "C:\My_Designs\LIFT\or.vhd" into library work
Parsing entity <org>.
Parsing architecture <arh> of entity <org>.
Parsing VHDL file "C:\My_Designs\LIFT\nand.vhd" into library work
Parsing entity <nandg>.
Parsing architecture <arh> of entity <nandg>.
Parsing VHDL file "C:\My_Designs\LIFT\dmux.vhd" into library work
Parsing entity <DEMUX_SOURCE>.
Parsing architecture <dataflow> of entity <demux_source>.
Parsing VHDL file "C:\My_Designs\LIFT\Debouncer.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "C:\My_Designs\LIFT\counter_1.vhd" into library work
Parsing entity <counter>.
Parsing architecture <arh> of entity <counter>.
Parsing VHDL file "C:\My_Designs\LIFT\comp_4_bits.vhd" into library work
Parsing entity <Comparator>.
Parsing architecture <arh> of entity <comparator>.
Parsing VHDL file "C:\My_Designs\LIFT\Main.vhd" into library work
Parsing entity <main>.
Parsing architecture <arh> of entity <main>.
WARNING:HDLCompiler:946 - "C:\My_Designs\LIFT\Main.vhd" Line 146: Actual for formal port a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\My_Designs\LIFT\Main.vhd" Line 153: Actual for formal port a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\My_Designs\LIFT\Main.vhd" Line 154: Actual for formal port a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\My_Designs\LIFT\Main.vhd" Line 160: Actual for formal port a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\My_Designs\LIFT\Main.vhd" Line 161: Actual for formal port a is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <arh>) from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <flip_flop_d> (architecture <Behavioral>) from library <work>.

Elaborating entity <updown_count> (architecture <Behavioral>) from library <work>.

Elaborating entity <Comparator> (architecture <arh>) from library <work>.

Elaborating entity <org> (architecture <arh>) from library <work>.

Elaborating entity <nandg> (architecture <arh>) from library <work>.

Elaborating entity <counter> (architecture <arh>) from library <work>.

Elaborating entity <RAM16_4> (architecture <comportamental>) from library <work>.

Elaborating entity <DEMUX_SOURCE> (architecture <dataflow>) from library <work>.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 146. All outputs of instance <P_CS> of block <nandg> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 147. All outputs of instance <P_COUNTER_ADRESS> of block <counter> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 148. All outputs of instance <P_RAM> of block <RAM16_4> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 149. All outputs of instance <P3> of block <Comparator> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 150. All outputs of instance <P4> of block <DEMUX_SOURCE> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 151. All outputs of instance <P5> of block <counter> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 152. All outputs of instance <P6> of block <counter> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 153. All outputs of instance <P_NAND> of block <nandg> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 154. All outputs of instance <P_NAND_1> of block <nandg> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 155. All outputs of instance <P_OR> of block <org> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 157. All outputs of instance <P7> of block <DEMUX_SOURCE> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 158. All outputs of instance <P8> of block <counter> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 159. All outputs of instance <P9> of block <counter> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 160. All outputs of instance <P_NAND_3> of block <nandg> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 161. All outputs of instance <P_NAND_4> of block <nandg> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 162. All outputs of instance <P_OR_1> of block <org> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\My_Designs\LIFT\Main.vhd" line 164. All outputs of instance <MOVE_PLS> of block <updown_count> are unconnected in block <main>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\My_Designs\LIFT\Main.vhd".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\My_Designs\LIFT\Debouncer.vhd".
INFO:Xst:3210 - "C:\My_Designs\LIFT\Debouncer.vhd" line 44: Output port <qn> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\My_Designs\LIFT\Debouncer.vhd" line 45: Output port <qn> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\My_Designs\LIFT\Debouncer.vhd" line 46: Output port <qn> of the instance <U3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <debounce> synthesized.

Synthesizing Unit <flip_flop_d>.
    Related source file is "C:\My_Designs\LIFT\D-Flip-FLop.vhd".
    Found 1-bit register for signal <intern>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flip_flop_d> synthesized.

Synthesizing Unit <updown_count>.
    Related source file is "C:\My_Designs\LIFT\up_down_counter.vhd".
    Found 4-bit register for signal <TEMP>.
    Found 4-bit adder for signal <TEMP[3]_GND_10_o_add_0_OUT> created at line 20.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_2_OUT<3:0>> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <updown_count> synthesized.

Synthesizing Unit <Comparator>.
    Related source file is "C:\My_Designs\LIFT\comp_4_bits.vhd".
    Found 4-bit comparator greater for signal <greater> created at line 32
    Found 4-bit comparator greater for signal <A[3]_B[3]_LessThan_2_o> created at line 34
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Comparator> synthesized.

Synthesizing Unit <org>.
    Related source file is "C:\My_Designs\LIFT\or.vhd".
    Summary:
	no macro.
Unit <org> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 7
 1-bit register                                        : 6
 4-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <updown_count>.
The following registers are absorbed into counter <TEMP>: 1 register on signal <TEMP>.
Unit <updown_count> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit updown counter                                  : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      INV                         : 1
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 1
#      LUT6                        : 5
# FlipFlops/Latches                : 10
#      FD                          : 6
#      FDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 3
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              10  out of  18224     0%  
 Number of Slice LUTs:                   10  out of   9112     0%  
    Number used as Logic:                10  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     15
   Number with an unused Flip Flop:       5  out of     15    33%  
   Number with an unused LUT:             5  out of     15    33%  
   Number of fully used LUT-FF pairs:     5  out of     15    33%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                   5  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.180ns (Maximum Frequency: 314.465MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 5.347ns
   Maximum combinational path delay: 5.857ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.180ns (frequency: 314.465MHz)
  Total number of paths / destination ports: 62 / 12
-------------------------------------------------------------------------
Delay:               3.180ns (Levels of Logic = 1)
  Source:            Nr_Pers_Process_Up/U3/intern (FF)
  Destination:       Counter_Pers_Process/TEMP_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Nr_Pers_Process_Up/U3/intern to Counter_Pers_Process/TEMP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.296  Nr_Pers_Process_Up/U3/intern (Nr_Pers_Process_Up/U3/intern)
     LUT6:I0->O            4   0.254   0.803  Counter_Pers_Process/_n0022_inv1 (Counter_Pers_Process/_n0022_inv)
     FDE:CE                    0.302          Counter_Pers_Process/TEMP_0
    ----------------------------------------
    Total                      3.180ns (1.081ns logic, 2.099ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            UP (PAD)
  Destination:       Nr_Pers_Process_Up/U1/intern (FF)
  Destination Clock: CLK rising

  Data Path: UP to Nr_Pers_Process_Up/U1/intern
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  UP_IBUF (UP_IBUF)
     FD:D                      0.074          Nr_Pers_Process_Up/U1/intern
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.347ns (Levels of Logic = 2)
  Source:            Counter_Pers_Process/TEMP_2 (FF)
  Destination:       ERROR (PAD)
  Source Clock:      CLK rising

  Data Path: Counter_Pers_Process/TEMP_2 to ERROR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.994  Counter_Pers_Process/TEMP_2 (Counter_Pers_Process/TEMP_2)
     LUT3:I0->O            1   0.235   0.681  If_Error_Output/Z1 (ERROR_OBUF)
     OBUF:I->O                 2.912          ERROR_OBUF (ERROR)
    ----------------------------------------
    Total                      5.347ns (3.672ns logic, 1.675ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.857ns (Levels of Logic = 3)
  Source:            ERROR_IN (PAD)
  Destination:       ERROR (PAD)

  Data Path: ERROR_IN to ERROR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  ERROR_IN_IBUF (ERROR_IN_IBUF)
     LUT3:I2->O            1   0.254   0.681  If_Error_Output/Z1 (ERROR_OBUF)
     OBUF:I->O                 2.912          ERROR_OBUF (ERROR)
    ----------------------------------------
    Total                      5.857ns (4.494ns logic, 1.363ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.180|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.06 secs
 
--> 

Total memory usage is 4452552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    3 (   0 filtered)

