{
  "module_name": "mtk_hdmi_regs.h",
  "hash_id": "5ab939ea0eb566efad70dc8204a5496b6a43a28ca28869ba96f43f61674511b3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mediatek/mtk_hdmi_regs.h",
  "human_readable_source": " \n \n#ifndef _MTK_HDMI_REGS_H\n#define _MTK_HDMI_REGS_H\n\n#define GRL_INT_MASK\t\t0x18\n#define GRL_IFM_PORT\t\t0x188\n#define GRL_CH_SWAP\t\t0x198\n#define LR_SWAP\t\t\t\tBIT(0)\n#define LFE_CC_SWAP\t\t\tBIT(1)\n#define LSRS_SWAP\t\t\tBIT(2)\n#define RLS_RRS_SWAP\t\t\tBIT(3)\n#define LR_STATUS_SWAP\t\t\tBIT(4)\n#define GRL_I2S_C_STA0\t\t0x140\n#define GRL_I2S_C_STA1\t\t0x144\n#define GRL_I2S_C_STA2\t\t0x148\n#define GRL_I2S_C_STA3\t\t0x14C\n#define GRL_I2S_C_STA4\t\t0x150\n#define GRL_I2S_UV\t\t0x154\n#define I2S_UV_V\t\t\tBIT(0)\n#define I2S_UV_U\t\t\tBIT(1)\n#define I2S_UV_CH_EN_MASK\t\t0x3c\n#define I2S_UV_CH_EN(x)\t\t\tBIT((x) + 2)\n#define I2S_UV_TMDS_DEBUG\t\tBIT(6)\n#define I2S_UV_NORMAL_INFO_INV\t\tBIT(7)\n#define GRL_ACP_ISRC_CTRL\t0x158\n#define VS_EN\t\t\t\tBIT(0)\n#define ACP_EN\t\t\t\tBIT(1)\n#define ISRC1_EN\t\t\tBIT(2)\n#define ISRC2_EN\t\t\tBIT(3)\n#define GAMUT_EN\t\t\tBIT(4)\n#define GRL_CTS_CTRL\t\t0x160\n#define CTS_CTRL_SOFT\t\t\tBIT(0)\n#define GRL_INT\t\t\t0x14\n#define INT_MDI\t\t\t\tBIT(0)\n#define INT_HDCP\t\t\tBIT(1)\n#define INT_FIFO_O\t\t\tBIT(2)\n#define INT_FIFO_U\t\t\tBIT(3)\n#define INT_IFM_ERR\t\t\tBIT(4)\n#define INT_INF_DONE\t\t\tBIT(5)\n#define INT_NCTS_DONE\t\t\tBIT(6)\n#define INT_CTRL_PKT_DONE\t\tBIT(7)\n#define GRL_INT_MASK\t\t0x18\n#define GRL_CTRL\t\t0x1C\n#define CTRL_GEN_EN\t\t\tBIT(2)\n#define CTRL_SPD_EN\t\t\tBIT(3)\n#define CTRL_MPEG_EN\t\t\tBIT(4)\n#define CTRL_AUDIO_EN\t\t\tBIT(5)\n#define CTRL_AVI_EN\t\t\tBIT(6)\n#define CTRL_AVMUTE\t\t\tBIT(7)\n#define\tGRL_STATUS\t\t0x20\n#define STATUS_HTPLG\t\t\tBIT(0)\n#define STATUS_PORD\t\t\tBIT(1)\n#define GRL_DIVN\t\t0x170\n#define NCTS_WRI_ANYTIME\t\tBIT(6)\n#define GRL_AUDIO_CFG\t\t0x17C\n#define AUDIO_ZERO\t\t\tBIT(0)\n#define HIGH_BIT_RATE\t\t\tBIT(1)\n#define SACD_DST\t\t\tBIT(2)\n#define DST_NORMAL_DOUBLE\t\tBIT(3)\n#define DSD_INV\t\t\t\tBIT(4)\n#define LR_INV\t\t\t\tBIT(5)\n#define LR_MIX\t\t\t\tBIT(6)\n#define DSD_SEL\t\t\t\tBIT(7)\n#define GRL_NCTS\t\t0x184\n#define GRL_CH_SW0\t\t0x18C\n#define GRL_CH_SW1\t\t0x190\n#define GRL_CH_SW2\t\t0x194\n#define CH_SWITCH(from, to)\t\t((from) << ((to) * 3))\n#define GRL_INFOFRM_VER\t\t0x19C\n#define GRL_INFOFRM_TYPE\t0x1A0\n#define GRL_INFOFRM_LNG\t\t0x1A4\n#define GRL_MIX_CTRL\t\t0x1B4\n#define MIX_CTRL_SRC_EN\t\t\tBIT(0)\n#define BYPASS_VOLUME\t\t\tBIT(1)\n#define MIX_CTRL_FLAT\t\t\tBIT(7)\n#define GRL_AOUT_CFG\t\t0x1C4\n#define AOUT_BNUM_SEL_MASK\t\t0x03\n#define AOUT_24BIT\t\t\t0x00\n#define AOUT_20BIT\t\t\t0x02\n#define AOUT_16BIT\t\t\t0x03\n#define AOUT_FIFO_ADAP_CTRL\t\tBIT(6)\n#define AOUT_BURST_PREAMBLE_EN\t\tBIT(7)\n#define HIGH_BIT_RATE_PACKET_ALIGN\t(AOUT_BURST_PREAMBLE_EN | \\\n\t\t\t\t\t AOUT_FIFO_ADAP_CTRL)\n#define GRL_SHIFT_L1\t\t0x1C0\n#define GRL_SHIFT_R2\t\t0x1B0\n#define AUDIO_PACKET_OFF\t\tBIT(6)\n#define GRL_CFG0\t\t0x24\n#define CFG0_I2S_MODE_MASK\t\t0x3\n#define CFG0_I2S_MODE_RTJ\t\t0x1\n#define CFG0_I2S_MODE_LTJ\t\t0x0\n#define CFG0_I2S_MODE_I2S\t\t0x2\n#define CFG0_W_LENGTH_MASK\t\t0x30\n#define CFG0_W_LENGTH_24BIT\t\t0x00\n#define CFG0_W_LENGTH_16BIT\t\t0x10\n#define GRL_CFG1\t\t0x28\n#define CFG1_EDG_SEL\t\t\tBIT(0)\n#define CFG1_SPDIF\t\t\tBIT(1)\n#define CFG1_DVI\t\t\tBIT(2)\n#define CFG1_HDCP_DEBUG\t\t\tBIT(3)\n#define GRL_CFG2\t\t0x2c\n#define CFG2_MHL_DE_SEL\t\t\tBIT(3)\n#define CFG2_MHL_FAKE_DE_SEL\t\tBIT(4)\n#define CFG2_MHL_DATA_REMAP\t\tBIT(5)\n#define CFG2_NOTICE_EN\t\t\tBIT(6)\n#define CFG2_ACLK_INV\t\t\tBIT(7)\n#define GRL_CFG3\t\t0x30\n#define CFG3_AES_KEY_INDEX_MASK\t\t0x3f\n#define CFG3_CONTROL_PACKET_DELAY\tBIT(6)\n#define CFG3_KSV_LOAD_START\t\tBIT(7)\n#define GRL_CFG4\t\t0x34\n#define CFG4_AES_KEY_LOAD\t\tBIT(4)\n#define CFG4_AV_UNMUTE_EN\t\tBIT(5)\n#define CFG4_AV_UNMUTE_SET\t\tBIT(6)\n#define CFG4_MHL_MODE\t\t\tBIT(7)\n#define GRL_CFG5\t\t0x38\n#define CFG5_CD_RATIO_MASK\t0x8F\n#define CFG5_FS128\t\t\t(0x1 << 4)\n#define CFG5_FS256\t\t\t(0x2 << 4)\n#define CFG5_FS384\t\t\t(0x3 << 4)\n#define CFG5_FS512\t\t\t(0x4 << 4)\n#define CFG5_FS768\t\t\t(0x6 << 4)\n#define DUMMY_304\t\t0x304\n#define CHMO_SEL\t\t\t(0x3 << 2)\n#define CHM1_SEL\t\t\t(0x3 << 4)\n#define CHM2_SEL\t\t\t(0x3 << 6)\n#define AUDIO_I2S_NCTS_SEL\t\tBIT(1)\n#define AUDIO_I2S_NCTS_SEL_64\t\t(1 << 1)\n#define AUDIO_I2S_NCTS_SEL_128\t\t(0 << 1)\n#define NEW_GCP_CTRL\t\t\tBIT(0)\n#define NEW_GCP_CTRL_MERGE\t\tBIT(0)\n#define GRL_L_STATUS_0\t\t0x200\n#define GRL_L_STATUS_1\t\t0x204\n#define GRL_L_STATUS_2\t\t0x208\n#define GRL_L_STATUS_3\t\t0x20c\n#define GRL_L_STATUS_4\t\t0x210\n#define GRL_L_STATUS_5\t\t0x214\n#define GRL_L_STATUS_6\t\t0x218\n#define GRL_L_STATUS_7\t\t0x21c\n#define GRL_L_STATUS_8\t\t0x220\n#define GRL_L_STATUS_9\t\t0x224\n#define GRL_L_STATUS_10\t\t0x228\n#define GRL_L_STATUS_11\t\t0x22c\n#define GRL_L_STATUS_12\t\t0x230\n#define GRL_L_STATUS_13\t\t0x234\n#define GRL_L_STATUS_14\t\t0x238\n#define GRL_L_STATUS_15\t\t0x23c\n#define GRL_L_STATUS_16\t\t0x240\n#define GRL_L_STATUS_17\t\t0x244\n#define GRL_L_STATUS_18\t\t0x248\n#define GRL_L_STATUS_19\t\t0x24c\n#define GRL_L_STATUS_20\t\t0x250\n#define GRL_L_STATUS_21\t\t0x254\n#define GRL_L_STATUS_22\t\t0x258\n#define GRL_L_STATUS_23\t\t0x25c\n#define GRL_R_STATUS_0\t\t0x260\n#define GRL_R_STATUS_1\t\t0x264\n#define GRL_R_STATUS_2\t\t0x268\n#define GRL_R_STATUS_3\t\t0x26c\n#define GRL_R_STATUS_4\t\t0x270\n#define GRL_R_STATUS_5\t\t0x274\n#define GRL_R_STATUS_6\t\t0x278\n#define GRL_R_STATUS_7\t\t0x27c\n#define GRL_R_STATUS_8\t\t0x280\n#define GRL_R_STATUS_9\t\t0x284\n#define GRL_R_STATUS_10\t\t0x288\n#define GRL_R_STATUS_11\t\t0x28c\n#define GRL_R_STATUS_12\t\t0x290\n#define GRL_R_STATUS_13\t\t0x294\n#define GRL_R_STATUS_14\t\t0x298\n#define GRL_R_STATUS_15\t\t0x29c\n#define GRL_R_STATUS_16\t\t0x2a0\n#define GRL_R_STATUS_17\t\t0x2a4\n#define GRL_R_STATUS_18\t\t0x2a8\n#define GRL_R_STATUS_19\t\t0x2ac\n#define GRL_R_STATUS_20\t\t0x2b0\n#define GRL_R_STATUS_21\t\t0x2b4\n#define GRL_R_STATUS_22\t\t0x2b8\n#define GRL_R_STATUS_23\t\t0x2bc\n#define GRL_ABIST_CTRL0\t\t0x2D4\n#define GRL_ABIST_CTRL1\t\t0x2D8\n#define ABIST_EN\t\t\tBIT(7)\n#define ABIST_DATA_FMT\t\t\t(0x7 << 0)\n#define VIDEO_CFG_0\t\t0x380\n#define VIDEO_CFG_1\t\t0x384\n#define VIDEO_CFG_2\t\t0x388\n#define VIDEO_CFG_3\t\t0x38c\n#define VIDEO_CFG_4\t\t0x390\n#define VIDEO_SOURCE_SEL\t\tBIT(7)\n#define NORMAL_PATH\t\t\t(1 << 7)\n#define GEN_RGB\t\t\t\t(0 << 7)\n\n#define HDMI_SYS_CFG1C\t\t0x000\n#define HDMI_ON\t\t\t\tBIT(0)\n#define HDMI_RST\t\t\tBIT(1)\n#define ANLG_ON\t\t\t\tBIT(2)\n#define CFG10_DVI\t\t\tBIT(3)\n#define HDMI_TST\t\t\tBIT(3)\n#define SYS_KEYMASK1\t\t\t(0xff << 8)\n#define SYS_KEYMASK2\t\t\t(0xff << 16)\n#define AUD_OUTSYNC_EN\t\t\tBIT(24)\n#define AUD_OUTSYNC_PRE_EN\t\tBIT(25)\n#define I2CM_ON\t\t\t\tBIT(26)\n#define E2PROM_TYPE_8BIT\t\tBIT(27)\n#define MCM_E2PROM_ON\t\t\tBIT(28)\n#define EXT_E2PROM_ON\t\t\tBIT(29)\n#define HTPLG_PIN_SEL_OFF\t\tBIT(30)\n#define AES_EFUSE_ENABLE\t\tBIT(31)\n#define HDMI_SYS_CFG20\t\t0x004\n#define DEEP_COLOR_MODE_MASK\t\t(3 << 1)\n#define COLOR_8BIT_MODE\t\t\t(0 << 1)\n#define COLOR_10BIT_MODE\t\t(1 << 1)\n#define COLOR_12BIT_MODE\t\t(2 << 1)\n#define COLOR_16BIT_MODE\t\t(3 << 1)\n#define DEEP_COLOR_EN\t\t\tBIT(0)\n#define HDMI_AUDIO_TEST_SEL\t\tBIT(8)\n#define HDMI2P0_EN\t\t\tBIT(11)\n#define HDMI_OUT_FIFO_EN\t\tBIT(16)\n#define HDMI_OUT_FIFO_CLK_INV\t\tBIT(17)\n#define MHL_MODE_ON\t\t\tBIT(28)\n#define MHL_PP_MODE\t\t\tBIT(29)\n#define MHL_SYNC_AUTO_EN\t\tBIT(30)\n#define HDMI_PCLK_FREE_RUN\t\tBIT(31)\n\n#define MTK_SIP_SET_AUTHORIZED_SECURE_REG 0x82000001\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}