<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>STLD 1</title>
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@4.5.3/dist/css/bootstrap.min.css" integrity="sha384-TX8t27EcRE3e/ihU7zmQxVncDAy5uIKz4rEkgIXeMed4M0jlfIDPvg6uqKI2xXr2" crossorigin="anonymous">
  <link rel="stylesheet" href="../css/back_button.css">
</head>
<body>

    <button type="button" onclick="goBack()" class="btn btn-dark">Go Back</button>
    <script>
        function goBack() {
          window.history.back();
        }
    </script>
<hr>
    <br>   1. Testbench CODE :-
    <br>
    <br>   -- Code your testbench here
    <br>    library IEEE;
    <br>  use IEEE.std_logic_1164.all;
    <br>
    <br>    entity FA_tb is
    <br>  end entity;
    <br>
    <br>   architecture tb of FA_tb is
    <br>
    <br>  component FA is
    <br>   port(
        <br>        a,b,c: in bit; 
        <br>        sum,carry:out bit
        <br>     );
        <br>  end component;
        <br>
        <br>  signal a,b,c,sum,carry: bit;
        <br>
<br>begin
<br>uut: FA port map(a => a, b=> b, c=>c, sum=>sum, carry=>carry);
<br>stim:process
<br>begin
<br>a <= '0';
<br>b <= '0';
<br>c <= '0';
<br>wait for 10ns;
<br>a <= '0';
<br>b <= '0';
<br>b <= '1';
<br>wait for 10ns;
<br>a <= '0';
<br>b <= '1';
<br>c <= '0';
<br>wait for 10ns;
<br>a <= '0';
<br>b <= '1';
<br>c <= '1';
<br>wait for 10ns;
<br>a <= '1';
<br>b <= '0';
<br>c <= '0';
<br>wait for 10ns;
<br>a <= '1';
<br>b <= '0';
<br>c <= '1';
<br>wait for 10ns;
<br>a <= '1';
<br>b <= '1';
<br>c <= '0';
<br>wait for 10ns;
<br>a <= '1';
<br>b <= '1';
<br>c <= '1';
    <br>   wait for 10ns;
    <br>  wait;
    <br>  end process;
    <br>  end tb;
    <br>
    <br>  2. Design CODE :-
    <br>
    <br> -- Code your design here
    <br>   library IEEE;
    <br>  use IEEE.std_logic_1164.all;
    <br> <br>
    <br>  entity FA is
    <br>  port(
        <br>       a,b,c: in bit;
        <br>      sum,carry:out bit
        <br>      );
        <br>   end FA;
        <br> <br>
    <br>  architecture arc_fa of FA is
    <br>   begin
    <br>  sum   <= c xor a xor b;
    <br>  carry <= (a and b) or (c and (a xor b));
    <br>  end arc_fa;
    </body>
    </html>