#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 11 18:52:37 2023
# Process ID: 48348
# Current directory: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1
# Command line: vivado.exe -log new_top_v2.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source new_top_v2.tcl -notrace
# Log file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2.vdi
# Journal file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1\vivado.jou
# Running On: Adelia-laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34088 MB
#-----------------------------------------------------------
source new_top_v2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top new_top_v2 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0.dcp' for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 936.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_active'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_valid_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[7]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[6]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[5]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[4]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[3]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[2]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dummy'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.629 ; gain = 565.152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 1089.570 ; gain = 25.941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a6b2e021

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1633.012 ; gain = 543.441

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 1 Initialization | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2a6b2e021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1999.219 ; gain = 0.000
Retarget | Checksum: 2a6b2e021
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25944444e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1999.219 ; gain = 0.000
Constant propagation | Checksum: 25944444e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2b9797f8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1999.219 ; gain = 0.000
Sweep | Checksum: 2b9797f8b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 846 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2b9797f8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1999.219 ; gain = 0.000
BUFG optimization | Checksum: 2b9797f8b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2b9797f8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1999.219 ; gain = 0.000
Shift Register Optimization | Checksum: 2b9797f8b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b9797f8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1999.219 ; gain = 0.000
Post Processing Netlist | Checksum: 2b9797f8b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 9 Finalization | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1999.219 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             846  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1999.219 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.219 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1fce23b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.219 ; gain = 935.590
INFO: [runtcl-4] Executing : report_drc -file new_top_v2_drc_opted.rpt -pb new_top_v2_drc_opted.pb -rpx new_top_v2_drc_opted.rpx
Command: report_drc -file new_top_v2_drc_opted.rpt -pb new_top_v2_drc_opted.pb -rpx new_top_v2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1999.219 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.219 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1999.219 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.219 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1999.219 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1edc3fc58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee42f703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 119b8a06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 119b8a06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 119b8a06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c1b73015

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1238fbf56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1238fbf56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 141bf6b93

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.219 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a3751180

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 23a530b18

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 2 Global Placement | Checksum: 23a530b18

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25f71c658

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e9903894

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142a6edc6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a7e74a5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f9d00896

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b5108f08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c5cdcd03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19c0d7190

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19f0634ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19f0634ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ea70b52b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.580 | TNS=-349.372 |
Phase 1 Physical Synthesis Initialization | Checksum: cf231588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: cf231588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ea70b52b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.490. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 6253bb01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 6253bb01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6253bb01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 6253bb01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 6253bb01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.219 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aebf670b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000
Ending Placer Task | Checksum: 89d9d75a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1999.219 ; gain = 0.000
72 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file new_top_v2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file new_top_v2_utilization_placed.rpt -pb new_top_v2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file new_top_v2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1999.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1999.219 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2001.203 ; gain = 1.984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.203 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2001.203 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.203 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2001.203 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2001.203 ; gain = 1.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2015.773 ; gain = 14.570
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.12s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.773 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.474 | TNS=-297.975 |
Phase 1 Physical Synthesis Initialization | Checksum: 273ed114

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2015.781 ; gain = 0.008
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.474 | TNS=-297.975 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 273ed114

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2015.781 ; gain = 0.008

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.474 | TNS=-297.975 |
INFO: [Physopt 32-702] Processed net parse1/data_out_b_reg[6]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net parse1/count_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net parse1/count_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-297.234 |
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.457 | TNS=-297.006 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net parse1/i___323_carry__2_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.454 | TNS=-296.835 |
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__2_i_10_n_0_repN.  Re-placed instance parse1/i___323_carry__2_i_10_replica
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.446 | TNS=-296.379 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.438 | TNS=-295.923 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.419 | TNS=-294.840 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.407 | TNS=-294.156 |
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.400 | TNS=-293.757 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.384 | TNS=-292.846 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.384 | TNS=-292.846 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___70_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.383 | TNS=-292.770 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net parse1/i___373_carry_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.374 | TNS=-292.275 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.372 | TNS=-292.161 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.367 | TNS=-291.876 |
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__3_i_3_n_0.  Re-placed instance parse1/i___323_carry__3_i_3
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.367 | TNS=-291.876 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__4_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.364 | TNS=-291.705 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.363 | TNS=-291.649 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.359 | TNS=-291.420 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___70_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.348 | TNS=-290.793 |
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net parse1/i__carry__2_i_12_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.343 | TNS=-290.508 |
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net parse1/data_out_r[7]_i_1_n_0. Net driver parse1/data_out_r[7]_i_1 was replaced.
INFO: [Physopt 32-735] Processed net parse1/data_out_r[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.332 | TNS=-290.244 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net parse1/data_out_r[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.298 | TNS=-286.932 |
INFO: [Physopt 32-663] Processed net parse1/data_out_g_reg[7]_0[7].  Re-placed instance parse1/data_out_g_reg[7]
INFO: [Physopt 32-735] Processed net parse1/data_out_g_reg[7]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.289 | TNS=-286.928 |
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_r[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_r[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.289 | TNS=-286.928 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2024.812 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 273ed114

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.812 ; gain = 9.039

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.289 | TNS=-286.928 |
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_r[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_r[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.289 | TNS=-286.928 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2024.812 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 273ed114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.812 ; gain = 9.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.812 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.289 | TNS=-286.928 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.185  |         11.047  |            3  |              0  |                    23  |           0  |           2  |  00:00:04  |
|  Total          |          0.185  |         11.047  |            3  |              0  |                    23  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.812 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16e32f046

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.812 ; gain = 9.039
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.617 ; gain = 0.973
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2034.617 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.617 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2034.617 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.617 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2034.617 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2034.617 ; gain = 0.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8a68ddfb ConstDB: 0 ShapeSum: 149d7bea RouteDB: 0
Post Restoration Checksum: NetGraph: 77f8bc8b | NumContArr: 4a829260 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 247cd4425

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2176.156 ; gain = 127.406

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 247cd4425

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2176.156 ; gain = 127.406

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 247cd4425

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2176.156 ; gain = 127.406
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d636c583

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.082 ; gain = 197.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.045 | TNS=-274.791| WHS=-0.088 | THS=-1.909 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 702
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 702
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e765fef7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e765fef7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 25894c511

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2254.945 ; gain = 206.195
Phase 3 Initial Routing | Checksum: 25894c511

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2254.945 ; gain = 206.195
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================+
| Launch Setup Clock | Launch Hold Clock | Pin                    |
+====================+===================+========================+
| sys_clk_pin        | sys_clk_pin       | parse1/data_r_reg[7]/D |
+--------------------+-------------------+------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.073 | TNS=-329.924| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 226d6fda1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.889 | TNS=-318.708| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 201a92101

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.022 | TNS=-325.489| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 120148034

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195
Phase 4 Rip-up And Reroute | Checksum: 120148034

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18f1c4866

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.882 | TNS=-318.309| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2593dcf23

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2593dcf23

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195
Phase 5 Delay and Skew Optimization | Checksum: 2593dcf23

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2289a1edb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.867 | TNS=-317.455| WHS=0.185  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2289a1edb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195
Phase 6 Post Hold Fix | Checksum: 2289a1edb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.148409 %
  Global Horizontal Routing Utilization  = 0.241617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2289a1edb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2289a1edb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 176527010

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.945 ; gain = 206.195

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.867 | TNS=-317.455| WHS=0.185  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 176527010

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.945 ; gain = 206.195
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 15d4f0fe1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.945 ; gain = 206.195
Ending Routing Task | Checksum: 15d4f0fe1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.945 ; gain = 206.195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
283 Infos, 16 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.945 ; gain = 220.328
INFO: [runtcl-4] Executing : report_drc -file new_top_v2_drc_routed.rpt -pb new_top_v2_drc_routed.pb -rpx new_top_v2_drc_routed.rpx
Command: report_drc -file new_top_v2_drc_routed.rpt -pb new_top_v2_drc_routed.pb -rpx new_top_v2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file new_top_v2_methodology_drc_routed.rpt -pb new_top_v2_methodology_drc_routed.pb -rpx new_top_v2_methodology_drc_routed.rpx
Command: report_methodology -file new_top_v2_methodology_drc_routed.rpt -pb new_top_v2_methodology_drc_routed.pb -rpx new_top_v2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file new_top_v2_power_routed.rpt -pb new_top_v2_power_summary_routed.pb -rpx new_top_v2_power_routed.rpx
Command: report_power -file new_top_v2_power_routed.rpt -pb new_top_v2_power_summary_routed.pb -rpx new_top_v2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
293 Infos, 16 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file new_top_v2_route_status.rpt -pb new_top_v2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file new_top_v2_timing_summary_routed.rpt -pb new_top_v2_timing_summary_routed.pb -rpx new_top_v2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file new_top_v2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file new_top_v2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file new_top_v2_bus_skew_routed.rpt -pb new_top_v2_bus_skew_routed.pb -rpx new_top_v2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2254.945 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2254.945 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.945 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2254.945 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2254.945 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2254.945 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2254.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_routed.dcp' has been generated.
Command: write_bitstream -force new_top_v2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./new_top_v2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2657.605 ; gain = 402.660
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 18:54:22 2023...
