read -sv run_verilog_mid/adder_32b_8_82_91b89ff1b373ae4124ef796cdd45bfe8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_82_91b89ff1b373ae4124ef796cdd45bfe8_yosys.v
