

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Fri Jan 22 14:17:02 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max  |   Type   |
    +---------+---------+----------+----------+-----+-------+----------+
    |       14|    16397| 0.140 us | 0.164 ms |    4|  16395| dataflow |
    +---------+---------+----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+---------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |  max  |   Type  |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+---------+
        |AxiStream2MatStream_U0         |AxiStream2MatStream         |        3|    16386| 30.000 ns |  0.164 ms |    3|  16386|   none  |
        |Axi2AxiStream_U0               |Axi2AxiStream               |        1|    16394| 10.000 ns |  0.164 ms |    1|  16394|   none  |
        |addrbound18_U0                 |addrbound18                 |        3|        3| 30.000 ns | 30.000 ns |    3|      3|   none  |
        |Axi2Mat_entry3_U0              |Axi2Mat_entry3              |        0|        0|    0 ns   |    0 ns   |    0|      0|   none  |
        |Axi2Mat_entry25_U0             |Axi2Mat_entry25             |        0|        0|    0 ns   |    0 ns   |    0|      0|   none  |
        |last_blk_pxl_width17_U0        |last_blk_pxl_width17        |        0|        0|    0 ns   |    0 ns   |    0|      0|   none  |
        |Axi2Mat_Block_split15_proc_U0  |Axi2Mat_Block_split15_proc  |        0|        0|    0 ns   |    0 ns   |    0|      0|   none  |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|     1188|      805|    -|
|Instance             |        -|     4|      370|     1558|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1567|     2460|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Axi2AxiStream_U0               |Axi2AxiStream               |        0|   0|  103|   182|    0|
    |Axi2Mat_Block_split15_proc_U0  |Axi2Mat_Block_split15_proc  |        0|   0|   17|    20|    0|
    |Axi2Mat_entry25_U0             |Axi2Mat_entry25             |        0|   0|    3|    74|    0|
    |Axi2Mat_entry3_U0              |Axi2Mat_entry3              |        0|   0|    3|    47|    0|
    |AxiStream2MatStream_U0         |AxiStream2MatStream         |        0|   3|  221|  1123|    0|
    |addrbound18_U0                 |addrbound18                 |        0|   1|   20|    83|    0|
    |last_blk_pxl_width17_U0        |last_blk_pxl_width17        |        0|   0|    3|    29|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   4|  370|  1558|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U        |        0|  99|   0|    -|     2|   15|       30|
    |cols_c14_U          |        0|  99|   0|    -|     4|   32|      128|
    |cols_c3_U           |        0|  99|   0|    -|     2|   32|       64|
    |cols_c_U            |        0|  99|   0|    -|     2|   32|       64|
    |din_c1_U            |        0|  99|   0|    -|     2|   64|      128|
    |din_c_U             |        0|  99|   0|    -|     4|   64|      256|
    |last_blk_width_c_U  |        0|  99|   0|    -|     6|    4|       24|
    |ldata_U             |        0|  99|   0|    -|     2|    8|       16|
    |p_channel_U         |        0|  99|   0|    -|     2|   15|       30|
    |rows_c13_U          |        0|  99|   0|    -|     4|   32|      128|
    |rows_c2_U           |        0|  99|   0|    -|     2|   32|       64|
    |rows_c_U            |        0|  99|   0|    -|     2|   32|       64|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0|1188|   0|    0|    34|  362|      996|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Axi2AxiStream_U0_ap_ready_count           |     +    |   0|  0|   9|           2|           1|
    |Axi2Mat_entry3_U0_ap_ready_count          |     +    |   0|  0|   9|           2|           1|
    |last_blk_pxl_width17_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |Axi2AxiStream_U0_ap_start                 |    and   |   0|  0|   2|           1|           1|
    |Axi2Mat_entry3_U0_ap_start                |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |   0|  0|   2|           1|           1|
    |last_blk_pxl_width17_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_sync_Axi2AxiStream_U0_ap_ready         |    or    |   0|  0|   2|           1|           1|
    |ap_sync_Axi2Mat_entry3_U0_ap_ready        |    or    |   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width17_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  43|          14|          11|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Axi2AxiStream_U0_ap_ready_count               |   9|          2|    2|          4|
    |Axi2Mat_entry3_U0_ap_ready_count              |   9|          2|    2|          4|
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_Axi2Mat_entry3_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width17_U0_ap_ready  |   9|          2|    1|          2|
    |last_blk_pxl_width17_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  54|         12|    9|         18|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Axi2AxiStream_U0_ap_ready_count               |  2|   0|    2|          0|
    |Axi2Mat_entry3_U0_ap_ready_count              |  2|   0|    2|          0|
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_Axi2Mat_entry3_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width17_U0_ap_ready  |  1|   0|    1|          0|
    |last_blk_pxl_width17_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  9|   0|    9|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|m_axi_gmem0_AWVALID   | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY   |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR    | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN     | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE    | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST   | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT    | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION  | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA     | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID   | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY   |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR    | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN     | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE    | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST   | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT    | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION  | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA     |  in |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP     |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP     |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|imgInput_417_din      | out |    8|   ap_fifo  | imgInput_417 |    pointer   |
|imgInput_417_full_n   |  in |    1|   ap_fifo  | imgInput_417 |    pointer   |
|imgInput_417_write    | out |    1|   ap_fifo  | imgInput_417 |    pointer   |
|din                   |  in |   64|   ap_none  |      din     |    scalar    |
|din_ap_vld            |  in |    1|   ap_none  |      din     |    scalar    |
|rows                  |  in |   32|   ap_none  |     rows     |    scalar    |
|rows_ap_vld           |  in |    1|   ap_none  |     rows     |    scalar    |
|cols                  |  in |   32|   ap_none  |     cols     |    scalar    |
|cols_ap_vld           |  in |    1|   ap_none  |     cols     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |    Axi2Mat   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    Axi2Mat   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    Axi2Mat   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    Axi2Mat   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    Axi2Mat   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    Axi2Mat   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |    Axi2Mat   | return value |
+----------------------+-----+-----+------------+--------------+--------------+

