Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
