# Mixed-Signal ADC System with Enhanced Performance

## Description
This project combines SAR and Pipeline ADC concepts into a **hybrid mixed-signal ADC system**. Students will learn how to integrate **comparators, op-amps, and bootstrapped switches** to improve speed, linearity, and power efficiency.

## Base Projects Used
- [Analog-Design-of-Asynchronous-SAR-ADC](https://github.com/muhammadaldacher/Analog-Design-of-Asynchronous-SAR-ADC)  
- [Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp](https://github.com/muhammadaldacher/Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp)  
- [Analog-Design-of-Dynamic-Comparator](https://github.com/muhammadaldacher/Analog-Design-of-Dynamic-Comparator)  
- [Analog-Design-of-Bootstrapped-Switch](https://github.com/muhammadaldacher/Analog-Design-of-Bootstrapped-Switch)  

## Learning Outcomes
- Understand SAR vs Pipeline ADC architectures
- Implement high-speed comparators and residue amplifiers
- Reduce sampling nonlinearity using bootstrapped switches
- Optimize op-amp design for MDAC
- Analyze FoM (Figure of Merit) trade-offs: Power / (fs * 2^ENOB)

## Tweaks & Extensions
- Create a **SAR + Pipeline hybrid ADC**  
- Add **digital calibration** for offset and nonlinearity  
- Experiment with **different CMOS technology nodes** (e.g., 65nm vs 45nm)

## Credit
Original authors:
- Muhammad Aldacher  
  - [GitHub Repository](https://github.com/muhammadaldacher/Analog-Design-of-Asynchronous-SAR-ADC)  
All credit is retained for educational use.
