;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 210, -81
	MOV 210, -81
	SLT 12, 131
	ADD <-30, 9
	JMN 0, <132
	SPL 0, <132
	SPL 0, <802
	SUB #1, <10
	JMN 0, <132
	SPL 0, <132
	ADD 11, 100
	SUB 1, @110
	CMP 100, <811
	ADD <-30, 9
	SLT 12, 131
	ADD 1, @110
	SLT 12, 131
	CMP @121, 103
	CMP #81, 250
	ADD 0, 802
	SUB #1, <10
	SUB #81, 250
	ADD 830, 9
	SLT 830, 9
	SPL 0, <802
	SLT <-2, @1
	SUB -1, @0
	JMZ 830, 9
	SLT <-2, @1
	JMN 0, <802
	JMN 0, <132
	SUB #81, 250
	ADD <-30, 9
	SPL 0, <802
	ADD #81, 250
	ADD #81, 250
	SUB 100, 100
	JMN 180, 90
	SPL 30, <802
	SUB #1, <10
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <802
	MOV -7, <-20
	MOV 210, -81
	CMP -207, <-120
