# TCL File Generated by Component Editor 18.1
# Mon Jan 02 12:34:48 CET 2023
# DO NOT MODIFY


# 
# dma_fifo "FIFO" v1.0
# Arion 2023.01.02.12:34:48
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module dma_fifo
# 
set_module_property DESCRIPTION ""
set_module_property NAME dma_fifo
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR Arion
set_module_property DISPLAY_NAME FIFO
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fifo_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fifo_core.vhd VHDL PATH hdl/fifo_core.vhd
add_fileset_file fifo_fsm.vhd VHDL PATH hdl/fifo_fsm.vhd
add_fileset_file fifo_interface.vhd VHDL PATH hdl/fifo_interface.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter BURSTCOUNT INTEGER 16
set_parameter_property BURSTCOUNT DEFAULT_VALUE 16
set_parameter_property BURSTCOUNT DISPLAY_NAME BURSTCOUNT
set_parameter_property BURSTCOUNT TYPE INTEGER
set_parameter_property BURSTCOUNT UNITS None
set_parameter_property BURSTCOUNT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURSTCOUNT HDL_PARAMETER true


# 
# display items
# 


# 
# connection point rst
# 
add_interface rst reset end
set_interface_property rst associatedClock clk
set_interface_property rst synchronousEdges DEASSERT
set_interface_property rst ENABLED true
set_interface_property rst EXPORT_OF ""
set_interface_property rst PORT_NAME_MAP ""
set_interface_property rst CMSIS_SVD_VARIABLES ""
set_interface_property rst SVD_ADDRESS_GROUP ""

add_interface_port rst rst reset Input 1


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clk
set_interface_property avalon_master associatedReset rst
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master m_address address Output 32
add_interface_port avalon_master m_byteenable byteenable Output 4
add_interface_port avalon_master m_read read Output 1
add_interface_port avalon_master m_readdata readdata Input 32
add_interface_port avalon_master m_waitrequest waitrequest Input 1
add_interface_port avalon_master m_readdatavalid readdatavalid Input 1
add_interface_port avalon_master m_burstcount burstcount Output 5


# 
# connection point fifo_control
# 
add_interface fifo_control conduit end
set_interface_property fifo_control associatedClock clk
set_interface_property fifo_control associatedReset ""
set_interface_property fifo_control ENABLED true
set_interface_property fifo_control EXPORT_OF ""
set_interface_property fifo_control PORT_NAME_MAP ""
set_interface_property fifo_control CMSIS_SVD_VARIABLES ""
set_interface_property fifo_control SVD_ADDRESS_GROUP ""

add_interface_port fifo_control i_baseaddr baseaddr Input 32
add_interface_port fifo_control i_length length Input 32
add_interface_port fifo_control i_reset reset Input 1
add_interface_port fifo_control i_next next Input 1
add_interface_port fifo_control o_wait wait Output 1
add_interface_port fifo_control o_out out Output 32
add_interface_port fifo_control o_debug debug Output 32

