<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1948' type='llvm::SDValue llvm::BuildVectorSDNode::getSplatValue(llvm::BitVector * UndefElements = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1944'>/// Returns the splatted value or a null value if this is not a splat.
  ///
  /// If passed a non-null UndefElements bitvector, it will resize it to match
  /// the vector width and set the bits where elements are undef.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19176' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17visitBUILD_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19195' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17visitBUILD_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20198' u='c' c='_ZL23combineShuffleOfScalarsPN4llvm19ShuffleVectorSDNodeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20199' u='c' c='_ZL23combineShuffleOfScalarsPN4llvm19ShuffleVectorSDNodeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1764' u='c' c='_ZN4llvm12SelectionDAG16getVectorShuffleENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_8ArrayRefIiEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1838' u='c' c='_ZN4llvm12SelectionDAG16getVectorShuffleENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_8ArrayRefIiEE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9948' ll='9951' type='llvm::SDValue llvm::BuildVectorSDNode::getSplatValue(llvm::BitVector * UndefElements = nullptr) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='10014' u='c' c='_ZNK4llvm17BuildVectorSDNode20getConstantSplatNodeEPNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='10026' u='c' c='_ZNK4llvm17BuildVectorSDNode22getConstantFPSplatNodeEPNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='10033' u='c' c='_ZNK4llvm17BuildVectorSDNode31getConstantFPSplatPow2ToLog2IntEPNS_9BitVectorEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2257' u='c' c='_ZNK4llvm21HexagonTargetLowering19getVectorShiftByIntENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14048' u='c' c='_ZNK4llvm17PPCTargetLowering20combineVectorShuffleEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5318' u='c' c='_ZNK4llvm21SystemZTargetLowering10lowerShiftENS_7SDValueERNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9844' u='c' c='_ZL23lowerBuildVectorToBitOpPN4llvm17BuildVectorSDNodeERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39417' u='c' c='_ZL20createMMXBuildVectorPN4llvm17BuildVectorSDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
