--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml seven_segment_mux.twx seven_segment_mux.ncd -o
seven_segment_mux.twr seven_segment_mux.pcf

Design file:              seven_segment_mux.ncd
Physical constraint file: seven_segment_mux.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    8.600(R)|clk_BUFGP         |   0.000|
an<1>       |    8.400(R)|clk_BUFGP         |   0.000|
an<2>       |    7.917(R)|clk_BUFGP         |   0.000|
an<3>       |    7.732(R)|clk_BUFGP         |   0.000|
led<0>      |   10.807(R)|clk_BUFGP         |   0.000|
led<1>      |   10.527(R)|clk_BUFGP         |   0.000|
led<2>      |    9.809(R)|clk_BUFGP         |   0.000|
led<3>      |   10.742(R)|clk_BUFGP         |   0.000|
led<4>      |    9.035(R)|clk_BUFGP         |   0.000|
led<5>      |    9.584(R)|clk_BUFGP         |   0.000|
led<6>      |   10.086(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.436|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dig_0<0>       |led<0>         |    8.042|
dig_0<0>       |led<1>         |    7.762|
dig_0<0>       |led<2>         |    7.044|
dig_0<0>       |led<3>         |    7.977|
dig_0<0>       |led<4>         |    5.926|
dig_0<0>       |led<5>         |    6.819|
dig_0<0>       |led<6>         |    7.321|
dig_0<1>       |led<0>         |    7.522|
dig_0<1>       |led<1>         |    7.533|
dig_0<1>       |led<2>         |    7.222|
dig_0<1>       |led<3>         |    7.513|
dig_0<1>       |led<4>         |    6.910|
dig_0<1>       |led<5>         |    6.997|
dig_0<1>       |led<6>         |    6.753|
dig_0<2>       |led<0>         |    7.651|
dig_0<2>       |led<1>         |    7.628|
dig_0<2>       |led<2>         |    6.863|
dig_0<2>       |led<3>         |    7.608|
dig_0<2>       |led<4>         |    6.658|
dig_0<2>       |led<5>         |    6.638|
dig_0<2>       |led<6>         |    6.787|
dig_0<3>       |led<0>         |    7.486|
dig_0<3>       |led<2>         |    7.030|
dig_0<3>       |led<3>         |    7.472|
dig_0<3>       |led<4>         |    7.021|
dig_0<3>       |led<5>         |    6.805|
dig_0<3>       |led<6>         |    6.584|
---------------+---------------+---------+


Analysis completed Sun Oct 12 17:33:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



