//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_50
.address_size 64

	// .globl	_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
.global .align 1 .b8 d_assert[1024];

.visible .entry _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i(
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_0,
	.param .f32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_1,
	.param .u32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_2,
	.param .u32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_3,
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_4,
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_5,
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_6,
	.param .u32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_7
)
{
	.local .align 16 .b8 	__local_depot0[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<350>;
	.reg .f32 	%f<1937>;
	.reg .b32 	%r<487>;
	.reg .f64 	%fd<316>;
	.reg .b64 	%rd<92>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd30, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f366, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_1];
	ld.param.u32 	%r80, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_2];
	ld.param.u32 	%r82, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_7];
	cvta.to.global.u64 	%rd1, %rd30;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p22, %r4, %r82;
	@%p22 bra 	BB0_255;

	mov.u32 	%r83, 0;
	st.local.v4.u32 	[%rd2], {%r83, %r83, %r83, %r83};
	st.local.v4.u32 	[%rd2+16], {%r83, %r83, %r83, %r83};
	st.local.v4.u32 	[%rd2+32], {%r83, %r83, %r83, %r83};
	st.local.v4.u32 	[%rd2+48], {%r83, %r83, %r83, %r83};
	mul.lo.s32 	%r84, %r80, %r80;
	mul.lo.s32 	%r5, %r84, %r4;
	mov.f32 	%f1849, 0f00000000;
	setp.lt.s32	%p23, %r80, 1;
	mov.f32 	%f1840, %f1849;
	mov.f32 	%f1841, %f1849;
	mov.f32 	%f1842, %f1849;
	@%p23 bra 	BB0_16;

	and.b32  	%r6, %r80, 3;
	shl.b32 	%r7, %r80, 2;
	mov.f32 	%f372, 0f00000000;
	mov.u32 	%r85, 0;
	mov.u32 	%r468, %r85;
	mov.f32 	%f1840, %f372;
	mov.f32 	%f1841, %f372;
	mov.f32 	%f1842, %f372;

BB0_3:
	cvt.rn.f32.s32	%f4, %r468;
	setp.eq.s32	%p24, %r6, 0;
	@%p24 bra 	BB0_4;

	setp.eq.s32	%p25, %r6, 1;
	@%p25 bra 	BB0_6;
	bra.uni 	BB0_7;

BB0_6:
	mov.u32 	%r470, %r85;
	bra.uni 	BB0_11;

BB0_4:
	mov.u32 	%r473, %r85;
	mov.f32 	%f1831, %f1840;
	mov.f32 	%f1832, %f1841;
	mov.f32 	%f1833, %f1842;
	mov.f32 	%f1840, %f372;
	mov.f32 	%f1841, %f372;
	mov.f32 	%f1842, %f372;
	bra.uni 	BB0_12;

BB0_7:
	setp.eq.s32	%p26, %r6, 2;
	@%p26 bra 	BB0_8;
	bra.uni 	BB0_9;

BB0_8:
	mov.u32 	%r469, %r85;
	bra.uni 	BB0_10;

BB0_9:
	add.s32 	%r90, %r468, %r5;
	mul.wide.s32 	%rd37, %r90, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.f32 	%f376, [%rd38];
	fma.rn.f32 	%f1842, %f4, %f376, %f1842;
	fma.rn.f32 	%f1841, %f376, 0f00000000, %f1841;
	add.f32 	%f1840, %f1840, %f376;
	mov.u32 	%r469, 1;

BB0_10:
	neg.s32 	%r91, %r469;
	and.b32  	%r92, %r91, %r80;
	add.s32 	%r93, %r92, %r468;
	add.s32 	%r94, %r93, %r5;
	mul.wide.s32 	%rd39, %r94, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.f32 	%f377, [%rd40];
	fma.rn.f32 	%f1842, %f4, %f377, %f1842;
	cvt.rn.f32.s32	%f378, %r469;
	fma.rn.f32 	%f1841, %f378, %f377, %f1841;
	add.f32 	%f1840, %f1840, %f377;
	add.s32 	%r470, %r469, 1;

BB0_11:
	mad.lo.s32 	%r95, %r470, %r80, %r468;
	add.s32 	%r96, %r95, %r5;
	mul.wide.s32 	%rd41, %r96, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.f32 	%f379, [%rd42];
	fma.rn.f32 	%f1833, %f4, %f379, %f1842;
	cvt.rn.f32.s32	%f380, %r470;
	fma.rn.f32 	%f1832, %f380, %f379, %f1841;
	add.f32 	%f1831, %f1840, %f379;
	add.s32 	%r473, %r470, 1;
	mov.f32 	%f1840, %f1831;
	mov.f32 	%f1841, %f1832;
	mov.f32 	%f1842, %f1833;

BB0_12:
	setp.lt.u32	%p27, %r80, 4;
	@%p27 bra 	BB0_15;

	mad.lo.s32 	%r472, %r80, %r473, %r468;
	mov.f32 	%f1840, %f1831;
	mov.f32 	%f1841, %f1832;
	mov.f32 	%f1842, %f1833;

BB0_14:
	add.s32 	%r97, %r472, %r5;
	mul.wide.s32 	%rd43, %r97, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.f32 	%f381, [%rd44];
	fma.rn.f32 	%f382, %f4, %f381, %f1842;
	cvt.rn.f32.s32	%f383, %r473;
	fma.rn.f32 	%f384, %f383, %f381, %f1841;
	add.f32 	%f385, %f1840, %f381;
	cvt.s64.s32	%rd45, %r7;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.f32 	%f386, [%rd46];
	fma.rn.f32 	%f387, %f4, %f386, %f382;
	add.s32 	%r98, %r473, 1;
	cvt.rn.f32.s32	%f388, %r98;
	fma.rn.f32 	%f389, %f388, %f386, %f384;
	add.f32 	%f390, %f385, %f386;
	add.s64 	%rd47, %rd46, %rd45;
	ld.global.f32 	%f391, [%rd47];
	fma.rn.f32 	%f392, %f4, %f391, %f387;
	add.s32 	%r99, %r473, 2;
	cvt.rn.f32.s32	%f393, %r99;
	fma.rn.f32 	%f394, %f393, %f391, %f389;
	add.f32 	%f395, %f390, %f391;
	add.s64 	%rd48, %rd47, %rd45;
	ld.global.f32 	%f396, [%rd48];
	fma.rn.f32 	%f1842, %f4, %f396, %f392;
	add.s32 	%r100, %r473, 3;
	cvt.rn.f32.s32	%f397, %r100;
	fma.rn.f32 	%f1841, %f397, %f396, %f394;
	add.f32 	%f1840, %f395, %f396;
	add.s32 	%r472, %r472, %r7;
	add.s32 	%r473, %r473, 4;
	setp.lt.s32	%p28, %r473, %r80;
	@%p28 bra 	BB0_14;

BB0_15:
	add.s32 	%r468, %r468, 1;
	setp.lt.s32	%p29, %r468, %r80;
	@%p29 bra 	BB0_3;

BB0_16:
	div.rn.f32 	%f1903, %f1842, %f1840;
	div.rn.f32 	%f1902, %f1841, %f1840;
	mov.f32 	%f400, 0f3F000000;
	div.rn.f32 	%f401, %f400, %f366;
	div.rn.f32 	%f40, %f401, %f366;
	mov.f32 	%f1848, 0f51BA43B7;
	@%p23 bra 	BB0_61;

	cvt.f64.f32	%fd1, %f40;
	mul.wide.s32 	%rd49, %r5, 4;
	add.s64 	%rd3, %rd1, %rd49;
	mov.f32 	%f1849, 0f00000000;
	mov.u32 	%r101, 0;
	mov.f32 	%f1848, 0f51BA43B7;
	mov.u32 	%r474, %r101;

BB0_18:
	mov.u32 	%r475, %r101;

BB0_19:
	mov.f32 	%f1852, 0f00000000;
	mov.f32 	%f1853, %f1852;
	mov.u32 	%r476, %r101;

BB0_20:
	sub.s32 	%r108, %r476, %r474;
	cvt.rn.f32.s32	%f47, %r108;
	cvt.f64.f32	%fd2, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd2;
	}
	mov.f64 	%fd98, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd98;
	}
	bfe.u32 	%r109, %r25, 20, 11;
	add.s32 	%r110, %r109, -1012;
	mov.u64 	%rd50, 4611686018427387904;
	shl.b64 	%rd4, %rd50, %r110;
	setp.eq.s64	%p31, %rd4, -9223372036854775808;
	abs.f64 	%fd99, %fd2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd99;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.lt.s32	%p32, %r24, 0;
	and.pred  	%p1, %p32, %p31;
	selp.b32	%r111, %r24, 0, %p31;
	setp.lt.s32	%p33, %r25, 0;
	or.b32  	%r112, %r111, 2146435072;
	selp.b32	%r26, %r112, %r111, %p33;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd4;
	}
	and.b32  	%r27, %r113, 2146435072;
	setp.gtu.f64	%p34, %fd99, 0d7FF0000000000000;
	setp.gt.f64	%p35, %fd99, 0d3FF0000000000000;
	selp.b32	%r114, 2146435072, 0, %p35;
	xor.b32  	%r115, %r114, 2146435072;
	selp.b32	%r116, %r115, %r114, %p33;
	setp.eq.f32	%p36, %f47, 0fBF800000;
	selp.b32	%r29, 1072693248, %r116, %p36;
	setp.ne.s32	%p37, %r27, 2146435072;
	or.pred  	%p2, %p37, %p34;
	mul.lo.s32 	%r119, %r80, %r476;
	mul.wide.s32 	%rd51, %r119, 4;
	add.s64 	%rd85, %rd3, %rd51;
	mov.u32 	%r477, %r475;
	mov.u32 	%r478, %r101;
	bra.uni 	BB0_21;

BB0_49:
	and.b32  	%r150, %r39, 2147483647;
	setp.ne.s32	%p64, %r150, 2146435072;
	@%p64 bra 	BB0_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r151, %temp}, %fd19;
	}
	setp.ne.s32	%p65, %r151, 0;
	mov.f64 	%fd299, %fd298;
	@%p65 bra 	BB0_54;

	mov.f64 	%fd278, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r445}, %fd278;
	}
	shr.s32 	%r444, %r445, 31;
	and.b32  	%r443, %r444, -2146435072;
	add.s32 	%r442, %r443, 2146435072;
	or.b32  	%r441, %r442, -2147483648;
	selp.b32	%r152, %r441, %r442, %p3;
	mov.u32 	%r153, 0;
	mov.b64 	%fd299, {%r153, %r152};
	bra.uni 	BB0_54;

BB0_50:
	mov.f64 	%fd299, %fd298;
	bra.uni 	BB0_54;

BB0_21:
	mov.f64 	%fd294, %fd3;
	@!%p1 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_22:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd3;
	}
	xor.b32  	%r121, %r120, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r122, %temp}, %fd3;
	}
	mov.b64 	%fd294, {%r122, %r121};

BB0_23:
	sub.s32 	%r435, %r476, %r474;
	cvt.rn.f32.s32	%f1749, %r435;
	setp.eq.f32	%p38, %f1749, 0f00000000;
	@%p38 bra 	BB0_26;
	bra.uni 	BB0_24;

BB0_26:
	mov.u32 	%r123, 0;
	mov.b64 	%fd294, {%r123, %r26};
	bra.uni 	BB0_27;

BB0_24:
	sub.s32 	%r437, %r476, %r474;
	cvt.rn.f32.s32	%f1750, %r437;
	cvt.f64.f32	%fd272, %f1750;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r436}, %fd272;
	}
	setp.gt.s32	%p39, %r436, -1;
	@%p39 bra 	BB0_27;

	mov.f64 	%fd277, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd101, %fd277;
	setp.neu.f64	%p40, %fd101, 0d4000000000000000;
	selp.f64	%fd294, 0dFFF8000000000000, %fd294, %p40;

BB0_27:
	sub.s32 	%r438, %r476, %r474;
	cvt.rn.f32.s32	%f1751, %r438;
	cvt.f64.f32	%fd274, %f1751;
	add.f64 	%fd273, %fd274, 0d4000000000000000;
	selp.f64	%fd295, %fd294, %fd273, %p37;
	@%p2 bra 	BB0_35;

	mov.f64 	%fd285, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r449}, %fd285;
	}
	and.b32  	%r448, %r449, 2147483647;
	setp.ne.s32	%p42, %r448, 2146435072;
	@%p42 bra 	BB0_30;

	mov.f64 	%fd276, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd276;
	}
	setp.eq.s32	%p43, %r124, 0;
	@%p43 bra 	BB0_34;
	bra.uni 	BB0_30;

BB0_34:
	mov.u32 	%r127, 0;
	mov.b64 	%fd295, {%r127, %r29};
	bra.uni 	BB0_35;

BB0_30:
	sub.s32 	%r452, %r476, %r474;
	cvt.rn.f32.s32	%f1754, %r452;
	cvt.f64.f32	%fd286, %f1754;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r451}, %fd286;
	}
	and.b32  	%r450, %r451, 2147483647;
	setp.ne.s32	%p44, %r450, 2146435072;
	@%p44 bra 	BB0_31;

	sub.s32 	%r439, %r476, %r474;
	cvt.rn.f32.s32	%f1752, %r439;
	cvt.f64.f32	%fd275, %f1752;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd275;
	}
	setp.ne.s32	%p45, %r125, 0;
	mov.f64 	%fd295, %fd294;
	@%p45 bra 	BB0_35;

	mov.f64 	%fd287, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r458}, %fd287;
	}
	shr.s32 	%r457, %r458, 31;
	and.b32  	%r456, %r457, -2146435072;
	add.s32 	%r455, %r456, 2146435072;
	or.b32  	%r454, %r455, -2147483648;
	selp.b32	%r453, %r454, %r455, %p1;
	mov.u32 	%r126, 0;
	mov.b64 	%fd295, {%r126, %r453};
	bra.uni 	BB0_35;

BB0_31:
	mov.f64 	%fd295, %fd294;

BB0_35:
	sub.s32 	%r440, %r476, %r474;
	cvt.rn.f32.s32	%f1753, %r440;
	setp.eq.f32	%p46, %f1753, 0f3F800000;
	selp.f64	%fd103, 0d3FF0000000000000, %fd295, %p46;
	mul.f64 	%fd14, %fd1, %fd103;
	neg.f64 	%fd104, %fd14;
	mov.f64 	%fd105, 0d4338000000000000;
	mov.f64 	%fd106, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd107, %fd104, %fd106, %fd105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd107;
	}
	mov.f64 	%fd108, 0dC338000000000000;
	add.rn.f64 	%fd109, %fd107, %fd108;
	mov.f64 	%fd110, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd111, %fd109, %fd110, %fd104;
	mov.f64 	%fd112, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd113, %fd109, %fd112, %fd111;
	mov.f64 	%fd114, 0d3E928AF3FCA213EA;
	mov.f64 	%fd115, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd116, %fd115, %fd113, %fd114;
	mov.f64 	%fd117, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd118, %fd116, %fd113, %fd117;
	mov.f64 	%fd119, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd120, %fd118, %fd113, %fd119;
	mov.f64 	%fd121, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd122, %fd120, %fd113, %fd121;
	mov.f64 	%fd123, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd124, %fd122, %fd113, %fd123;
	mov.f64 	%fd125, 0d3F81111111122322;
	fma.rn.f64 	%fd126, %fd124, %fd113, %fd125;
	mov.f64 	%fd127, 0d3FA55555555502A1;
	fma.rn.f64 	%fd128, %fd126, %fd113, %fd127;
	mov.f64 	%fd129, 0d3FC5555555555511;
	fma.rn.f64 	%fd130, %fd128, %fd113, %fd129;
	mov.f64 	%fd131, 0d3FE000000000000B;
	fma.rn.f64 	%fd132, %fd130, %fd113, %fd131;
	mov.f64 	%fd133, 0d3FF0000000000000;
	fma.rn.f64 	%fd134, %fd132, %fd113, %fd133;
	fma.rn.f64 	%fd135, %fd134, %fd113, %fd133;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd135;
	}
	shl.b32 	%r128, %r36, 20;
	add.s32 	%r129, %r38, %r128;
	mov.b64 	%fd296, {%r37, %r129};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd104;
	}
	mov.b32 	 %f406, %r130;
	abs.f32 	%f50, %f406;
	setp.lt.f32	%p47, %f50, 0f4086232B;
	@%p47 bra 	BB0_38;

	setp.gt.f64	%p48, %fd14, 0d8000000000000000;
	mov.f64 	%fd136, 0d7FF0000000000000;
	sub.f64 	%fd137, %fd136, %fd14;
	selp.f64	%fd296, 0d0000000000000000, %fd137, %p48;
	setp.geu.f32	%p49, %f50, 0f40874800;
	@%p49 bra 	BB0_38;

	mov.f64 	%fd284, 0d4338000000000000;
	mov.f64 	%fd283, 0d3FF71547652B82FE;
	neg.f64 	%fd282, %fd14;
	fma.rn.f64 	%fd281, %fd282, %fd283, %fd284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r447, %temp}, %fd281;
	}
	shr.u32 	%r131, %r447, 31;
	add.s32 	%r132, %r447, %r131;
	shr.s32 	%r133, %r132, 1;
	shl.b32 	%r134, %r133, 20;
	add.s32 	%r135, %r134, %r38;
	mov.b64 	%fd138, {%r37, %r135};
	sub.s32 	%r136, %r447, %r133;
	shl.b32 	%r137, %r136, 20;
	add.s32 	%r138, %r137, 1072693248;
	mov.u32 	%r139, 0;
	mov.b64 	%fd139, {%r139, %r138};
	mul.f64 	%fd296, %fd138, %fd139;

BB0_38:
	mov.f64 	%fd271, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd271;
	}
	bfe.u32 	%r432, %r433, 20, 11;
	add.s32 	%r431, %r432, -1012;
	mov.u64 	%rd84, 4611686018427387904;
	shl.b64 	%rd83, %rd84, %r431;
	cvt.rn.f32.s32	%f51, %r477;
	cvt.f64.f32	%fd19, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd298, [retval0+0];
	
	//{
	}// Callseq End 1
	setp.gt.s32	%p50, %r39, -1;
	setp.lt.s32	%p51, %r39, 0;
	setp.ne.s64	%p52, %rd83, -9223372036854775808;
	and.pred  	%p3, %p51, %p31;
	or.pred  	%p54, %p50, %p52;
	@%p54 bra 	BB0_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd298;
	}
	xor.b32  	%r141, %r140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd298;
	}
	mov.b64 	%fd298, {%r142, %r141};

BB0_40:
	setp.eq.f32	%p55, %f51, 0f00000000;
	@%p55 bra 	BB0_43;
	bra.uni 	BB0_41;

BB0_43:
	mov.u32 	%r143, 0;
	selp.b32	%r144, %r39, 0, %p31;
	or.b32  	%r145, %r144, 2146435072;
	selp.b32	%r146, %r145, %r144, %p33;
	mov.b64 	%fd298, {%r143, %r146};
	bra.uni 	BB0_44;

BB0_41:
	@%p50 bra 	BB0_44;

	mov.f64 	%fd280, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd142, %fd280;
	setp.neu.f64	%p57, %fd142, 0d4000000000000000;
	selp.f64	%fd298, 0dFFF8000000000000, %fd298, %p57;

BB0_44:
	add.f64 	%fd299, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd299;
	}
	and.b32  	%r148, %r147, 2146435072;
	setp.ne.s32	%p60, %r148, 2146435072;
	@%p60 bra 	BB0_45;

	setp.gtu.f64	%p61, %fd20, 0d7FF0000000000000;
	@%p61 bra 	BB0_54;

	mov.f64 	%fd288, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r460}, %fd288;
	}
	and.b32  	%r459, %r460, 2147483647;
	setp.ne.s32	%p62, %r459, 2146435072;
	@%p62 bra 	BB0_49;

	mov.f64 	%fd279, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r149, %temp}, %fd279;
	}
	setp.eq.s32	%p63, %r149, 0;
	@%p63 bra 	BB0_53;
	bra.uni 	BB0_49;

BB0_53:
	mov.u32 	%r154, 0;
	setp.gt.f64	%p67, %fd20, 0d3FF0000000000000;
	selp.b32	%r155, 2146435072, 0, %p67;
	xor.b32  	%r156, %r155, 2146435072;
	selp.b32	%r157, %r156, %r155, %p33;
	setp.eq.f32	%p68, %f51, 0fBF800000;
	selp.b32	%r158, 1072693248, %r157, %p68;
	mov.b64 	%fd299, {%r154, %r158};
	bra.uni 	BB0_54;

BB0_45:
	mov.f64 	%fd299, %fd298;

BB0_54:
	mov.f64 	%fd261, 0d3FF0000000000000;
	mov.f64 	%fd260, 0d3FE000000000000B;
	mov.f64 	%fd259, 0d3FC5555555555511;
	mov.f64 	%fd258, 0d3FA55555555502A1;
	mov.f64 	%fd257, 0d3F81111111122322;
	mov.f64 	%fd256, 0d3F56C16C1852B7AF;
	mov.f64 	%fd255, 0d3F2A01A014761F65;
	mov.f64 	%fd254, 0d3EFA01997C89EB71;
	mov.f64 	%fd253, 0d3EC71DEE62401315;
	mov.f64 	%fd252, 0d3E928AF3FCA213EA;
	mov.f64 	%fd251, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd250, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd249, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd248, 0dC338000000000000;
	mov.f64 	%fd247, 0d4338000000000000;
	mov.f64 	%fd246, 0d3FF71547652B82FE;
	setp.eq.f32	%p69, %f51, 0f3F800000;
	selp.f64	%fd144, 0d3FF0000000000000, %fd299, %p69;
	mul.f64 	%fd31, %fd1, %fd144;
	neg.f64 	%fd145, %fd31;
	fma.rn.f64 	%fd148, %fd145, %fd246, %fd247;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd148;
	}
	add.rn.f64 	%fd150, %fd148, %fd248;
	fma.rn.f64 	%fd152, %fd150, %fd249, %fd145;
	fma.rn.f64 	%fd154, %fd150, %fd250, %fd152;
	fma.rn.f64 	%fd157, %fd251, %fd154, %fd252;
	fma.rn.f64 	%fd159, %fd157, %fd154, %fd253;
	fma.rn.f64 	%fd161, %fd159, %fd154, %fd254;
	fma.rn.f64 	%fd163, %fd161, %fd154, %fd255;
	fma.rn.f64 	%fd165, %fd163, %fd154, %fd256;
	fma.rn.f64 	%fd167, %fd165, %fd154, %fd257;
	fma.rn.f64 	%fd169, %fd167, %fd154, %fd258;
	fma.rn.f64 	%fd171, %fd169, %fd154, %fd259;
	fma.rn.f64 	%fd173, %fd171, %fd154, %fd260;
	fma.rn.f64 	%fd175, %fd173, %fd154, %fd261;
	fma.rn.f64 	%fd176, %fd175, %fd154, %fd261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd176;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd176;
	}
	shl.b32 	%r159, %r40, 20;
	add.s32 	%r160, %r42, %r159;
	mov.b64 	%fd300, {%r41, %r160};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd145;
	}
	mov.b32 	 %f407, %r161;
	abs.f32 	%f52, %f407;
	setp.lt.f32	%p70, %f52, 0f4086232B;
	@%p70 bra 	BB0_57;

	setp.gt.f64	%p71, %fd31, 0d8000000000000000;
	mov.f64 	%fd177, 0d7FF0000000000000;
	sub.f64 	%fd178, %fd177, %fd31;
	selp.f64	%fd300, 0d0000000000000000, %fd178, %p71;
	setp.geu.f32	%p72, %f52, 0f40874800;
	@%p72 bra 	BB0_57;

	mov.f64 	%fd292, 0d4338000000000000;
	mov.f64 	%fd291, 0d3FF71547652B82FE;
	neg.f64 	%fd290, %fd31;
	fma.rn.f64 	%fd289, %fd290, %fd291, %fd292;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd289;
	}
	shr.u32 	%r162, %r461, 31;
	add.s32 	%r163, %r461, %r162;
	shr.s32 	%r164, %r163, 1;
	shl.b32 	%r165, %r164, 20;
	add.s32 	%r166, %r165, %r42;
	mov.b64 	%fd179, {%r41, %r166};
	sub.s32 	%r167, %r461, %r164;
	shl.b32 	%r168, %r167, 20;
	add.s32 	%r169, %r168, 1072693248;
	mov.u32 	%r170, 0;
	mov.b64 	%fd180, {%r170, %r169};
	mul.f64 	%fd300, %fd179, %fd180;

BB0_57:
	ld.global.f32 	%f408, [%rd85];
	cvt.f64.f32	%fd181, %f408;
	mul.f64 	%fd182, %fd296, %fd300;
	cvt.f64.f32	%fd183, %f1853;
	fma.rn.f64 	%fd184, %fd182, %fd181, %fd183;
	cvt.f64.f32	%fd185, %f1852;
	add.f64 	%fd186, %fd185, %fd182;
	cvt.rn.f32.f64	%f1852, %fd186;
	cvt.rn.f32.f64	%f1853, %fd184;
	add.s32 	%r477, %r477, -1;
	add.s64 	%rd85, %rd85, 4;
	add.s32 	%r478, %r478, 1;
	setp.lt.s32	%p73, %r478, %r80;
	@%p73 bra 	BB0_21;

	add.s32 	%r476, %r476, 1;
	setp.lt.s32	%p74, %r476, %r80;
	@%p74 bra 	BB0_20;

	div.rn.f32 	%f409, %f1853, %f1852;
	max.f32 	%f1849, %f1849, %f409;
	min.f32 	%f1848, %f1848, %f409;
	add.s32 	%r475, %r475, 1;
	setp.lt.s32	%p75, %r475, %r80;
	@%p75 bra 	BB0_19;

	add.s32 	%r474, %r474, 1;
	setp.lt.s32	%p76, %r474, %r80;
	@%p76 bra 	BB0_18;

BB0_61:
	ld.param.u32 	%r434, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_3];
	mov.f32 	%f1680, 0f00000000;
	sub.f32 	%f410, %f1849, %f1848;
	add.f32 	%f411, %f410, %f410;
	fma.rn.f32 	%f412, %f410, 0f40000000, %f411;
	mul.f32 	%f413, %f412, 0f40490FD8;
	mul.f32 	%f414, %f413, %f366;
	mul.f32 	%f415, %f414, %f366;
	max.f32 	%f1901, %f1680, %f415;
	setp.lt.s32	%p77, %r434, 1;
	@%p77 bra 	BB0_193;

	mov.u32 	%r479, 0;

BB0_63:
	mov.f32 	%f1868, 0f00000000;
	mov.f32 	%f1869, %f1868;
	mov.f32 	%f1870, %f1868;
	mov.f32 	%f1871, %f1868;
	mov.f32 	%f1872, %f1868;
	mov.f32 	%f1873, %f1868;
	mov.f32 	%f1874, %f1868;
	mov.f32 	%f1875, %f1868;
	@%p23 bra 	BB0_192;

	div.rn.f32 	%f433, %f1901, 0fC0206C98;
	div.rn.f32 	%f64, %f433, %f366;
	cvt.f64.f32	%fd36, %f433;
	mov.u32 	%r480, 0;
	mov.f32 	%f1868, 0f00000000;
	mov.f32 	%f1869, %f1868;
	mov.f32 	%f1870, %f1868;
	mov.f32 	%f1871, %f1868;
	mov.f32 	%f1872, %f1868;
	mov.f32 	%f1873, %f1868;
	mov.f32 	%f1874, %f1868;
	mov.f32 	%f1875, %f1868;

BB0_65:
	mov.u32 	%r481, 0;
	cvt.rn.f32.s32	%f73, %r480;
	sub.f32 	%f434, %f73, %f1903;
	add.f32 	%f435, %f434, 0f3F800000;
	sqrt.rn.f32 	%f74, %f40;
	mul.f32 	%f75, %f435, %f74;
	abs.f32 	%f76, %f75;
	mul.f32 	%f77, %f75, %f75;
	mul.f32 	%f78, %f434, %f74;
	abs.f32 	%f79, %f78;
	add.f32 	%f436, %f73, 0f3F800000;
	sub.f32 	%f437, %f436, %f1903;
	div.rn.f32 	%f81, %f437, %f366;
	mov.f32 	%f438, 0f3F800000;
	cvt.rzi.f32.f32	%f439, %f438;
	add.f32 	%f440, %f439, %f439;
	mov.f32 	%f441, 0f40000000;
	sub.f32 	%f442, %f441, %f440;
	abs.f32 	%f82, %f442;
	setp.eq.f32	%p79, %f82, 0f3F800000;
	abs.f32 	%f83, %f81;
	setp.lt.f32	%p80, %f83, 0f00800000;
	mul.f32 	%f443, %f83, 0f4B800000;
	selp.f32	%f444, 0fC3170000, 0fC2FE0000, %p80;
	selp.f32	%f445, %f443, %f83, %p80;
	mov.b32 	 %r174, %f445;
	and.b32  	%r175, %r174, 8388607;
	or.b32  	%r176, %r175, 1065353216;
	mov.b32 	 %f446, %r176;
	shr.u32 	%r177, %r174, 23;
	cvt.rn.f32.u32	%f447, %r177;
	add.f32 	%f448, %f444, %f447;
	setp.gt.f32	%p81, %f446, 0f3FB504F3;
	mul.f32 	%f449, %f446, 0f3F000000;
	add.f32 	%f450, %f448, 0f3F800000;
	selp.f32	%f451, %f449, %f446, %p81;
	selp.f32	%f452, %f450, %f448, %p81;
	add.f32 	%f84, %f451, 0fBF800000;
	add.f32 	%f85, %f451, 0f3F800000;
	add.f32 	%f86, %f84, %f84;
	mov.f32 	%f453, 0f3F317200;
	mul.rn.f32 	%f87, %f452, %f453;
	mov.f32 	%f454, 0f35BFBE8E;
	mul.rn.f32 	%f88, %f452, %f454;
	setp.lt.f32	%p82, %f81, 0f00000000;
	and.pred  	%p4, %p82, %p79;
	div.rn.f32 	%f89, %f434, %f366;
	abs.f32 	%f90, %f89;
	setp.lt.f32	%p83, %f90, 0f00800000;
	mul.f32 	%f455, %f90, 0f4B800000;
	selp.f32	%f456, 0fC3170000, 0fC2FE0000, %p83;
	selp.f32	%f457, %f455, %f90, %p83;
	mov.b32 	 %r178, %f457;
	and.b32  	%r179, %r178, 8388607;
	or.b32  	%r180, %r179, 1065353216;
	mov.b32 	 %f458, %r180;
	shr.u32 	%r181, %r178, 23;
	cvt.rn.f32.u32	%f459, %r181;
	add.f32 	%f460, %f456, %f459;
	setp.gt.f32	%p84, %f458, 0f3FB504F3;
	mul.f32 	%f461, %f458, 0f3F000000;
	add.f32 	%f462, %f460, 0f3F800000;
	selp.f32	%f463, %f461, %f458, %p84;
	selp.f32	%f464, %f462, %f460, %p84;
	add.f32 	%f91, %f463, 0fBF800000;
	add.f32 	%f92, %f463, 0f3F800000;
	add.f32 	%f93, %f91, %f91;
	mul.rn.f32 	%f94, %f464, %f453;
	mul.rn.f32 	%f95, %f464, %f454;
	setp.lt.f32	%p85, %f89, 0f00000000;
	and.pred  	%p5, %p85, %p79;
	cvt.f64.f32	%fd187, %f366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd187;
	}
	mov.f64 	%fd188, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r182}, %fd188;
	}
	bfe.u32 	%r183, %r182, 20, 11;
	add.s32 	%r184, %r183, -1012;
	mov.u64 	%rd52, 4613937818241073152;
	shl.b64 	%rd53, %rd52, %r184;
	setp.eq.s64	%p86, %rd53, -9223372036854775808;
	abs.f64 	%fd189, %fd187;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd37, [retval0+0];
	
	//{
	}// Callseq End 2
	setp.lt.s32	%p87, %r50, 0;
	and.pred  	%p6, %p87, %p86;
	selp.b32	%r185, %r50, 0, %p86;
	setp.lt.s32	%p88, %r182, 0;
	or.b32  	%r186, %r185, 2146435072;
	selp.b32	%r51, %r186, %r185, %p88;
	add.f64 	%fd190, %fd187, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd190;
	}
	and.b32  	%r52, %r187, 2146435072;
	setp.gtu.f64	%p89, %fd189, 0d7FF0000000000000;
	setp.gt.f64	%p90, %fd189, 0d3FF0000000000000;
	selp.b32	%r188, 2146435072, 0, %p90;
	xor.b32  	%r189, %r188, 2146435072;
	selp.b32	%r190, %r189, %r188, %p88;
	setp.eq.f32	%p91, %f366, 0fBF800000;
	selp.b32	%r54, 1072693248, %r190, %p91;
	mov.f64 	%fd191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd191;
	}
	bfe.u32 	%r195, %r56, 20, 11;
	add.s32 	%r196, %r195, -1012;
	mov.u64 	%rd54, 4611686018427387904;
	shl.b64 	%rd8, %rd54, %r196;
	shr.s32 	%r197, %r56, 31;
	and.b32  	%r198, %r197, -2146435072;
	add.s32 	%r57, %r198, 2146435072;
	setp.ne.s32	%p92, %r52, 2146435072;
	or.pred  	%p9, %p92, %p89;
	bra.uni 	BB0_66;

BB0_153:
	and.b32  	%r290, %r60, 2147483647;
	setp.ne.s32	%p208, %r290, 2146435072;
	@%p208 bra 	BB0_154;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r291, %temp}, %fd62;
	}
	setp.ne.s32	%p209, %r291, 0;
	mov.f64 	%fd309, %fd308;
	@%p209 bra 	BB0_158;

	or.b32  	%r292, %r57, -2147483648;
	selp.b32	%r293, %r292, %r57, %p13;
	mov.u32 	%r294, 0;
	mov.b64 	%fd309, {%r294, %r293};
	bra.uni 	BB0_158;

BB0_169:
	and.b32  	%r311, %r61, 2147483647;
	setp.ne.s32	%p228, %r311, 2146435072;
	@%p228 bra 	BB0_170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r312, %temp}, %fd74;
	}
	setp.ne.s32	%p229, %r312, 0;
	mov.f64 	%fd312, %fd311;
	@%p229 bra 	BB0_174;

	or.b32  	%r313, %r57, -2147483648;
	selp.b32	%r314, %r313, %r57, %p14;
	mov.u32 	%r315, 0;
	mov.b64 	%fd312, {%r315, %r314};
	bra.uni 	BB0_174;

BB0_185:
	and.b32  	%r332, %r62, 2147483647;
	setp.ne.s32	%p248, %r332, 2146435072;
	@%p248 bra 	BB0_186;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r333, %temp}, %fd86;
	}
	setp.ne.s32	%p249, %r333, 0;
	mov.f64 	%fd315, %fd314;
	@%p249 bra 	BB0_190;

	or.b32  	%r334, %r57, -2147483648;
	selp.b32	%r335, %r334, %r57, %p15;
	mov.u32 	%r336, 0;
	mov.b64 	%fd315, {%r336, %r335};
	bra.uni 	BB0_190;

BB0_136:
	and.b32  	%r269, %r59, 2147483647;
	setp.ne.s32	%p188, %r269, 2146435072;
	@%p188 bra 	BB0_137;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd49;
	}
	setp.ne.s32	%p189, %r270, 0;
	mov.f64 	%fd306, %fd305;
	@%p189 bra 	BB0_141;

	or.b32  	%r271, %r57, -2147483648;
	selp.b32	%r272, %r271, %r57, %p12;
	mov.u32 	%r273, 0;
	mov.b64 	%fd306, {%r273, %r272};
	bra.uni 	BB0_141;

BB0_154:
	mov.f64 	%fd309, %fd308;
	bra.uni 	BB0_158;

BB0_170:
	mov.f64 	%fd312, %fd311;
	bra.uni 	BB0_174;

BB0_186:
	mov.f64 	%fd315, %fd314;
	bra.uni 	BB0_190;

BB0_137:
	mov.f64 	%fd306, %fd305;
	bra.uni 	BB0_141;

BB0_66:
	setp.ltu.f32	%p93, %f76, 0f3F800000;
	@%p93 bra 	BB0_68;
	bra.uni 	BB0_67;

BB0_68:
	mov.f32 	%f483, 0f3BA0C9F8;
	mov.f32 	%f484, 0fBA1268FB;
	fma.rn.f32 	%f485, %f484, %f77, %f483;
	mov.f32 	%f486, 0fBCDABFD4;
	fma.rn.f32 	%f487, %f485, %f77, %f486;
	mov.f32 	%f488, 0f3DE70331;
	fma.rn.f32 	%f489, %f487, %f77, %f488;
	mov.f32 	%f490, 0fBEC09330;
	fma.rn.f32 	%f491, %f489, %f77, %f490;
	mov.f32 	%f492, 0f3F906EBA;
	fma.rn.f32 	%f493, %f491, %f77, %f492;
	mul.f32 	%f1876, %f75, %f493;
	bra.uni 	BB0_69;

BB0_67:
	mov.f32 	%f1701, 0f3F800000;
	setp.ltu.f32	%p94, %f76, 0f407AD445;
	mov.f32 	%f465, 0f3A03BB71;
	mov.f32 	%f466, 0fB7B730FB;
	fma.rn.f32 	%f467, %f466, %f76, %f465;
	mov.f32 	%f468, 0fBBACA3B3;
	fma.rn.f32 	%f469, %f467, %f76, %f468;
	mov.f32 	%f470, 0f3D0A7445;
	fma.rn.f32 	%f471, %f469, %f76, %f470;
	mov.f32 	%f472, 0fBE1B3B75;
	fma.rn.f32 	%f473, %f471, %f76, %f472;
	mov.f32 	%f474, 0fBF6B385A;
	fma.rn.f32 	%f475, %f473, %f76, %f474;
	mov.f32 	%f476, 0fBFD0316E;
	fma.rn.f32 	%f477, %f475, %f76, %f476;
	mov.f32 	%f478, 0fBA031CCE;
	fma.rn.f32 	%f479, %f477, %f76, %f478;
	ex2.approx.ftz.f32 	%f480, %f479;
	sub.f32 	%f482, %f1701, %f480;
	mov.b32 	 %r199, %f482;
	selp.b32	%r200, %r199, 1065353216, %p94;
	mov.b32 	 %r201, %f75;
	and.b32  	%r202, %r201, -2147483648;
	or.b32  	%r203, %r200, %r202;
	mov.b32 	 %f1876, %r203;

BB0_69:
	setp.ltu.f32	%p95, %f79, 0f3F800000;
	@%p95 bra 	BB0_71;
	bra.uni 	BB0_70;

BB0_71:
	cvt.rn.f32.s32	%f1738, %r480;
	sub.f32 	%f1737, %f1738, %f1903;
	mul.f32 	%f1736, %f1737, %f74;
	mul.f32 	%f1735, %f1736, %f1736;
	mov.f32 	%f512, 0f3BA0C9F8;
	mov.f32 	%f513, 0fBA1268FB;
	fma.rn.f32 	%f514, %f513, %f1735, %f512;
	mov.f32 	%f515, 0fBCDABFD4;
	fma.rn.f32 	%f516, %f514, %f1735, %f515;
	mov.f32 	%f517, 0f3DE70331;
	fma.rn.f32 	%f518, %f516, %f1735, %f517;
	mov.f32 	%f519, 0fBEC09330;
	fma.rn.f32 	%f520, %f518, %f1735, %f519;
	mov.f32 	%f521, 0f3F906EBA;
	fma.rn.f32 	%f522, %f520, %f1735, %f521;
	mul.f32 	%f1877, %f1736, %f522;
	bra.uni 	BB0_72;

BB0_70:
	cvt.rn.f32.s32	%f1746, %r480;
	sub.f32 	%f1745, %f1746, %f1903;
	mul.f32 	%f1744, %f1745, %f74;
	mov.f32 	%f1702, 0f3F800000;
	setp.ltu.f32	%p96, %f79, 0f407AD445;
	mov.f32 	%f494, 0f3A03BB71;
	mov.f32 	%f495, 0fB7B730FB;
	fma.rn.f32 	%f496, %f495, %f79, %f494;
	mov.f32 	%f497, 0fBBACA3B3;
	fma.rn.f32 	%f498, %f496, %f79, %f497;
	mov.f32 	%f499, 0f3D0A7445;
	fma.rn.f32 	%f500, %f498, %f79, %f499;
	mov.f32 	%f501, 0fBE1B3B75;
	fma.rn.f32 	%f502, %f500, %f79, %f501;
	mov.f32 	%f503, 0fBF6B385A;
	fma.rn.f32 	%f504, %f502, %f79, %f503;
	mov.f32 	%f505, 0fBFD0316E;
	fma.rn.f32 	%f506, %f504, %f79, %f505;
	mov.f32 	%f507, 0fBA031CCE;
	fma.rn.f32 	%f508, %f506, %f79, %f507;
	ex2.approx.ftz.f32 	%f509, %f508;
	sub.f32 	%f511, %f1702, %f509;
	mov.b32 	 %r204, %f511;
	selp.b32	%r205, %r204, 1065353216, %p96;
	mov.b32 	 %r206, %f1744;
	and.b32  	%r207, %r206, -2147483648;
	or.b32  	%r208, %r205, %r207;
	mov.b32 	 %f1877, %r208;

BB0_72:
	sub.f32 	%f523, %f1876, %f1877;
	mul.f32 	%f110, %f523, 0f3F000000;
	cvt.rn.f32.s32	%f111, %r481;
	sub.f32 	%f112, %f111, %f1902;
	add.f32 	%f524, %f112, 0f3F800000;
	mul.f32 	%f113, %f524, %f74;
	abs.f32 	%f114, %f113;
	setp.ltu.f32	%p97, %f114, 0f3F800000;
	@%p97 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_74:
	mul.f32 	%f543, %f113, %f113;
	mov.f32 	%f544, 0f3BA0C9F8;
	mov.f32 	%f545, 0fBA1268FB;
	fma.rn.f32 	%f546, %f545, %f543, %f544;
	mov.f32 	%f547, 0fBCDABFD4;
	fma.rn.f32 	%f548, %f546, %f543, %f547;
	mov.f32 	%f549, 0f3DE70331;
	fma.rn.f32 	%f550, %f548, %f543, %f549;
	mov.f32 	%f551, 0fBEC09330;
	fma.rn.f32 	%f552, %f550, %f543, %f551;
	mov.f32 	%f553, 0f3F906EBA;
	fma.rn.f32 	%f554, %f552, %f543, %f553;
	mul.f32 	%f1878, %f113, %f554;
	bra.uni 	BB0_75;

BB0_73:
	mov.f32 	%f1703, 0f3F800000;
	mov.f32 	%f525, 0f3A03BB71;
	mov.f32 	%f526, 0fB7B730FB;
	fma.rn.f32 	%f527, %f526, %f114, %f525;
	mov.f32 	%f528, 0fBBACA3B3;
	fma.rn.f32 	%f529, %f527, %f114, %f528;
	mov.f32 	%f530, 0f3D0A7445;
	fma.rn.f32 	%f531, %f529, %f114, %f530;
	mov.f32 	%f532, 0fBE1B3B75;
	fma.rn.f32 	%f533, %f531, %f114, %f532;
	mov.f32 	%f534, 0fBF6B385A;
	fma.rn.f32 	%f535, %f533, %f114, %f534;
	mov.f32 	%f536, 0fBFD0316E;
	fma.rn.f32 	%f537, %f535, %f114, %f536;
	mov.f32 	%f538, 0fBA031CCE;
	fma.rn.f32 	%f539, %f537, %f114, %f538;
	ex2.approx.ftz.f32 	%f540, %f539;
	sub.f32 	%f542, %f1703, %f540;
	mov.b32 	 %r209, %f542;
	setp.ltu.f32	%p98, %f114, 0f407AD445;
	selp.b32	%r210, %r209, 1065353216, %p98;
	mov.b32 	 %r211, %f113;
	and.b32  	%r212, %r211, -2147483648;
	or.b32  	%r213, %r210, %r212;
	mov.b32 	 %f1878, %r213;

BB0_75:
	cvt.rn.f32.s32	%f1705, %r481;
	sub.f32 	%f1704, %f1705, %f1902;
	mul.f32 	%f118, %f1704, %f74;
	abs.f32 	%f119, %f118;
	setp.ltu.f32	%p99, %f119, 0f3F800000;
	@%p99 bra 	BB0_77;
	bra.uni 	BB0_76;

BB0_77:
	mul.f32 	%f573, %f118, %f118;
	mov.f32 	%f574, 0f3BA0C9F8;
	mov.f32 	%f575, 0fBA1268FB;
	fma.rn.f32 	%f576, %f575, %f573, %f574;
	mov.f32 	%f577, 0fBCDABFD4;
	fma.rn.f32 	%f578, %f576, %f573, %f577;
	mov.f32 	%f579, 0f3DE70331;
	fma.rn.f32 	%f580, %f578, %f573, %f579;
	mov.f32 	%f581, 0fBEC09330;
	fma.rn.f32 	%f582, %f580, %f573, %f581;
	mov.f32 	%f583, 0f3F906EBA;
	fma.rn.f32 	%f584, %f582, %f573, %f583;
	mul.f32 	%f1879, %f118, %f584;
	bra.uni 	BB0_78;

BB0_76:
	mov.f32 	%f1706, 0f3F800000;
	mov.f32 	%f555, 0f3A03BB71;
	mov.f32 	%f556, 0fB7B730FB;
	fma.rn.f32 	%f557, %f556, %f119, %f555;
	mov.f32 	%f558, 0fBBACA3B3;
	fma.rn.f32 	%f559, %f557, %f119, %f558;
	mov.f32 	%f560, 0f3D0A7445;
	fma.rn.f32 	%f561, %f559, %f119, %f560;
	mov.f32 	%f562, 0fBE1B3B75;
	fma.rn.f32 	%f563, %f561, %f119, %f562;
	mov.f32 	%f564, 0fBF6B385A;
	fma.rn.f32 	%f565, %f563, %f119, %f564;
	mov.f32 	%f566, 0fBFD0316E;
	fma.rn.f32 	%f567, %f565, %f119, %f566;
	mov.f32 	%f568, 0fBA031CCE;
	fma.rn.f32 	%f569, %f567, %f119, %f568;
	ex2.approx.ftz.f32 	%f570, %f569;
	sub.f32 	%f572, %f1706, %f570;
	mov.b32 	 %r214, %f572;
	setp.ltu.f32	%p100, %f119, 0f407AD445;
	selp.b32	%r215, %r214, 1065353216, %p100;
	mov.b32 	 %r216, %f118;
	and.b32  	%r217, %r216, -2147483648;
	or.b32  	%r218, %r215, %r217;
	mov.b32 	 %f1879, %r218;

BB0_78:
	mov.f32 	%f1707, 0f40000000;
	sub.f32 	%f587, %f1878, %f1879;
	mul.f32 	%f123, %f587, 0f3F000000;
	mul.f32 	%f588, %f110, %f1901;
	fma.rn.f32 	%f124, %f123, %f588, %f1848;
	mad.lo.s32 	%r219, %r481, %r80, %r480;
	add.s32 	%r220, %r219, %r5;
	mul.wide.s32 	%rd56, %r220, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.f32 	%f125, [%rd57];
	// inline asm
	rcp.approx.ftz.f32 %f585,%f85;
	// inline asm
	mul.f32 	%f589, %f585, %f86;
	mul.f32 	%f590, %f589, %f589;
	mov.f32 	%f591, 0f3C4CAF63;
	mov.f32 	%f592, 0f3B18F0FE;
	fma.rn.f32 	%f593, %f592, %f590, %f591;
	mov.f32 	%f594, 0f3DAAAABD;
	fma.rn.f32 	%f595, %f593, %f590, %f594;
	mul.rn.f32 	%f596, %f595, %f590;
	mul.rn.f32 	%f597, %f596, %f589;
	sub.f32 	%f598, %f84, %f589;
	neg.f32 	%f599, %f589;
	add.f32 	%f600, %f598, %f598;
	fma.rn.f32 	%f601, %f599, %f84, %f600;
	mul.rn.f32 	%f602, %f585, %f601;
	add.f32 	%f603, %f597, %f589;
	sub.f32 	%f604, %f589, %f603;
	add.f32 	%f605, %f597, %f604;
	add.f32 	%f606, %f602, %f605;
	add.f32 	%f607, %f603, %f606;
	sub.f32 	%f608, %f603, %f607;
	add.f32 	%f609, %f606, %f608;
	add.f32 	%f610, %f87, %f607;
	sub.f32 	%f611, %f87, %f610;
	add.f32 	%f612, %f607, %f611;
	add.f32 	%f613, %f609, %f612;
	add.f32 	%f614, %f88, %f613;
	add.f32 	%f615, %f610, %f614;
	sub.f32 	%f616, %f610, %f615;
	add.f32 	%f617, %f614, %f616;
	mul.rn.f32 	%f619, %f1707, %f615;
	neg.f32 	%f620, %f619;
	fma.rn.f32 	%f621, %f1707, %f615, %f620;
	fma.rn.f32 	%f622, %f1707, %f617, %f621;
	mov.f32 	%f623, 0f00000000;
	fma.rn.f32 	%f624, %f623, %f615, %f622;
	add.rn.f32 	%f625, %f619, %f624;
	neg.f32 	%f626, %f625;
	add.rn.f32 	%f627, %f619, %f626;
	add.rn.f32 	%f628, %f627, %f624;
	mov.b32 	 %r221, %f625;
	setp.eq.s32	%p101, %r221, 1118925336;
	add.s32 	%r222, %r221, -1;
	mov.b32 	 %f629, %r222;
	add.f32 	%f630, %f628, 0f37000000;
	selp.f32	%f631, %f629, %f625, %p101;
	selp.f32	%f126, %f630, %f628, %p101;
	mul.f32 	%f632, %f631, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f633, %f632;
	mov.f32 	%f634, 0fBF317200;
	fma.rn.f32 	%f635, %f633, %f634, %f631;
	mov.f32 	%f636, 0fB5BFBE8E;
	fma.rn.f32 	%f637, %f633, %f636, %f635;
	mul.f32 	%f638, %f637, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f639, %f638;
	add.f32 	%f640, %f633, 0f00000000;
	ex2.approx.f32 	%f641, %f640;
	mul.f32 	%f642, %f639, %f641;
	setp.lt.f32	%p102, %f631, 0fC2D20000;
	selp.f32	%f643, 0f00000000, %f642, %p102;
	setp.gt.f32	%p103, %f631, 0f42D20000;
	selp.f32	%f1880, 0f7F800000, %f643, %p103;
	setp.eq.f32	%p104, %f1880, 0f7F800000;
	@%p104 bra 	BB0_80;

	fma.rn.f32 	%f1880, %f1880, %f126, %f1880;

BB0_80:
	setp.geu.f32	%p346, %f81, 0f00000000;
	mov.b32 	 %r223, %f1880;
	xor.b32  	%r224, %r223, -2147483648;
	mov.b32 	 %f644, %r224;
	selp.f32	%f130, %f644, %f1880, %p4;
	add.f32 	%f645, %f81, %f81;
	selp.f32	%f646, %f645, 0f00000000, %p79;
	setp.eq.f32	%p106, %f81, 0f00000000;
	selp.f32	%f1881, %f646, %f130, %p106;
	@%p346 bra 	BB0_82;

	mov.f32 	%f1708, 0f40000000;
	cvt.rzi.f32.f32	%f648, %f1708;
	setp.neu.f32	%p107, %f648, 0f40000000;
	selp.f32	%f1881, 0f7FFFFFFF, %f130, %p107;

BB0_82:
	mov.f32 	%f1716, 0f00000000;
	mov.f32 	%f1715, 0f3DAAAABD;
	mov.f32 	%f1714, 0f3C4CAF63;
	mov.f32 	%f1713, 0f3B18F0FE;
	mov.f32 	%f1712, 0fB5BFBE8E;
	mov.f32 	%f1711, 0fBF317200;
	abs.f32 	%f1710, %f81;
	mov.f32 	%f1709, 0f40000000;
	add.f32 	%f651, %f1710, 0f40000000;
	mov.b32 	 %r225, %f651;
	setp.gt.s32	%p108, %r225, 2139095039;
	add.f32 	%f652, %f81, 0f40000000;
	setp.gtu.f32	%p109, %f1710, 0f7F800000;
	selp.f32	%f653, %f652, %f1881, %p109;
	selp.f32	%f654, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p110, %f1710, 0f7F800000;
	selp.f32	%f655, %f653, %f654, %p110;
	selp.f32	%f656, %f655, %f1881, %p108;
	mul.f32 	%f657, %f656, 0fBF000000;
	setp.eq.f32	%p111, %f81, 0f3F800000;
	selp.f32	%f658, 0fBF000000, %f657, %p111;
	mul.f32 	%f659, %f658, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f660, %f659;
	fma.rn.f32 	%f662, %f660, %f1711, %f658;
	fma.rn.f32 	%f664, %f660, %f1712, %f662;
	mul.f32 	%f665, %f664, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f666, %f665;
	add.f32 	%f667, %f660, 0f00000000;
	ex2.approx.f32 	%f668, %f667;
	mul.f32 	%f669, %f666, %f668;
	setp.lt.f32	%p112, %f658, 0fC2D20000;
	selp.f32	%f670, 0f00000000, %f669, %p112;
	setp.gt.f32	%p113, %f658, 0f42D20000;
	selp.f32	%f134, 0f7F800000, %f670, %p113;
	// inline asm
	rcp.approx.ftz.f32 %f649,%f92;
	// inline asm
	mul.f32 	%f671, %f649, %f93;
	mul.f32 	%f672, %f671, %f671;
	fma.rn.f32 	%f675, %f1713, %f672, %f1714;
	fma.rn.f32 	%f677, %f675, %f672, %f1715;
	mul.rn.f32 	%f678, %f677, %f672;
	mul.rn.f32 	%f679, %f678, %f671;
	sub.f32 	%f680, %f91, %f671;
	neg.f32 	%f681, %f671;
	add.f32 	%f682, %f680, %f680;
	fma.rn.f32 	%f683, %f681, %f91, %f682;
	mul.rn.f32 	%f684, %f649, %f683;
	add.f32 	%f685, %f679, %f671;
	sub.f32 	%f686, %f671, %f685;
	add.f32 	%f687, %f679, %f686;
	add.f32 	%f688, %f684, %f687;
	add.f32 	%f689, %f685, %f688;
	sub.f32 	%f690, %f685, %f689;
	add.f32 	%f691, %f688, %f690;
	add.f32 	%f692, %f94, %f689;
	sub.f32 	%f693, %f94, %f692;
	add.f32 	%f694, %f689, %f693;
	add.f32 	%f695, %f691, %f694;
	add.f32 	%f696, %f95, %f695;
	add.f32 	%f697, %f692, %f696;
	sub.f32 	%f698, %f692, %f697;
	add.f32 	%f699, %f696, %f698;
	mul.rn.f32 	%f701, %f1709, %f697;
	neg.f32 	%f702, %f701;
	fma.rn.f32 	%f703, %f1709, %f697, %f702;
	fma.rn.f32 	%f704, %f1709, %f699, %f703;
	fma.rn.f32 	%f706, %f1716, %f697, %f704;
	add.rn.f32 	%f707, %f701, %f706;
	neg.f32 	%f708, %f707;
	add.rn.f32 	%f709, %f701, %f708;
	add.rn.f32 	%f710, %f709, %f706;
	mov.b32 	 %r226, %f707;
	setp.eq.s32	%p114, %r226, 1118925336;
	add.s32 	%r227, %r226, -1;
	mov.b32 	 %f711, %r227;
	add.f32 	%f712, %f710, 0f37000000;
	selp.f32	%f713, %f711, %f707, %p114;
	selp.f32	%f135, %f712, %f710, %p114;
	mul.f32 	%f714, %f713, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f715, %f714;
	fma.rn.f32 	%f716, %f715, %f1711, %f713;
	fma.rn.f32 	%f717, %f715, %f1712, %f716;
	mul.f32 	%f718, %f717, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f719, %f718;
	add.f32 	%f720, %f715, 0f00000000;
	ex2.approx.f32 	%f721, %f720;
	mul.f32 	%f722, %f719, %f721;
	setp.lt.f32	%p115, %f713, 0fC2D20000;
	selp.f32	%f723, 0f00000000, %f722, %p115;
	setp.gt.f32	%p116, %f713, 0f42D20000;
	selp.f32	%f1882, 0f7F800000, %f723, %p116;
	setp.eq.f32	%p117, %f1882, 0f7F800000;
	@%p117 bra 	BB0_84;

	fma.rn.f32 	%f1882, %f1882, %f135, %f1882;

BB0_84:
	setp.geu.f32	%p347, %f89, 0f00000000;
	mov.b32 	 %r228, %f1882;
	xor.b32  	%r229, %r228, -2147483648;
	mov.b32 	 %f724, %r229;
	selp.f32	%f139, %f724, %f1882, %p5;
	add.f32 	%f725, %f89, %f89;
	selp.f32	%f726, %f725, 0f00000000, %p79;
	setp.eq.f32	%p119, %f89, 0f00000000;
	selp.f32	%f1883, %f726, %f139, %p119;
	@%p347 bra 	BB0_86;

	mov.f32 	%f1717, 0f40000000;
	cvt.rzi.f32.f32	%f728, %f1717;
	setp.neu.f32	%p120, %f728, 0f40000000;
	selp.f32	%f1883, 0f7FFFFFFF, %f139, %p120;

BB0_86:
	abs.f32 	%f1720, %f89;
	mov.f32 	%f1719, 0fB5BFBE8E;
	mov.f32 	%f1718, 0fBF317200;
	add.f32 	%f729, %f1720, 0f40000000;
	mov.b32 	 %r230, %f729;
	setp.gt.s32	%p121, %r230, 2139095039;
	add.f32 	%f730, %f89, 0f40000000;
	setp.gtu.f32	%p122, %f1720, 0f7F800000;
	selp.f32	%f731, %f730, %f1883, %p122;
	selp.f32	%f732, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p123, %f1720, 0f7F800000;
	selp.f32	%f733, %f731, %f732, %p123;
	selp.f32	%f734, %f733, %f1883, %p121;
	mul.f32 	%f735, %f734, 0fBF000000;
	setp.eq.f32	%p124, %f89, 0f3F800000;
	selp.f32	%f736, 0fBF000000, %f735, %p124;
	mul.f32 	%f737, %f736, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f738, %f737;
	fma.rn.f32 	%f740, %f738, %f1718, %f736;
	fma.rn.f32 	%f742, %f738, %f1719, %f740;
	mul.f32 	%f743, %f742, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f744, %f743;
	add.f32 	%f745, %f738, 0f00000000;
	ex2.approx.f32 	%f746, %f745;
	mul.f32 	%f747, %f744, %f746;
	setp.lt.f32	%p125, %f736, 0fC2D20000;
	selp.f32	%f748, 0f00000000, %f747, %p125;
	setp.gt.f32	%p126, %f736, 0f42D20000;
	selp.f32	%f143, 0f7F800000, %f748, %p126;
	sub.f32 	%f749, %f134, %f143;
	mul.f32 	%f750, %f64, %f749;
	mul.f32 	%f144, %f123, %f750;
	mov.f64 	%fd302, %fd37;
	@!%p6 bra 	BB0_88;
	bra.uni 	BB0_87;

BB0_87:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd37;
	}
	xor.b32  	%r232, %r231, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r233, %temp}, %fd37;
	}
	mov.b64 	%fd302, {%r233, %r232};

BB0_88:
	setp.eq.f32	%p127, %f366, 0f00000000;
	@%p127 bra 	BB0_91;
	bra.uni 	BB0_89;

BB0_91:
	mov.u32 	%r234, 0;
	mov.b64 	%fd302, {%r234, %r51};
	bra.uni 	BB0_92;

BB0_89:
	cvt.f64.f32	%fd262, %f366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r421}, %fd262;
	}
	setp.gt.s32	%p128, %r421, -1;
	@%p128 bra 	BB0_92;

	mov.f64 	%fd270, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd193, %fd270;
	setp.neu.f64	%p129, %fd193, 0d4008000000000000;
	selp.f64	%fd302, 0dFFF8000000000000, %fd302, %p129;

BB0_92:
	cvt.f64.f32	%fd264, %f366;
	add.f64 	%fd263, %fd264, 0d4008000000000000;
	selp.f64	%fd303, %fd302, %fd263, %p92;
	@%p9 bra 	BB0_100;

	mov.f64 	%fd265, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r423}, %fd265;
	}
	and.b32  	%r422, %r423, 2147483647;
	setp.ne.s32	%p131, %r422, 2146435072;
	@%p131 bra 	BB0_95;

	mov.f64 	%fd269, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r235, %temp}, %fd269;
	}
	setp.eq.s32	%p132, %r235, 0;
	@%p132 bra 	BB0_99;
	bra.uni 	BB0_95;

BB0_99:
	mov.u32 	%r239, 0;
	mov.b64 	%fd303, {%r239, %r54};
	bra.uni 	BB0_100;

BB0_95:
	cvt.f64.f32	%fd266, %f366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r424}, %fd266;
	}
	and.b32  	%r236, %r424, 2147483647;
	setp.ne.s32	%p133, %r236, 2146435072;
	@%p133 bra 	BB0_96;

	cvt.f64.f32	%fd267, %f366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r237, %temp}, %fd267;
	}
	setp.ne.s32	%p134, %r237, 0;
	mov.f64 	%fd303, %fd302;
	@%p134 bra 	BB0_100;

	mov.f64 	%fd268, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r430}, %fd268;
	}
	shr.s32 	%r429, %r430, 31;
	and.b32  	%r428, %r429, -2146435072;
	add.s32 	%r427, %r428, 2146435072;
	or.b32  	%r426, %r427, -2147483648;
	selp.b32	%r425, %r426, %r427, %p6;
	mov.u32 	%r238, 0;
	mov.b64 	%fd303, {%r238, %r425};
	bra.uni 	BB0_100;

BB0_96:
	mov.f64 	%fd303, %fd302;

BB0_100:
	cvt.rn.f32.s32	%f1734, %r480;
	cvt.rn.f32.s32	%f1733, %r481;
	mov.f32 	%f1732, 0f35BFBE8E;
	mov.f32 	%f1731, 0f3F317200;
	sub.f32 	%f1730, %f1734, %f1903;
	add.f32 	%f1729, %f1734, 0f3F800000;
	sub.f32 	%f1728, %f1729, %f1903;
	mov.f32 	%f1727, 0f00000000;
	mov.f32 	%f1726, 0f3DAAAABD;
	mov.f32 	%f1725, 0f3C4CAF63;
	mov.f32 	%f1724, 0f3B18F0FE;
	mov.f32 	%f1723, 0fB5BFBE8E;
	mov.f32 	%f1722, 0fBF317200;
	mov.f32 	%f1721, 0f40000000;
	setp.eq.f32	%p135, %f366, 0f3F800000;
	selp.f64	%fd198, 0d3FF0000000000000, %fd303, %p135;
	div.rn.f64 	%fd47, %fd36, %fd198;
	mul.f32 	%f755, %f1728, %f134;
	mul.f32 	%f757, %f1730, %f143;
	sub.f32 	%f758, %f755, %f757;
	cvt.f64.f32	%fd199, %f758;
	mul.f64 	%fd200, %fd199, %fd47;
	cvt.f64.f32	%fd201, %f123;
	mul.f64 	%fd202, %fd201, %fd200;
	cvt.rn.f32.f64	%f145, %fd202;
	add.f32 	%f759, %f1733, 0f3F800000;
	sub.f32 	%f146, %f759, %f1902;
	div.rn.f32 	%f147, %f146, %f366;
	abs.f32 	%f148, %f147;
	setp.lt.f32	%p136, %f148, 0f00800000;
	mul.f32 	%f760, %f148, 0f4B800000;
	selp.f32	%f761, 0fC3170000, 0fC2FE0000, %p136;
	selp.f32	%f762, %f760, %f148, %p136;
	mov.b32 	 %r240, %f762;
	and.b32  	%r241, %r240, 8388607;
	or.b32  	%r242, %r241, 1065353216;
	mov.b32 	 %f763, %r242;
	shr.u32 	%r243, %r240, 23;
	cvt.rn.f32.u32	%f764, %r243;
	add.f32 	%f765, %f761, %f764;
	setp.gt.f32	%p137, %f763, 0f3FB504F3;
	mul.f32 	%f766, %f763, 0f3F000000;
	add.f32 	%f767, %f765, 0f3F800000;
	selp.f32	%f768, %f766, %f763, %p137;
	selp.f32	%f769, %f767, %f765, %p137;
	add.f32 	%f770, %f768, 0fBF800000;
	add.f32 	%f752, %f768, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f751,%f752;
	// inline asm
	add.f32 	%f771, %f770, %f770;
	mul.f32 	%f772, %f751, %f771;
	mul.f32 	%f773, %f772, %f772;
	fma.rn.f32 	%f776, %f1724, %f773, %f1725;
	fma.rn.f32 	%f778, %f776, %f773, %f1726;
	mul.rn.f32 	%f779, %f778, %f773;
	mul.rn.f32 	%f780, %f779, %f772;
	sub.f32 	%f781, %f770, %f772;
	neg.f32 	%f782, %f772;
	add.f32 	%f783, %f781, %f781;
	fma.rn.f32 	%f784, %f782, %f770, %f783;
	mul.rn.f32 	%f785, %f751, %f784;
	add.f32 	%f786, %f780, %f772;
	sub.f32 	%f787, %f772, %f786;
	add.f32 	%f788, %f780, %f787;
	add.f32 	%f789, %f785, %f788;
	add.f32 	%f790, %f786, %f789;
	sub.f32 	%f791, %f786, %f790;
	add.f32 	%f792, %f789, %f791;
	mul.rn.f32 	%f794, %f769, %f1731;
	mul.rn.f32 	%f796, %f769, %f1732;
	add.f32 	%f797, %f794, %f790;
	sub.f32 	%f798, %f794, %f797;
	add.f32 	%f799, %f790, %f798;
	add.f32 	%f800, %f792, %f799;
	add.f32 	%f801, %f796, %f800;
	add.f32 	%f802, %f797, %f801;
	sub.f32 	%f803, %f797, %f802;
	add.f32 	%f804, %f801, %f803;
	mul.rn.f32 	%f806, %f1721, %f802;
	neg.f32 	%f807, %f806;
	fma.rn.f32 	%f808, %f1721, %f802, %f807;
	fma.rn.f32 	%f809, %f1721, %f804, %f808;
	fma.rn.f32 	%f811, %f1727, %f802, %f809;
	add.rn.f32 	%f812, %f806, %f811;
	neg.f32 	%f813, %f812;
	add.rn.f32 	%f814, %f806, %f813;
	add.rn.f32 	%f815, %f814, %f811;
	mov.b32 	 %r244, %f812;
	setp.eq.s32	%p138, %r244, 1118925336;
	add.s32 	%r245, %r244, -1;
	mov.b32 	 %f816, %r245;
	add.f32 	%f817, %f815, 0f37000000;
	selp.f32	%f818, %f816, %f812, %p138;
	selp.f32	%f149, %f817, %f815, %p138;
	mul.f32 	%f819, %f818, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f820, %f819;
	fma.rn.f32 	%f822, %f820, %f1722, %f818;
	fma.rn.f32 	%f824, %f820, %f1723, %f822;
	mul.f32 	%f825, %f824, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f826, %f825;
	add.f32 	%f827, %f820, 0f00000000;
	ex2.approx.f32 	%f828, %f827;
	mul.f32 	%f829, %f826, %f828;
	setp.lt.f32	%p139, %f818, 0fC2D20000;
	selp.f32	%f830, 0f00000000, %f829, %p139;
	setp.gt.f32	%p140, %f818, 0f42D20000;
	selp.f32	%f1884, 0f7F800000, %f830, %p140;
	setp.eq.f32	%p141, %f1884, 0f7F800000;
	@%p141 bra 	BB0_102;

	fma.rn.f32 	%f1884, %f1884, %f149, %f1884;

BB0_102:
	setp.lt.f32	%p142, %f147, 0f00000000;
	and.pred  	%p10, %p142, %p79;
	mov.b32 	 %r246, %f1884;
	xor.b32  	%r247, %r246, -2147483648;
	mov.b32 	 %f831, %r247;
	selp.f32	%f1886, %f831, %f1884, %p10;
	setp.eq.f32	%p144, %f147, 0f00000000;
	@%p144 bra 	BB0_105;
	bra.uni 	BB0_103;

BB0_105:
	add.f32 	%f834, %f147, %f147;
	selp.f32	%f1886, %f834, 0f00000000, %p79;
	bra.uni 	BB0_106;

BB0_103:
	setp.geu.f32	%p145, %f147, 0f00000000;
	@%p145 bra 	BB0_106;

	mov.f32 	%f1742, 0f40000000;
	cvt.rzi.f32.f32	%f833, %f1742;
	setp.neu.f32	%p146, %f833, 0f40000000;
	selp.f32	%f1886, 0f7FFFFFFF, %f1886, %p146;

BB0_106:
	abs.f32 	%f1681, %f147;
	add.f32 	%f835, %f1681, 0f40000000;
	mov.b32 	 %r248, %f835;
	setp.lt.s32	%p148, %r248, 2139095040;
	@%p148 bra 	BB0_111;

	abs.f32 	%f1740, %f147;
	setp.gtu.f32	%p149, %f1740, 0f7F800000;
	@%p149 bra 	BB0_110;
	bra.uni 	BB0_108;

BB0_110:
	add.f32 	%f1886, %f147, 0f40000000;
	bra.uni 	BB0_111;

BB0_108:
	abs.f32 	%f1741, %f147;
	setp.neu.f32	%p150, %f1741, 0f7F800000;
	@%p150 bra 	BB0_111;

	selp.f32	%f1886, 0fFF800000, 0f7F800000, %p10;

BB0_111:
	mov.f32 	%f1692, 0f35BFBE8E;
	mov.f32 	%f1691, 0f3F317200;
	mov.f32 	%f1690, 0f00000000;
	mov.f32 	%f1689, 0f3DAAAABD;
	mov.f32 	%f1688, 0f3C4CAF63;
	mov.f32 	%f1687, 0f3B18F0FE;
	mov.f32 	%f1686, 0fB5BFBE8E;
	mov.f32 	%f1685, 0fBF317200;
	mov.f32 	%f1684, 0f40000000;
	cvt.rn.f32.s32	%f1683, %r481;
	sub.f32 	%f1682, %f1683, %f1902;
	mul.f32 	%f838, %f1886, 0fBF000000;
	setp.eq.f32	%p151, %f147, 0f3F800000;
	selp.f32	%f839, 0fBF000000, %f838, %p151;
	mul.f32 	%f840, %f839, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f841, %f840;
	fma.rn.f32 	%f843, %f841, %f1685, %f839;
	fma.rn.f32 	%f845, %f841, %f1686, %f843;
	mul.f32 	%f846, %f845, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f847, %f846;
	add.f32 	%f848, %f841, 0f00000000;
	ex2.approx.f32 	%f849, %f848;
	mul.f32 	%f850, %f847, %f849;
	setp.lt.f32	%p152, %f839, 0fC2D20000;
	selp.f32	%f851, 0f00000000, %f850, %p152;
	setp.gt.f32	%p153, %f839, 0f42D20000;
	selp.f32	%f160, 0f7F800000, %f851, %p153;
	div.rn.f32 	%f161, %f1682, %f366;
	abs.f32 	%f162, %f161;
	setp.lt.f32	%p154, %f162, 0f00800000;
	mul.f32 	%f852, %f162, 0f4B800000;
	selp.f32	%f853, 0fC3170000, 0fC2FE0000, %p154;
	selp.f32	%f854, %f852, %f162, %p154;
	mov.b32 	 %r249, %f854;
	and.b32  	%r250, %r249, 8388607;
	or.b32  	%r251, %r250, 1065353216;
	mov.b32 	 %f855, %r251;
	shr.u32 	%r252, %r249, 23;
	cvt.rn.f32.u32	%f856, %r252;
	add.f32 	%f857, %f853, %f856;
	setp.gt.f32	%p155, %f855, 0f3FB504F3;
	mul.f32 	%f858, %f855, 0f3F000000;
	add.f32 	%f859, %f857, 0f3F800000;
	selp.f32	%f860, %f858, %f855, %p155;
	selp.f32	%f861, %f859, %f857, %p155;
	add.f32 	%f862, %f860, 0fBF800000;
	add.f32 	%f837, %f860, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f836,%f837;
	// inline asm
	add.f32 	%f863, %f862, %f862;
	mul.f32 	%f864, %f836, %f863;
	mul.f32 	%f865, %f864, %f864;
	fma.rn.f32 	%f868, %f1687, %f865, %f1688;
	fma.rn.f32 	%f870, %f868, %f865, %f1689;
	mul.rn.f32 	%f871, %f870, %f865;
	mul.rn.f32 	%f872, %f871, %f864;
	sub.f32 	%f873, %f862, %f864;
	neg.f32 	%f874, %f864;
	add.f32 	%f875, %f873, %f873;
	fma.rn.f32 	%f876, %f874, %f862, %f875;
	mul.rn.f32 	%f877, %f836, %f876;
	add.f32 	%f878, %f872, %f864;
	sub.f32 	%f879, %f864, %f878;
	add.f32 	%f880, %f872, %f879;
	add.f32 	%f881, %f877, %f880;
	add.f32 	%f882, %f878, %f881;
	sub.f32 	%f883, %f878, %f882;
	add.f32 	%f884, %f881, %f883;
	mul.rn.f32 	%f886, %f861, %f1691;
	mul.rn.f32 	%f888, %f861, %f1692;
	add.f32 	%f889, %f886, %f882;
	sub.f32 	%f890, %f886, %f889;
	add.f32 	%f891, %f882, %f890;
	add.f32 	%f892, %f884, %f891;
	add.f32 	%f893, %f888, %f892;
	add.f32 	%f894, %f889, %f893;
	sub.f32 	%f895, %f889, %f894;
	add.f32 	%f896, %f893, %f895;
	mul.rn.f32 	%f898, %f1684, %f894;
	neg.f32 	%f899, %f898;
	fma.rn.f32 	%f900, %f1684, %f894, %f899;
	fma.rn.f32 	%f901, %f1684, %f896, %f900;
	fma.rn.f32 	%f903, %f1690, %f894, %f901;
	add.rn.f32 	%f904, %f898, %f903;
	neg.f32 	%f905, %f904;
	add.rn.f32 	%f906, %f898, %f905;
	add.rn.f32 	%f907, %f906, %f903;
	mov.b32 	 %r253, %f904;
	setp.eq.s32	%p156, %r253, 1118925336;
	add.s32 	%r254, %r253, -1;
	mov.b32 	 %f908, %r254;
	add.f32 	%f909, %f907, 0f37000000;
	selp.f32	%f910, %f908, %f904, %p156;
	selp.f32	%f163, %f909, %f907, %p156;
	mul.f32 	%f911, %f910, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f912, %f911;
	fma.rn.f32 	%f913, %f912, %f1685, %f910;
	fma.rn.f32 	%f914, %f912, %f1686, %f913;
	mul.f32 	%f915, %f914, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f916, %f915;
	add.f32 	%f917, %f912, 0f00000000;
	ex2.approx.f32 	%f918, %f917;
	mul.f32 	%f919, %f916, %f918;
	setp.lt.f32	%p157, %f910, 0fC2D20000;
	selp.f32	%f920, 0f00000000, %f919, %p157;
	setp.gt.f32	%p158, %f910, 0f42D20000;
	selp.f32	%f1887, 0f7F800000, %f920, %p158;
	setp.eq.f32	%p159, %f1887, 0f7F800000;
	@%p159 bra 	BB0_113;

	fma.rn.f32 	%f1887, %f1887, %f163, %f1887;

BB0_113:
	setp.lt.f32	%p160, %f161, 0f00000000;
	and.pred  	%p11, %p160, %p79;
	mov.b32 	 %r255, %f1887;
	xor.b32  	%r256, %r255, -2147483648;
	mov.b32 	 %f921, %r256;
	selp.f32	%f1889, %f921, %f1887, %p11;
	setp.eq.f32	%p162, %f161, 0f00000000;
	@%p162 bra 	BB0_116;
	bra.uni 	BB0_114;

BB0_116:
	add.f32 	%f924, %f161, %f161;
	selp.f32	%f1889, %f924, 0f00000000, %p79;
	bra.uni 	BB0_117;

BB0_114:
	setp.geu.f32	%p163, %f161, 0f00000000;
	@%p163 bra 	BB0_117;

	mov.f32 	%f1739, 0f40000000;
	cvt.rzi.f32.f32	%f923, %f1739;
	setp.neu.f32	%p164, %f923, 0f40000000;
	selp.f32	%f1889, 0f7FFFFFFF, %f1889, %p164;

BB0_117:
	abs.f32 	%f1743, %f161;
	add.f32 	%f925, %f1743, 0f40000000;
	mov.b32 	 %r257, %f925;
	setp.lt.s32	%p166, %r257, 2139095040;
	@%p166 bra 	BB0_122;

	abs.f32 	%f1747, %f161;
	setp.gtu.f32	%p167, %f1747, 0f7F800000;
	@%p167 bra 	BB0_121;
	bra.uni 	BB0_119;

BB0_121:
	add.f32 	%f1889, %f161, 0f40000000;
	bra.uni 	BB0_122;

BB0_119:
	abs.f32 	%f1748, %f161;
	setp.neu.f32	%p168, %f1748, 0f7F800000;
	@%p168 bra 	BB0_122;

	selp.f32	%f1889, 0fFF800000, 0f7F800000, %p11;

BB0_122:
	cvt.rn.f32.s32	%f1699, %r481;
	add.f32 	%f1698, %f1699, 0f3F800000;
	sub.f32 	%f1697, %f1698, %f1902;
	mov.f32 	%f1890, 0f00000000;
	mov.f32 	%f1695, 0fB5BFBE8E;
	mov.f32 	%f1694, 0fBF317200;
	sub.f32 	%f1693, %f1699, %f1902;
	mul.f32 	%f927, %f1889, 0fBF000000;
	setp.eq.f32	%p169, %f161, 0f3F800000;
	selp.f32	%f928, 0fBF000000, %f927, %p169;
	mul.f32 	%f929, %f928, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f930, %f929;
	fma.rn.f32 	%f932, %f930, %f1694, %f928;
	fma.rn.f32 	%f934, %f930, %f1695, %f932;
	mul.f32 	%f935, %f934, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f936, %f935;
	add.f32 	%f937, %f930, 0f00000000;
	ex2.approx.f32 	%f938, %f937;
	mul.f32 	%f939, %f936, %f938;
	setp.lt.f32	%p170, %f928, 0fC2D20000;
	selp.f32	%f940, 0f00000000, %f939, %p170;
	setp.gt.f32	%p171, %f928, 0f42D20000;
	selp.f32	%f941, 0f7F800000, %f940, %p171;
	sub.f32 	%f942, %f160, %f941;
	mul.f32 	%f943, %f64, %f942;
	mul.f32 	%f174, %f110, %f943;
	mul.f32 	%f944, %f1693, %f941;
	mul.f32 	%f945, %f1697, %f160;
	sub.f32 	%f946, %f945, %f944;
	cvt.f64.f32	%fd203, %f946;
	mul.f64 	%fd204, %fd47, %fd203;
	cvt.f64.f32	%fd205, %f110;
	mul.f64 	%fd48, %fd205, %fd204;
	mul.f32 	%f175, %f110, %f123;
	setp.leu.f32	%p172, %f124, 0f3C23D70A;
	@%p172 bra 	BB0_124;

	div.rn.f32 	%f947, %f125, %f124;
	add.f32 	%f1890, %f947, 0fBF800000;

BB0_124:
	mov.f32 	%f1891, 0f00000000;
	@%p172 bra 	BB0_142;

	setp.ne.s64	%p174, %rd8, -9223372036854775808;
	setp.eq.s64	%p175, %rd8, -9223372036854775808;
	cvt.f64.f32	%fd49, %f124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd49;
	}
	abs.f64 	%fd50, %fd49;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd50;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd305, [retval0+0];
	
	//{
	}// Callseq End 3
	setp.gt.s32	%p176, %r59, -1;
	setp.lt.s32	%p177, %r59, 0;
	and.pred  	%p12, %p177, %p175;
	or.pred  	%p178, %p176, %p174;
	@%p178 bra 	BB0_127;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r258}, %fd305;
	}
	xor.b32  	%r259, %r258, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r260, %temp}, %fd305;
	}
	mov.b64 	%fd305, {%r260, %r259};

BB0_127:
	setp.eq.f32	%p179, %f124, 0f00000000;
	@%p179 bra 	BB0_130;
	bra.uni 	BB0_128;

BB0_130:
	setp.lt.s32	%p182, %r56, 0;
	mov.u32 	%r261, 0;
	selp.b32	%r262, %r59, 0, %p175;
	or.b32  	%r263, %r262, 2146435072;
	selp.b32	%r264, %r263, %r262, %p182;
	mov.b64 	%fd305, {%r261, %r264};
	bra.uni 	BB0_131;

BB0_128:
	@%p176 bra 	BB0_131;

	cvt.rzi.f64.f64	%fd208, %fd191;
	setp.neu.f64	%p181, %fd208, 0d4000000000000000;
	selp.f64	%fd305, 0dFFF8000000000000, %fd305, %p181;

BB0_131:
	add.f64 	%fd306, %fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r265}, %fd306;
	}
	and.b32  	%r266, %r265, 2146435072;
	setp.ne.s32	%p184, %r266, 2146435072;
	@%p184 bra 	BB0_132;

	setp.gtu.f64	%p185, %fd50, 0d7FF0000000000000;
	@%p185 bra 	BB0_141;

	and.b32  	%r267, %r56, 2147483647;
	setp.ne.s32	%p186, %r267, 2146435072;
	@%p186 bra 	BB0_136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r268, %temp}, %fd191;
	}
	setp.eq.s32	%p187, %r268, 0;
	@%p187 bra 	BB0_140;
	bra.uni 	BB0_136;

BB0_140:
	setp.lt.s32	%p190, %r56, 0;
	mov.u32 	%r274, 0;
	setp.gt.f64	%p191, %fd50, 0d3FF0000000000000;
	selp.b32	%r275, 2146435072, 0, %p191;
	xor.b32  	%r276, %r275, 2146435072;
	selp.b32	%r277, %r276, %r275, %p190;
	setp.eq.f32	%p192, %f124, 0fBF800000;
	selp.b32	%r278, 1072693248, %r277, %p192;
	mov.b64 	%fd306, {%r274, %r278};
	bra.uni 	BB0_141;

BB0_132:
	mov.f64 	%fd306, %fd305;

BB0_141:
	setp.eq.f32	%p193, %f124, 0f3F800000;
	selp.f64	%fd210, 0d3FF0000000000000, %fd306, %p193;
	cvt.f64.f32	%fd211, %f125;
	div.rn.f64 	%fd212, %fd211, %fd210;
	cvt.rn.f32.f64	%f1891, %fd212;

BB0_142:
	mov.f32 	%f949, 0f47C35000;
	min.f32 	%f950, %f1891, %f949;
	cvt.f64.f32	%fd61, %f950;
	min.f32 	%f180, %f1890, %f949;
	fma.rn.f32 	%f1871, %f180, %f144, %f1871;
	cvt.f64.f32	%fd62, %f144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd62;
	}
	abs.f64 	%fd63, %fd62;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd63;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd308, [retval0+0];
	
	//{
	}// Callseq End 4
	setp.gt.s32	%p194, %r60, -1;
	setp.lt.s32	%p195, %r60, 0;
	setp.ne.s64	%p196, %rd8, -9223372036854775808;
	setp.eq.s64	%p197, %rd8, -9223372036854775808;
	and.pred  	%p13, %p195, %p197;
	or.pred  	%p198, %p194, %p196;
	@%p198 bra 	BB0_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd308;
	}
	xor.b32  	%r280, %r279, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r281, %temp}, %fd308;
	}
	mov.b64 	%fd308, {%r281, %r280};

BB0_144:
	setp.eq.f32	%p199, %f144, 0f00000000;
	@%p199 bra 	BB0_147;
	bra.uni 	BB0_145;

BB0_147:
	setp.lt.s32	%p202, %r56, 0;
	mov.u32 	%r282, 0;
	selp.b32	%r283, %r60, 0, %p197;
	or.b32  	%r284, %r283, 2146435072;
	selp.b32	%r285, %r284, %r283, %p202;
	mov.b64 	%fd308, {%r282, %r285};
	bra.uni 	BB0_148;

BB0_145:
	@%p194 bra 	BB0_148;

	cvt.rzi.f64.f64	%fd215, %fd191;
	setp.neu.f64	%p201, %fd215, 0d4000000000000000;
	selp.f64	%fd308, 0dFFF8000000000000, %fd308, %p201;

BB0_148:
	add.f64 	%fd309, %fd62, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd309;
	}
	and.b32  	%r287, %r286, 2146435072;
	setp.ne.s32	%p204, %r287, 2146435072;
	@%p204 bra 	BB0_149;

	setp.gtu.f64	%p205, %fd63, 0d7FF0000000000000;
	@%p205 bra 	BB0_158;

	and.b32  	%r288, %r56, 2147483647;
	setp.ne.s32	%p206, %r288, 2146435072;
	@%p206 bra 	BB0_153;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r289, %temp}, %fd191;
	}
	setp.eq.s32	%p207, %r289, 0;
	@%p207 bra 	BB0_157;
	bra.uni 	BB0_153;

BB0_157:
	setp.lt.s32	%p210, %r56, 0;
	mov.u32 	%r295, 0;
	setp.gt.f64	%p211, %fd63, 0d3FF0000000000000;
	selp.b32	%r296, 2146435072, 0, %p211;
	xor.b32  	%r297, %r296, 2146435072;
	selp.b32	%r298, %r297, %r296, %p210;
	setp.eq.f32	%p212, %f144, 0fBF800000;
	selp.b32	%r299, 1072693248, %r298, %p212;
	mov.b64 	%fd309, {%r295, %r299};
	bra.uni 	BB0_158;

BB0_149:
	mov.f64 	%fd309, %fd308;

BB0_158:
	setp.eq.f32	%p213, %f144, 0f3F800000;
	selp.f64	%fd217, 0d3FF0000000000000, %fd309, %p213;
	mul.f64 	%fd218, %fd61, %fd217;
	mul.f32 	%f951, %f180, %f145;
	cvt.f64.f32	%fd219, %f951;
	sub.f64 	%fd220, %fd219, %fd218;
	cvt.f64.f32	%fd221, %f1875;
	add.f64 	%fd222, %fd221, %fd220;
	cvt.rn.f32.f64	%f1875, %fd222;
	fma.rn.f32 	%f1870, %f180, %f174, %f1870;
	cvt.f64.f32	%fd74, %f174;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd74;
	}
	abs.f64 	%fd75, %fd74;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd75;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd311, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.gt.s32	%p214, %r61, -1;
	setp.lt.s32	%p215, %r61, 0;
	and.pred  	%p14, %p215, %p197;
	or.pred  	%p218, %p214, %p196;
	@%p218 bra 	BB0_160;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd311;
	}
	xor.b32  	%r301, %r300, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd311;
	}
	mov.b64 	%fd311, {%r302, %r301};

BB0_160:
	setp.eq.f32	%p219, %f174, 0f00000000;
	@%p219 bra 	BB0_163;
	bra.uni 	BB0_161;

BB0_163:
	setp.lt.s32	%p222, %r56, 0;
	mov.u32 	%r303, 0;
	selp.b32	%r304, %r61, 0, %p197;
	or.b32  	%r305, %r304, 2146435072;
	selp.b32	%r306, %r305, %r304, %p222;
	mov.b64 	%fd311, {%r303, %r306};
	bra.uni 	BB0_164;

BB0_161:
	@%p214 bra 	BB0_164;

	cvt.rzi.f64.f64	%fd225, %fd191;
	setp.neu.f64	%p221, %fd225, 0d4000000000000000;
	selp.f64	%fd311, 0dFFF8000000000000, %fd311, %p221;

BB0_164:
	add.f64 	%fd312, %fd74, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd312;
	}
	and.b32  	%r308, %r307, 2146435072;
	setp.ne.s32	%p224, %r308, 2146435072;
	@%p224 bra 	BB0_165;

	setp.gtu.f64	%p225, %fd75, 0d7FF0000000000000;
	@%p225 bra 	BB0_174;

	and.b32  	%r309, %r56, 2147483647;
	setp.ne.s32	%p226, %r309, 2146435072;
	@%p226 bra 	BB0_169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd191;
	}
	setp.eq.s32	%p227, %r310, 0;
	@%p227 bra 	BB0_173;
	bra.uni 	BB0_169;

BB0_173:
	setp.lt.s32	%p230, %r56, 0;
	mov.u32 	%r316, 0;
	setp.gt.f64	%p231, %fd75, 0d3FF0000000000000;
	selp.b32	%r317, 2146435072, 0, %p231;
	xor.b32  	%r318, %r317, 2146435072;
	selp.b32	%r319, %r318, %r317, %p230;
	setp.eq.f32	%p232, %f174, 0fBF800000;
	selp.b32	%r320, 1072693248, %r319, %p232;
	mov.b64 	%fd312, {%r316, %r320};
	bra.uni 	BB0_174;

BB0_165:
	mov.f64 	%fd312, %fd311;

BB0_174:
	setp.eq.f32	%p233, %f174, 0f3F800000;
	selp.f64	%fd227, 0d3FF0000000000000, %fd312, %p233;
	mul.f64 	%fd228, %fd61, %fd227;
	cvt.rn.f32.f64	%f952, %fd48;
	mul.f32 	%f953, %f180, %f952;
	cvt.f64.f32	%fd229, %f953;
	sub.f64 	%fd230, %fd229, %fd228;
	cvt.f64.f32	%fd231, %f1874;
	add.f64 	%fd232, %fd231, %fd230;
	cvt.rn.f32.f64	%f1874, %fd232;
	fma.rn.f32 	%f1869, %f180, %f175, %f1869;
	cvt.f64.f32	%fd86, %f175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd86;
	}
	abs.f64 	%fd87, %fd86;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd87;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd314, [retval0+0];
	
	//{
	}// Callseq End 6
	setp.gt.s32	%p234, %r62, -1;
	setp.lt.s32	%p235, %r62, 0;
	and.pred  	%p15, %p235, %p197;
	or.pred  	%p238, %p234, %p196;
	@%p238 bra 	BB0_176;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd314;
	}
	xor.b32  	%r322, %r321, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r323, %temp}, %fd314;
	}
	mov.b64 	%fd314, {%r323, %r322};

BB0_176:
	setp.eq.f32	%p239, %f175, 0f00000000;
	@%p239 bra 	BB0_179;
	bra.uni 	BB0_177;

BB0_179:
	setp.lt.s32	%p242, %r56, 0;
	mov.u32 	%r324, 0;
	selp.b32	%r325, %r62, 0, %p197;
	or.b32  	%r326, %r325, 2146435072;
	selp.b32	%r327, %r326, %r325, %p242;
	mov.b64 	%fd314, {%r324, %r327};
	bra.uni 	BB0_180;

BB0_177:
	@%p234 bra 	BB0_180;

	cvt.rzi.f64.f64	%fd235, %fd191;
	setp.neu.f64	%p241, %fd235, 0d4000000000000000;
	selp.f64	%fd314, 0dFFF8000000000000, %fd314, %p241;

BB0_180:
	add.f64 	%fd315, %fd86, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r328}, %fd315;
	}
	and.b32  	%r329, %r328, 2146435072;
	setp.ne.s32	%p244, %r329, 2146435072;
	@%p244 bra 	BB0_181;

	setp.gtu.f64	%p245, %fd87, 0d7FF0000000000000;
	@%p245 bra 	BB0_190;

	and.b32  	%r330, %r56, 2147483647;
	setp.ne.s32	%p246, %r330, 2146435072;
	@%p246 bra 	BB0_185;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r331, %temp}, %fd191;
	}
	setp.eq.s32	%p247, %r331, 0;
	@%p247 bra 	BB0_189;
	bra.uni 	BB0_185;

BB0_189:
	setp.lt.s32	%p250, %r56, 0;
	mov.u32 	%r337, 0;
	setp.gt.f64	%p251, %fd87, 0d3FF0000000000000;
	selp.b32	%r338, 2146435072, 0, %p251;
	xor.b32  	%r339, %r338, 2146435072;
	selp.b32	%r340, %r339, %r338, %p250;
	setp.eq.f32	%p252, %f175, 0fBF800000;
	selp.b32	%r341, 1072693248, %r340, %p252;
	mov.b64 	%fd315, {%r337, %r341};
	bra.uni 	BB0_190;

BB0_181:
	mov.f64 	%fd315, %fd314;

BB0_190:
	mul.f32 	%f954, %f180, 0f00000000;
	cvt.f64.f32	%fd237, %f954;
	setp.eq.f32	%p253, %f175, 0f3F800000;
	selp.f64	%fd238, 0d3FF0000000000000, %fd315, %p253;
	mul.f64 	%fd239, %fd61, %fd238;
	sub.f64 	%fd240, %fd237, %fd239;
	cvt.f64.f32	%fd241, %f1873;
	add.f64 	%fd242, %fd241, %fd240;
	cvt.rn.f32.f64	%f1873, %fd242;
	add.f32 	%f1868, %f1868, %f180;
	cvt.f64.f32	%fd243, %f1872;
	sub.f64 	%fd244, %fd237, %fd61;
	add.f64 	%fd245, %fd243, %fd244;
	cvt.rn.f32.f64	%f1872, %fd245;
	add.s32 	%r481, %r481, 1;
	setp.lt.s32	%p254, %r481, %r80;
	@%p254 bra 	BB0_66;

	add.s32 	%r480, %r480, 1;
	setp.lt.s32	%p255, %r480, %r80;
	@%p255 bra 	BB0_65;

BB0_192:
	ld.param.u32 	%r419, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_3];
	div.rn.f32 	%f955, %f1871, %f1875;
	mov.f32 	%f956, 0fBF800000;
	max.f32 	%f957, %f955, %f956;
	mov.f32 	%f958, 0f3F800000;
	min.f32 	%f959, %f957, %f958;
	sub.f32 	%f1903, %f1903, %f959;
	div.rn.f32 	%f960, %f1870, %f1874;
	max.f32 	%f961, %f960, %f956;
	min.f32 	%f962, %f961, %f958;
	sub.f32 	%f1902, %f1902, %f962;
	neg.f32 	%f963, %f1901;
	div.rn.f32 	%f964, %f1869, %f1873;
	max.f32 	%f965, %f964, %f963;
	min.f32 	%f966, %f965, %f1901;
	sub.f32 	%f967, %f1901, %f966;
	neg.f32 	%f968, %f1848;
	div.rn.f32 	%f969, %f1868, %f1872;
	max.f32 	%f970, %f969, %f968;
	min.f32 	%f971, %f970, %f1848;
	sub.f32 	%f972, %f1848, %f971;
	max.f32 	%f1901, %f967, %f958;
	mov.f32 	%f973, 0f3C23D70A;
	max.f32 	%f1848, %f972, %f973;
	add.s32 	%r479, %r479, 1;
	setp.lt.s32	%p256, %r479, %r419;
	@%p256 bra 	BB0_63;

BB0_193:
	add.s64 	%rd9, %rd2, 4;
	mov.f32 	%f1932, 0f00000000;
	@%p23 bra 	BB0_248;

	mov.u32 	%r482, 0;
	div.rn.f32 	%f976, %f1901, 0fC0206C98;
	div.rn.f32 	%f205, %f976, %f366;
	mov.f32 	%f1932, 0f00000000;

BB0_195:
	mov.u32 	%r483, 0;
	cvt.rn.f32.s32	%f977, %r482;
	sub.f32 	%f978, %f977, %f1903;
	add.f32 	%f979, %f978, 0f3F800000;
	sqrt.rn.f32 	%f207, %f40;
	mul.f32 	%f208, %f979, %f207;
	abs.f32 	%f209, %f208;
	mul.f32 	%f210, %f208, %f208;
	mul.f32 	%f211, %f978, %f207;
	abs.f32 	%f212, %f211;
	add.f32 	%f980, %f977, 0f3F800000;
	sub.f32 	%f981, %f980, %f1903;
	div.rn.f32 	%f214, %f981, %f366;
	mov.f32 	%f982, 0f3F800000;
	cvt.rzi.f32.f32	%f983, %f982;
	add.f32 	%f984, %f983, %f983;
	mov.f32 	%f985, 0f40000000;
	sub.f32 	%f986, %f985, %f984;
	abs.f32 	%f215, %f986;
	setp.eq.f32	%p258, %f215, 0f3F800000;
	abs.f32 	%f216, %f214;
	setp.lt.f32	%p259, %f216, 0f00800000;
	mul.f32 	%f987, %f216, 0f4B800000;
	selp.f32	%f988, 0fC3170000, 0fC2FE0000, %p259;
	selp.f32	%f989, %f987, %f216, %p259;
	mov.b32 	 %r344, %f989;
	and.b32  	%r345, %r344, 8388607;
	or.b32  	%r346, %r345, 1065353216;
	mov.b32 	 %f990, %r346;
	shr.u32 	%r347, %r344, 23;
	cvt.rn.f32.u32	%f991, %r347;
	add.f32 	%f992, %f988, %f991;
	setp.gt.f32	%p260, %f990, 0f3FB504F3;
	mul.f32 	%f993, %f990, 0f3F000000;
	add.f32 	%f994, %f992, 0f3F800000;
	selp.f32	%f995, %f993, %f990, %p260;
	selp.f32	%f996, %f994, %f992, %p260;
	add.f32 	%f217, %f995, 0fBF800000;
	add.f32 	%f218, %f995, 0f3F800000;
	add.f32 	%f219, %f217, %f217;
	mov.f32 	%f997, 0f3F317200;
	mul.rn.f32 	%f220, %f996, %f997;
	mov.f32 	%f998, 0f35BFBE8E;
	mul.rn.f32 	%f221, %f996, %f998;
	setp.lt.f32	%p261, %f214, 0f00000000;
	and.pred  	%p16, %p261, %p258;
	add.f32 	%f999, %f214, %f214;
	selp.f32	%f222, %f999, 0f00000000, %p258;
	div.rn.f32 	%f225, %f978, %f366;
	abs.f32 	%f226, %f225;
	setp.lt.f32	%p262, %f226, 0f00800000;
	mul.f32 	%f1001, %f226, 0f4B800000;
	selp.f32	%f1002, 0fC3170000, 0fC2FE0000, %p262;
	selp.f32	%f1003, %f1001, %f226, %p262;
	mov.b32 	 %r348, %f1003;
	and.b32  	%r349, %r348, 8388607;
	or.b32  	%r350, %r349, 1065353216;
	mov.b32 	 %f1004, %r350;
	shr.u32 	%r351, %r348, 23;
	cvt.rn.f32.u32	%f1005, %r351;
	add.f32 	%f1006, %f1002, %f1005;
	setp.gt.f32	%p263, %f1004, 0f3FB504F3;
	mul.f32 	%f1007, %f1004, 0f3F000000;
	add.f32 	%f1008, %f1006, 0f3F800000;
	selp.f32	%f1009, %f1007, %f1004, %p263;
	selp.f32	%f1010, %f1008, %f1006, %p263;
	add.f32 	%f227, %f1009, 0fBF800000;
	add.f32 	%f228, %f1009, 0f3F800000;
	add.f32 	%f229, %f227, %f227;
	mul.rn.f32 	%f230, %f1010, %f997;
	mul.rn.f32 	%f231, %f1010, %f998;
	setp.lt.f32	%p264, %f225, 0f00000000;
	and.pred  	%p17, %p264, %p258;
	add.f32 	%f1011, %f225, %f225;
	selp.f32	%f232, %f1011, 0f00000000, %p258;
	mov.b32 	 %r353, %f208;
	and.b32  	%r70, %r353, -2147483648;
	ld.local.v4.f32 	{%f1914, %f1913, %f1912, %f1911}, [%rd2];
	ld.local.f32 	%f1910, [%rd9+16];
	ld.local.v2.f32 	{%f1909, %f1908}, [%rd9+20];
	ld.local.v2.f32 	{%f1907, %f1906}, [%rd9+36];
	ld.local.f32 	%f1905, [%rd9+56];

BB0_196:
	setp.ltu.f32	%p265, %f209, 0f3F800000;
	@%p265 bra 	BB0_198;
	bra.uni 	BB0_197;

BB0_198:
	cvt.rn.f32.s32	%f1814, %r482;
	sub.f32 	%f1813, %f1814, %f1903;
	add.f32 	%f1812, %f1813, 0f3F800000;
	mul.f32 	%f1811, %f1812, %f207;
	mov.f32 	%f1039, 0f3BA0C9F8;
	mov.f32 	%f1040, 0fBA1268FB;
	fma.rn.f32 	%f1041, %f1040, %f210, %f1039;
	mov.f32 	%f1042, 0fBCDABFD4;
	fma.rn.f32 	%f1043, %f1041, %f210, %f1042;
	mov.f32 	%f1044, 0f3DE70331;
	fma.rn.f32 	%f1045, %f1043, %f210, %f1044;
	mov.f32 	%f1046, 0fBEC09330;
	fma.rn.f32 	%f1047, %f1045, %f210, %f1046;
	mov.f32 	%f1048, 0f3F906EBA;
	fma.rn.f32 	%f1049, %f1047, %f210, %f1048;
	mul.f32 	%f1916, %f1811, %f1049;
	bra.uni 	BB0_199;

BB0_197:
	mov.f32 	%f1770, 0f3F800000;
	setp.ltu.f32	%p266, %f209, 0f407AD445;
	mov.f32 	%f1021, 0f3A03BB71;
	mov.f32 	%f1022, 0fB7B730FB;
	fma.rn.f32 	%f1023, %f1022, %f209, %f1021;
	mov.f32 	%f1024, 0fBBACA3B3;
	fma.rn.f32 	%f1025, %f1023, %f209, %f1024;
	mov.f32 	%f1026, 0f3D0A7445;
	fma.rn.f32 	%f1027, %f1025, %f209, %f1026;
	mov.f32 	%f1028, 0fBE1B3B75;
	fma.rn.f32 	%f1029, %f1027, %f209, %f1028;
	mov.f32 	%f1030, 0fBF6B385A;
	fma.rn.f32 	%f1031, %f1029, %f209, %f1030;
	mov.f32 	%f1032, 0fBFD0316E;
	fma.rn.f32 	%f1033, %f1031, %f209, %f1032;
	mov.f32 	%f1034, 0fBA031CCE;
	fma.rn.f32 	%f1035, %f1033, %f209, %f1034;
	ex2.approx.ftz.f32 	%f1036, %f1035;
	sub.f32 	%f1038, %f1770, %f1036;
	mov.b32 	 %r354, %f1038;
	selp.b32	%r355, %r354, 1065353216, %p266;
	or.b32  	%r356, %r355, %r70;
	mov.b32 	 %f1916, %r356;

BB0_199:
	setp.ltu.f32	%p267, %f212, 0f3F800000;
	@%p267 bra 	BB0_201;
	bra.uni 	BB0_200;

BB0_201:
	cvt.rn.f32.s32	%f1809, %r482;
	sub.f32 	%f1808, %f1809, %f1903;
	mul.f32 	%f1807, %f1808, %f207;
	mul.f32 	%f1806, %f1807, %f1807;
	mov.f32 	%f1068, 0f3BA0C9F8;
	mov.f32 	%f1069, 0fBA1268FB;
	fma.rn.f32 	%f1070, %f1069, %f1806, %f1068;
	mov.f32 	%f1071, 0fBCDABFD4;
	fma.rn.f32 	%f1072, %f1070, %f1806, %f1071;
	mov.f32 	%f1073, 0f3DE70331;
	fma.rn.f32 	%f1074, %f1072, %f1806, %f1073;
	mov.f32 	%f1075, 0fBEC09330;
	fma.rn.f32 	%f1076, %f1074, %f1806, %f1075;
	mov.f32 	%f1077, 0f3F906EBA;
	fma.rn.f32 	%f1078, %f1076, %f1806, %f1077;
	mul.f32 	%f1917, %f1807, %f1078;
	bra.uni 	BB0_202;

BB0_200:
	cvt.rn.f32.s32	%f1774, %r482;
	sub.f32 	%f1773, %f1774, %f1903;
	mul.f32 	%f1772, %f1773, %f207;
	mov.b32 	 %r464, %f1772;
	and.b32  	%r463, %r464, -2147483648;
	mov.f32 	%f1771, 0f3F800000;
	setp.ltu.f32	%p268, %f212, 0f407AD445;
	mov.f32 	%f1050, 0f3A03BB71;
	mov.f32 	%f1051, 0fB7B730FB;
	fma.rn.f32 	%f1052, %f1051, %f212, %f1050;
	mov.f32 	%f1053, 0fBBACA3B3;
	fma.rn.f32 	%f1054, %f1052, %f212, %f1053;
	mov.f32 	%f1055, 0f3D0A7445;
	fma.rn.f32 	%f1056, %f1054, %f212, %f1055;
	mov.f32 	%f1057, 0fBE1B3B75;
	fma.rn.f32 	%f1058, %f1056, %f212, %f1057;
	mov.f32 	%f1059, 0fBF6B385A;
	fma.rn.f32 	%f1060, %f1058, %f212, %f1059;
	mov.f32 	%f1061, 0fBFD0316E;
	fma.rn.f32 	%f1062, %f1060, %f212, %f1061;
	mov.f32 	%f1063, 0fBA031CCE;
	fma.rn.f32 	%f1064, %f1062, %f212, %f1063;
	ex2.approx.ftz.f32 	%f1065, %f1064;
	sub.f32 	%f1067, %f1771, %f1065;
	mov.b32 	 %r357, %f1067;
	selp.b32	%r358, %r357, 1065353216, %p268;
	or.b32  	%r359, %r358, %r463;
	mov.b32 	 %f1917, %r359;

BB0_202:
	sub.f32 	%f1079, %f1916, %f1917;
	mul.f32 	%f262, %f1079, 0f3F000000;
	cvt.rn.f32.s32	%f263, %r483;
	sub.f32 	%f264, %f263, %f1902;
	add.f32 	%f1080, %f264, 0f3F800000;
	mul.f32 	%f265, %f1080, %f207;
	abs.f32 	%f266, %f265;
	setp.ltu.f32	%p269, %f266, 0f3F800000;
	@%p269 bra 	BB0_204;
	bra.uni 	BB0_203;

BB0_204:
	mul.f32 	%f1099, %f265, %f265;
	mov.f32 	%f1100, 0f3BA0C9F8;
	mov.f32 	%f1101, 0fBA1268FB;
	fma.rn.f32 	%f1102, %f1101, %f1099, %f1100;
	mov.f32 	%f1103, 0fBCDABFD4;
	fma.rn.f32 	%f1104, %f1102, %f1099, %f1103;
	mov.f32 	%f1105, 0f3DE70331;
	fma.rn.f32 	%f1106, %f1104, %f1099, %f1105;
	mov.f32 	%f1107, 0fBEC09330;
	fma.rn.f32 	%f1108, %f1106, %f1099, %f1107;
	mov.f32 	%f1109, 0f3F906EBA;
	fma.rn.f32 	%f1110, %f1108, %f1099, %f1109;
	mul.f32 	%f1918, %f265, %f1110;
	bra.uni 	BB0_205;

BB0_203:
	mov.f32 	%f1775, 0f3F800000;
	mov.f32 	%f1081, 0f3A03BB71;
	mov.f32 	%f1082, 0fB7B730FB;
	fma.rn.f32 	%f1083, %f1082, %f266, %f1081;
	mov.f32 	%f1084, 0fBBACA3B3;
	fma.rn.f32 	%f1085, %f1083, %f266, %f1084;
	mov.f32 	%f1086, 0f3D0A7445;
	fma.rn.f32 	%f1087, %f1085, %f266, %f1086;
	mov.f32 	%f1088, 0fBE1B3B75;
	fma.rn.f32 	%f1089, %f1087, %f266, %f1088;
	mov.f32 	%f1090, 0fBF6B385A;
	fma.rn.f32 	%f1091, %f1089, %f266, %f1090;
	mov.f32 	%f1092, 0fBFD0316E;
	fma.rn.f32 	%f1093, %f1091, %f266, %f1092;
	mov.f32 	%f1094, 0fBA031CCE;
	fma.rn.f32 	%f1095, %f1093, %f266, %f1094;
	ex2.approx.ftz.f32 	%f1096, %f1095;
	sub.f32 	%f1098, %f1775, %f1096;
	mov.b32 	 %r360, %f1098;
	setp.ltu.f32	%p270, %f266, 0f407AD445;
	selp.b32	%r361, %r360, 1065353216, %p270;
	mov.b32 	 %r362, %f265;
	and.b32  	%r363, %r362, -2147483648;
	or.b32  	%r364, %r361, %r363;
	mov.b32 	 %f1918, %r364;

BB0_205:
	cvt.rn.f32.s32	%f1777, %r483;
	sub.f32 	%f1776, %f1777, %f1902;
	mul.f32 	%f270, %f1776, %f207;
	abs.f32 	%f271, %f270;
	setp.ltu.f32	%p271, %f271, 0f3F800000;
	@%p271 bra 	BB0_207;
	bra.uni 	BB0_206;

BB0_207:
	mul.f32 	%f1129, %f270, %f270;
	mov.f32 	%f1130, 0f3BA0C9F8;
	mov.f32 	%f1131, 0fBA1268FB;
	fma.rn.f32 	%f1132, %f1131, %f1129, %f1130;
	mov.f32 	%f1133, 0fBCDABFD4;
	fma.rn.f32 	%f1134, %f1132, %f1129, %f1133;
	mov.f32 	%f1135, 0f3DE70331;
	fma.rn.f32 	%f1136, %f1134, %f1129, %f1135;
	mov.f32 	%f1137, 0fBEC09330;
	fma.rn.f32 	%f1138, %f1136, %f1129, %f1137;
	mov.f32 	%f1139, 0f3F906EBA;
	fma.rn.f32 	%f1140, %f1138, %f1129, %f1139;
	mul.f32 	%f1919, %f270, %f1140;
	bra.uni 	BB0_208;

BB0_206:
	mov.f32 	%f1778, 0f3F800000;
	mov.f32 	%f1111, 0f3A03BB71;
	mov.f32 	%f1112, 0fB7B730FB;
	fma.rn.f32 	%f1113, %f1112, %f271, %f1111;
	mov.f32 	%f1114, 0fBBACA3B3;
	fma.rn.f32 	%f1115, %f1113, %f271, %f1114;
	mov.f32 	%f1116, 0f3D0A7445;
	fma.rn.f32 	%f1117, %f1115, %f271, %f1116;
	mov.f32 	%f1118, 0fBE1B3B75;
	fma.rn.f32 	%f1119, %f1117, %f271, %f1118;
	mov.f32 	%f1120, 0fBF6B385A;
	fma.rn.f32 	%f1121, %f1119, %f271, %f1120;
	mov.f32 	%f1122, 0fBFD0316E;
	fma.rn.f32 	%f1123, %f1121, %f271, %f1122;
	mov.f32 	%f1124, 0fBA031CCE;
	fma.rn.f32 	%f1125, %f1123, %f271, %f1124;
	ex2.approx.ftz.f32 	%f1126, %f1125;
	sub.f32 	%f1128, %f1778, %f1126;
	mov.b32 	 %r365, %f1128;
	setp.ltu.f32	%p272, %f271, 0f407AD445;
	selp.b32	%r366, %r365, 1065353216, %p272;
	mov.b32 	 %r367, %f270;
	and.b32  	%r368, %r367, -2147483648;
	or.b32  	%r369, %r366, %r368;
	mov.b32 	 %f1919, %r369;

BB0_208:
	mov.f32 	%f1779, 0f40000000;
	sub.f32 	%f1143, %f1918, %f1919;
	mul.f32 	%f275, %f1143, 0f3F000000;
	mul.f32 	%f1144, %f262, %f1901;
	fma.rn.f32 	%f276, %f275, %f1144, %f1848;
	mad.lo.s32 	%r370, %r483, %r80, %r482;
	add.s32 	%r371, %r370, %r5;
	mul.wide.s32 	%rd60, %r371, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.f32 	%f277, [%rd61];
	// inline asm
	rcp.approx.ftz.f32 %f1141,%f218;
	// inline asm
	mul.f32 	%f1145, %f1141, %f219;
	mul.f32 	%f1146, %f1145, %f1145;
	mov.f32 	%f1147, 0f3C4CAF63;
	mov.f32 	%f1148, 0f3B18F0FE;
	fma.rn.f32 	%f1149, %f1148, %f1146, %f1147;
	mov.f32 	%f1150, 0f3DAAAABD;
	fma.rn.f32 	%f1151, %f1149, %f1146, %f1150;
	mul.rn.f32 	%f1152, %f1151, %f1146;
	mul.rn.f32 	%f1153, %f1152, %f1145;
	sub.f32 	%f1154, %f217, %f1145;
	neg.f32 	%f1155, %f1145;
	add.f32 	%f1156, %f1154, %f1154;
	fma.rn.f32 	%f1157, %f1155, %f217, %f1156;
	mul.rn.f32 	%f1158, %f1141, %f1157;
	add.f32 	%f1159, %f1153, %f1145;
	sub.f32 	%f1160, %f1145, %f1159;
	add.f32 	%f1161, %f1153, %f1160;
	add.f32 	%f1162, %f1158, %f1161;
	add.f32 	%f1163, %f1159, %f1162;
	sub.f32 	%f1164, %f1159, %f1163;
	add.f32 	%f1165, %f1162, %f1164;
	add.f32 	%f1166, %f220, %f1163;
	sub.f32 	%f1167, %f220, %f1166;
	add.f32 	%f1168, %f1163, %f1167;
	add.f32 	%f1169, %f1165, %f1168;
	add.f32 	%f1170, %f221, %f1169;
	add.f32 	%f1171, %f1166, %f1170;
	sub.f32 	%f1172, %f1166, %f1171;
	add.f32 	%f1173, %f1170, %f1172;
	mul.rn.f32 	%f1175, %f1779, %f1171;
	neg.f32 	%f1176, %f1175;
	fma.rn.f32 	%f1177, %f1779, %f1171, %f1176;
	fma.rn.f32 	%f1178, %f1779, %f1173, %f1177;
	mov.f32 	%f1179, 0f00000000;
	fma.rn.f32 	%f1180, %f1179, %f1171, %f1178;
	add.rn.f32 	%f1181, %f1175, %f1180;
	neg.f32 	%f1182, %f1181;
	add.rn.f32 	%f1183, %f1175, %f1182;
	add.rn.f32 	%f1184, %f1183, %f1180;
	mov.b32 	 %r372, %f1181;
	setp.eq.s32	%p273, %r372, 1118925336;
	add.s32 	%r373, %r372, -1;
	mov.b32 	 %f1185, %r373;
	add.f32 	%f1186, %f1184, 0f37000000;
	selp.f32	%f1187, %f1185, %f1181, %p273;
	selp.f32	%f278, %f1186, %f1184, %p273;
	mul.f32 	%f1188, %f1187, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1189, %f1188;
	mov.f32 	%f1190, 0fBF317200;
	fma.rn.f32 	%f1191, %f1189, %f1190, %f1187;
	mov.f32 	%f1192, 0fB5BFBE8E;
	fma.rn.f32 	%f1193, %f1189, %f1192, %f1191;
	mul.f32 	%f1194, %f1193, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1195, %f1194;
	add.f32 	%f1196, %f1189, 0f00000000;
	ex2.approx.f32 	%f1197, %f1196;
	mul.f32 	%f1198, %f1195, %f1197;
	setp.lt.f32	%p274, %f1187, 0fC2D20000;
	selp.f32	%f1199, 0f00000000, %f1198, %p274;
	setp.gt.f32	%p275, %f1187, 0f42D20000;
	selp.f32	%f1920, 0f7F800000, %f1199, %p275;
	setp.eq.f32	%p276, %f1920, 0f7F800000;
	@%p276 bra 	BB0_210;

	fma.rn.f32 	%f1920, %f1920, %f278, %f1920;

BB0_210:
	setp.geu.f32	%p348, %f214, 0f00000000;
	mov.b32 	 %r374, %f1920;
	xor.b32  	%r375, %r374, -2147483648;
	mov.b32 	 %f1200, %r375;
	selp.f32	%f282, %f1200, %f1920, %p16;
	setp.eq.f32	%p277, %f214, 0f00000000;
	selp.f32	%f1921, %f222, %f282, %p277;
	@%p348 bra 	BB0_212;

	mov.f32 	%f1780, 0f40000000;
	cvt.rzi.f32.f32	%f1202, %f1780;
	setp.neu.f32	%p278, %f1202, 0f40000000;
	selp.f32	%f1921, 0f7FFFFFFF, %f282, %p278;

BB0_212:
	abs.f32 	%f1791, %f214;
	mov.f32 	%f1790, 0f00000000;
	mov.f32 	%f1789, 0f3DAAAABD;
	mov.f32 	%f1788, 0f3C4CAF63;
	mov.f32 	%f1787, 0f3B18F0FE;
	mov.f32 	%f1786, 0fB5BFBE8E;
	mov.f32 	%f1785, 0fBF317200;
	add.f32 	%f1784, %f1791, 0f40000000;
	mov.b32 	 %r465, %f1784;
	selp.f32	%f1783, 0fFF800000, 0f7F800000, %p16;
	add.f32 	%f1782, %f214, 0f40000000;
	mov.f32 	%f1781, 0f40000000;
	setp.gtu.f32	%p279, %f1791, 0f7F800000;
	selp.f32	%f1205, %f1782, %f1921, %p279;
	setp.neu.f32	%p280, %f1791, 0f7F800000;
	selp.f32	%f1206, %f1205, %f1783, %p280;
	setp.gt.s32	%p281, %r465, 2139095039;
	selp.f32	%f1207, %f1206, %f1921, %p281;
	mul.f32 	%f1208, %f1207, 0fBF000000;
	setp.eq.f32	%p282, %f214, 0f3F800000;
	selp.f32	%f1209, 0fBF000000, %f1208, %p282;
	mul.f32 	%f1210, %f1209, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1211, %f1210;
	fma.rn.f32 	%f1213, %f1211, %f1785, %f1209;
	fma.rn.f32 	%f1215, %f1211, %f1786, %f1213;
	mul.f32 	%f1216, %f1215, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1217, %f1216;
	add.f32 	%f1218, %f1211, 0f00000000;
	ex2.approx.f32 	%f1219, %f1218;
	mul.f32 	%f1220, %f1217, %f1219;
	setp.lt.f32	%p283, %f1209, 0fC2D20000;
	selp.f32	%f1221, 0f00000000, %f1220, %p283;
	setp.gt.f32	%p284, %f1209, 0f42D20000;
	selp.f32	%f286, 0f7F800000, %f1221, %p284;
	// inline asm
	rcp.approx.ftz.f32 %f1203,%f228;
	// inline asm
	mul.f32 	%f1222, %f1203, %f229;
	mul.f32 	%f1223, %f1222, %f1222;
	fma.rn.f32 	%f1226, %f1787, %f1223, %f1788;
	fma.rn.f32 	%f1228, %f1226, %f1223, %f1789;
	mul.rn.f32 	%f1229, %f1228, %f1223;
	mul.rn.f32 	%f1230, %f1229, %f1222;
	sub.f32 	%f1231, %f227, %f1222;
	neg.f32 	%f1232, %f1222;
	add.f32 	%f1233, %f1231, %f1231;
	fma.rn.f32 	%f1234, %f1232, %f227, %f1233;
	mul.rn.f32 	%f1235, %f1203, %f1234;
	add.f32 	%f1236, %f1230, %f1222;
	sub.f32 	%f1237, %f1222, %f1236;
	add.f32 	%f1238, %f1230, %f1237;
	add.f32 	%f1239, %f1235, %f1238;
	add.f32 	%f1240, %f1236, %f1239;
	sub.f32 	%f1241, %f1236, %f1240;
	add.f32 	%f1242, %f1239, %f1241;
	add.f32 	%f1243, %f230, %f1240;
	sub.f32 	%f1244, %f230, %f1243;
	add.f32 	%f1245, %f1240, %f1244;
	add.f32 	%f1246, %f1242, %f1245;
	add.f32 	%f1247, %f231, %f1246;
	add.f32 	%f1248, %f1243, %f1247;
	sub.f32 	%f1249, %f1243, %f1248;
	add.f32 	%f1250, %f1247, %f1249;
	mul.rn.f32 	%f1252, %f1781, %f1248;
	neg.f32 	%f1253, %f1252;
	fma.rn.f32 	%f1254, %f1781, %f1248, %f1253;
	fma.rn.f32 	%f1255, %f1781, %f1250, %f1254;
	fma.rn.f32 	%f1257, %f1790, %f1248, %f1255;
	add.rn.f32 	%f1258, %f1252, %f1257;
	neg.f32 	%f1259, %f1258;
	add.rn.f32 	%f1260, %f1252, %f1259;
	add.rn.f32 	%f1261, %f1260, %f1257;
	mov.b32 	 %r376, %f1258;
	setp.eq.s32	%p285, %r376, 1118925336;
	add.s32 	%r377, %r376, -1;
	mov.b32 	 %f1262, %r377;
	add.f32 	%f1263, %f1261, 0f37000000;
	selp.f32	%f1264, %f1262, %f1258, %p285;
	selp.f32	%f287, %f1263, %f1261, %p285;
	mul.f32 	%f1265, %f1264, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1266, %f1265;
	fma.rn.f32 	%f1267, %f1266, %f1785, %f1264;
	fma.rn.f32 	%f1268, %f1266, %f1786, %f1267;
	mul.f32 	%f1269, %f1268, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1270, %f1269;
	add.f32 	%f1271, %f1266, 0f00000000;
	ex2.approx.f32 	%f1272, %f1271;
	mul.f32 	%f1273, %f1270, %f1272;
	setp.lt.f32	%p286, %f1264, 0fC2D20000;
	selp.f32	%f1274, 0f00000000, %f1273, %p286;
	setp.gt.f32	%p287, %f1264, 0f42D20000;
	selp.f32	%f1922, 0f7F800000, %f1274, %p287;
	setp.eq.f32	%p288, %f1922, 0f7F800000;
	@%p288 bra 	BB0_214;

	fma.rn.f32 	%f1922, %f1922, %f287, %f1922;

BB0_214:
	setp.geu.f32	%p349, %f225, 0f00000000;
	mov.b32 	 %r378, %f1922;
	xor.b32  	%r379, %r378, -2147483648;
	mov.b32 	 %f1275, %r379;
	selp.f32	%f291, %f1275, %f1922, %p17;
	setp.eq.f32	%p289, %f225, 0f00000000;
	selp.f32	%f1923, %f232, %f291, %p289;
	@%p349 bra 	BB0_216;

	mov.f32 	%f1792, 0f40000000;
	cvt.rzi.f32.f32	%f1277, %f1792;
	setp.neu.f32	%p290, %f1277, 0f40000000;
	selp.f32	%f1923, 0f7FFFFFFF, %f291, %p290;

BB0_216:
	abs.f32 	%f1805, %f225;
	mov.f32 	%f1804, 0f35BFBE8E;
	mov.f32 	%f1803, 0f3F317200;
	add.f32 	%f1802, %f1805, 0f40000000;
	mov.b32 	 %r466, %f1802;
	selp.f32	%f1801, 0fFF800000, 0f7F800000, %p17;
	add.f32 	%f1800, %f225, 0f40000000;
	mov.f32 	%f1799, 0f00000000;
	mov.f32 	%f1798, 0f3DAAAABD;
	mov.f32 	%f1797, 0f3C4CAF63;
	mov.f32 	%f1796, 0f3B18F0FE;
	mov.f32 	%f1795, 0fB5BFBE8E;
	mov.f32 	%f1794, 0fBF317200;
	mov.f32 	%f1793, 0f40000000;
	setp.gtu.f32	%p291, %f1805, 0f7F800000;
	selp.f32	%f1280, %f1800, %f1923, %p291;
	setp.neu.f32	%p292, %f1805, 0f7F800000;
	selp.f32	%f1281, %f1280, %f1801, %p292;
	setp.gt.s32	%p293, %r466, 2139095039;
	selp.f32	%f1282, %f1281, %f1923, %p293;
	mul.f32 	%f1283, %f1282, 0fBF000000;
	setp.eq.f32	%p294, %f225, 0f3F800000;
	selp.f32	%f1284, 0fBF000000, %f1283, %p294;
	mul.f32 	%f1285, %f1284, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1286, %f1285;
	fma.rn.f32 	%f1288, %f1286, %f1794, %f1284;
	fma.rn.f32 	%f1290, %f1286, %f1795, %f1288;
	mul.f32 	%f1291, %f1290, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1292, %f1291;
	add.f32 	%f1293, %f1286, 0f00000000;
	ex2.approx.f32 	%f1294, %f1293;
	mul.f32 	%f1295, %f1292, %f1294;
	setp.lt.f32	%p295, %f1284, 0fC2D20000;
	selp.f32	%f1296, 0f00000000, %f1295, %p295;
	setp.gt.f32	%p296, %f1284, 0f42D20000;
	selp.f32	%f1297, 0f7F800000, %f1296, %p296;
	sub.f32 	%f1298, %f286, %f1297;
	mul.f32 	%f1299, %f205, %f1298;
	mul.f32 	%f295, %f275, %f1299;
	add.f32 	%f1300, %f263, 0f3F800000;
	sub.f32 	%f1301, %f1300, %f1902;
	div.rn.f32 	%f296, %f1301, %f366;
	abs.f32 	%f297, %f296;
	setp.lt.f32	%p297, %f297, 0f00800000;
	mul.f32 	%f1302, %f297, 0f4B800000;
	selp.f32	%f1303, 0fC3170000, 0fC2FE0000, %p297;
	selp.f32	%f1304, %f1302, %f297, %p297;
	mov.b32 	 %r380, %f1304;
	and.b32  	%r381, %r380, 8388607;
	or.b32  	%r382, %r381, 1065353216;
	mov.b32 	 %f1305, %r382;
	shr.u32 	%r383, %r380, 23;
	cvt.rn.f32.u32	%f1306, %r383;
	add.f32 	%f1307, %f1303, %f1306;
	setp.gt.f32	%p298, %f1305, 0f3FB504F3;
	mul.f32 	%f1308, %f1305, 0f3F000000;
	add.f32 	%f1309, %f1307, 0f3F800000;
	selp.f32	%f1310, %f1308, %f1305, %p298;
	selp.f32	%f1311, %f1309, %f1307, %p298;
	add.f32 	%f1312, %f1310, 0fBF800000;
	add.f32 	%f1279, %f1310, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1278,%f1279;
	// inline asm
	add.f32 	%f1313, %f1312, %f1312;
	mul.f32 	%f1314, %f1278, %f1313;
	mul.f32 	%f1315, %f1314, %f1314;
	fma.rn.f32 	%f1318, %f1796, %f1315, %f1797;
	fma.rn.f32 	%f1320, %f1318, %f1315, %f1798;
	mul.rn.f32 	%f1321, %f1320, %f1315;
	mul.rn.f32 	%f1322, %f1321, %f1314;
	sub.f32 	%f1323, %f1312, %f1314;
	neg.f32 	%f1324, %f1314;
	add.f32 	%f1325, %f1323, %f1323;
	fma.rn.f32 	%f1326, %f1324, %f1312, %f1325;
	mul.rn.f32 	%f1327, %f1278, %f1326;
	add.f32 	%f1328, %f1322, %f1314;
	sub.f32 	%f1329, %f1314, %f1328;
	add.f32 	%f1330, %f1322, %f1329;
	add.f32 	%f1331, %f1327, %f1330;
	add.f32 	%f1332, %f1328, %f1331;
	sub.f32 	%f1333, %f1328, %f1332;
	add.f32 	%f1334, %f1331, %f1333;
	mul.rn.f32 	%f1336, %f1311, %f1803;
	mul.rn.f32 	%f1338, %f1311, %f1804;
	add.f32 	%f1339, %f1336, %f1332;
	sub.f32 	%f1340, %f1336, %f1339;
	add.f32 	%f1341, %f1332, %f1340;
	add.f32 	%f1342, %f1334, %f1341;
	add.f32 	%f1343, %f1338, %f1342;
	add.f32 	%f1344, %f1339, %f1343;
	sub.f32 	%f1345, %f1339, %f1344;
	add.f32 	%f1346, %f1343, %f1345;
	mul.rn.f32 	%f1348, %f1793, %f1344;
	neg.f32 	%f1349, %f1348;
	fma.rn.f32 	%f1350, %f1793, %f1344, %f1349;
	fma.rn.f32 	%f1351, %f1793, %f1346, %f1350;
	fma.rn.f32 	%f1353, %f1799, %f1344, %f1351;
	add.rn.f32 	%f1354, %f1348, %f1353;
	neg.f32 	%f1355, %f1354;
	add.rn.f32 	%f1356, %f1348, %f1355;
	add.rn.f32 	%f1357, %f1356, %f1353;
	mov.b32 	 %r384, %f1354;
	setp.eq.s32	%p299, %r384, 1118925336;
	add.s32 	%r385, %r384, -1;
	mov.b32 	 %f1358, %r385;
	add.f32 	%f1359, %f1357, 0f37000000;
	selp.f32	%f1360, %f1358, %f1354, %p299;
	selp.f32	%f298, %f1359, %f1357, %p299;
	mul.f32 	%f1361, %f1360, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1362, %f1361;
	fma.rn.f32 	%f1363, %f1362, %f1794, %f1360;
	fma.rn.f32 	%f1364, %f1362, %f1795, %f1363;
	mul.f32 	%f1365, %f1364, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1366, %f1365;
	add.f32 	%f1367, %f1362, 0f00000000;
	ex2.approx.f32 	%f1368, %f1367;
	mul.f32 	%f1369, %f1366, %f1368;
	setp.lt.f32	%p300, %f1360, 0fC2D20000;
	selp.f32	%f1370, 0f00000000, %f1369, %p300;
	setp.gt.f32	%p301, %f1360, 0f42D20000;
	selp.f32	%f1924, 0f7F800000, %f1370, %p301;
	setp.eq.f32	%p302, %f1924, 0f7F800000;
	@%p302 bra 	BB0_218;

	fma.rn.f32 	%f1924, %f1924, %f298, %f1924;

BB0_218:
	setp.lt.f32	%p303, %f296, 0f00000000;
	and.pred  	%p20, %p303, %p258;
	mov.b32 	 %r386, %f1924;
	xor.b32  	%r387, %r386, -2147483648;
	mov.b32 	 %f1371, %r387;
	selp.f32	%f1926, %f1371, %f1924, %p20;
	setp.eq.f32	%p305, %f296, 0f00000000;
	@%p305 bra 	BB0_221;
	bra.uni 	BB0_219;

BB0_221:
	add.f32 	%f1374, %f296, %f296;
	selp.f32	%f1926, %f1374, 0f00000000, %p258;
	bra.uni 	BB0_222;

BB0_219:
	setp.geu.f32	%p306, %f296, 0f00000000;
	@%p306 bra 	BB0_222;

	mov.f32 	%f1818, 0f40000000;
	cvt.rzi.f32.f32	%f1373, %f1818;
	setp.neu.f32	%p307, %f1373, 0f40000000;
	selp.f32	%f1926, 0f7FFFFFFF, %f1926, %p307;

BB0_222:
	abs.f32 	%f1755, %f296;
	add.f32 	%f1375, %f1755, 0f40000000;
	mov.b32 	 %r388, %f1375;
	setp.lt.s32	%p309, %r388, 2139095040;
	@%p309 bra 	BB0_227;

	abs.f32 	%f1816, %f296;
	setp.gtu.f32	%p310, %f1816, 0f7F800000;
	@%p310 bra 	BB0_226;
	bra.uni 	BB0_224;

BB0_226:
	add.f32 	%f1926, %f296, 0f40000000;
	bra.uni 	BB0_227;

BB0_224:
	abs.f32 	%f1817, %f296;
	setp.neu.f32	%p311, %f1817, 0f7F800000;
	@%p311 bra 	BB0_227;

	selp.f32	%f1926, 0fFF800000, 0f7F800000, %p20;

BB0_227:
	mov.f32 	%f1766, 0f35BFBE8E;
	mov.f32 	%f1765, 0f3F317200;
	mov.f32 	%f1764, 0f00000000;
	mov.f32 	%f1763, 0f3DAAAABD;
	mov.f32 	%f1762, 0f3C4CAF63;
	mov.f32 	%f1761, 0f3B18F0FE;
	mov.f32 	%f1760, 0fB5BFBE8E;
	mov.f32 	%f1759, 0fBF317200;
	mov.f32 	%f1758, 0f40000000;
	cvt.rn.f32.s32	%f1757, %r483;
	sub.f32 	%f1756, %f1757, %f1902;
	mul.f32 	%f1378, %f1926, 0fBF000000;
	setp.eq.f32	%p312, %f296, 0f3F800000;
	selp.f32	%f1379, 0fBF000000, %f1378, %p312;
	mul.f32 	%f1380, %f1379, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1381, %f1380;
	fma.rn.f32 	%f1383, %f1381, %f1759, %f1379;
	fma.rn.f32 	%f1385, %f1381, %f1760, %f1383;
	mul.f32 	%f1386, %f1385, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1387, %f1386;
	add.f32 	%f1388, %f1381, 0f00000000;
	ex2.approx.f32 	%f1389, %f1388;
	mul.f32 	%f1390, %f1387, %f1389;
	setp.lt.f32	%p313, %f1379, 0fC2D20000;
	selp.f32	%f1391, 0f00000000, %f1390, %p313;
	setp.gt.f32	%p314, %f1379, 0f42D20000;
	selp.f32	%f309, 0f7F800000, %f1391, %p314;
	div.rn.f32 	%f310, %f1756, %f366;
	abs.f32 	%f311, %f310;
	setp.lt.f32	%p315, %f311, 0f00800000;
	mul.f32 	%f1392, %f311, 0f4B800000;
	selp.f32	%f1393, 0fC3170000, 0fC2FE0000, %p315;
	selp.f32	%f1394, %f1392, %f311, %p315;
	mov.b32 	 %r389, %f1394;
	and.b32  	%r390, %r389, 8388607;
	or.b32  	%r391, %r390, 1065353216;
	mov.b32 	 %f1395, %r391;
	shr.u32 	%r392, %r389, 23;
	cvt.rn.f32.u32	%f1396, %r392;
	add.f32 	%f1397, %f1393, %f1396;
	setp.gt.f32	%p316, %f1395, 0f3FB504F3;
	mul.f32 	%f1398, %f1395, 0f3F000000;
	add.f32 	%f1399, %f1397, 0f3F800000;
	selp.f32	%f1400, %f1398, %f1395, %p316;
	selp.f32	%f1401, %f1399, %f1397, %p316;
	add.f32 	%f1402, %f1400, 0fBF800000;
	add.f32 	%f1377, %f1400, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1376,%f1377;
	// inline asm
	add.f32 	%f1403, %f1402, %f1402;
	mul.f32 	%f1404, %f1376, %f1403;
	mul.f32 	%f1405, %f1404, %f1404;
	fma.rn.f32 	%f1408, %f1761, %f1405, %f1762;
	fma.rn.f32 	%f1410, %f1408, %f1405, %f1763;
	mul.rn.f32 	%f1411, %f1410, %f1405;
	mul.rn.f32 	%f1412, %f1411, %f1404;
	sub.f32 	%f1413, %f1402, %f1404;
	neg.f32 	%f1414, %f1404;
	add.f32 	%f1415, %f1413, %f1413;
	fma.rn.f32 	%f1416, %f1414, %f1402, %f1415;
	mul.rn.f32 	%f1417, %f1376, %f1416;
	add.f32 	%f1418, %f1412, %f1404;
	sub.f32 	%f1419, %f1404, %f1418;
	add.f32 	%f1420, %f1412, %f1419;
	add.f32 	%f1421, %f1417, %f1420;
	add.f32 	%f1422, %f1418, %f1421;
	sub.f32 	%f1423, %f1418, %f1422;
	add.f32 	%f1424, %f1421, %f1423;
	mul.rn.f32 	%f1426, %f1401, %f1765;
	mul.rn.f32 	%f1428, %f1401, %f1766;
	add.f32 	%f1429, %f1426, %f1422;
	sub.f32 	%f1430, %f1426, %f1429;
	add.f32 	%f1431, %f1422, %f1430;
	add.f32 	%f1432, %f1424, %f1431;
	add.f32 	%f1433, %f1428, %f1432;
	add.f32 	%f1434, %f1429, %f1433;
	sub.f32 	%f1435, %f1429, %f1434;
	add.f32 	%f1436, %f1433, %f1435;
	mul.rn.f32 	%f1438, %f1758, %f1434;
	neg.f32 	%f1439, %f1438;
	fma.rn.f32 	%f1440, %f1758, %f1434, %f1439;
	fma.rn.f32 	%f1441, %f1758, %f1436, %f1440;
	fma.rn.f32 	%f1443, %f1764, %f1434, %f1441;
	add.rn.f32 	%f1444, %f1438, %f1443;
	neg.f32 	%f1445, %f1444;
	add.rn.f32 	%f1446, %f1438, %f1445;
	add.rn.f32 	%f1447, %f1446, %f1443;
	mov.b32 	 %r393, %f1444;
	setp.eq.s32	%p317, %r393, 1118925336;
	add.s32 	%r394, %r393, -1;
	mov.b32 	 %f1448, %r394;
	add.f32 	%f1449, %f1447, 0f37000000;
	selp.f32	%f1450, %f1448, %f1444, %p317;
	selp.f32	%f312, %f1449, %f1447, %p317;
	mul.f32 	%f1451, %f1450, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1452, %f1451;
	fma.rn.f32 	%f1453, %f1452, %f1759, %f1450;
	fma.rn.f32 	%f1454, %f1452, %f1760, %f1453;
	mul.f32 	%f1455, %f1454, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1456, %f1455;
	add.f32 	%f1457, %f1452, 0f00000000;
	ex2.approx.f32 	%f1458, %f1457;
	mul.f32 	%f1459, %f1456, %f1458;
	setp.lt.f32	%p318, %f1450, 0fC2D20000;
	selp.f32	%f1460, 0f00000000, %f1459, %p318;
	setp.gt.f32	%p319, %f1450, 0f42D20000;
	selp.f32	%f1927, 0f7F800000, %f1460, %p319;
	setp.eq.f32	%p320, %f1927, 0f7F800000;
	@%p320 bra 	BB0_229;

	fma.rn.f32 	%f1927, %f1927, %f312, %f1927;

BB0_229:
	setp.lt.f32	%p321, %f310, 0f00000000;
	and.pred  	%p21, %p321, %p258;
	mov.b32 	 %r395, %f1927;
	xor.b32  	%r396, %r395, -2147483648;
	mov.b32 	 %f1461, %r396;
	selp.f32	%f1929, %f1461, %f1927, %p21;
	setp.eq.f32	%p323, %f310, 0f00000000;
	@%p323 bra 	BB0_232;
	bra.uni 	BB0_230;

BB0_232:
	add.f32 	%f1464, %f310, %f310;
	selp.f32	%f1929, %f1464, 0f00000000, %p258;
	bra.uni 	BB0_233;

BB0_230:
	setp.geu.f32	%p324, %f310, 0f00000000;
	@%p324 bra 	BB0_233;

	mov.f32 	%f1815, 0f40000000;
	cvt.rzi.f32.f32	%f1463, %f1815;
	setp.neu.f32	%p325, %f1463, 0f40000000;
	selp.f32	%f1929, 0f7FFFFFFF, %f1929, %p325;

BB0_233:
	abs.f32 	%f1819, %f310;
	add.f32 	%f1465, %f1819, 0f40000000;
	mov.b32 	 %r397, %f1465;
	setp.lt.s32	%p327, %r397, 2139095040;
	@%p327 bra 	BB0_238;

	abs.f32 	%f1820, %f310;
	setp.gtu.f32	%p328, %f1820, 0f7F800000;
	@%p328 bra 	BB0_237;
	bra.uni 	BB0_235;

BB0_237:
	add.f32 	%f1929, %f310, 0f40000000;
	bra.uni 	BB0_238;

BB0_235:
	abs.f32 	%f1821, %f310;
	setp.neu.f32	%p329, %f1821, 0f7F800000;
	@%p329 bra 	BB0_238;

	selp.f32	%f1929, 0fFF800000, 0f7F800000, %p21;

BB0_238:
	mov.f32 	%f1768, 0fB5BFBE8E;
	mov.f32 	%f1767, 0fBF317200;
	mul.f32 	%f1466, %f1929, 0fBF000000;
	setp.eq.f32	%p330, %f310, 0f3F800000;
	selp.f32	%f1467, 0fBF000000, %f1466, %p330;
	mul.f32 	%f1468, %f1467, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1469, %f1468;
	fma.rn.f32 	%f1471, %f1469, %f1767, %f1467;
	fma.rn.f32 	%f1473, %f1469, %f1768, %f1471;
	mul.f32 	%f1474, %f1473, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1475, %f1474;
	add.f32 	%f1476, %f1469, 0f00000000;
	ex2.approx.f32 	%f1477, %f1476;
	mul.f32 	%f1478, %f1475, %f1477;
	setp.lt.f32	%p331, %f1467, 0fC2D20000;
	selp.f32	%f1479, 0f00000000, %f1478, %p331;
	setp.gt.f32	%p332, %f1467, 0f42D20000;
	selp.f32	%f1480, 0f7F800000, %f1479, %p332;
	sub.f32 	%f1481, %f309, %f1480;
	mul.f32 	%f1482, %f205, %f1481;
	mul.f32 	%f1483, %f262, %f1482;
	mul.f32 	%f1484, %f295, %f295;
	div.rn.f32 	%f1485, %f1484, %f276;
	add.f32 	%f1914, %f1485, %f1914;
	mul.f32 	%f1486, %f1483, %f295;
	div.rn.f32 	%f1487, %f1486, %f276;
	add.f32 	%f1913, %f1487, %f1913;
	mul.f32 	%f1488, %f262, %f275;
	mul.f32 	%f1489, %f1488, %f295;
	div.rn.f32 	%f1490, %f1489, %f276;
	add.f32 	%f1912, %f1490, %f1912;
	div.rn.f32 	%f1491, %f295, %f276;
	add.f32 	%f1911, %f1491, %f1911;
	mul.f32 	%f1492, %f1483, %f1483;
	div.rn.f32 	%f1493, %f1492, %f276;
	add.f32 	%f1910, %f1493, %f1910;
	mul.f32 	%f1494, %f1488, %f1483;
	div.rn.f32 	%f1495, %f1494, %f276;
	add.f32 	%f1909, %f1495, %f1909;
	div.rn.f32 	%f1496, %f1483, %f276;
	add.f32 	%f1908, %f1496, %f1908;
	mul.f32 	%f1497, %f1488, %f1488;
	div.rn.f32 	%f1498, %f1497, %f276;
	add.f32 	%f1907, %f1498, %f1907;
	div.rn.f32 	%f1499, %f1488, %f276;
	add.f32 	%f1906, %f1499, %f1906;
	rcp.rn.f32 	%f1500, %f276;
	add.f32 	%f1905, %f1500, %f1905;
	setp.leu.f32	%p333, %f276, 0f00000000;
	@%p333 bra 	BB0_246;

	setp.gt.f32	%p334, %f277, 0f00000000;
	@%p334 bra 	BB0_241;
	bra.uni 	BB0_240;

BB0_241:
	setp.lt.f32	%p335, %f276, 0f00800000;
	mul.f32 	%f1501, %f276, 0f4B000000;
	selp.f32	%f334, %f1501, %f276, %p335;
	selp.f32	%f1502, 0fC1B80000, 0f00000000, %p335;
	mov.b32 	 %r398, %f334;
	add.s32 	%r399, %r398, -1059760811;
	and.b32  	%r400, %r399, -8388608;
	sub.s32 	%r401, %r398, %r400;
	mov.b32 	 %f1503, %r401;
	cvt.rn.f32.s32	%f1504, %r400;
	mov.f32 	%f1505, 0f34000000;
	fma.rn.f32 	%f1506, %f1504, %f1505, %f1502;
	add.f32 	%f1507, %f1503, 0fBF800000;
	mov.f32 	%f1508, 0f3E1039F6;
	mov.f32 	%f1509, 0fBE055027;
	fma.rn.f32 	%f1510, %f1509, %f1507, %f1508;
	mov.f32 	%f1511, 0fBDF8CDCC;
	fma.rn.f32 	%f1512, %f1510, %f1507, %f1511;
	mov.f32 	%f1513, 0f3E0F2955;
	fma.rn.f32 	%f1514, %f1512, %f1507, %f1513;
	mov.f32 	%f1515, 0fBE2AD8B9;
	fma.rn.f32 	%f1516, %f1514, %f1507, %f1515;
	mov.f32 	%f1517, 0f3E4CED0B;
	fma.rn.f32 	%f1518, %f1516, %f1507, %f1517;
	mov.f32 	%f1519, 0fBE7FFF22;
	fma.rn.f32 	%f1520, %f1518, %f1507, %f1519;
	mov.f32 	%f1521, 0f3EAAAA78;
	fma.rn.f32 	%f1522, %f1520, %f1507, %f1521;
	mov.f32 	%f1523, 0fBF000000;
	fma.rn.f32 	%f1524, %f1522, %f1507, %f1523;
	mul.f32 	%f1525, %f1507, %f1524;
	fma.rn.f32 	%f1526, %f1525, %f1507, %f1507;
	mov.f32 	%f1527, 0f3F317218;
	fma.rn.f32 	%f1930, %f1506, %f1527, %f1526;
	setp.lt.u32	%p336, %r398, 2139095040;
	@%p336 bra 	BB0_243;

	mov.f32 	%f1528, 0f7F800000;
	fma.rn.f32 	%f1930, %f334, %f1528, %f1528;

BB0_243:
	setp.eq.f32	%p337, %f334, 0f00000000;
	selp.f32	%f1529, 0fFF800000, %f1930, %p337;
	mul.f32 	%f1530, %f277, %f1529;
	sub.f32 	%f338, %f1530, %f276;
	mul.f32 	%f1531, %f277, 0f4B000000;
	setp.lt.f32	%p338, %f277, 0f00800000;
	selp.f32	%f339, %f1531, %f277, %p338;
	selp.f32	%f1532, 0fC1B80000, 0f00000000, %p338;
	mov.b32 	 %r402, %f339;
	add.s32 	%r403, %r402, -1059760811;
	and.b32  	%r404, %r403, -8388608;
	sub.s32 	%r405, %r402, %r404;
	mov.b32 	 %f1533, %r405;
	cvt.rn.f32.s32	%f1534, %r404;
	fma.rn.f32 	%f1536, %f1534, %f1505, %f1532;
	add.f32 	%f1537, %f1533, 0fBF800000;
	fma.rn.f32 	%f1540, %f1509, %f1537, %f1508;
	fma.rn.f32 	%f1542, %f1540, %f1537, %f1511;
	fma.rn.f32 	%f1544, %f1542, %f1537, %f1513;
	fma.rn.f32 	%f1546, %f1544, %f1537, %f1515;
	fma.rn.f32 	%f1548, %f1546, %f1537, %f1517;
	fma.rn.f32 	%f1550, %f1548, %f1537, %f1519;
	fma.rn.f32 	%f1552, %f1550, %f1537, %f1521;
	fma.rn.f32 	%f1554, %f1552, %f1537, %f1523;
	mul.f32 	%f1555, %f1537, %f1554;
	fma.rn.f32 	%f1556, %f1555, %f1537, %f1537;
	fma.rn.f32 	%f1931, %f1536, %f1527, %f1556;
	setp.lt.u32	%p339, %r402, 2139095040;
	@%p339 bra 	BB0_245;

	mov.f32 	%f1558, 0f7F800000;
	fma.rn.f32 	%f1931, %f339, %f1558, %f1558;

BB0_245:
	setp.eq.f32	%p340, %f339, 0f00000000;
	selp.f32	%f1559, 0fFF800000, %f1931, %p340;
	mul.f32 	%f1560, %f277, %f1559;
	sub.f32 	%f1561, %f338, %f1560;
	add.f32 	%f1562, %f277, %f1561;
	add.f32 	%f1932, %f1932, %f1562;
	bra.uni 	BB0_246;

BB0_240:
	sub.f32 	%f1932, %f1932, %f276;

BB0_246:
	add.s32 	%r483, %r483, 1;
	setp.lt.s32	%p341, %r483, %r80;
	@%p341 bra 	BB0_196;

	st.local.v4.f32 	[%rd2], {%f1914, %f1913, %f1912, %f1911};
	st.local.v4.f32 	[%rd9+12], {%f1913, %f1910, %f1909, %f1908};
	st.local.v4.f32 	[%rd9+28], {%f1912, %f1909, %f1907, %f1906};
	st.local.v4.f32 	[%rd9+44], {%f1911, %f1908, %f1906, %f1905};
	add.s32 	%r482, %r482, 1;
	setp.lt.s32	%p342, %r482, %r80;
	@%p342 bra 	BB0_195;

BB0_248:
	mov.f32 	%f1934, 0f00000000;
	ld.local.v4.f32 	{%f1564, %f1565, %f1566, %f1567}, [%rd2];
	rcp.rn.f32 	%f346, %f1564;
	mul.f32 	%f347, %f346, %f1565;
	st.local.f32 	[%rd9], %f347;
	mul.f32 	%f348, %f346, %f1566;
	mul.f32 	%f349, %f346, %f1567;
	st.local.v2.f32 	[%rd9+4], {%f348, %f349};
	ld.local.v4.f32 	{%f1572, %f1573, %f1574, %f1575}, [%rd9+12];
	ld.local.f32 	%f1580, [%rd9];
	fma.rn.f32 	%f1581, %f1580, %f1572, 0f00000000;
	sub.f32 	%f1582, %f1573, %f1581;
	ld.local.f32 	%f350, [%rd9+12];
	st.local.f32 	[%rd9+16], %f1582;
	fma.rn.f32 	%f1583, %f348, %f350, 0f00000000;
	rcp.rn.f32 	%f351, %f1582;
	sub.f32 	%f1584, %f1574, %f1583;
	mul.f32 	%f352, %f351, %f1584;
	fma.rn.f32 	%f1585, %f349, %f350, 0f00000000;
	sub.f32 	%f1586, %f1575, %f1585;
	mul.f32 	%f353, %f351, %f1586;
	st.local.v2.f32 	[%rd9+20], {%f352, %f353};
	ld.local.v2.f32 	{%f1587, %f1588}, [%rd9+28];
	ld.local.f32 	%f1591, [%rd9];
	fma.rn.f32 	%f1592, %f1591, %f1587, 0f00000000;
	sub.f32 	%f354, %f1588, %f1592;
	st.local.f32 	[%rd9+32], %f354;
	add.s64 	%rd87, %rd2, 32;
	add.s64 	%rd86, %rd2, 8;
	mov.u32 	%r484, -1;

BB0_249:
	ld.local.f32 	%f1593, [%rd87];
	ld.local.f32 	%f1594, [%rd86];
	fma.rn.f32 	%f1934, %f1594, %f1593, %f1934;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 16;
	add.s32 	%r484, %r484, 1;
	setp.lt.s32	%p343, %r484, 1;
	@%p343 bra 	BB0_249;

	ld.local.v4.f32 	{%f1596, %f1597, %f1598, %f1599}, [%rd9+28];
	fma.rn.f32 	%f1600, %f349, %f1596, 0f00000000;
	fma.rn.f32 	%f1601, %f353, %f354, %f1600;
	sub.f32 	%f1603, %f1598, %f1934;
	rcp.rn.f32 	%f358, %f1603;
	sub.f32 	%f1605, %f1599, %f1601;
	mul.f32 	%f359, %f358, %f1605;
	ld.local.f32 	%f1606, [%rd9];
	st.local.v2.f32 	[%rd9+36], {%f1603, %f359};
	ld.local.v2.f32 	{%f1607, %f1608}, [%rd9+44];
	fma.rn.f32 	%f1611, %f1606, %f1607, 0f00000000;
	sub.f32 	%f360, %f1608, %f1611;
	st.local.f32 	[%rd9+48], %f360;
	add.s64 	%rd89, %rd2, 48;
	add.s64 	%rd88, %rd2, 8;
	mov.f32 	%f1935, 0f00000000;
	mov.u32 	%r485, -1;

BB0_251:
	ld.local.f32 	%f1612, [%rd89];
	ld.local.f32 	%f1613, [%rd88];
	fma.rn.f32 	%f1935, %f1613, %f1612, %f1935;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 16;
	add.s32 	%r485, %r485, 1;
	setp.lt.s32	%p344, %r485, 1;
	@%p344 bra 	BB0_251;

	ld.local.f32 	%f1615, [%rd9+52];
	sub.f32 	%f363, %f1615, %f1935;
	st.local.f32 	[%rd9+52], %f363;
	add.s64 	%rd91, %rd2, 48;
	add.s64 	%rd90, %rd2, 12;
	mov.f32 	%f1936, 0f00000000;
	mov.u32 	%r486, -1;

BB0_253:
	ld.local.f32 	%f1616, [%rd91];
	ld.local.f32 	%f1617, [%rd90];
	fma.rn.f32 	%f1936, %f1617, %f1616, %f1936;
	add.s64 	%rd91, %rd91, 4;
	add.s64 	%rd90, %rd90, 16;
	add.s32 	%r486, %r486, 1;
	setp.lt.s32	%p345, %r486, 2;
	@%p345 bra 	BB0_253;

	ld.param.u64 	%rd82, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_6];
	ld.param.u64 	%rd81, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_5];
	ld.param.u32 	%r418, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_7];
	ld.param.u64 	%rd80, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_4];
	mov.u32 	%r417, %tid.x;
	mov.u32 	%r416, %ctaid.x;
	mov.u32 	%r415, %ntid.x;
	mad.lo.s32 	%r414, %r415, %r416, %r417;
	ld.local.v4.f32 	{%f1618, %f1619, %f1620, %f1621}, [%rd2+48];
	sub.f32 	%f1624, %f1621, %f1936;
	st.local.f32 	[%rd2+60], %f1624;
	add.f32 	%f1625, %f347, 0f00000000;
	mov.f32 	%f1626, 0f00000000;
	sub.f32 	%f1627, %f1626, %f1625;
	add.f32 	%f1628, %f348, 0f00000000;
	fma.rn.f32 	%f1629, %f352, %f1627, %f1628;
	sub.f32 	%f1630, %f1626, %f1629;
	add.f32 	%f1631, %f349, 0f00000000;
	fma.rn.f32 	%f1632, %f353, %f1627, %f1631;
	fma.rn.f32 	%f1633, %f359, %f1630, %f1632;
	sub.f32 	%f1634, %f1626, %f1633;
	div.rn.f32 	%f1635, %f1634, %f1624;
	fma.rn.f32 	%f1636, %f363, %f1635, 0f00000000;
	sub.f32 	%f1637, %f1630, %f1636;
	mul.f32 	%f1638, %f358, %f1637;
	fma.rn.f32 	%f1639, %f354, %f1638, 0f00000000;
	fma.rn.f32 	%f1640, %f360, %f1635, %f1639;
	sub.f32 	%f1641, %f1627, %f1640;
	mul.f32 	%f1642, %f351, %f1641;
	fma.rn.f32 	%f1643, %f350, %f1642, 0f00000000;
	fma.rn.f32 	%f1644, %f1596, %f1638, %f1643;
	fma.rn.f32 	%f1645, %f1618, %f1635, %f1644;
	mov.f32 	%f1646, 0f3F800000;
	sub.f32 	%f1647, %f1646, %f1645;
	mul.f32 	%f1648, %f346, %f1647;
	fma.rn.f32 	%f1649, %f347, 0f00000000, 0f00000000;
	sub.f32 	%f1650, %f1646, %f1649;
	fma.rn.f32 	%f1651, %f348, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1652, %f352, %f1650, %f1651;
	sub.f32 	%f1653, %f1626, %f1652;
	fma.rn.f32 	%f1654, %f349, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1655, %f353, %f1650, %f1654;
	fma.rn.f32 	%f1656, %f359, %f1653, %f1655;
	sub.f32 	%f1657, %f1626, %f1656;
	div.rn.f32 	%f1658, %f1657, %f1624;
	fma.rn.f32 	%f1659, %f363, %f1658, 0f00000000;
	sub.f32 	%f1660, %f1653, %f1659;
	mul.f32 	%f1661, %f358, %f1660;
	fma.rn.f32 	%f1662, %f354, %f1661, 0f00000000;
	fma.rn.f32 	%f1663, %f360, %f1658, %f1662;
	sub.f32 	%f1664, %f1650, %f1663;
	mul.f32 	%f1665, %f351, %f1664;
	sub.f32 	%f1666, %f1626, %f1649;
	fma.rn.f32 	%f1667, %f352, %f1666, %f1651;
	sub.f32 	%f1668, %f1646, %f1667;
	fma.rn.f32 	%f1669, %f353, %f1666, %f1654;
	fma.rn.f32 	%f1670, %f359, %f1668, %f1669;
	sub.f32 	%f1671, %f1626, %f1670;
	div.rn.f32 	%f1672, %f1671, %f1624;
	fma.rn.f32 	%f1673, %f363, %f1672, 0f00000000;
	sub.f32 	%f1674, %f1668, %f1673;
	mul.f32 	%f1675, %f358, %f1674;
	sub.f32 	%f1676, %f1626, %f1667;
	fma.rn.f32 	%f1677, %f359, %f1676, %f1669;
	sub.f32 	%f1678, %f1646, %f1677;
	div.rn.f32 	%f1679, %f1678, %f1624;
	cvta.to.global.u64 	%rd66, %rd80;
	mul.wide.s32 	%rd67, %r414, 4;
	add.s64 	%rd68, %rd66, %rd67;
	st.global.f32 	[%rd68], %f1903;
	shl.b32 	%r413, %r418, 2;
	cvt.s64.s32	%rd69, %r413;
	add.s64 	%rd70, %rd68, %rd69;
	st.global.f32 	[%rd70], %f1902;
	add.s64 	%rd71, %rd70, %rd69;
	st.global.f32 	[%rd71], %f1901;
	add.s64 	%rd72, %rd71, %rd69;
	st.global.f32 	[%rd72], %f1848;
	cvta.to.global.u64 	%rd73, %rd81;
	add.s64 	%rd74, %rd73, %rd67;
	st.global.f32 	[%rd74], %f1648;
	add.s64 	%rd75, %rd74, %rd69;
	st.global.f32 	[%rd75], %f1665;
	add.s64 	%rd76, %rd75, %rd69;
	st.global.f32 	[%rd76], %f1675;
	add.s64 	%rd77, %rd76, %rd69;
	st.global.f32 	[%rd77], %f1679;
	cvta.to.global.u64 	%rd78, %rd82;
	add.s64 	%rd79, %rd78, %rd67;
	st.global.f32 	[%rd79], %f1932;

BB0_255:
	ret;
}

	// .globl	_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i
.visible .entry _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i(
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_0,
	.param .f32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_1,
	.param .u32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_2,
	.param .u32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_3,
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_4,
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_5,
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_6,
	.param .u32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_7
)
{
	.local .align 4 .b8 	__local_depot1[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<598>;
	.reg .f32 	%f<2747>;
	.reg .b32 	%r<658>;
	.reg .f64 	%fd<464>;
	.reg .b64 	%rd<116>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd51, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f532, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_1];
	ld.param.u32 	%r109, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_2];
	ld.param.u32 	%r111, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_7];
	cvta.to.global.u64 	%rd1, %rd51;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p31, %r4, %r111;
	@%p31 bra 	BB1_427;

	mov.u32 	%r112, 0;
	mov.u64 	%rd102, %rd2;
	mov.u32 	%r635, %r112;

BB1_2:
	st.local.u32 	[%rd102], %r112;
	add.s64 	%rd102, %rd102, 4;
	add.s32 	%r635, %r635, 1;
	setp.lt.u32	%p32, %r635, 25;
	@%p32 bra 	BB1_2;

	mul.lo.s32 	%r114, %r109, %r109;
	mul.lo.s32 	%r7, %r114, %r4;
	mov.f32 	%f2623, 0f00000000;
	setp.lt.s32	%p33, %r109, 1;
	mov.f32 	%f2614, %f2623;
	mov.f32 	%f2615, %f2623;
	mov.f32 	%f2616, %f2623;
	@%p33 bra 	BB1_18;

	and.b32  	%r8, %r109, 3;
	shl.b32 	%r9, %r109, 2;
	mov.f32 	%f538, 0f00000000;
	mov.u32 	%r115, 0;
	mov.u32 	%r636, %r115;
	mov.f32 	%f2614, %f538;
	mov.f32 	%f2615, %f538;
	mov.f32 	%f2616, %f538;

BB1_5:
	cvt.rn.f32.s32	%f4, %r636;
	setp.eq.s32	%p34, %r8, 0;
	@%p34 bra 	BB1_6;

	setp.eq.s32	%p35, %r8, 1;
	@%p35 bra 	BB1_8;
	bra.uni 	BB1_9;

BB1_8:
	mov.u32 	%r638, %r115;
	bra.uni 	BB1_13;

BB1_6:
	mov.u32 	%r641, %r115;
	mov.f32 	%f2605, %f2614;
	mov.f32 	%f2606, %f2615;
	mov.f32 	%f2607, %f2616;
	mov.f32 	%f2614, %f538;
	mov.f32 	%f2615, %f538;
	mov.f32 	%f2616, %f538;
	bra.uni 	BB1_14;

BB1_9:
	setp.eq.s32	%p36, %r8, 2;
	@%p36 bra 	BB1_10;
	bra.uni 	BB1_11;

BB1_10:
	mov.u32 	%r637, %r115;
	bra.uni 	BB1_12;

BB1_11:
	add.s32 	%r120, %r636, %r7;
	mul.wide.s32 	%rd57, %r120, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.f32 	%f542, [%rd58];
	fma.rn.f32 	%f2616, %f4, %f542, %f2616;
	fma.rn.f32 	%f2615, %f542, 0f00000000, %f2615;
	add.f32 	%f2614, %f2614, %f542;
	mov.u32 	%r637, 1;

BB1_12:
	neg.s32 	%r121, %r637;
	and.b32  	%r122, %r121, %r109;
	add.s32 	%r123, %r122, %r636;
	add.s32 	%r124, %r123, %r7;
	mul.wide.s32 	%rd59, %r124, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.global.f32 	%f543, [%rd60];
	fma.rn.f32 	%f2616, %f4, %f543, %f2616;
	cvt.rn.f32.s32	%f544, %r637;
	fma.rn.f32 	%f2615, %f544, %f543, %f2615;
	add.f32 	%f2614, %f2614, %f543;
	add.s32 	%r638, %r637, 1;

BB1_13:
	mad.lo.s32 	%r125, %r638, %r109, %r636;
	add.s32 	%r126, %r125, %r7;
	mul.wide.s32 	%rd61, %r126, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.f32 	%f545, [%rd62];
	fma.rn.f32 	%f2607, %f4, %f545, %f2616;
	cvt.rn.f32.s32	%f546, %r638;
	fma.rn.f32 	%f2606, %f546, %f545, %f2615;
	add.f32 	%f2605, %f2614, %f545;
	add.s32 	%r641, %r638, 1;
	mov.f32 	%f2614, %f2605;
	mov.f32 	%f2615, %f2606;
	mov.f32 	%f2616, %f2607;

BB1_14:
	setp.lt.u32	%p37, %r109, 4;
	@%p37 bra 	BB1_17;

	mad.lo.s32 	%r640, %r109, %r641, %r636;
	mov.f32 	%f2614, %f2605;
	mov.f32 	%f2615, %f2606;
	mov.f32 	%f2616, %f2607;

BB1_16:
	add.s32 	%r127, %r640, %r7;
	mul.wide.s32 	%rd63, %r127, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.f32 	%f547, [%rd64];
	fma.rn.f32 	%f548, %f4, %f547, %f2616;
	cvt.rn.f32.s32	%f549, %r641;
	fma.rn.f32 	%f550, %f549, %f547, %f2615;
	add.f32 	%f551, %f2614, %f547;
	cvt.s64.s32	%rd65, %r9;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.f32 	%f552, [%rd66];
	fma.rn.f32 	%f553, %f4, %f552, %f548;
	add.s32 	%r128, %r641, 1;
	cvt.rn.f32.s32	%f554, %r128;
	fma.rn.f32 	%f555, %f554, %f552, %f550;
	add.f32 	%f556, %f551, %f552;
	add.s64 	%rd67, %rd66, %rd65;
	ld.global.f32 	%f557, [%rd67];
	fma.rn.f32 	%f558, %f4, %f557, %f553;
	add.s32 	%r129, %r641, 2;
	cvt.rn.f32.s32	%f559, %r129;
	fma.rn.f32 	%f560, %f559, %f557, %f555;
	add.f32 	%f561, %f556, %f557;
	add.s64 	%rd68, %rd67, %rd65;
	ld.global.f32 	%f562, [%rd68];
	fma.rn.f32 	%f2616, %f4, %f562, %f558;
	add.s32 	%r130, %r641, 3;
	cvt.rn.f32.s32	%f563, %r130;
	fma.rn.f32 	%f2615, %f563, %f562, %f560;
	add.f32 	%f2614, %f561, %f562;
	add.s32 	%r640, %r640, %r9;
	add.s32 	%r641, %r641, 4;
	setp.lt.s32	%p38, %r641, %r109;
	@%p38 bra 	BB1_16;

BB1_17:
	add.s32 	%r636, %r636, 1;
	setp.lt.s32	%p39, %r636, %r109;
	@%p39 bra 	BB1_5;

BB1_18:
	div.rn.f32 	%f2695, %f2616, %f2614;
	div.rn.f32 	%f2694, %f2615, %f2614;
	mov.f32 	%f2622, 0f51BA43B7;
	@%p33 bra 	BB1_63;

	mov.f32 	%f568, 0f3F000000;
	div.rn.f32 	%f569, %f568, %f532;
	div.rn.f32 	%f570, %f569, %f532;
	cvt.f64.f32	%fd1, %f570;
	mul.wide.s32 	%rd69, %r7, 4;
	add.s64 	%rd6, %rd1, %rd69;
	mov.f32 	%f2623, 0f00000000;
	mov.u32 	%r131, 0;
	mov.f32 	%f2622, 0f51BA43B7;
	mov.u32 	%r642, %r131;

BB1_20:
	mov.u32 	%r643, %r131;

BB1_21:
	mov.f32 	%f2626, 0f00000000;
	mov.f32 	%f2627, %f2626;
	mov.u32 	%r644, %r131;

BB1_22:
	sub.s32 	%r138, %r644, %r642;
	cvt.rn.f32.s32	%f46, %r138;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd2;
	}
	mov.f64 	%fd180, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd180;
	}
	bfe.u32 	%r139, %r27, 20, 11;
	add.s32 	%r140, %r139, -1012;
	mov.u64 	%rd70, 4611686018427387904;
	shl.b64 	%rd7, %rd70, %r140;
	setp.eq.s64	%p41, %rd7, -9223372036854775808;
	abs.f64 	%fd181, %fd2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd181;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd180;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 7
	setp.lt.s32	%p42, %r26, 0;
	and.pred  	%p1, %p42, %p41;
	selp.b32	%r141, %r26, 0, %p41;
	setp.lt.s32	%p43, %r27, 0;
	or.b32  	%r142, %r141, 2146435072;
	selp.b32	%r28, %r142, %r141, %p43;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd4;
	}
	and.b32  	%r29, %r143, 2146435072;
	setp.gtu.f64	%p44, %fd181, 0d7FF0000000000000;
	and.b32  	%r30, %r27, 2147483647;
	setp.gt.f64	%p45, %fd181, 0d3FF0000000000000;
	selp.b32	%r144, 2146435072, 0, %p45;
	xor.b32  	%r145, %r144, 2146435072;
	selp.b32	%r146, %r145, %r144, %p43;
	setp.eq.f32	%p46, %f46, 0fBF800000;
	selp.b32	%r31, 1072693248, %r146, %p46;
	and.b32  	%r32, %r26, 2147483647;
	shr.s32 	%r147, %r27, 31;
	and.b32  	%r148, %r147, -2146435072;
	add.s32 	%r33, %r148, 2146435072;
	or.b32  	%r34, %r33, -2147483648;
	selp.b32	%r35, %r34, %r33, %p1;
	setp.ne.s32	%p47, %r29, 2146435072;
	or.pred  	%p2, %p47, %p44;
	mul.lo.s32 	%r149, %r109, %r644;
	mul.wide.s32 	%rd71, %r149, 4;
	add.s64 	%rd103, %rd6, %rd71;
	mov.u32 	%r645, %r643;
	mov.u32 	%r646, %r131;
	bra.uni 	BB1_23;

BB1_51:
	and.b32  	%r180, %r41, 2147483647;
	setp.ne.s32	%p74, %r180, 2146435072;
	@%p74 bra 	BB1_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r181, %temp}, %fd19;
	}
	setp.ne.s32	%p75, %r181, 0;
	mov.f64 	%fd426, %fd425;
	@%p75 bra 	BB1_56;

	selp.b32	%r182, %r34, %r33, %p3;
	mov.u32 	%r183, 0;
	mov.b64 	%fd426, {%r183, %r182};
	bra.uni 	BB1_56;

BB1_52:
	mov.f64 	%fd426, %fd425;
	bra.uni 	BB1_56;

BB1_23:
	mov.f64 	%fd421, %fd3;
	@!%p1 bra 	BB1_25;
	bra.uni 	BB1_24;

BB1_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd3;
	}
	xor.b32  	%r151, %r150, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r152, %temp}, %fd3;
	}
	mov.b64 	%fd421, {%r152, %r151};

BB1_25:
	setp.eq.f32	%p48, %f46, 0f00000000;
	@%p48 bra 	BB1_28;
	bra.uni 	BB1_26;

BB1_28:
	mov.u32 	%r153, 0;
	mov.b64 	%fd421, {%r153, %r28};
	bra.uni 	BB1_29;

BB1_26:
	setp.gt.s32	%p49, %r26, -1;
	@%p49 bra 	BB1_29;

	cvt.rzi.f64.f64	%fd183, %fd180;
	setp.neu.f64	%p50, %fd183, 0d4000000000000000;
	selp.f64	%fd421, 0dFFF8000000000000, %fd421, %p50;

BB1_29:
	selp.f64	%fd422, %fd421, %fd4, %p47;
	@%p2 bra 	BB1_37;

	setp.ne.s32	%p52, %r30, 2146435072;
	@%p52 bra 	BB1_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r154, %temp}, %fd180;
	}
	setp.eq.s32	%p53, %r154, 0;
	@%p53 bra 	BB1_36;
	bra.uni 	BB1_32;

BB1_36:
	mov.u32 	%r157, 0;
	mov.b64 	%fd422, {%r157, %r31};
	bra.uni 	BB1_37;

BB1_32:
	setp.ne.s32	%p54, %r32, 2146435072;
	@%p54 bra 	BB1_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd2;
	}
	setp.ne.s32	%p55, %r155, 0;
	mov.f64 	%fd422, %fd421;
	@%p55 bra 	BB1_37;

	mov.u32 	%r156, 0;
	mov.b64 	%fd422, {%r156, %r35};
	bra.uni 	BB1_37;

BB1_33:
	mov.f64 	%fd422, %fd421;

BB1_37:
	setp.eq.f32	%p56, %f46, 0f3F800000;
	selp.f64	%fd185, 0d3FF0000000000000, %fd422, %p56;
	mul.f64 	%fd14, %fd1, %fd185;
	neg.f64 	%fd186, %fd14;
	mov.f64 	%fd187, 0d4338000000000000;
	mov.f64 	%fd188, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd189, %fd186, %fd188, %fd187;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd189;
	}
	mov.f64 	%fd190, 0dC338000000000000;
	add.rn.f64 	%fd191, %fd189, %fd190;
	mov.f64 	%fd192, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd193, %fd191, %fd192, %fd186;
	mov.f64 	%fd194, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd195, %fd191, %fd194, %fd193;
	mov.f64 	%fd196, 0d3E928AF3FCA213EA;
	mov.f64 	%fd197, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd198, %fd197, %fd195, %fd196;
	mov.f64 	%fd199, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd200, %fd198, %fd195, %fd199;
	mov.f64 	%fd201, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd202, %fd200, %fd195, %fd201;
	mov.f64 	%fd203, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd204, %fd202, %fd195, %fd203;
	mov.f64 	%fd205, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd206, %fd204, %fd195, %fd205;
	mov.f64 	%fd207, 0d3F81111111122322;
	fma.rn.f64 	%fd208, %fd206, %fd195, %fd207;
	mov.f64 	%fd209, 0d3FA55555555502A1;
	fma.rn.f64 	%fd210, %fd208, %fd195, %fd209;
	mov.f64 	%fd211, 0d3FC5555555555511;
	fma.rn.f64 	%fd212, %fd210, %fd195, %fd211;
	mov.f64 	%fd213, 0d3FE000000000000B;
	fma.rn.f64 	%fd214, %fd212, %fd195, %fd213;
	mov.f64 	%fd215, 0d3FF0000000000000;
	fma.rn.f64 	%fd216, %fd214, %fd195, %fd215;
	fma.rn.f64 	%fd217, %fd216, %fd195, %fd215;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd217;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd217;
	}
	shl.b32 	%r158, %r38, 20;
	add.s32 	%r159, %r40, %r158;
	mov.b64 	%fd423, {%r39, %r159};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd186;
	}
	mov.b32 	 %f573, %r160;
	abs.f32 	%f49, %f573;
	setp.lt.f32	%p57, %f49, 0f4086232B;
	@%p57 bra 	BB1_40;

	setp.gt.f64	%p58, %fd14, 0d8000000000000000;
	mov.f64 	%fd218, 0d7FF0000000000000;
	sub.f64 	%fd219, %fd218, %fd14;
	selp.f64	%fd423, 0d0000000000000000, %fd219, %p58;
	setp.geu.f32	%p59, %f49, 0f40874800;
	@%p59 bra 	BB1_40;

	shr.u32 	%r161, %r38, 31;
	add.s32 	%r162, %r38, %r161;
	shr.s32 	%r163, %r162, 1;
	shl.b32 	%r164, %r163, 20;
	add.s32 	%r165, %r164, %r40;
	mov.b64 	%fd220, {%r39, %r165};
	sub.s32 	%r166, %r38, %r163;
	shl.b32 	%r167, %r166, 20;
	add.s32 	%r168, %r167, 1072693248;
	mov.u32 	%r169, 0;
	mov.b64 	%fd221, {%r169, %r168};
	mul.f64 	%fd423, %fd220, %fd221;

BB1_40:
	cvt.rn.f32.s32	%f50, %r645;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd180;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd425, [retval0+0];
	
	//{
	}// Callseq End 8
	setp.gt.s32	%p60, %r41, -1;
	setp.lt.s32	%p61, %r41, 0;
	setp.ne.s64	%p62, %rd7, -9223372036854775808;
	and.pred  	%p3, %p61, %p41;
	or.pred  	%p64, %p60, %p62;
	@%p64 bra 	BB1_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd425;
	}
	xor.b32  	%r171, %r170, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r172, %temp}, %fd425;
	}
	mov.b64 	%fd425, {%r172, %r171};

BB1_42:
	setp.eq.f32	%p65, %f50, 0f00000000;
	@%p65 bra 	BB1_45;
	bra.uni 	BB1_43;

BB1_45:
	mov.u32 	%r173, 0;
	selp.b32	%r174, %r41, 0, %p41;
	or.b32  	%r175, %r174, 2146435072;
	selp.b32	%r176, %r175, %r174, %p43;
	mov.b64 	%fd425, {%r173, %r176};
	bra.uni 	BB1_46;

BB1_43:
	@%p60 bra 	BB1_46;

	cvt.rzi.f64.f64	%fd224, %fd180;
	setp.neu.f64	%p67, %fd224, 0d4000000000000000;
	selp.f64	%fd425, 0dFFF8000000000000, %fd425, %p67;

BB1_46:
	add.f64 	%fd426, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd426;
	}
	and.b32  	%r178, %r177, 2146435072;
	setp.ne.s32	%p70, %r178, 2146435072;
	@%p70 bra 	BB1_47;

	setp.gtu.f64	%p71, %fd20, 0d7FF0000000000000;
	@%p71 bra 	BB1_56;

	setp.ne.s32	%p72, %r30, 2146435072;
	@%p72 bra 	BB1_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r179, %temp}, %fd180;
	}
	setp.eq.s32	%p73, %r179, 0;
	@%p73 bra 	BB1_55;
	bra.uni 	BB1_51;

BB1_55:
	mov.u32 	%r184, 0;
	setp.gt.f64	%p77, %fd20, 0d3FF0000000000000;
	selp.b32	%r185, 2146435072, 0, %p77;
	xor.b32  	%r186, %r185, 2146435072;
	selp.b32	%r187, %r186, %r185, %p43;
	setp.eq.f32	%p78, %f50, 0fBF800000;
	selp.b32	%r188, 1072693248, %r187, %p78;
	mov.b64 	%fd426, {%r184, %r188};
	bra.uni 	BB1_56;

BB1_47:
	mov.f64 	%fd426, %fd425;

BB1_56:
	mov.f64 	%fd419, 0d3FF0000000000000;
	mov.f64 	%fd418, 0d3FE000000000000B;
	mov.f64 	%fd417, 0d3FC5555555555511;
	mov.f64 	%fd416, 0d3FA55555555502A1;
	mov.f64 	%fd415, 0d3F81111111122322;
	mov.f64 	%fd414, 0d3F56C16C1852B7AF;
	mov.f64 	%fd413, 0d3F2A01A014761F65;
	mov.f64 	%fd412, 0d3EFA01997C89EB71;
	mov.f64 	%fd411, 0d3EC71DEE62401315;
	mov.f64 	%fd410, 0d3E928AF3FCA213EA;
	mov.f64 	%fd409, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd408, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd407, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd406, 0dC338000000000000;
	mov.f64 	%fd405, 0d4338000000000000;
	mov.f64 	%fd404, 0d3FF71547652B82FE;
	setp.eq.f32	%p79, %f50, 0f3F800000;
	selp.f64	%fd226, 0d3FF0000000000000, %fd426, %p79;
	mul.f64 	%fd31, %fd1, %fd226;
	neg.f64 	%fd227, %fd31;
	fma.rn.f64 	%fd230, %fd227, %fd404, %fd405;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd230;
	}
	add.rn.f64 	%fd232, %fd230, %fd406;
	fma.rn.f64 	%fd234, %fd232, %fd407, %fd227;
	fma.rn.f64 	%fd236, %fd232, %fd408, %fd234;
	fma.rn.f64 	%fd239, %fd409, %fd236, %fd410;
	fma.rn.f64 	%fd241, %fd239, %fd236, %fd411;
	fma.rn.f64 	%fd243, %fd241, %fd236, %fd412;
	fma.rn.f64 	%fd245, %fd243, %fd236, %fd413;
	fma.rn.f64 	%fd247, %fd245, %fd236, %fd414;
	fma.rn.f64 	%fd249, %fd247, %fd236, %fd415;
	fma.rn.f64 	%fd251, %fd249, %fd236, %fd416;
	fma.rn.f64 	%fd253, %fd251, %fd236, %fd417;
	fma.rn.f64 	%fd255, %fd253, %fd236, %fd418;
	fma.rn.f64 	%fd257, %fd255, %fd236, %fd419;
	fma.rn.f64 	%fd258, %fd257, %fd236, %fd419;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd258;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd258;
	}
	shl.b32 	%r189, %r42, 20;
	add.s32 	%r190, %r44, %r189;
	mov.b64 	%fd427, {%r43, %r190};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd227;
	}
	mov.b32 	 %f574, %r191;
	abs.f32 	%f51, %f574;
	setp.lt.f32	%p80, %f51, 0f4086232B;
	@%p80 bra 	BB1_59;

	setp.gt.f64	%p81, %fd31, 0d8000000000000000;
	mov.f64 	%fd259, 0d7FF0000000000000;
	sub.f64 	%fd260, %fd259, %fd31;
	selp.f64	%fd427, 0d0000000000000000, %fd260, %p81;
	setp.geu.f32	%p82, %f51, 0f40874800;
	@%p82 bra 	BB1_59;

	shr.u32 	%r192, %r42, 31;
	add.s32 	%r193, %r42, %r192;
	shr.s32 	%r194, %r193, 1;
	shl.b32 	%r195, %r194, 20;
	add.s32 	%r196, %r195, %r44;
	mov.b64 	%fd261, {%r43, %r196};
	sub.s32 	%r197, %r42, %r194;
	shl.b32 	%r198, %r197, 20;
	add.s32 	%r199, %r198, 1072693248;
	mov.u32 	%r200, 0;
	mov.b64 	%fd262, {%r200, %r199};
	mul.f64 	%fd427, %fd261, %fd262;

BB1_59:
	ld.global.f32 	%f575, [%rd103];
	cvt.f64.f32	%fd263, %f575;
	mul.f64 	%fd264, %fd423, %fd427;
	cvt.f64.f32	%fd265, %f2627;
	fma.rn.f64 	%fd266, %fd264, %fd263, %fd265;
	cvt.f64.f32	%fd267, %f2626;
	add.f64 	%fd268, %fd267, %fd264;
	cvt.rn.f32.f64	%f2626, %fd268;
	cvt.rn.f32.f64	%f2627, %fd266;
	add.s32 	%r645, %r645, -1;
	add.s64 	%rd103, %rd103, 4;
	add.s32 	%r646, %r646, 1;
	setp.lt.s32	%p83, %r646, %r109;
	@%p83 bra 	BB1_23;

	add.s32 	%r644, %r644, 1;
	setp.lt.s32	%p84, %r644, %r109;
	@%p84 bra 	BB1_22;

	div.rn.f32 	%f576, %f2627, %f2626;
	max.f32 	%f2623, %f2623, %f576;
	min.f32 	%f2622, %f2622, %f576;
	add.s32 	%r643, %r643, 1;
	setp.lt.s32	%p85, %r643, %r109;
	@%p85 bra 	BB1_21;

	add.s32 	%r642, %r642, 1;
	setp.lt.s32	%p86, %r642, %r109;
	@%p86 bra 	BB1_20;

BB1_63:
	ld.param.u32 	%r634, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_3];
	mov.f32 	%f2594, 0f00000000;
	ld.param.f32 	%f2691, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_1];
	sub.f32 	%f577, %f2623, %f2622;
	add.f32 	%f578, %f577, %f577;
	fma.rn.f32 	%f579, %f577, 0f40000000, %f578;
	mul.f32 	%f580, %f579, 0f40490FD8;
	mul.f32 	%f581, %f580, %f2691;
	mul.f32 	%f582, %f581, %f2691;
	max.f32 	%f2693, %f2594, %f582;
	setp.lt.s32	%p87, %r634, 1;
	@%p87 bra 	BB1_329;

	ld.param.f32 	%f2691, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_1];
	cvt.rn.f32.s32	%f584, %r109;
	mul.f32 	%f59, %f584, 0f3F000000;
	mov.u32 	%r647, 0;

BB1_65:
	mov.f32 	%f2645, 0f00000000;
	mov.f32 	%f2646, %f2645;
	mov.f32 	%f2647, %f2645;
	mov.f32 	%f2648, %f2645;
	mov.f32 	%f2649, %f2645;
	mov.f32 	%f2650, %f2645;
	mov.f32 	%f2651, %f2645;
	mov.f32 	%f2652, %f2645;
	mov.f32 	%f2653, %f2645;
	mov.f32 	%f2654, %f2645;
	@%p33 bra 	BB1_328;

	mov.f32 	%f605, 0f3F000000;
	div.rn.f32 	%f606, %f605, %f2691;
	div.rn.f32 	%f65, %f606, %f2691;
	neg.f32 	%f607, %f2693;
	div.rn.f32 	%f608, %f607, 0f40206C98;
	div.rn.f32 	%f66, %f608, %f2691;
	cvt.f64.f32	%fd36, %f608;
	cvt.f64.f32	%fd269, %f2691;
	add.f64 	%fd37, %fd269, 0d4008000000000000;
	div.rn.f32 	%f67, %f66, %f2691;
	mov.f32 	%f609, 0fC0000000;
	div.rn.f32 	%f68, %f609, %f2691;
	div.rn.f32 	%f610, %f2693, 0f40206C98;
	cvt.f64.f32	%fd38, %f610;
	mov.u32 	%r648, 0;
	mov.f32 	%f2645, 0f00000000;
	mov.f32 	%f2646, %f2645;
	mov.f32 	%f2647, %f2645;
	mov.f32 	%f2648, %f2645;
	mov.f32 	%f2649, %f2645;
	mov.f32 	%f2650, %f2645;
	mov.f32 	%f2651, %f2645;
	mov.f32 	%f2652, %f2645;
	mov.f32 	%f2653, %f2645;
	mov.f32 	%f2654, %f2645;

BB1_67:
	cvt.f64.f32	%fd401, %f2691;
	mov.u32 	%r649, 0;
	cvt.rn.f32.s32	%f611, %r648;
	sub.f32 	%f79, %f611, %f2695;
	add.f32 	%f80, %f79, 0f3F800000;
	sqrt.rn.f32 	%f81, %f65;
	mul.f32 	%f82, %f80, %f81;
	abs.f32 	%f83, %f82;
	mul.f32 	%f84, %f82, %f82;
	mul.f32 	%f85, %f79, %f81;
	abs.f32 	%f86, %f85;
	add.f32 	%f612, %f611, 0f3F800000;
	sub.f32 	%f88, %f612, %f2695;
	div.rn.f32 	%f89, %f88, %f2691;
	mov.f32 	%f613, 0f3F800000;
	cvt.rzi.f32.f32	%f614, %f613;
	add.f32 	%f615, %f614, %f614;
	mov.f32 	%f616, 0f40000000;
	sub.f32 	%f617, %f616, %f615;
	abs.f32 	%f90, %f617;
	setp.eq.f32	%p89, %f90, 0f3F800000;
	abs.f32 	%f91, %f89;
	setp.lt.f32	%p90, %f91, 0f00800000;
	mul.f32 	%f618, %f91, 0f4B800000;
	selp.f32	%f619, 0fC3170000, 0fC2FE0000, %p90;
	selp.f32	%f620, %f618, %f91, %p90;
	mov.b32 	 %r204, %f620;
	and.b32  	%r205, %r204, 8388607;
	or.b32  	%r206, %r205, 1065353216;
	mov.b32 	 %f621, %r206;
	shr.u32 	%r207, %r204, 23;
	cvt.rn.f32.u32	%f622, %r207;
	add.f32 	%f623, %f619, %f622;
	setp.gt.f32	%p91, %f621, 0f3FB504F3;
	mul.f32 	%f624, %f621, 0f3F000000;
	add.f32 	%f625, %f623, 0f3F800000;
	selp.f32	%f626, %f624, %f621, %p91;
	selp.f32	%f627, %f625, %f623, %p91;
	add.f32 	%f92, %f626, 0fBF800000;
	add.f32 	%f93, %f626, 0f3F800000;
	add.f32 	%f94, %f92, %f92;
	mov.f32 	%f628, 0f3F317200;
	mul.rn.f32 	%f95, %f627, %f628;
	mov.f32 	%f629, 0f35BFBE8E;
	mul.rn.f32 	%f96, %f627, %f629;
	setp.lt.f32	%p92, %f89, 0f00000000;
	and.pred  	%p4, %p92, %p89;
	add.f32 	%f630, %f89, %f89;
	selp.f32	%f97, %f630, 0f00000000, %p89;
	div.rn.f32 	%f98, %f79, %f2691;
	abs.f32 	%f99, %f98;
	setp.lt.f32	%p93, %f99, 0f00800000;
	mul.f32 	%f632, %f99, 0f4B800000;
	selp.f32	%f633, 0fC3170000, 0fC2FE0000, %p93;
	selp.f32	%f634, %f632, %f99, %p93;
	mov.b32 	 %r208, %f634;
	and.b32  	%r209, %r208, 8388607;
	or.b32  	%r210, %r209, 1065353216;
	mov.b32 	 %f635, %r210;
	shr.u32 	%r211, %r208, 23;
	cvt.rn.f32.u32	%f636, %r211;
	add.f32 	%f637, %f633, %f636;
	setp.gt.f32	%p94, %f635, 0f3FB504F3;
	mul.f32 	%f638, %f635, 0f3F000000;
	add.f32 	%f639, %f637, 0f3F800000;
	selp.f32	%f640, %f638, %f635, %p94;
	selp.f32	%f641, %f639, %f637, %p94;
	add.f32 	%f100, %f640, 0fBF800000;
	add.f32 	%f101, %f640, 0f3F800000;
	add.f32 	%f102, %f100, %f100;
	mul.rn.f32 	%f103, %f641, %f628;
	mul.rn.f32 	%f104, %f641, %f629;
	setp.lt.f32	%p95, %f98, 0f00000000;
	and.pred  	%p5, %p95, %p89;
	add.f32 	%f642, %f98, %f98;
	selp.f32	%f105, %f642, 0f00000000, %p89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd401;
	}
	mov.f64 	%fd271, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd271;
	}
	bfe.u32 	%r212, %r55, 20, 11;
	add.s32 	%r213, %r212, -1012;
	mov.u64 	%rd72, 4613937818241073152;
	shl.b64 	%rd11, %rd72, %r213;
	setp.eq.s64	%p96, %rd11, -9223372036854775808;
	abs.f64 	%fd272, %fd401;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 9
	setp.lt.s32	%p97, %r54, 0;
	and.pred  	%p6, %p97, %p96;
	selp.b32	%r214, %r54, 0, %p96;
	setp.lt.s32	%p98, %r55, 0;
	or.b32  	%r215, %r214, 2146435072;
	selp.b32	%r56, %r215, %r214, %p98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd37;
	}
	and.b32  	%r57, %r216, 2146435072;
	setp.gtu.f64	%p99, %fd272, 0d7FF0000000000000;
	setp.gt.f64	%p100, %fd272, 0d3FF0000000000000;
	selp.b32	%r217, 2146435072, 0, %p100;
	xor.b32  	%r218, %r217, 2146435072;
	selp.b32	%r219, %r218, %r217, %p98;
	setp.eq.f32	%p101, %f2691, 0fBF800000;
	selp.b32	%r58, 1072693248, %r219, %p101;
	shr.s32 	%r220, %r55, 31;
	and.b32  	%r221, %r220, -2146435072;
	add.s32 	%r59, %r221, 2146435072;
	or.b32  	%r60, %r59, -2147483648;
	mov.f64 	%fd273, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd273;
	}
	bfe.u32 	%r223, %r222, 20, 11;
	add.s32 	%r224, %r223, -1012;
	mov.u64 	%rd73, 4617315517961601024;
	shl.b64 	%rd74, %rd73, %r224;
	setp.eq.s64	%p102, %rd74, -9223372036854775808;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd273;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 10
	and.pred  	%p7, %p97, %p102;
	selp.b32	%r225, %r54, 0, %p102;
	setp.lt.s32	%p103, %r222, 0;
	or.b32  	%r226, %r225, 2146435072;
	selp.b32	%r61, %r226, %r225, %p103;
	add.f64 	%fd274, %fd401, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r227}, %fd274;
	}
	and.b32  	%r62, %r227, 2146435072;
	selp.b32	%r228, %r218, %r217, %p103;
	selp.b32	%r64, 1072693248, %r228, %p101;
	cvt.f64.f32	%fd41, %f80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd41;
	}
	abs.f64 	%fd275, %fd41;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd275;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd42, [retval0+0];
	
	//{
	}// Callseq End 11
	setp.lt.s32	%p104, %r66, 0;
	and.pred  	%p8, %p104, %p96;
	add.f64 	%fd43, %fd41, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd43;
	}
	and.b32  	%r67, %r233, 2146435072;
	setp.gtu.f64	%p105, %fd275, 0d7FF0000000000000;
	setp.gt.f64	%p106, %fd275, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p106;
	xor.b32  	%r235, %r234, 2146435072;
	selp.b32	%r236, %r235, %r234, %p98;
	setp.eq.f32	%p107, %f80, 0fBF800000;
	selp.b32	%r68, 1072693248, %r236, %p107;
	cvt.f64.f32	%fd44, %f79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd44;
	}
	abs.f64 	%fd276, %fd44;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd45, [retval0+0];
	
	//{
	}// Callseq End 12
	setp.lt.s32	%p108, %r69, 0;
	and.pred  	%p9, %p108, %p96;
	add.f64 	%fd46, %fd44, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd46;
	}
	and.b32  	%r70, %r237, 2146435072;
	setp.gtu.f64	%p109, %fd276, 0d7FF0000000000000;
	setp.gt.f64	%p110, %fd276, 0d3FF0000000000000;
	selp.b32	%r238, 2146435072, 0, %p110;
	xor.b32  	%r239, %r238, 2146435072;
	selp.b32	%r240, %r239, %r238, %p98;
	setp.eq.f32	%p111, %f79, 0fBF800000;
	selp.b32	%r71, 1072693248, %r240, %p111;
	mov.f64 	%fd277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd277;
	}
	bfe.u32 	%r241, %r72, 20, 11;
	add.s32 	%r242, %r241, -1012;
	mov.u64 	%rd75, 4611686018427387904;
	shl.b64 	%rd12, %rd75, %r242;
	shr.s32 	%r243, %r72, 31;
	and.b32  	%r244, %r243, -2146435072;
	add.s32 	%r73, %r244, 2146435072;
	setp.ne.s32	%p112, %r57, 2146435072;
	or.pred  	%p12, %p112, %p99;
	setp.ne.s32	%p113, %r62, 2146435072;
	or.pred  	%p13, %p113, %p99;
	setp.ne.s32	%p114, %r67, 2146435072;
	or.pred  	%p14, %p114, %p105;
	setp.ne.s32	%p115, %r70, 2146435072;
	or.pred  	%p15, %p115, %p109;
	bra.uni 	BB1_68;

BB1_221:
	and.b32  	%r381, %r77, 2147483647;
	setp.ne.s32	%p299, %r381, 2146435072;
	@%p299 bra 	BB1_222;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r382, %temp}, %fd94;
	}
	setp.ne.s32	%p300, %r382, 0;
	mov.f64 	%fd445, %fd444;
	@%p300 bra 	BB1_226;

	selp.b32	%r383, %r60, %r59, %p18;
	mov.u32 	%r384, 0;
	mov.b64 	%fd445, {%r384, %r383};
	bra.uni 	BB1_226;

BB1_237:
	and.b32  	%r401, %r78, 2147483647;
	setp.ne.s32	%p319, %r401, 2146435072;
	@%p319 bra 	BB1_238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r402, %temp}, %fd107;
	}
	setp.ne.s32	%p320, %r402, 0;
	mov.f64 	%fd448, %fd447;
	@%p320 bra 	BB1_242;

	selp.b32	%r403, %r60, %r59, %p19;
	mov.u32 	%r404, 0;
	mov.b64 	%fd448, {%r404, %r403};
	bra.uni 	BB1_242;

BB1_273:
	and.b32  	%r442, %r80, 2147483647;
	setp.ne.s32	%p361, %r442, 2146435072;
	@%p361 bra 	BB1_274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd132;
	}
	setp.ne.s32	%p362, %r443, 0;
	mov.f64 	%fd454, %fd453;
	@%p362 bra 	BB1_278;

	or.b32  	%r444, %r73, -2147483648;
	selp.b32	%r445, %r444, %r73, %p21;
	mov.u32 	%r446, 0;
	mov.b64 	%fd454, {%r446, %r445};
	bra.uni 	BB1_278;

BB1_289:
	and.b32  	%r463, %r81, 2147483647;
	setp.ne.s32	%p381, %r463, 2146435072;
	@%p381 bra 	BB1_290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd144;
	}
	setp.ne.s32	%p382, %r464, 0;
	mov.f64 	%fd457, %fd456;
	@%p382 bra 	BB1_294;

	or.b32  	%r465, %r73, -2147483648;
	selp.b32	%r466, %r465, %r73, %p22;
	mov.u32 	%r467, 0;
	mov.b64 	%fd457, {%r467, %r466};
	bra.uni 	BB1_294;

BB1_305:
	and.b32  	%r484, %r82, 2147483647;
	setp.ne.s32	%p401, %r484, 2146435072;
	@%p401 bra 	BB1_306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r485, %temp}, %fd156;
	}
	setp.ne.s32	%p402, %r485, 0;
	mov.f64 	%fd460, %fd459;
	@%p402 bra 	BB1_310;

	or.b32  	%r486, %r73, -2147483648;
	selp.b32	%r487, %r486, %r73, %p23;
	mov.u32 	%r488, 0;
	mov.b64 	%fd460, {%r488, %r487};
	bra.uni 	BB1_310;

BB1_321:
	and.b32  	%r505, %r83, 2147483647;
	setp.ne.s32	%p421, %r505, 2146435072;
	@%p421 bra 	BB1_322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r506, %temp}, %fd168;
	}
	setp.ne.s32	%p422, %r506, 0;
	mov.f64 	%fd463, %fd462;
	@%p422 bra 	BB1_326;

	or.b32  	%r507, %r73, -2147483648;
	selp.b32	%r508, %r507, %r73, %p24;
	mov.u32 	%r509, 0;
	mov.b64 	%fd463, {%r509, %r508};
	bra.uni 	BB1_326;

BB1_256:
	and.b32  	%r421, %r79, 2147483647;
	setp.ne.s32	%p341, %r421, 2146435072;
	@%p341 bra 	BB1_257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r422, %temp}, %fd119;
	}
	setp.ne.s32	%p342, %r422, 0;
	mov.f64 	%fd451, %fd450;
	@%p342 bra 	BB1_261;

	or.b32  	%r423, %r73, -2147483648;
	selp.b32	%r424, %r423, %r73, %p20;
	mov.u32 	%r425, 0;
	mov.b64 	%fd451, {%r425, %r424};
	bra.uni 	BB1_261;

BB1_222:
	mov.f64 	%fd445, %fd444;
	bra.uni 	BB1_226;

BB1_238:
	mov.f64 	%fd448, %fd447;
	bra.uni 	BB1_242;

BB1_274:
	mov.f64 	%fd454, %fd453;
	bra.uni 	BB1_278;

BB1_290:
	mov.f64 	%fd457, %fd456;
	bra.uni 	BB1_294;

BB1_306:
	mov.f64 	%fd460, %fd459;
	bra.uni 	BB1_310;

BB1_322:
	mov.f64 	%fd463, %fd462;
	bra.uni 	BB1_326;

BB1_257:
	mov.f64 	%fd451, %fd450;
	bra.uni 	BB1_261;

BB1_68:
	setp.ltu.f32	%p116, %f83, 0f3F800000;
	@%p116 bra 	BB1_70;
	bra.uni 	BB1_69;

BB1_70:
	mov.f32 	%f662, 0f3BA0C9F8;
	mov.f32 	%f663, 0fBA1268FB;
	fma.rn.f32 	%f664, %f663, %f84, %f662;
	mov.f32 	%f665, 0fBCDABFD4;
	fma.rn.f32 	%f666, %f664, %f84, %f665;
	mov.f32 	%f667, 0f3DE70331;
	fma.rn.f32 	%f668, %f666, %f84, %f667;
	mov.f32 	%f669, 0fBEC09330;
	fma.rn.f32 	%f670, %f668, %f84, %f669;
	mov.f32 	%f671, 0f3F906EBA;
	fma.rn.f32 	%f672, %f670, %f84, %f671;
	mul.f32 	%f2655, %f82, %f672;
	bra.uni 	BB1_71;

BB1_69:
	mov.f32 	%f2547, 0f3F800000;
	setp.ltu.f32	%p117, %f83, 0f407AD445;
	mov.f32 	%f644, 0f3A03BB71;
	mov.f32 	%f645, 0fB7B730FB;
	fma.rn.f32 	%f646, %f645, %f83, %f644;
	mov.f32 	%f647, 0fBBACA3B3;
	fma.rn.f32 	%f648, %f646, %f83, %f647;
	mov.f32 	%f649, 0f3D0A7445;
	fma.rn.f32 	%f650, %f648, %f83, %f649;
	mov.f32 	%f651, 0fBE1B3B75;
	fma.rn.f32 	%f652, %f650, %f83, %f651;
	mov.f32 	%f653, 0fBF6B385A;
	fma.rn.f32 	%f654, %f652, %f83, %f653;
	mov.f32 	%f655, 0fBFD0316E;
	fma.rn.f32 	%f656, %f654, %f83, %f655;
	mov.f32 	%f657, 0fBA031CCE;
	fma.rn.f32 	%f658, %f656, %f83, %f657;
	ex2.approx.ftz.f32 	%f659, %f658;
	sub.f32 	%f661, %f2547, %f659;
	mov.b32 	 %r245, %f661;
	selp.b32	%r246, %r245, 1065353216, %p117;
	mov.b32 	 %r247, %f82;
	and.b32  	%r248, %r247, -2147483648;
	or.b32  	%r249, %r246, %r248;
	mov.b32 	 %f2655, %r249;

BB1_71:
	setp.ltu.f32	%p118, %f86, 0f3F800000;
	@%p118 bra 	BB1_73;
	bra.uni 	BB1_72;

BB1_73:
	cvt.rn.f32.s32	%f2581, %r648;
	sub.f32 	%f2580, %f2581, %f2695;
	mul.f32 	%f2579, %f2580, %f81;
	mul.f32 	%f2578, %f2579, %f2579;
	mov.f32 	%f691, 0f3BA0C9F8;
	mov.f32 	%f692, 0fBA1268FB;
	fma.rn.f32 	%f693, %f692, %f2578, %f691;
	mov.f32 	%f694, 0fBCDABFD4;
	fma.rn.f32 	%f695, %f693, %f2578, %f694;
	mov.f32 	%f696, 0f3DE70331;
	fma.rn.f32 	%f697, %f695, %f2578, %f696;
	mov.f32 	%f698, 0fBEC09330;
	fma.rn.f32 	%f699, %f697, %f2578, %f698;
	mov.f32 	%f700, 0f3F906EBA;
	fma.rn.f32 	%f701, %f699, %f2578, %f700;
	mul.f32 	%f2656, %f2579, %f701;
	bra.uni 	BB1_74;

BB1_72:
	cvt.rn.f32.s32	%f2590, %r648;
	sub.f32 	%f2589, %f2590, %f2695;
	mul.f32 	%f2588, %f2589, %f81;
	mov.f32 	%f2548, 0f3F800000;
	setp.ltu.f32	%p119, %f86, 0f407AD445;
	mov.f32 	%f673, 0f3A03BB71;
	mov.f32 	%f674, 0fB7B730FB;
	fma.rn.f32 	%f675, %f674, %f86, %f673;
	mov.f32 	%f676, 0fBBACA3B3;
	fma.rn.f32 	%f677, %f675, %f86, %f676;
	mov.f32 	%f678, 0f3D0A7445;
	fma.rn.f32 	%f679, %f677, %f86, %f678;
	mov.f32 	%f680, 0fBE1B3B75;
	fma.rn.f32 	%f681, %f679, %f86, %f680;
	mov.f32 	%f682, 0fBF6B385A;
	fma.rn.f32 	%f683, %f681, %f86, %f682;
	mov.f32 	%f684, 0fBFD0316E;
	fma.rn.f32 	%f685, %f683, %f86, %f684;
	mov.f32 	%f686, 0fBA031CCE;
	fma.rn.f32 	%f687, %f685, %f86, %f686;
	ex2.approx.ftz.f32 	%f688, %f687;
	sub.f32 	%f690, %f2548, %f688;
	mov.b32 	 %r250, %f690;
	selp.b32	%r251, %r250, 1065353216, %p119;
	mov.b32 	 %r252, %f2588;
	and.b32  	%r253, %r252, -2147483648;
	or.b32  	%r254, %r251, %r253;
	mov.b32 	 %f2656, %r254;

BB1_74:
	sub.f32 	%f702, %f2655, %f2656;
	mul.f32 	%f122, %f702, 0f3F000000;
	cvt.rn.f32.s32	%f123, %r649;
	sub.f32 	%f124, %f123, %f2694;
	add.f32 	%f125, %f124, 0f3F800000;
	mul.f32 	%f126, %f125, %f81;
	abs.f32 	%f127, %f126;
	setp.ltu.f32	%p120, %f127, 0f3F800000;
	@%p120 bra 	BB1_76;
	bra.uni 	BB1_75;

BB1_76:
	mul.f32 	%f721, %f126, %f126;
	mov.f32 	%f722, 0f3BA0C9F8;
	mov.f32 	%f723, 0fBA1268FB;
	fma.rn.f32 	%f724, %f723, %f721, %f722;
	mov.f32 	%f725, 0fBCDABFD4;
	fma.rn.f32 	%f726, %f724, %f721, %f725;
	mov.f32 	%f727, 0f3DE70331;
	fma.rn.f32 	%f728, %f726, %f721, %f727;
	mov.f32 	%f729, 0fBEC09330;
	fma.rn.f32 	%f730, %f728, %f721, %f729;
	mov.f32 	%f731, 0f3F906EBA;
	fma.rn.f32 	%f732, %f730, %f721, %f731;
	mul.f32 	%f2657, %f126, %f732;
	bra.uni 	BB1_77;

BB1_75:
	mov.f32 	%f2549, 0f3F800000;
	mov.f32 	%f703, 0f3A03BB71;
	mov.f32 	%f704, 0fB7B730FB;
	fma.rn.f32 	%f705, %f704, %f127, %f703;
	mov.f32 	%f706, 0fBBACA3B3;
	fma.rn.f32 	%f707, %f705, %f127, %f706;
	mov.f32 	%f708, 0f3D0A7445;
	fma.rn.f32 	%f709, %f707, %f127, %f708;
	mov.f32 	%f710, 0fBE1B3B75;
	fma.rn.f32 	%f711, %f709, %f127, %f710;
	mov.f32 	%f712, 0fBF6B385A;
	fma.rn.f32 	%f713, %f711, %f127, %f712;
	mov.f32 	%f714, 0fBFD0316E;
	fma.rn.f32 	%f715, %f713, %f127, %f714;
	mov.f32 	%f716, 0fBA031CCE;
	fma.rn.f32 	%f717, %f715, %f127, %f716;
	ex2.approx.ftz.f32 	%f718, %f717;
	sub.f32 	%f720, %f2549, %f718;
	mov.b32 	 %r255, %f720;
	setp.ltu.f32	%p121, %f127, 0f407AD445;
	selp.b32	%r256, %r255, 1065353216, %p121;
	mov.b32 	 %r257, %f126;
	and.b32  	%r258, %r257, -2147483648;
	or.b32  	%r259, %r256, %r258;
	mov.b32 	 %f2657, %r259;

BB1_77:
	mul.f32 	%f131, %f124, %f81;
	abs.f32 	%f132, %f131;
	setp.ltu.f32	%p122, %f132, 0f3F800000;
	@%p122 bra 	BB1_79;
	bra.uni 	BB1_78;

BB1_79:
	mul.f32 	%f751, %f131, %f131;
	mov.f32 	%f752, 0f3BA0C9F8;
	mov.f32 	%f753, 0fBA1268FB;
	fma.rn.f32 	%f754, %f753, %f751, %f752;
	mov.f32 	%f755, 0fBCDABFD4;
	fma.rn.f32 	%f756, %f754, %f751, %f755;
	mov.f32 	%f757, 0f3DE70331;
	fma.rn.f32 	%f758, %f756, %f751, %f757;
	mov.f32 	%f759, 0fBEC09330;
	fma.rn.f32 	%f760, %f758, %f751, %f759;
	mov.f32 	%f761, 0f3F906EBA;
	fma.rn.f32 	%f762, %f760, %f751, %f761;
	mul.f32 	%f2658, %f131, %f762;
	bra.uni 	BB1_80;

BB1_78:
	mov.f32 	%f2550, 0f3F800000;
	mov.f32 	%f733, 0f3A03BB71;
	mov.f32 	%f734, 0fB7B730FB;
	fma.rn.f32 	%f735, %f734, %f132, %f733;
	mov.f32 	%f736, 0fBBACA3B3;
	fma.rn.f32 	%f737, %f735, %f132, %f736;
	mov.f32 	%f738, 0f3D0A7445;
	fma.rn.f32 	%f739, %f737, %f132, %f738;
	mov.f32 	%f740, 0fBE1B3B75;
	fma.rn.f32 	%f741, %f739, %f132, %f740;
	mov.f32 	%f742, 0fBF6B385A;
	fma.rn.f32 	%f743, %f741, %f132, %f742;
	mov.f32 	%f744, 0fBFD0316E;
	fma.rn.f32 	%f745, %f743, %f132, %f744;
	mov.f32 	%f746, 0fBA031CCE;
	fma.rn.f32 	%f747, %f745, %f132, %f746;
	ex2.approx.ftz.f32 	%f748, %f747;
	sub.f32 	%f750, %f2550, %f748;
	mov.b32 	 %r260, %f750;
	setp.ltu.f32	%p123, %f132, 0f407AD445;
	selp.b32	%r261, %r260, 1065353216, %p123;
	mov.b32 	 %r262, %f131;
	and.b32  	%r263, %r262, -2147483648;
	or.b32  	%r264, %r261, %r263;
	mov.b32 	 %f2658, %r264;

BB1_80:
	sub.f32 	%f765, %f2657, %f2658;
	mul.f32 	%f136, %f765, 0f3F000000;
	mul.f32 	%f766, %f122, %f2693;
	fma.rn.f32 	%f137, %f136, %f766, %f2622;
	mad.lo.s32 	%r265, %r649, %r109, %r648;
	add.s32 	%r266, %r265, %r7;
	mul.wide.s32 	%rd77, %r266, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.f32 	%f138, [%rd78];
	// inline asm
	rcp.approx.ftz.f32 %f763,%f93;
	// inline asm
	mul.f32 	%f767, %f763, %f94;
	mul.f32 	%f768, %f767, %f767;
	mov.f32 	%f769, 0f3C4CAF63;
	mov.f32 	%f770, 0f3B18F0FE;
	fma.rn.f32 	%f771, %f770, %f768, %f769;
	mov.f32 	%f772, 0f3DAAAABD;
	fma.rn.f32 	%f773, %f771, %f768, %f772;
	mul.rn.f32 	%f774, %f773, %f768;
	mul.rn.f32 	%f775, %f774, %f767;
	sub.f32 	%f776, %f92, %f767;
	neg.f32 	%f777, %f767;
	add.f32 	%f778, %f776, %f776;
	fma.rn.f32 	%f779, %f777, %f92, %f778;
	mul.rn.f32 	%f780, %f763, %f779;
	add.f32 	%f781, %f775, %f767;
	sub.f32 	%f782, %f767, %f781;
	add.f32 	%f783, %f775, %f782;
	add.f32 	%f784, %f780, %f783;
	add.f32 	%f785, %f781, %f784;
	sub.f32 	%f786, %f781, %f785;
	add.f32 	%f787, %f784, %f786;
	add.f32 	%f788, %f95, %f785;
	sub.f32 	%f789, %f95, %f788;
	add.f32 	%f790, %f785, %f789;
	add.f32 	%f791, %f787, %f790;
	add.f32 	%f792, %f96, %f791;
	add.f32 	%f793, %f788, %f792;
	sub.f32 	%f794, %f788, %f793;
	add.f32 	%f795, %f792, %f794;
	mul.rn.f32 	%f797, %f616, %f793;
	neg.f32 	%f798, %f797;
	fma.rn.f32 	%f799, %f616, %f793, %f798;
	fma.rn.f32 	%f800, %f616, %f795, %f799;
	mov.f32 	%f801, 0f00000000;
	fma.rn.f32 	%f802, %f801, %f793, %f800;
	add.rn.f32 	%f803, %f797, %f802;
	neg.f32 	%f804, %f803;
	add.rn.f32 	%f805, %f797, %f804;
	add.rn.f32 	%f806, %f805, %f802;
	mov.b32 	 %r267, %f803;
	setp.eq.s32	%p124, %r267, 1118925336;
	add.s32 	%r268, %r267, -1;
	mov.b32 	 %f807, %r268;
	add.f32 	%f808, %f806, 0f37000000;
	selp.f32	%f809, %f807, %f803, %p124;
	selp.f32	%f139, %f808, %f806, %p124;
	mul.f32 	%f810, %f809, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f811, %f810;
	mov.f32 	%f812, 0fBF317200;
	fma.rn.f32 	%f813, %f811, %f812, %f809;
	mov.f32 	%f814, 0fB5BFBE8E;
	fma.rn.f32 	%f815, %f811, %f814, %f813;
	mul.f32 	%f816, %f815, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f817, %f816;
	add.f32 	%f818, %f811, 0f00000000;
	ex2.approx.f32 	%f819, %f818;
	mul.f32 	%f820, %f817, %f819;
	setp.lt.f32	%p125, %f809, 0fC2D20000;
	selp.f32	%f821, 0f00000000, %f820, %p125;
	setp.gt.f32	%p126, %f809, 0f42D20000;
	selp.f32	%f2659, 0f7F800000, %f821, %p126;
	setp.eq.f32	%p127, %f2659, 0f7F800000;
	@%p127 bra 	BB1_82;

	fma.rn.f32 	%f2659, %f2659, %f139, %f2659;

BB1_82:
	setp.geu.f32	%p593, %f89, 0f00000000;
	mov.b32 	 %r269, %f2659;
	xor.b32  	%r270, %r269, -2147483648;
	mov.b32 	 %f822, %r270;
	selp.f32	%f143, %f822, %f2659, %p4;
	setp.eq.f32	%p128, %f89, 0f00000000;
	selp.f32	%f2660, %f97, %f143, %p128;
	@%p593 bra 	BB1_84;

	cvt.rzi.f32.f32	%f824, %f616;
	setp.neu.f32	%p129, %f824, 0f40000000;
	selp.f32	%f2660, 0f7FFFFFFF, %f143, %p129;

BB1_84:
	abs.f32 	%f2556, %f89;
	add.f32 	%f2555, %f2556, 0f40000000;
	mov.b32 	 %r628, %f2555;
	mov.f32 	%f2554, 0f00000000;
	mov.f32 	%f2553, 0f3DAAAABD;
	mov.f32 	%f2552, 0f3C4CAF63;
	mov.f32 	%f2551, 0f3B18F0FE;
	add.f32 	%f827, %f89, 0f40000000;
	setp.gtu.f32	%p130, %f2556, 0f7F800000;
	selp.f32	%f828, %f827, %f2660, %p130;
	selp.f32	%f829, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p131, %f2556, 0f7F800000;
	selp.f32	%f830, %f828, %f829, %p131;
	setp.gt.s32	%p132, %r628, 2139095039;
	selp.f32	%f831, %f830, %f2660, %p132;
	mul.f32 	%f832, %f831, 0fBF000000;
	setp.eq.f32	%p133, %f89, 0f3F800000;
	selp.f32	%f833, 0fBF000000, %f832, %p133;
	mul.f32 	%f834, %f833, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f835, %f834;
	fma.rn.f32 	%f837, %f835, %f812, %f833;
	fma.rn.f32 	%f839, %f835, %f814, %f837;
	mul.f32 	%f840, %f839, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f841, %f840;
	add.f32 	%f842, %f835, 0f00000000;
	ex2.approx.f32 	%f843, %f842;
	mul.f32 	%f844, %f841, %f843;
	setp.lt.f32	%p134, %f833, 0fC2D20000;
	selp.f32	%f845, 0f00000000, %f844, %p134;
	setp.gt.f32	%p135, %f833, 0f42D20000;
	selp.f32	%f147, 0f7F800000, %f845, %p135;
	// inline asm
	rcp.approx.ftz.f32 %f825,%f101;
	// inline asm
	mul.f32 	%f846, %f825, %f102;
	mul.f32 	%f847, %f846, %f846;
	fma.rn.f32 	%f850, %f2551, %f847, %f2552;
	fma.rn.f32 	%f852, %f850, %f847, %f2553;
	mul.rn.f32 	%f853, %f852, %f847;
	mul.rn.f32 	%f854, %f853, %f846;
	sub.f32 	%f855, %f100, %f846;
	neg.f32 	%f856, %f846;
	add.f32 	%f857, %f855, %f855;
	fma.rn.f32 	%f858, %f856, %f100, %f857;
	mul.rn.f32 	%f859, %f825, %f858;
	add.f32 	%f860, %f854, %f846;
	sub.f32 	%f861, %f846, %f860;
	add.f32 	%f862, %f854, %f861;
	add.f32 	%f863, %f859, %f862;
	add.f32 	%f864, %f860, %f863;
	sub.f32 	%f865, %f860, %f864;
	add.f32 	%f866, %f863, %f865;
	add.f32 	%f867, %f103, %f864;
	sub.f32 	%f868, %f103, %f867;
	add.f32 	%f869, %f864, %f868;
	add.f32 	%f870, %f866, %f869;
	add.f32 	%f871, %f104, %f870;
	add.f32 	%f872, %f867, %f871;
	sub.f32 	%f873, %f867, %f872;
	add.f32 	%f874, %f871, %f873;
	mul.rn.f32 	%f876, %f616, %f872;
	neg.f32 	%f877, %f876;
	fma.rn.f32 	%f878, %f616, %f872, %f877;
	fma.rn.f32 	%f879, %f616, %f874, %f878;
	fma.rn.f32 	%f881, %f2554, %f872, %f879;
	add.rn.f32 	%f882, %f876, %f881;
	neg.f32 	%f883, %f882;
	add.rn.f32 	%f884, %f876, %f883;
	add.rn.f32 	%f885, %f884, %f881;
	mov.b32 	 %r271, %f882;
	setp.eq.s32	%p136, %r271, 1118925336;
	add.s32 	%r272, %r271, -1;
	mov.b32 	 %f886, %r272;
	add.f32 	%f887, %f885, 0f37000000;
	selp.f32	%f888, %f886, %f882, %p136;
	selp.f32	%f148, %f887, %f885, %p136;
	mul.f32 	%f889, %f888, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f890, %f889;
	fma.rn.f32 	%f891, %f890, %f812, %f888;
	fma.rn.f32 	%f892, %f890, %f814, %f891;
	mul.f32 	%f893, %f892, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f894, %f893;
	add.f32 	%f895, %f890, 0f00000000;
	ex2.approx.f32 	%f896, %f895;
	mul.f32 	%f897, %f894, %f896;
	setp.lt.f32	%p137, %f888, 0fC2D20000;
	selp.f32	%f898, 0f00000000, %f897, %p137;
	setp.gt.f32	%p138, %f888, 0f42D20000;
	selp.f32	%f2661, 0f7F800000, %f898, %p138;
	setp.eq.f32	%p139, %f2661, 0f7F800000;
	@%p139 bra 	BB1_86;

	fma.rn.f32 	%f2661, %f2661, %f148, %f2661;

BB1_86:
	setp.geu.f32	%p594, %f98, 0f00000000;
	mov.b32 	 %r273, %f2661;
	xor.b32  	%r274, %r273, -2147483648;
	mov.b32 	 %f899, %r274;
	selp.f32	%f152, %f899, %f2661, %p5;
	setp.eq.f32	%p140, %f98, 0f00000000;
	selp.f32	%f2662, %f105, %f152, %p140;
	@%p594 bra 	BB1_88;

	cvt.rzi.f32.f32	%f901, %f616;
	setp.neu.f32	%p141, %f901, 0f40000000;
	selp.f32	%f2662, 0f7FFFFFFF, %f152, %p141;

BB1_88:
	abs.f32 	%f2558, %f98;
	add.f32 	%f2557, %f2558, 0f40000000;
	mov.b32 	 %r629, %f2557;
	add.f32 	%f902, %f98, 0f40000000;
	setp.gtu.f32	%p142, %f2558, 0f7F800000;
	selp.f32	%f903, %f902, %f2662, %p142;
	selp.f32	%f904, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p143, %f2558, 0f7F800000;
	selp.f32	%f905, %f903, %f904, %p143;
	setp.gt.s32	%p144, %r629, 2139095039;
	selp.f32	%f906, %f905, %f2662, %p144;
	mul.f32 	%f907, %f906, 0fBF000000;
	setp.eq.f32	%p145, %f98, 0f3F800000;
	selp.f32	%f908, 0fBF000000, %f907, %p145;
	mul.f32 	%f909, %f908, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f910, %f909;
	fma.rn.f32 	%f912, %f910, %f812, %f908;
	fma.rn.f32 	%f914, %f910, %f814, %f912;
	mul.f32 	%f915, %f914, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f916, %f915;
	add.f32 	%f917, %f910, 0f00000000;
	ex2.approx.f32 	%f918, %f917;
	mul.f32 	%f919, %f916, %f918;
	setp.lt.f32	%p146, %f908, 0fC2D20000;
	selp.f32	%f920, 0f00000000, %f919, %p146;
	setp.gt.f32	%p147, %f908, 0f42D20000;
	selp.f32	%f156, 0f7F800000, %f920, %p147;
	sub.f32 	%f921, %f147, %f156;
	mul.f32 	%f922, %f66, %f921;
	mul.f32 	%f157, %f136, %f922;
	mov.f64 	%fd429, %fd39;
	@!%p6 bra 	BB1_90;
	bra.uni 	BB1_89;

BB1_89:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r275}, %fd39;
	}
	xor.b32  	%r276, %r275, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd39;
	}
	mov.b64 	%fd429, {%r277, %r276};

BB1_90:
	setp.eq.f32	%p148, %f2691, 0f00000000;
	@%p148 bra 	BB1_93;
	bra.uni 	BB1_91;

BB1_93:
	mov.u32 	%r278, 0;
	mov.b64 	%fd429, {%r278, %r56};
	bra.uni 	BB1_94;

BB1_91:
	setp.gt.s32	%p149, %r54, -1;
	@%p149 bra 	BB1_94;

	cvt.rzi.f64.f64	%fd279, %fd271;
	setp.neu.f64	%p150, %fd279, 0d4008000000000000;
	selp.f64	%fd429, 0dFFF8000000000000, %fd429, %p150;

BB1_94:
	selp.f64	%fd430, %fd429, %fd37, %p112;
	@%p12 bra 	BB1_102;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r630}, %fd271;
	}
	and.b32  	%r279, %r630, 2147483647;
	setp.ne.s32	%p152, %r279, 2146435072;
	@%p152 bra 	BB1_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r280, %temp}, %fd271;
	}
	setp.eq.s32	%p153, %r280, 0;
	@%p153 bra 	BB1_101;
	bra.uni 	BB1_97;

BB1_101:
	mov.u32 	%r286, 0;
	mov.b64 	%fd430, {%r286, %r58};
	bra.uni 	BB1_102;

BB1_97:
	and.b32  	%r281, %r54, 2147483647;
	setp.ne.s32	%p154, %r281, 2146435072;
	@%p154 bra 	BB1_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r282, %temp}, %fd269;
	}
	setp.ne.s32	%p155, %r282, 0;
	mov.f64 	%fd430, %fd429;
	@%p155 bra 	BB1_102;

	selp.b32	%r284, %r60, %r59, %p6;
	mov.u32 	%r285, 0;
	mov.b64 	%fd430, {%r285, %r284};
	bra.uni 	BB1_102;

BB1_98:
	mov.f64 	%fd430, %fd429;

BB1_102:
	cvt.rn.f32.s32	%f2568, %r649;
	mov.f32 	%f2567, 0f35BFBE8E;
	mov.f32 	%f2566, 0f3F317200;
	cvt.rn.f32.s32	%f2565, %r648;
	add.f32 	%f2564, %f2565, 0f3F800000;
	sub.f32 	%f2563, %f2564, %f2695;
	mov.f32 	%f2562, 0f00000000;
	mov.f32 	%f2561, 0f3DAAAABD;
	mov.f32 	%f2560, 0f3C4CAF63;
	mov.f32 	%f2559, 0f3B18F0FE;
	setp.eq.f32	%p156, %f2691, 0f3F800000;
	selp.f64	%fd282, 0d3FF0000000000000, %fd430, %p156;
	div.rn.f64 	%fd283, %fd36, %fd282;
	mul.f32 	%f925, %f79, %f156;
	mul.f32 	%f926, %f2563, %f147;
	sub.f32 	%f927, %f926, %f925;
	cvt.f64.f32	%fd284, %f927;
	mul.f64 	%fd285, %fd284, %fd283;
	cvt.f64.f32	%fd286, %f136;
	mul.f64 	%fd287, %fd286, %fd285;
	cvt.rn.f32.f64	%f158, %fd287;
	add.f32 	%f928, %f2568, 0f3F800000;
	sub.f32 	%f159, %f928, %f2694;
	div.rn.f32 	%f160, %f159, %f2691;
	abs.f32 	%f161, %f160;
	setp.lt.f32	%p157, %f161, 0f00800000;
	mul.f32 	%f929, %f161, 0f4B800000;
	selp.f32	%f930, 0fC3170000, 0fC2FE0000, %p157;
	selp.f32	%f931, %f929, %f161, %p157;
	mov.b32 	 %r287, %f931;
	and.b32  	%r288, %r287, 8388607;
	or.b32  	%r289, %r288, 1065353216;
	mov.b32 	 %f932, %r289;
	shr.u32 	%r290, %r287, 23;
	cvt.rn.f32.u32	%f933, %r290;
	add.f32 	%f934, %f930, %f933;
	setp.gt.f32	%p158, %f932, 0f3FB504F3;
	mul.f32 	%f935, %f932, 0f3F000000;
	add.f32 	%f936, %f934, 0f3F800000;
	selp.f32	%f937, %f935, %f932, %p158;
	selp.f32	%f938, %f936, %f934, %p158;
	add.f32 	%f162, %f937, 0fBF800000;
	add.f32 	%f924, %f937, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f923,%f924;
	// inline asm
	add.f32 	%f164, %f162, %f162;
	mul.f32 	%f939, %f923, %f164;
	mul.f32 	%f940, %f939, %f939;
	fma.rn.f32 	%f943, %f2559, %f940, %f2560;
	fma.rn.f32 	%f945, %f943, %f940, %f2561;
	mul.rn.f32 	%f946, %f945, %f940;
	mul.rn.f32 	%f947, %f946, %f939;
	sub.f32 	%f948, %f162, %f939;
	neg.f32 	%f949, %f939;
	add.f32 	%f950, %f948, %f948;
	fma.rn.f32 	%f951, %f949, %f162, %f950;
	mul.rn.f32 	%f952, %f923, %f951;
	add.f32 	%f953, %f947, %f939;
	sub.f32 	%f954, %f939, %f953;
	add.f32 	%f955, %f947, %f954;
	add.f32 	%f956, %f952, %f955;
	add.f32 	%f957, %f953, %f956;
	sub.f32 	%f958, %f953, %f957;
	add.f32 	%f959, %f956, %f958;
	mul.rn.f32 	%f165, %f938, %f2566;
	mul.rn.f32 	%f166, %f938, %f2567;
	add.f32 	%f962, %f165, %f957;
	sub.f32 	%f963, %f165, %f962;
	add.f32 	%f964, %f957, %f963;
	add.f32 	%f965, %f959, %f964;
	add.f32 	%f966, %f166, %f965;
	add.f32 	%f967, %f962, %f966;
	sub.f32 	%f968, %f962, %f967;
	add.f32 	%f969, %f966, %f968;
	mul.rn.f32 	%f971, %f616, %f967;
	neg.f32 	%f972, %f971;
	fma.rn.f32 	%f973, %f616, %f967, %f972;
	fma.rn.f32 	%f974, %f616, %f969, %f973;
	fma.rn.f32 	%f976, %f2562, %f967, %f974;
	add.rn.f32 	%f977, %f971, %f976;
	neg.f32 	%f978, %f977;
	add.rn.f32 	%f979, %f971, %f978;
	add.rn.f32 	%f980, %f979, %f976;
	mov.b32 	 %r291, %f977;
	setp.eq.s32	%p159, %r291, 1118925336;
	add.s32 	%r292, %r291, -1;
	mov.b32 	 %f981, %r292;
	add.f32 	%f982, %f980, 0f37000000;
	selp.f32	%f983, %f981, %f977, %p159;
	selp.f32	%f167, %f982, %f980, %p159;
	mul.f32 	%f984, %f983, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f985, %f984;
	fma.rn.f32 	%f987, %f985, %f812, %f983;
	fma.rn.f32 	%f989, %f985, %f814, %f987;
	mul.f32 	%f990, %f989, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f991, %f990;
	add.f32 	%f992, %f985, 0f00000000;
	ex2.approx.f32 	%f993, %f992;
	mul.f32 	%f994, %f991, %f993;
	setp.lt.f32	%p160, %f983, 0fC2D20000;
	selp.f32	%f995, 0f00000000, %f994, %p160;
	setp.gt.f32	%p161, %f983, 0f42D20000;
	selp.f32	%f2663, 0f7F800000, %f995, %p161;
	setp.eq.f32	%p162, %f2663, 0f7F800000;
	@%p162 bra 	BB1_104;

	fma.rn.f32 	%f2663, %f2663, %f167, %f2663;

BB1_104:
	setp.lt.f32	%p163, %f160, 0f00000000;
	and.pred  	%p16, %p163, %p89;
	mov.b32 	 %r293, %f2663;
	xor.b32  	%r294, %r293, -2147483648;
	mov.b32 	 %f996, %r294;
	selp.f32	%f2665, %f996, %f2663, %p16;
	setp.eq.f32	%p165, %f160, 0f00000000;
	@%p165 bra 	BB1_107;
	bra.uni 	BB1_105;

BB1_107:
	add.f32 	%f999, %f160, %f160;
	selp.f32	%f2665, %f999, 0f00000000, %p89;
	bra.uni 	BB1_108;

BB1_105:
	setp.geu.f32	%p166, %f160, 0f00000000;
	@%p166 bra 	BB1_108;

	cvt.rzi.f32.f32	%f998, %f616;
	setp.neu.f32	%p167, %f998, 0f40000000;
	selp.f32	%f2665, 0f7FFFFFFF, %f2665, %p167;

BB1_108:
	abs.f32 	%f2569, %f160;
	add.f32 	%f1000, %f2569, 0f40000000;
	mov.b32 	 %r75, %f1000;
	setp.lt.s32	%p169, %r75, 2139095040;
	@%p169 bra 	BB1_113;

	abs.f32 	%f2576, %f160;
	setp.gtu.f32	%p170, %f2576, 0f7F800000;
	@%p170 bra 	BB1_112;
	bra.uni 	BB1_110;

BB1_112:
	add.f32 	%f2665, %f160, 0f40000000;
	bra.uni 	BB1_113;

BB1_110:
	abs.f32 	%f2577, %f160;
	setp.neu.f32	%p171, %f2577, 0f7F800000;
	@%p171 bra 	BB1_113;

	selp.f32	%f2665, 0fFF800000, 0f7F800000, %p16;

BB1_113:
	mov.f32 	%f2575, 0f35BFBE8E;
	mov.f32 	%f2574, 0f3F317200;
	mov.f32 	%f2573, 0f00000000;
	mov.f32 	%f2572, 0f3DAAAABD;
	mov.f32 	%f2571, 0f3C4CAF63;
	mov.f32 	%f2570, 0f3B18F0FE;
	mul.f32 	%f1003, %f2665, 0fBF000000;
	setp.eq.f32	%p172, %f160, 0f3F800000;
	selp.f32	%f1004, 0fBF000000, %f1003, %p172;
	mul.f32 	%f1005, %f1004, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1006, %f1005;
	fma.rn.f32 	%f1008, %f1006, %f812, %f1004;
	fma.rn.f32 	%f1010, %f1006, %f814, %f1008;
	mul.f32 	%f1011, %f1010, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1012, %f1011;
	add.f32 	%f1013, %f1006, 0f00000000;
	ex2.approx.f32 	%f1014, %f1013;
	mul.f32 	%f1015, %f1012, %f1014;
	setp.lt.f32	%p173, %f1004, 0fC2D20000;
	selp.f32	%f1016, 0f00000000, %f1015, %p173;
	setp.gt.f32	%p174, %f1004, 0f42D20000;
	selp.f32	%f178, 0f7F800000, %f1016, %p174;
	div.rn.f32 	%f179, %f124, %f2691;
	abs.f32 	%f180, %f179;
	setp.lt.f32	%p175, %f180, 0f00800000;
	mul.f32 	%f1017, %f180, 0f4B800000;
	selp.f32	%f1018, 0fC3170000, 0fC2FE0000, %p175;
	selp.f32	%f1019, %f1017, %f180, %p175;
	mov.b32 	 %r295, %f1019;
	and.b32  	%r296, %r295, 8388607;
	or.b32  	%r297, %r296, 1065353216;
	mov.b32 	 %f1020, %r297;
	shr.u32 	%r298, %r295, 23;
	cvt.rn.f32.u32	%f1021, %r298;
	add.f32 	%f1022, %f1018, %f1021;
	setp.gt.f32	%p176, %f1020, 0f3FB504F3;
	mul.f32 	%f1023, %f1020, 0f3F000000;
	add.f32 	%f1024, %f1022, 0f3F800000;
	selp.f32	%f1025, %f1023, %f1020, %p176;
	selp.f32	%f1026, %f1024, %f1022, %p176;
	add.f32 	%f181, %f1025, 0fBF800000;
	add.f32 	%f1002, %f1025, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1001,%f1002;
	// inline asm
	add.f32 	%f183, %f181, %f181;
	mul.f32 	%f1027, %f1001, %f183;
	mul.f32 	%f1028, %f1027, %f1027;
	fma.rn.f32 	%f1031, %f2570, %f1028, %f2571;
	fma.rn.f32 	%f1033, %f1031, %f1028, %f2572;
	mul.rn.f32 	%f1034, %f1033, %f1028;
	mul.rn.f32 	%f1035, %f1034, %f1027;
	sub.f32 	%f1036, %f181, %f1027;
	neg.f32 	%f1037, %f1027;
	add.f32 	%f1038, %f1036, %f1036;
	fma.rn.f32 	%f1039, %f1037, %f181, %f1038;
	mul.rn.f32 	%f1040, %f1001, %f1039;
	add.f32 	%f1041, %f1035, %f1027;
	sub.f32 	%f1042, %f1027, %f1041;
	add.f32 	%f1043, %f1035, %f1042;
	add.f32 	%f1044, %f1040, %f1043;
	add.f32 	%f1045, %f1041, %f1044;
	sub.f32 	%f1046, %f1041, %f1045;
	add.f32 	%f1047, %f1044, %f1046;
	mul.rn.f32 	%f184, %f1026, %f2574;
	mul.rn.f32 	%f185, %f1026, %f2575;
	add.f32 	%f1050, %f184, %f1045;
	sub.f32 	%f1051, %f184, %f1050;
	add.f32 	%f1052, %f1045, %f1051;
	add.f32 	%f1053, %f1047, %f1052;
	add.f32 	%f1054, %f185, %f1053;
	add.f32 	%f1055, %f1050, %f1054;
	sub.f32 	%f1056, %f1050, %f1055;
	add.f32 	%f1057, %f1054, %f1056;
	mul.rn.f32 	%f1059, %f616, %f1055;
	neg.f32 	%f1060, %f1059;
	fma.rn.f32 	%f1061, %f616, %f1055, %f1060;
	fma.rn.f32 	%f1062, %f616, %f1057, %f1061;
	fma.rn.f32 	%f1064, %f2573, %f1055, %f1062;
	add.rn.f32 	%f1065, %f1059, %f1064;
	neg.f32 	%f1066, %f1065;
	add.rn.f32 	%f1067, %f1059, %f1066;
	add.rn.f32 	%f1068, %f1067, %f1064;
	mov.b32 	 %r299, %f1065;
	setp.eq.s32	%p177, %r299, 1118925336;
	add.s32 	%r300, %r299, -1;
	mov.b32 	 %f1069, %r300;
	add.f32 	%f1070, %f1068, 0f37000000;
	selp.f32	%f1071, %f1069, %f1065, %p177;
	selp.f32	%f186, %f1070, %f1068, %p177;
	mul.f32 	%f1072, %f1071, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1073, %f1072;
	fma.rn.f32 	%f1074, %f1073, %f812, %f1071;
	fma.rn.f32 	%f1075, %f1073, %f814, %f1074;
	mul.f32 	%f1076, %f1075, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1077, %f1076;
	add.f32 	%f1078, %f1073, 0f00000000;
	ex2.approx.f32 	%f1079, %f1078;
	mul.f32 	%f1080, %f1077, %f1079;
	setp.lt.f32	%p178, %f1071, 0fC2D20000;
	selp.f32	%f1081, 0f00000000, %f1080, %p178;
	setp.gt.f32	%p179, %f1071, 0f42D20000;
	selp.f32	%f2666, 0f7F800000, %f1081, %p179;
	setp.eq.f32	%p180, %f2666, 0f7F800000;
	@%p180 bra 	BB1_115;

	fma.rn.f32 	%f2666, %f2666, %f186, %f2666;

BB1_115:
	setp.lt.f32	%p181, %f179, 0f00000000;
	and.pred  	%p17, %p181, %p89;
	mov.b32 	 %r301, %f2666;
	xor.b32  	%r302, %r301, -2147483648;
	mov.b32 	 %f1082, %r302;
	selp.f32	%f2668, %f1082, %f2666, %p17;
	setp.eq.f32	%p183, %f179, 0f00000000;
	@%p183 bra 	BB1_118;
	bra.uni 	BB1_116;

BB1_118:
	add.f32 	%f1085, %f179, %f179;
	selp.f32	%f2668, %f1085, 0f00000000, %p89;
	bra.uni 	BB1_119;

BB1_116:
	setp.geu.f32	%p184, %f179, 0f00000000;
	@%p184 bra 	BB1_119;

	cvt.rzi.f32.f32	%f1084, %f616;
	setp.neu.f32	%p185, %f1084, 0f40000000;
	selp.f32	%f2668, 0f7FFFFFFF, %f2668, %p185;

BB1_119:
	abs.f32 	%f2508, %f179;
	add.f32 	%f1086, %f2508, 0f40000000;
	mov.b32 	 %r76, %f1086;
	setp.lt.s32	%p187, %r76, 2139095040;
	@%p187 bra 	BB1_124;

	abs.f32 	%f2586, %f179;
	setp.gtu.f32	%p188, %f2586, 0f7F800000;
	@%p188 bra 	BB1_123;
	bra.uni 	BB1_121;

BB1_123:
	add.f32 	%f2668, %f179, 0f40000000;
	bra.uni 	BB1_124;

BB1_121:
	abs.f32 	%f2587, %f179;
	setp.neu.f32	%p189, %f2587, 0f7F800000;
	@%p189 bra 	BB1_124;

	selp.f32	%f2668, 0fFF800000, 0f7F800000, %p17;

BB1_124:
	mul.f32 	%f1087, %f2668, 0fBF000000;
	setp.eq.f32	%p190, %f179, 0f3F800000;
	selp.f32	%f1088, 0fBF000000, %f1087, %p190;
	mul.f32 	%f1089, %f1088, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1090, %f1089;
	fma.rn.f32 	%f1092, %f1090, %f812, %f1088;
	fma.rn.f32 	%f1094, %f1090, %f814, %f1092;
	mul.f32 	%f1095, %f1094, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1096, %f1095;
	add.f32 	%f1097, %f1090, 0f00000000;
	ex2.approx.f32 	%f1098, %f1097;
	mul.f32 	%f1099, %f1096, %f1098;
	setp.lt.f32	%p191, %f1088, 0fC2D20000;
	selp.f32	%f1100, 0f00000000, %f1099, %p191;
	setp.gt.f32	%p192, %f1088, 0f42D20000;
	selp.f32	%f197, 0f7F800000, %f1100, %p192;
	sub.f32 	%f1101, %f178, %f197;
	mul.f32 	%f1102, %f66, %f1101;
	mul.f32 	%f198, %f122, %f1102;
	mov.f64 	%fd432, %fd39;
	@!%p6 bra 	BB1_126;
	bra.uni 	BB1_125;

BB1_125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd39;
	}
	xor.b32  	%r304, %r303, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd39;
	}
	mov.b64 	%fd432, {%r305, %r304};

BB1_126:
	setp.eq.f32	%p574, %f2691, 0f00000000;
	@%p574 bra 	BB1_129;
	bra.uni 	BB1_127;

BB1_129:
	mov.u32 	%r306, 0;
	mov.b64 	%fd432, {%r306, %r56};
	bra.uni 	BB1_130;

BB1_127:
	setp.gt.s32	%p194, %r54, -1;
	@%p194 bra 	BB1_130;

	cvt.rzi.f64.f64	%fd289, %fd271;
	setp.neu.f64	%p195, %fd289, 0d4008000000000000;
	selp.f64	%fd432, 0dFFF8000000000000, %fd432, %p195;

BB1_130:
	selp.f64	%fd433, %fd432, %fd37, %p112;
	@%p12 bra 	BB1_138;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r604}, %fd271;
	}
	and.b32  	%r307, %r604, 2147483647;
	setp.ne.s32	%p197, %r307, 2146435072;
	@%p197 bra 	BB1_133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r308, %temp}, %fd271;
	}
	setp.eq.s32	%p198, %r308, 0;
	@%p198 bra 	BB1_137;
	bra.uni 	BB1_133;

BB1_137:
	mov.u32 	%r314, 0;
	mov.b64 	%fd433, {%r314, %r58};
	bra.uni 	BB1_138;

BB1_133:
	and.b32  	%r309, %r54, 2147483647;
	setp.ne.s32	%p199, %r309, 2146435072;
	@%p199 bra 	BB1_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd269;
	}
	setp.ne.s32	%p200, %r310, 0;
	mov.f64 	%fd433, %fd432;
	@%p200 bra 	BB1_138;

	selp.b32	%r312, %r60, %r59, %p6;
	mov.u32 	%r313, 0;
	mov.b64 	%fd433, {%r313, %r312};
	bra.uni 	BB1_138;

BB1_134:
	mov.f64 	%fd433, %fd432;

BB1_138:
	cvt.rn.f32.s32	%f2515, %r649;
	add.f32 	%f2514, %f2515, 0f3F800000;
	sub.f32 	%f2513, %f2514, %f2694;
	setp.eq.f32	%p575, %f2691, 0f3F800000;
	mov.f32 	%f2512, 0f00000000;
	mov.f32 	%f2511, 0f3DAAAABD;
	mov.f32 	%f2510, 0f3C4CAF63;
	mov.f32 	%f2509, 0f3B18F0FE;
	selp.f64	%fd292, 0d3FF0000000000000, %fd433, %p575;
	div.rn.f64 	%fd293, %fd36, %fd292;
	mul.f32 	%f1105, %f124, %f197;
	mul.f32 	%f1106, %f2513, %f178;
	sub.f32 	%f1107, %f1106, %f1105;
	cvt.f64.f32	%fd294, %f1107;
	mul.f64 	%fd295, %fd294, %fd293;
	cvt.f64.f32	%fd296, %f122;
	mul.f64 	%fd297, %fd296, %fd295;
	cvt.rn.f32.f64	%f199, %fd297;
	// inline asm
	rcp.approx.ftz.f32 %f1103,%f93;
	// inline asm
	mul.f32 	%f1108, %f1103, %f94;
	mul.f32 	%f1109, %f1108, %f1108;
	fma.rn.f32 	%f1112, %f2509, %f1109, %f2510;
	fma.rn.f32 	%f1114, %f1112, %f1109, %f2511;
	mul.rn.f32 	%f1115, %f1114, %f1109;
	mul.rn.f32 	%f1116, %f1115, %f1108;
	sub.f32 	%f1117, %f92, %f1108;
	neg.f32 	%f1118, %f1108;
	add.f32 	%f1119, %f1117, %f1117;
	fma.rn.f32 	%f1120, %f1118, %f92, %f1119;
	mul.rn.f32 	%f1121, %f1103, %f1120;
	add.f32 	%f1122, %f1116, %f1108;
	sub.f32 	%f1123, %f1108, %f1122;
	add.f32 	%f1124, %f1116, %f1123;
	add.f32 	%f1125, %f1121, %f1124;
	add.f32 	%f1126, %f1122, %f1125;
	sub.f32 	%f1127, %f1122, %f1126;
	add.f32 	%f1128, %f1125, %f1127;
	add.f32 	%f1129, %f95, %f1126;
	sub.f32 	%f1130, %f95, %f1129;
	add.f32 	%f1131, %f1126, %f1130;
	add.f32 	%f1132, %f1128, %f1131;
	add.f32 	%f1133, %f96, %f1132;
	add.f32 	%f1134, %f1129, %f1133;
	sub.f32 	%f1135, %f1129, %f1134;
	add.f32 	%f1136, %f1133, %f1135;
	mul.rn.f32 	%f1138, %f616, %f1134;
	neg.f32 	%f1139, %f1138;
	fma.rn.f32 	%f1140, %f616, %f1134, %f1139;
	fma.rn.f32 	%f1141, %f616, %f1136, %f1140;
	fma.rn.f32 	%f1143, %f2512, %f1134, %f1141;
	add.rn.f32 	%f1144, %f1138, %f1143;
	neg.f32 	%f1145, %f1144;
	add.rn.f32 	%f1146, %f1138, %f1145;
	add.rn.f32 	%f1147, %f1146, %f1143;
	mov.b32 	 %r315, %f1144;
	setp.eq.s32	%p202, %r315, 1118925336;
	add.s32 	%r316, %r315, -1;
	mov.b32 	 %f1148, %r316;
	add.f32 	%f1149, %f1147, 0f37000000;
	selp.f32	%f1150, %f1148, %f1144, %p202;
	selp.f32	%f200, %f1149, %f1147, %p202;
	mul.f32 	%f1151, %f1150, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1152, %f1151;
	fma.rn.f32 	%f1154, %f1152, %f812, %f1150;
	fma.rn.f32 	%f1156, %f1152, %f814, %f1154;
	mul.f32 	%f1157, %f1156, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1158, %f1157;
	add.f32 	%f1159, %f1152, 0f00000000;
	ex2.approx.f32 	%f1160, %f1159;
	mul.f32 	%f1161, %f1158, %f1160;
	setp.lt.f32	%p203, %f1150, 0fC2D20000;
	selp.f32	%f1162, 0f00000000, %f1161, %p203;
	setp.gt.f32	%p204, %f1150, 0f42D20000;
	selp.f32	%f2669, 0f7F800000, %f1162, %p204;
	setp.eq.f32	%p205, %f2669, 0f7F800000;
	@%p205 bra 	BB1_140;

	fma.rn.f32 	%f2669, %f2669, %f200, %f2669;

BB1_140:
	setp.eq.f32	%p577, %f89, 0f00000000;
	setp.geu.f32	%p576, %f89, 0f00000000;
	mov.b32 	 %r317, %f2669;
	xor.b32  	%r318, %r317, -2147483648;
	mov.b32 	 %f1163, %r318;
	selp.f32	%f204, %f1163, %f2669, %p4;
	selp.f32	%f2670, %f97, %f204, %p577;
	@%p576 bra 	BB1_142;

	cvt.rzi.f32.f32	%f1165, %f616;
	setp.neu.f32	%p207, %f1165, 0f40000000;
	selp.f32	%f2670, 0f7FFFFFFF, %f204, %p207;

BB1_142:
	abs.f32 	%f2523, %f89;
	setp.eq.f32	%p581, %f89, 0f3F800000;
	add.f32 	%f2522, %f2523, 0f40000000;
	mov.b32 	 %r605, %f2522;
	setp.gt.s32	%p580, %r605, 2139095039;
	setp.neu.f32	%p579, %f2523, 0f7F800000;
	selp.f32	%f2521, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p578, %f2523, 0f7F800000;
	add.f32 	%f2520, %f89, 0f40000000;
	mov.f32 	%f2519, 0f00000000;
	mov.f32 	%f2518, 0f3DAAAABD;
	mov.f32 	%f2517, 0f3C4CAF63;
	mov.f32 	%f2516, 0f3B18F0FE;
	selp.f32	%f1169, %f2520, %f2670, %p578;
	selp.f32	%f1171, %f1169, %f2521, %p579;
	selp.f32	%f1172, %f1171, %f2670, %p580;
	mul.f32 	%f1173, %f1172, 0fBF000000;
	selp.f32	%f1174, 0fBF000000, %f1173, %p581;
	mul.f32 	%f1175, %f1174, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1176, %f1175;
	fma.rn.f32 	%f1178, %f1176, %f812, %f1174;
	fma.rn.f32 	%f1180, %f1176, %f814, %f1178;
	mul.f32 	%f1181, %f1180, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1182, %f1181;
	add.f32 	%f1183, %f1176, 0f00000000;
	ex2.approx.f32 	%f1184, %f1183;
	mul.f32 	%f1185, %f1182, %f1184;
	setp.lt.f32	%p212, %f1174, 0fC2D20000;
	selp.f32	%f1186, 0f00000000, %f1185, %p212;
	setp.gt.f32	%p213, %f1174, 0f42D20000;
	selp.f32	%f208, 0f7F800000, %f1186, %p213;
	// inline asm
	rcp.approx.ftz.f32 %f1166,%f101;
	// inline asm
	mul.f32 	%f1187, %f1166, %f102;
	mul.f32 	%f1188, %f1187, %f1187;
	fma.rn.f32 	%f1191, %f2516, %f1188, %f2517;
	fma.rn.f32 	%f1193, %f1191, %f1188, %f2518;
	mul.rn.f32 	%f1194, %f1193, %f1188;
	mul.rn.f32 	%f1195, %f1194, %f1187;
	sub.f32 	%f1196, %f100, %f1187;
	neg.f32 	%f1197, %f1187;
	add.f32 	%f1198, %f1196, %f1196;
	fma.rn.f32 	%f1199, %f1197, %f100, %f1198;
	mul.rn.f32 	%f1200, %f1166, %f1199;
	add.f32 	%f1201, %f1195, %f1187;
	sub.f32 	%f1202, %f1187, %f1201;
	add.f32 	%f1203, %f1195, %f1202;
	add.f32 	%f1204, %f1200, %f1203;
	add.f32 	%f1205, %f1201, %f1204;
	sub.f32 	%f1206, %f1201, %f1205;
	add.f32 	%f1207, %f1204, %f1206;
	add.f32 	%f1208, %f103, %f1205;
	sub.f32 	%f1209, %f103, %f1208;
	add.f32 	%f1210, %f1205, %f1209;
	add.f32 	%f1211, %f1207, %f1210;
	add.f32 	%f1212, %f104, %f1211;
	add.f32 	%f1213, %f1208, %f1212;
	sub.f32 	%f1214, %f1208, %f1213;
	add.f32 	%f1215, %f1212, %f1214;
	mul.rn.f32 	%f1217, %f616, %f1213;
	neg.f32 	%f1218, %f1217;
	fma.rn.f32 	%f1219, %f616, %f1213, %f1218;
	fma.rn.f32 	%f1220, %f616, %f1215, %f1219;
	fma.rn.f32 	%f1222, %f2519, %f1213, %f1220;
	add.rn.f32 	%f1223, %f1217, %f1222;
	neg.f32 	%f1224, %f1223;
	add.rn.f32 	%f1225, %f1217, %f1224;
	add.rn.f32 	%f1226, %f1225, %f1222;
	mov.b32 	 %r319, %f1223;
	setp.eq.s32	%p214, %r319, 1118925336;
	add.s32 	%r320, %r319, -1;
	mov.b32 	 %f1227, %r320;
	add.f32 	%f1228, %f1226, 0f37000000;
	selp.f32	%f1229, %f1227, %f1223, %p214;
	selp.f32	%f209, %f1228, %f1226, %p214;
	mul.f32 	%f1230, %f1229, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1231, %f1230;
	fma.rn.f32 	%f1232, %f1231, %f812, %f1229;
	fma.rn.f32 	%f1233, %f1231, %f814, %f1232;
	mul.f32 	%f1234, %f1233, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1235, %f1234;
	add.f32 	%f1236, %f1231, 0f00000000;
	ex2.approx.f32 	%f1237, %f1236;
	mul.f32 	%f1238, %f1235, %f1237;
	setp.lt.f32	%p215, %f1229, 0fC2D20000;
	selp.f32	%f1239, 0f00000000, %f1238, %p215;
	setp.gt.f32	%p216, %f1229, 0f42D20000;
	selp.f32	%f2671, 0f7F800000, %f1239, %p216;
	setp.eq.f32	%p217, %f2671, 0f7F800000;
	@%p217 bra 	BB1_144;

	fma.rn.f32 	%f2671, %f2671, %f209, %f2671;

BB1_144:
	setp.eq.f32	%p583, %f98, 0f00000000;
	setp.geu.f32	%p582, %f98, 0f00000000;
	mov.b32 	 %r321, %f2671;
	xor.b32  	%r322, %r321, -2147483648;
	mov.b32 	 %f1240, %r322;
	selp.f32	%f213, %f1240, %f2671, %p5;
	selp.f32	%f2672, %f105, %f213, %p583;
	@%p582 bra 	BB1_146;

	cvt.rzi.f32.f32	%f1242, %f616;
	setp.neu.f32	%p219, %f1242, 0f40000000;
	selp.f32	%f2672, 0f7FFFFFFF, %f213, %p219;

BB1_146:
	abs.f32 	%f2527, %f98;
	setp.eq.f32	%p587, %f98, 0f3F800000;
	add.f32 	%f2526, %f2527, 0f40000000;
	mov.b32 	 %r606, %f2526;
	setp.gt.s32	%p586, %r606, 2139095039;
	setp.neu.f32	%p585, %f2527, 0f7F800000;
	selp.f32	%f2525, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p584, %f2527, 0f7F800000;
	add.f32 	%f2524, %f98, 0f40000000;
	selp.f32	%f1244, %f2524, %f2672, %p584;
	selp.f32	%f1246, %f1244, %f2525, %p585;
	selp.f32	%f1247, %f1246, %f2672, %p586;
	mul.f32 	%f1248, %f1247, 0fBF000000;
	selp.f32	%f1249, 0fBF000000, %f1248, %p587;
	mul.f32 	%f1250, %f1249, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1251, %f1250;
	fma.rn.f32 	%f1253, %f1251, %f812, %f1249;
	fma.rn.f32 	%f1255, %f1251, %f814, %f1253;
	mul.f32 	%f1256, %f1255, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1257, %f1256;
	add.f32 	%f1258, %f1251, 0f00000000;
	ex2.approx.f32 	%f1259, %f1258;
	mul.f32 	%f1260, %f1257, %f1259;
	setp.lt.f32	%p224, %f1249, 0fC2D20000;
	selp.f32	%f1261, 0f00000000, %f1260, %p224;
	setp.gt.f32	%p225, %f1249, 0f42D20000;
	selp.f32	%f217, 0f7F800000, %f1261, %p225;
	mul.f32 	%f1262, %f79, %f217;
	mul.f32 	%f1263, %f80, %f208;
	sub.f32 	%f1264, %f1263, %f1262;
	mul.f32 	%f1265, %f67, %f1264;
	mul.f32 	%f218, %f136, %f1265;
	mov.f64 	%fd435, %fd40;
	@!%p7 bra 	BB1_148;
	bra.uni 	BB1_147;

BB1_147:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd40;
	}
	xor.b32  	%r324, %r323, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r325, %temp}, %fd40;
	}
	mov.b64 	%fd435, {%r325, %r324};

BB1_148:
	setp.eq.f32	%p588, %f2691, 0f00000000;
	@%p588 bra 	BB1_151;
	bra.uni 	BB1_149;

BB1_151:
	mov.u32 	%r326, 0;
	mov.b64 	%fd435, {%r326, %r61};
	bra.uni 	BB1_152;

BB1_149:
	setp.gt.s32	%p227, %r54, -1;
	@%p227 bra 	BB1_152;

	mov.f64 	%fd402, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd299, %fd402;
	setp.neu.f64	%p228, %fd299, 0d4014000000000000;
	selp.f64	%fd435, 0dFFF8000000000000, %fd435, %p228;

BB1_152:
	cvt.f64.f32	%fd392, %f2691;
	add.f64 	%fd391, %fd392, 0d4014000000000000;
	selp.f64	%fd436, %fd435, %fd391, %p113;
	@%p13 bra 	BB1_160;

	mov.f64 	%fd393, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r608}, %fd393;
	}
	and.b32  	%r607, %r608, 2147483647;
	setp.ne.s32	%p230, %r607, 2146435072;
	@%p230 bra 	BB1_155;

	mov.f64 	%fd395, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd395;
	}
	setp.eq.s32	%p231, %r327, 0;
	@%p231 bra 	BB1_159;
	bra.uni 	BB1_155;

BB1_159:
	mov.u32 	%r331, 0;
	mov.b64 	%fd436, {%r331, %r64};
	bra.uni 	BB1_160;

BB1_155:
	and.b32  	%r328, %r54, 2147483647;
	setp.ne.s32	%p232, %r328, 2146435072;
	@%p232 bra 	BB1_156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r329, %temp}, %fd269;
	}
	setp.ne.s32	%p233, %r329, 0;
	mov.f64 	%fd436, %fd435;
	@%p233 bra 	BB1_160;

	mov.f64 	%fd394, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r614}, %fd394;
	}
	shr.s32 	%r613, %r614, 31;
	and.b32  	%r612, %r613, -2146435072;
	add.s32 	%r611, %r612, 2146435072;
	or.b32  	%r610, %r611, -2147483648;
	selp.b32	%r609, %r610, %r611, %p7;
	mov.u32 	%r330, 0;
	mov.b64 	%fd436, {%r330, %r609};
	bra.uni 	BB1_160;

BB1_156:
	mov.f64 	%fd436, %fd435;

BB1_160:
	setp.eq.f32	%p589, %f2691, 0f3F800000;
	selp.f64	%fd304, 0d3FF0000000000000, %fd436, %p589;
	div.rn.f64 	%fd74, %fd38, %fd304;
	mov.f64 	%fd438, %fd42;
	@!%p8 bra 	BB1_162;
	bra.uni 	BB1_161;

BB1_161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r332}, %fd42;
	}
	xor.b32  	%r333, %r332, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd42;
	}
	mov.b64 	%fd438, {%r334, %r333};

BB1_162:
	setp.eq.f32	%p235, %f80, 0f00000000;
	@%p235 bra 	BB1_165;
	bra.uni 	BB1_163;

BB1_165:
	mov.u32 	%r335, 0;
	selp.b32	%r336, %r66, 0, %p96;
	or.b32  	%r337, %r336, 2146435072;
	selp.b32	%r338, %r337, %r336, %p98;
	mov.b64 	%fd438, {%r335, %r338};
	bra.uni 	BB1_166;

BB1_163:
	setp.gt.s32	%p236, %r66, -1;
	@%p236 bra 	BB1_166;

	cvt.rzi.f64.f64	%fd306, %fd271;
	setp.neu.f64	%p237, %fd306, 0d4008000000000000;
	selp.f64	%fd438, 0dFFF8000000000000, %fd438, %p237;

BB1_166:
	selp.f64	%fd439, %fd438, %fd43, %p114;
	@%p14 bra 	BB1_174;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r615}, %fd271;
	}
	and.b32  	%r339, %r615, 2147483647;
	setp.ne.s32	%p241, %r339, 2146435072;
	@%p241 bra 	BB1_169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r340, %temp}, %fd271;
	}
	setp.eq.s32	%p242, %r340, 0;
	@%p242 bra 	BB1_173;
	bra.uni 	BB1_169;

BB1_173:
	mov.u32 	%r346, 0;
	mov.b64 	%fd439, {%r346, %r68};
	bra.uni 	BB1_174;

BB1_169:
	and.b32  	%r341, %r66, 2147483647;
	setp.ne.s32	%p243, %r341, 2146435072;
	@%p243 bra 	BB1_170;

	cvt.rn.f32.s32	%f2530, %r648;
	sub.f32 	%f2529, %f2530, %f2695;
	add.f32 	%f2528, %f2529, 0f3F800000;
	cvt.f64.f32	%fd396, %f2528;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r342, %temp}, %fd396;
	}
	setp.ne.s32	%p244, %r342, 0;
	mov.f64 	%fd439, %fd438;
	@%p244 bra 	BB1_174;

	selp.b32	%r344, %r60, %r59, %p8;
	mov.u32 	%r345, 0;
	mov.b64 	%fd439, {%r345, %r344};
	bra.uni 	BB1_174;

BB1_170:
	mov.f64 	%fd439, %fd438;

BB1_174:
	setp.eq.f32	%p245, %f80, 0f3F800000;
	selp.f64	%fd308, 0d3FF0000000000000, %fd439, %p245;
	cvt.f64.f32	%fd309, %f208;
	mul.f64 	%fd84, %fd309, %fd308;
	mov.f64 	%fd441, %fd45;
	@!%p9 bra 	BB1_176;
	bra.uni 	BB1_175;

BB1_175:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r347}, %fd45;
	}
	xor.b32  	%r348, %r347, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd45;
	}
	mov.b64 	%fd441, {%r349, %r348};

BB1_176:
	setp.eq.f32	%p246, %f79, 0f00000000;
	@%p246 bra 	BB1_179;
	bra.uni 	BB1_177;

BB1_179:
	mov.u32 	%r350, 0;
	selp.b32	%r351, %r69, 0, %p96;
	or.b32  	%r352, %r351, 2146435072;
	selp.b32	%r353, %r352, %r351, %p98;
	mov.b64 	%fd441, {%r350, %r353};
	bra.uni 	BB1_180;

BB1_177:
	setp.gt.s32	%p247, %r69, -1;
	@%p247 bra 	BB1_180;

	cvt.rzi.f64.f64	%fd311, %fd271;
	setp.neu.f64	%p248, %fd311, 0d4008000000000000;
	selp.f64	%fd441, 0dFFF8000000000000, %fd441, %p248;

BB1_180:
	cvt.rn.f32.s32	%f2532, %r648;
	sub.f32 	%f2531, %f2532, %f2695;
	cvt.f64.f32	%fd398, %f2531;
	add.f64 	%fd397, %fd398, 0d4008000000000000;
	selp.f64	%fd442, %fd441, %fd397, %p115;
	@%p15 bra 	BB1_188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r616}, %fd271;
	}
	and.b32  	%r354, %r616, 2147483647;
	setp.ne.s32	%p252, %r354, 2146435072;
	@%p252 bra 	BB1_183;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r355, %temp}, %fd271;
	}
	setp.eq.s32	%p253, %r355, 0;
	@%p253 bra 	BB1_187;
	bra.uni 	BB1_183;

BB1_187:
	mov.u32 	%r361, 0;
	mov.b64 	%fd442, {%r361, %r71};
	bra.uni 	BB1_188;

BB1_183:
	and.b32  	%r356, %r69, 2147483647;
	setp.ne.s32	%p254, %r356, 2146435072;
	@%p254 bra 	BB1_184;

	cvt.rn.f32.s32	%f2534, %r648;
	sub.f32 	%f2533, %f2534, %f2695;
	cvt.f64.f32	%fd399, %f2533;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r357, %temp}, %fd399;
	}
	setp.ne.s32	%p255, %r357, 0;
	mov.f64 	%fd442, %fd441;
	@%p255 bra 	BB1_188;

	selp.b32	%r359, %r60, %r59, %p9;
	mov.u32 	%r360, 0;
	mov.b64 	%fd442, {%r360, %r359};
	bra.uni 	BB1_188;

BB1_184:
	mov.f64 	%fd442, %fd441;

BB1_188:
	cvt.f64.f32	%fd400, %f136;
	mov.f32 	%f2538, 0f00000000;
	mov.f32 	%f2537, 0f3DAAAABD;
	mov.f32 	%f2536, 0f3C4CAF63;
	mov.f32 	%f2535, 0f3B18F0FE;
	setp.eq.f32	%p256, %f79, 0f3F800000;
	selp.f64	%fd313, 0d3FF0000000000000, %fd442, %p256;
	cvt.f64.f32	%fd314, %f217;
	mul.f64 	%fd315, %fd314, %fd313;
	sub.f64 	%fd316, %fd84, %fd315;
	mul.f64 	%fd317, %fd74, %fd316;
	mul.f64 	%fd319, %fd400, %fd317;
	mul.f32 	%f1268, %f68, %f218;
	cvt.f64.f32	%fd320, %f1268;
	sub.f64 	%fd321, %fd320, %fd319;
	cvt.rn.f32.f64	%f219, %fd321;
	// inline asm
	rcp.approx.ftz.f32 %f1266,%f924;
	// inline asm
	mul.f32 	%f1269, %f1266, %f164;
	mul.f32 	%f1270, %f1269, %f1269;
	fma.rn.f32 	%f1273, %f2535, %f1270, %f2536;
	fma.rn.f32 	%f1275, %f1273, %f1270, %f2537;
	mul.rn.f32 	%f1276, %f1275, %f1270;
	mul.rn.f32 	%f1277, %f1276, %f1269;
	sub.f32 	%f1278, %f162, %f1269;
	neg.f32 	%f1279, %f1269;
	add.f32 	%f1280, %f1278, %f1278;
	fma.rn.f32 	%f1281, %f1279, %f162, %f1280;
	mul.rn.f32 	%f1282, %f1266, %f1281;
	add.f32 	%f1283, %f1277, %f1269;
	sub.f32 	%f1284, %f1269, %f1283;
	add.f32 	%f1285, %f1277, %f1284;
	add.f32 	%f1286, %f1282, %f1285;
	add.f32 	%f1287, %f1283, %f1286;
	sub.f32 	%f1288, %f1283, %f1287;
	add.f32 	%f1289, %f1286, %f1288;
	add.f32 	%f1290, %f165, %f1287;
	sub.f32 	%f1291, %f165, %f1290;
	add.f32 	%f1292, %f1287, %f1291;
	add.f32 	%f1293, %f1289, %f1292;
	add.f32 	%f1294, %f166, %f1293;
	add.f32 	%f1295, %f1290, %f1294;
	sub.f32 	%f1296, %f1290, %f1295;
	add.f32 	%f1297, %f1294, %f1296;
	mul.rn.f32 	%f1299, %f616, %f1295;
	neg.f32 	%f1300, %f1299;
	fma.rn.f32 	%f1301, %f616, %f1295, %f1300;
	fma.rn.f32 	%f1302, %f616, %f1297, %f1301;
	fma.rn.f32 	%f1304, %f2538, %f1295, %f1302;
	add.rn.f32 	%f1305, %f1299, %f1304;
	neg.f32 	%f1306, %f1305;
	add.rn.f32 	%f1307, %f1299, %f1306;
	add.rn.f32 	%f1308, %f1307, %f1304;
	mov.b32 	 %r362, %f1305;
	setp.eq.s32	%p257, %r362, 1118925336;
	add.s32 	%r363, %r362, -1;
	mov.b32 	 %f1309, %r363;
	add.f32 	%f1310, %f1308, 0f37000000;
	selp.f32	%f1311, %f1309, %f1305, %p257;
	selp.f32	%f220, %f1310, %f1308, %p257;
	mul.f32 	%f1312, %f1311, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1313, %f1312;
	fma.rn.f32 	%f1315, %f1313, %f812, %f1311;
	fma.rn.f32 	%f1317, %f1313, %f814, %f1315;
	mul.f32 	%f1318, %f1317, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1319, %f1318;
	add.f32 	%f1320, %f1313, 0f00000000;
	ex2.approx.f32 	%f1321, %f1320;
	mul.f32 	%f1322, %f1319, %f1321;
	setp.lt.f32	%p258, %f1311, 0fC2D20000;
	selp.f32	%f1323, 0f00000000, %f1322, %p258;
	setp.gt.f32	%p259, %f1311, 0f42D20000;
	selp.f32	%f2673, 0f7F800000, %f1323, %p259;
	setp.eq.f32	%p260, %f2673, 0f7F800000;
	@%p260 bra 	BB1_190;

	fma.rn.f32 	%f2673, %f2673, %f220, %f2673;

BB1_190:
	setp.eq.f32	%p590, %f160, 0f00000000;
	mov.b32 	 %r364, %f2673;
	xor.b32  	%r365, %r364, -2147483648;
	mov.b32 	 %f1324, %r365;
	selp.f32	%f2675, %f1324, %f2673, %p16;
	@%p590 bra 	BB1_193;
	bra.uni 	BB1_191;

BB1_193:
	add.f32 	%f1327, %f160, %f160;
	selp.f32	%f2675, %f1327, 0f00000000, %p89;
	bra.uni 	BB1_194;

BB1_191:
	setp.geu.f32	%p262, %f160, 0f00000000;
	@%p262 bra 	BB1_194;

	cvt.rzi.f32.f32	%f1326, %f616;
	setp.neu.f32	%p263, %f1326, 0f40000000;
	selp.f32	%f2675, 0f7FFFFFFF, %f2675, %p263;

BB1_194:
	abs.f32 	%f2540, %f160;
	add.f32 	%f2539, %f2540, 0f40000000;
	mov.b32 	 %r617, %f2539;
	setp.lt.s32	%p591, %r617, 2139095040;
	@%p591 bra 	BB1_199;

	abs.f32 	%f2584, %f160;
	setp.gtu.f32	%p266, %f2584, 0f7F800000;
	@%p266 bra 	BB1_198;
	bra.uni 	BB1_196;

BB1_198:
	add.f32 	%f2675, %f160, 0f40000000;
	bra.uni 	BB1_199;

BB1_196:
	abs.f32 	%f2585, %f160;
	setp.neu.f32	%p267, %f2585, 0f7F800000;
	@%p267 bra 	BB1_199;

	selp.f32	%f2675, 0fFF800000, 0f7F800000, %p16;

BB1_199:
	setp.eq.f32	%p592, %f160, 0f3F800000;
	mov.f32 	%f2544, 0f00000000;
	mov.f32 	%f2543, 0f3DAAAABD;
	mov.f32 	%f2542, 0f3C4CAF63;
	mov.f32 	%f2541, 0f3B18F0FE;
	mul.f32 	%f1330, %f2675, 0fBF000000;
	selp.f32	%f1331, 0fBF000000, %f1330, %p592;
	mul.f32 	%f1332, %f1331, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1333, %f1332;
	fma.rn.f32 	%f1335, %f1333, %f812, %f1331;
	fma.rn.f32 	%f1337, %f1333, %f814, %f1335;
	mul.f32 	%f1338, %f1337, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1339, %f1338;
	add.f32 	%f1340, %f1333, 0f00000000;
	ex2.approx.f32 	%f1341, %f1340;
	mul.f32 	%f1342, %f1339, %f1341;
	setp.lt.f32	%p269, %f1331, 0fC2D20000;
	selp.f32	%f1343, 0f00000000, %f1342, %p269;
	setp.gt.f32	%p270, %f1331, 0f42D20000;
	selp.f32	%f231, 0f7F800000, %f1343, %p270;
	// inline asm
	rcp.approx.ftz.f32 %f1328,%f1002;
	// inline asm
	mul.f32 	%f1344, %f1328, %f183;
	mul.f32 	%f1345, %f1344, %f1344;
	fma.rn.f32 	%f1348, %f2541, %f1345, %f2542;
	fma.rn.f32 	%f1350, %f1348, %f1345, %f2543;
	mul.rn.f32 	%f1351, %f1350, %f1345;
	mul.rn.f32 	%f1352, %f1351, %f1344;
	sub.f32 	%f1353, %f181, %f1344;
	neg.f32 	%f1354, %f1344;
	add.f32 	%f1355, %f1353, %f1353;
	fma.rn.f32 	%f1356, %f1354, %f181, %f1355;
	mul.rn.f32 	%f1357, %f1328, %f1356;
	add.f32 	%f1358, %f1352, %f1344;
	sub.f32 	%f1359, %f1344, %f1358;
	add.f32 	%f1360, %f1352, %f1359;
	add.f32 	%f1361, %f1357, %f1360;
	add.f32 	%f1362, %f1358, %f1361;
	sub.f32 	%f1363, %f1358, %f1362;
	add.f32 	%f1364, %f1361, %f1363;
	add.f32 	%f1365, %f184, %f1362;
	sub.f32 	%f1366, %f184, %f1365;
	add.f32 	%f1367, %f1362, %f1366;
	add.f32 	%f1368, %f1364, %f1367;
	add.f32 	%f1369, %f185, %f1368;
	add.f32 	%f1370, %f1365, %f1369;
	sub.f32 	%f1371, %f1365, %f1370;
	add.f32 	%f1372, %f1369, %f1371;
	mul.rn.f32 	%f1374, %f616, %f1370;
	neg.f32 	%f1375, %f1374;
	fma.rn.f32 	%f1376, %f616, %f1370, %f1375;
	fma.rn.f32 	%f1377, %f616, %f1372, %f1376;
	fma.rn.f32 	%f1379, %f2544, %f1370, %f1377;
	add.rn.f32 	%f1380, %f1374, %f1379;
	neg.f32 	%f1381, %f1380;
	add.rn.f32 	%f1382, %f1374, %f1381;
	add.rn.f32 	%f1383, %f1382, %f1379;
	mov.b32 	 %r366, %f1380;
	setp.eq.s32	%p271, %r366, 1118925336;
	add.s32 	%r367, %r366, -1;
	mov.b32 	 %f1384, %r367;
	add.f32 	%f1385, %f1383, 0f37000000;
	selp.f32	%f1386, %f1384, %f1380, %p271;
	selp.f32	%f232, %f1385, %f1383, %p271;
	mul.f32 	%f1387, %f1386, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1388, %f1387;
	fma.rn.f32 	%f1389, %f1388, %f812, %f1386;
	fma.rn.f32 	%f1390, %f1388, %f814, %f1389;
	mul.f32 	%f1391, %f1390, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1392, %f1391;
	add.f32 	%f1393, %f1388, 0f00000000;
	ex2.approx.f32 	%f1394, %f1393;
	mul.f32 	%f1395, %f1392, %f1394;
	setp.lt.f32	%p272, %f1386, 0fC2D20000;
	selp.f32	%f1396, 0f00000000, %f1395, %p272;
	setp.gt.f32	%p273, %f1386, 0f42D20000;
	selp.f32	%f2676, 0f7F800000, %f1396, %p273;
	setp.eq.f32	%p274, %f2676, 0f7F800000;
	@%p274 bra 	BB1_201;

	fma.rn.f32 	%f2676, %f2676, %f232, %f2676;

BB1_201:
	setp.eq.f32	%p595, %f179, 0f00000000;
	mov.b32 	 %r368, %f2676;
	xor.b32  	%r369, %r368, -2147483648;
	mov.b32 	 %f1397, %r369;
	selp.f32	%f2678, %f1397, %f2676, %p17;
	@%p595 bra 	BB1_204;
	bra.uni 	BB1_202;

BB1_204:
	add.f32 	%f1400, %f179, %f179;
	selp.f32	%f2678, %f1400, 0f00000000, %p89;
	bra.uni 	BB1_205;

BB1_202:
	setp.geu.f32	%p276, %f179, 0f00000000;
	@%p276 bra 	BB1_205;

	cvt.rzi.f32.f32	%f1399, %f616;
	setp.neu.f32	%p277, %f1399, 0f40000000;
	selp.f32	%f2678, 0f7FFFFFFF, %f2678, %p277;

BB1_205:
	abs.f32 	%f2592, %f179;
	add.f32 	%f2591, %f2592, 0f40000000;
	mov.b32 	 %r633, %f2591;
	setp.lt.s32	%p596, %r633, 2139095040;
	@%p596 bra 	BB1_210;

	abs.f32 	%f2582, %f179;
	setp.gtu.f32	%p280, %f2582, 0f7F800000;
	@%p280 bra 	BB1_209;
	bra.uni 	BB1_207;

BB1_209:
	add.f32 	%f2678, %f179, 0f40000000;
	bra.uni 	BB1_210;

BB1_207:
	abs.f32 	%f2583, %f179;
	setp.neu.f32	%p281, %f2583, 0f7F800000;
	@%p281 bra 	BB1_210;

	selp.f32	%f2678, 0fFF800000, 0f7F800000, %p17;

BB1_210:
	setp.eq.f32	%p597, %f179, 0f3F800000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r620}, %fd271;
	}
	bfe.u32 	%r619, %r620, 20, 11;
	add.s32 	%r618, %r619, -1012;
	mov.u64 	%rd98, 4613937818241073152;
	shl.b64 	%rd97, %rd98, %r618;
	mul.f32 	%f1401, %f2678, 0fBF000000;
	selp.f32	%f1402, 0fBF000000, %f1401, %p597;
	mul.f32 	%f1403, %f1402, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1404, %f1403;
	fma.rn.f32 	%f1406, %f1404, %f812, %f1402;
	fma.rn.f32 	%f1408, %f1404, %f814, %f1406;
	mul.f32 	%f1409, %f1408, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1410, %f1409;
	add.f32 	%f1411, %f1404, 0f00000000;
	ex2.approx.f32 	%f1412, %f1411;
	mul.f32 	%f1413, %f1410, %f1412;
	setp.lt.f32	%p283, %f1402, 0fC2D20000;
	selp.f32	%f1414, 0f00000000, %f1413, %p283;
	setp.gt.f32	%p284, %f1402, 0f42D20000;
	selp.f32	%f243, 0f7F800000, %f1414, %p284;
	cvt.f64.f32	%fd94, %f125;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd94;
	}
	abs.f64 	%fd95, %fd94;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd95;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd444, [retval0+0];
	
	//{
	}// Callseq End 13
	setp.gt.s32	%p285, %r77, -1;
	setp.lt.s32	%p286, %r77, 0;
	setp.ne.s64	%p287, %rd97, -9223372036854775808;
	and.pred  	%p18, %p286, %p96;
	or.pred  	%p289, %p285, %p287;
	@%p289 bra 	BB1_212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r370}, %fd444;
	}
	xor.b32  	%r371, %r370, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r372, %temp}, %fd444;
	}
	mov.b64 	%fd444, {%r372, %r371};

BB1_212:
	setp.eq.f32	%p290, %f125, 0f00000000;
	@%p290 bra 	BB1_215;
	bra.uni 	BB1_213;

BB1_215:
	mov.u32 	%r373, 0;
	selp.b32	%r374, %r77, 0, %p96;
	or.b32  	%r375, %r374, 2146435072;
	selp.b32	%r376, %r375, %r374, %p98;
	mov.b64 	%fd444, {%r373, %r376};
	bra.uni 	BB1_216;

BB1_213:
	@%p285 bra 	BB1_216;

	cvt.rzi.f64.f64	%fd324, %fd271;
	setp.neu.f64	%p292, %fd324, 0d4008000000000000;
	selp.f64	%fd444, 0dFFF8000000000000, %fd444, %p292;

BB1_216:
	add.f64 	%fd445, %fd94, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r377}, %fd445;
	}
	and.b32  	%r378, %r377, 2146435072;
	setp.ne.s32	%p295, %r378, 2146435072;
	@%p295 bra 	BB1_217;

	setp.gtu.f64	%p296, %fd95, 0d7FF0000000000000;
	@%p296 bra 	BB1_226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r632}, %fd271;
	}
	and.b32  	%r379, %r632, 2147483647;
	setp.ne.s32	%p297, %r379, 2146435072;
	@%p297 bra 	BB1_221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r380, %temp}, %fd271;
	}
	setp.eq.s32	%p298, %r380, 0;
	@%p298 bra 	BB1_225;
	bra.uni 	BB1_221;

BB1_225:
	mov.u32 	%r385, 0;
	setp.gt.f64	%p302, %fd95, 0d3FF0000000000000;
	selp.b32	%r386, 2146435072, 0, %p302;
	xor.b32  	%r387, %r386, 2146435072;
	selp.b32	%r388, %r387, %r386, %p98;
	setp.eq.f32	%p303, %f125, 0fBF800000;
	selp.b32	%r389, 1072693248, %r388, %p303;
	mov.b64 	%fd445, {%r385, %r389};
	bra.uni 	BB1_226;

BB1_217:
	mov.f64 	%fd445, %fd444;

BB1_226:
	mul.f32 	%f1415, %f125, %f231;
	mul.f32 	%f1416, %f124, %f243;
	sub.f32 	%f1417, %f1415, %f1416;
	mul.f32 	%f1418, %f67, %f1417;
	mul.f32 	%f244, %f122, %f1418;
	setp.eq.f32	%p304, %f125, 0f3F800000;
	selp.f64	%fd326, 0d3FF0000000000000, %fd445, %p304;
	cvt.f64.f32	%fd327, %f231;
	mul.f64 	%fd106, %fd327, %fd326;
	cvt.f64.f32	%fd107, %f124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd107;
	}
	abs.f64 	%fd108, %fd107;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd108;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd447, [retval0+0];
	
	//{
	}// Callseq End 14
	setp.gt.s32	%p305, %r78, -1;
	setp.lt.s32	%p306, %r78, 0;
	and.pred  	%p19, %p306, %p96;
	or.pred  	%p309, %p305, %p287;
	@%p309 bra 	BB1_228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r390}, %fd447;
	}
	xor.b32  	%r391, %r390, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r392, %temp}, %fd447;
	}
	mov.b64 	%fd447, {%r392, %r391};

BB1_228:
	setp.eq.f32	%p310, %f124, 0f00000000;
	@%p310 bra 	BB1_231;
	bra.uni 	BB1_229;

BB1_231:
	mov.u32 	%r393, 0;
	selp.b32	%r394, %r78, 0, %p96;
	or.b32  	%r395, %r394, 2146435072;
	selp.b32	%r396, %r395, %r394, %p98;
	mov.b64 	%fd447, {%r393, %r396};
	bra.uni 	BB1_232;

BB1_229:
	@%p305 bra 	BB1_232;

	cvt.rzi.f64.f64	%fd330, %fd271;
	setp.neu.f64	%p312, %fd330, 0d4008000000000000;
	selp.f64	%fd447, 0dFFF8000000000000, %fd447, %p312;

BB1_232:
	add.f64 	%fd448, %fd107, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r397}, %fd448;
	}
	and.b32  	%r398, %r397, 2146435072;
	setp.ne.s32	%p315, %r398, 2146435072;
	@%p315 bra 	BB1_233;

	setp.gtu.f64	%p316, %fd108, 0d7FF0000000000000;
	@%p316 bra 	BB1_242;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r631}, %fd271;
	}
	and.b32  	%r399, %r631, 2147483647;
	setp.ne.s32	%p317, %r399, 2146435072;
	@%p317 bra 	BB1_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r400, %temp}, %fd271;
	}
	setp.eq.s32	%p318, %r400, 0;
	@%p318 bra 	BB1_241;
	bra.uni 	BB1_237;

BB1_241:
	mov.u32 	%r405, 0;
	setp.gt.f64	%p322, %fd108, 0d3FF0000000000000;
	selp.b32	%r406, 2146435072, 0, %p322;
	xor.b32  	%r407, %r406, 2146435072;
	selp.b32	%r408, %r407, %r406, %p98;
	setp.eq.f32	%p323, %f124, 0fBF800000;
	selp.b32	%r409, 1072693248, %r408, %p323;
	mov.b64 	%fd448, {%r405, %r409};
	bra.uni 	BB1_242;

BB1_233:
	mov.f64 	%fd448, %fd447;

BB1_242:
	cvt.f64.f32	%fd403, %f122;
	mov.f32 	%f2679, 0f00000000;
	setp.eq.f32	%p324, %f124, 0f3F800000;
	selp.f64	%fd332, 0d3FF0000000000000, %fd448, %p324;
	cvt.f64.f32	%fd333, %f243;
	mul.f64 	%fd334, %fd333, %fd332;
	sub.f64 	%fd335, %fd106, %fd334;
	mul.f64 	%fd336, %fd74, %fd335;
	mul.f64 	%fd338, %fd403, %fd336;
	mul.f32 	%f1420, %f68, %f244;
	cvt.f64.f32	%fd339, %f1420;
	sub.f64 	%fd340, %fd339, %fd338;
	cvt.rn.f32.f64	%f1421, %fd340;
	add.f32 	%f245, %f218, %f244;
	add.f32 	%f246, %f219, %f1421;
	mul.f32 	%f247, %f122, %f136;
	setp.leu.f32	%p325, %f137, 0f3C23D70A;
	@%p325 bra 	BB1_244;

	div.rn.f32 	%f1422, %f138, %f137;
	add.f32 	%f2679, %f1422, 0fBF800000;

BB1_244:
	mov.f32 	%f2680, 0f00000000;
	@%p325 bra 	BB1_262;

	setp.ne.s64	%p327, %rd12, -9223372036854775808;
	setp.eq.s64	%p328, %rd12, -9223372036854775808;
	cvt.f64.f32	%fd119, %f137;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd119;
	}
	abs.f64 	%fd120, %fd119;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd120;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd450, [retval0+0];
	
	//{
	}// Callseq End 15
	setp.gt.s32	%p329, %r79, -1;
	setp.lt.s32	%p330, %r79, 0;
	and.pred  	%p20, %p330, %p328;
	or.pred  	%p331, %p329, %p327;
	@%p331 bra 	BB1_247;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r410}, %fd450;
	}
	xor.b32  	%r411, %r410, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r412, %temp}, %fd450;
	}
	mov.b64 	%fd450, {%r412, %r411};

BB1_247:
	setp.eq.f32	%p332, %f137, 0f00000000;
	@%p332 bra 	BB1_250;
	bra.uni 	BB1_248;

BB1_250:
	setp.lt.s32	%p335, %r72, 0;
	mov.u32 	%r413, 0;
	selp.b32	%r414, %r79, 0, %p328;
	or.b32  	%r415, %r414, 2146435072;
	selp.b32	%r416, %r415, %r414, %p335;
	mov.b64 	%fd450, {%r413, %r416};
	bra.uni 	BB1_251;

BB1_248:
	@%p329 bra 	BB1_251;

	cvt.rzi.f64.f64	%fd343, %fd277;
	setp.neu.f64	%p334, %fd343, 0d4000000000000000;
	selp.f64	%fd450, 0dFFF8000000000000, %fd450, %p334;

BB1_251:
	add.f64 	%fd451, %fd119, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd451;
	}
	and.b32  	%r418, %r417, 2146435072;
	setp.ne.s32	%p337, %r418, 2146435072;
	@%p337 bra 	BB1_252;

	setp.gtu.f64	%p338, %fd120, 0d7FF0000000000000;
	@%p338 bra 	BB1_261;

	and.b32  	%r419, %r72, 2147483647;
	setp.ne.s32	%p339, %r419, 2146435072;
	@%p339 bra 	BB1_256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd277;
	}
	setp.eq.s32	%p340, %r420, 0;
	@%p340 bra 	BB1_260;
	bra.uni 	BB1_256;

BB1_260:
	setp.lt.s32	%p343, %r72, 0;
	mov.u32 	%r426, 0;
	setp.gt.f64	%p344, %fd120, 0d3FF0000000000000;
	selp.b32	%r427, 2146435072, 0, %p344;
	xor.b32  	%r428, %r427, 2146435072;
	selp.b32	%r429, %r428, %r427, %p343;
	setp.eq.f32	%p345, %f137, 0fBF800000;
	selp.b32	%r430, 1072693248, %r429, %p345;
	mov.b64 	%fd451, {%r426, %r430};
	bra.uni 	BB1_261;

BB1_252:
	mov.f64 	%fd451, %fd450;

BB1_261:
	setp.eq.f32	%p346, %f137, 0f3F800000;
	selp.f64	%fd345, 0d3FF0000000000000, %fd451, %p346;
	cvt.f64.f32	%fd346, %f138;
	div.rn.f64 	%fd347, %fd346, %fd345;
	cvt.rn.f32.f64	%f2680, %fd347;

BB1_262:
	mov.f32 	%f1424, 0f47C35000;
	min.f32 	%f1425, %f2680, %f1424;
	cvt.f64.f32	%fd131, %f1425;
	min.f32 	%f252, %f2679, %f1424;
	fma.rn.f32 	%f2649, %f252, %f157, %f2649;
	cvt.f64.f32	%fd132, %f157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd132;
	}
	abs.f64 	%fd133, %fd132;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd133;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd453, [retval0+0];
	
	//{
	}// Callseq End 16
	setp.gt.s32	%p347, %r80, -1;
	setp.lt.s32	%p348, %r80, 0;
	setp.ne.s64	%p349, %rd12, -9223372036854775808;
	setp.eq.s64	%p350, %rd12, -9223372036854775808;
	and.pred  	%p21, %p348, %p350;
	or.pred  	%p351, %p347, %p349;
	@%p351 bra 	BB1_264;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r431}, %fd453;
	}
	xor.b32  	%r432, %r431, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r433, %temp}, %fd453;
	}
	mov.b64 	%fd453, {%r433, %r432};

BB1_264:
	setp.eq.f32	%p352, %f157, 0f00000000;
	@%p352 bra 	BB1_267;
	bra.uni 	BB1_265;

BB1_267:
	setp.lt.s32	%p355, %r72, 0;
	mov.u32 	%r434, 0;
	selp.b32	%r435, %r80, 0, %p350;
	or.b32  	%r436, %r435, 2146435072;
	selp.b32	%r437, %r436, %r435, %p355;
	mov.b64 	%fd453, {%r434, %r437};
	bra.uni 	BB1_268;

BB1_265:
	@%p347 bra 	BB1_268;

	cvt.rzi.f64.f64	%fd350, %fd277;
	setp.neu.f64	%p354, %fd350, 0d4000000000000000;
	selp.f64	%fd453, 0dFFF8000000000000, %fd453, %p354;

BB1_268:
	add.f64 	%fd454, %fd132, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r438}, %fd454;
	}
	and.b32  	%r439, %r438, 2146435072;
	setp.ne.s32	%p357, %r439, 2146435072;
	@%p357 bra 	BB1_269;

	setp.gtu.f64	%p358, %fd133, 0d7FF0000000000000;
	@%p358 bra 	BB1_278;

	and.b32  	%r440, %r72, 2147483647;
	setp.ne.s32	%p359, %r440, 2146435072;
	@%p359 bra 	BB1_273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r441, %temp}, %fd277;
	}
	setp.eq.s32	%p360, %r441, 0;
	@%p360 bra 	BB1_277;
	bra.uni 	BB1_273;

BB1_277:
	setp.lt.s32	%p363, %r72, 0;
	mov.u32 	%r447, 0;
	setp.gt.f64	%p364, %fd133, 0d3FF0000000000000;
	selp.b32	%r448, 2146435072, 0, %p364;
	xor.b32  	%r449, %r448, 2146435072;
	selp.b32	%r450, %r449, %r448, %p363;
	setp.eq.f32	%p365, %f157, 0fBF800000;
	selp.b32	%r451, 1072693248, %r450, %p365;
	mov.b64 	%fd454, {%r447, %r451};
	bra.uni 	BB1_278;

BB1_269:
	mov.f64 	%fd454, %fd453;

BB1_278:
	setp.eq.f32	%p366, %f157, 0f3F800000;
	selp.f64	%fd352, 0d3FF0000000000000, %fd454, %p366;
	mul.f64 	%fd353, %fd131, %fd352;
	mul.f32 	%f1426, %f252, %f158;
	cvt.f64.f32	%fd354, %f1426;
	sub.f64 	%fd355, %fd354, %fd353;
	cvt.f64.f32	%fd356, %f2654;
	add.f64 	%fd357, %fd356, %fd355;
	cvt.rn.f32.f64	%f2654, %fd357;
	fma.rn.f32 	%f2648, %f252, %f198, %f2648;
	cvt.f64.f32	%fd144, %f198;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd144;
	}
	abs.f64 	%fd145, %fd144;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd145;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd456, [retval0+0];
	
	//{
	}// Callseq End 17
	setp.gt.s32	%p367, %r81, -1;
	setp.lt.s32	%p368, %r81, 0;
	and.pred  	%p22, %p368, %p350;
	or.pred  	%p371, %p367, %p349;
	@%p371 bra 	BB1_280;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r452}, %fd456;
	}
	xor.b32  	%r453, %r452, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r454, %temp}, %fd456;
	}
	mov.b64 	%fd456, {%r454, %r453};

BB1_280:
	setp.eq.f32	%p372, %f198, 0f00000000;
	@%p372 bra 	BB1_283;
	bra.uni 	BB1_281;

BB1_283:
	setp.lt.s32	%p375, %r72, 0;
	mov.u32 	%r455, 0;
	selp.b32	%r456, %r81, 0, %p350;
	or.b32  	%r457, %r456, 2146435072;
	selp.b32	%r458, %r457, %r456, %p375;
	mov.b64 	%fd456, {%r455, %r458};
	bra.uni 	BB1_284;

BB1_281:
	@%p367 bra 	BB1_284;

	cvt.rzi.f64.f64	%fd360, %fd277;
	setp.neu.f64	%p374, %fd360, 0d4000000000000000;
	selp.f64	%fd456, 0dFFF8000000000000, %fd456, %p374;

BB1_284:
	add.f64 	%fd457, %fd144, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r459}, %fd457;
	}
	and.b32  	%r460, %r459, 2146435072;
	setp.ne.s32	%p377, %r460, 2146435072;
	@%p377 bra 	BB1_285;

	setp.gtu.f64	%p378, %fd145, 0d7FF0000000000000;
	@%p378 bra 	BB1_294;

	and.b32  	%r461, %r72, 2147483647;
	setp.ne.s32	%p379, %r461, 2146435072;
	@%p379 bra 	BB1_289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r462, %temp}, %fd277;
	}
	setp.eq.s32	%p380, %r462, 0;
	@%p380 bra 	BB1_293;
	bra.uni 	BB1_289;

BB1_293:
	setp.lt.s32	%p383, %r72, 0;
	mov.u32 	%r468, 0;
	setp.gt.f64	%p384, %fd145, 0d3FF0000000000000;
	selp.b32	%r469, 2146435072, 0, %p384;
	xor.b32  	%r470, %r469, 2146435072;
	selp.b32	%r471, %r470, %r469, %p383;
	setp.eq.f32	%p385, %f198, 0fBF800000;
	selp.b32	%r472, 1072693248, %r471, %p385;
	mov.b64 	%fd457, {%r468, %r472};
	bra.uni 	BB1_294;

BB1_285:
	mov.f64 	%fd457, %fd456;

BB1_294:
	setp.eq.f32	%p386, %f198, 0f3F800000;
	selp.f64	%fd362, 0d3FF0000000000000, %fd457, %p386;
	mul.f64 	%fd363, %fd131, %fd362;
	mul.f32 	%f1427, %f252, %f199;
	cvt.f64.f32	%fd364, %f1427;
	sub.f64 	%fd365, %fd364, %fd363;
	cvt.f64.f32	%fd366, %f2653;
	add.f64 	%fd367, %fd366, %fd365;
	cvt.rn.f32.f64	%f2653, %fd367;
	fma.rn.f32 	%f2647, %f252, %f247, %f2647;
	cvt.f64.f32	%fd156, %f247;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd156;
	}
	abs.f64 	%fd157, %fd156;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd459, [retval0+0];
	
	//{
	}// Callseq End 18
	setp.gt.s32	%p387, %r82, -1;
	setp.lt.s32	%p388, %r82, 0;
	and.pred  	%p23, %p388, %p350;
	or.pred  	%p391, %p387, %p349;
	@%p391 bra 	BB1_296;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r473}, %fd459;
	}
	xor.b32  	%r474, %r473, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r475, %temp}, %fd459;
	}
	mov.b64 	%fd459, {%r475, %r474};

BB1_296:
	setp.eq.f32	%p392, %f247, 0f00000000;
	@%p392 bra 	BB1_299;
	bra.uni 	BB1_297;

BB1_299:
	setp.lt.s32	%p395, %r72, 0;
	mov.u32 	%r476, 0;
	selp.b32	%r477, %r82, 0, %p350;
	or.b32  	%r478, %r477, 2146435072;
	selp.b32	%r479, %r478, %r477, %p395;
	mov.b64 	%fd459, {%r476, %r479};
	bra.uni 	BB1_300;

BB1_297:
	@%p387 bra 	BB1_300;

	cvt.rzi.f64.f64	%fd370, %fd277;
	setp.neu.f64	%p394, %fd370, 0d4000000000000000;
	selp.f64	%fd459, 0dFFF8000000000000, %fd459, %p394;

BB1_300:
	add.f64 	%fd460, %fd156, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r480}, %fd460;
	}
	and.b32  	%r481, %r480, 2146435072;
	setp.ne.s32	%p397, %r481, 2146435072;
	@%p397 bra 	BB1_301;

	setp.gtu.f64	%p398, %fd157, 0d7FF0000000000000;
	@%p398 bra 	BB1_310;

	and.b32  	%r482, %r72, 2147483647;
	setp.ne.s32	%p399, %r482, 2146435072;
	@%p399 bra 	BB1_305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r483, %temp}, %fd277;
	}
	setp.eq.s32	%p400, %r483, 0;
	@%p400 bra 	BB1_309;
	bra.uni 	BB1_305;

BB1_309:
	setp.lt.s32	%p403, %r72, 0;
	mov.u32 	%r489, 0;
	setp.gt.f64	%p404, %fd157, 0d3FF0000000000000;
	selp.b32	%r490, 2146435072, 0, %p404;
	xor.b32  	%r491, %r490, 2146435072;
	selp.b32	%r492, %r491, %r490, %p403;
	setp.eq.f32	%p405, %f247, 0fBF800000;
	selp.b32	%r493, 1072693248, %r492, %p405;
	mov.b64 	%fd460, {%r489, %r493};
	bra.uni 	BB1_310;

BB1_301:
	mov.f64 	%fd460, %fd459;

BB1_310:
	mul.f32 	%f1428, %f252, 0f00000000;
	cvt.f64.f32	%fd372, %f1428;
	setp.eq.f32	%p406, %f247, 0f3F800000;
	selp.f64	%fd373, 0d3FF0000000000000, %fd460, %p406;
	mul.f64 	%fd374, %fd131, %fd373;
	sub.f64 	%fd375, %fd372, %fd374;
	cvt.f64.f32	%fd376, %f2652;
	add.f64 	%fd377, %fd376, %fd375;
	cvt.rn.f32.f64	%f2652, %fd377;
	add.f32 	%f2646, %f2646, %f252;
	cvt.f64.f32	%fd378, %f2651;
	sub.f64 	%fd379, %fd372, %fd131;
	add.f64 	%fd380, %fd378, %fd379;
	cvt.rn.f32.f64	%f2651, %fd380;
	fma.rn.f32 	%f2645, %f252, %f245, %f2645;
	mul.f32 	%f262, %f252, %f246;
	cvt.f64.f32	%fd168, %f245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd168;
	}
	abs.f64 	%fd169, %fd168;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd169;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd462, [retval0+0];
	
	//{
	}// Callseq End 19
	setp.gt.s32	%p407, %r83, -1;
	setp.lt.s32	%p408, %r83, 0;
	and.pred  	%p24, %p408, %p350;
	or.pred  	%p411, %p407, %p349;
	@%p411 bra 	BB1_312;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r494}, %fd462;
	}
	xor.b32  	%r495, %r494, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r496, %temp}, %fd462;
	}
	mov.b64 	%fd462, {%r496, %r495};

BB1_312:
	setp.eq.f32	%p412, %f245, 0f00000000;
	@%p412 bra 	BB1_315;
	bra.uni 	BB1_313;

BB1_315:
	setp.lt.s32	%p415, %r72, 0;
	mov.u32 	%r497, 0;
	selp.b32	%r498, %r83, 0, %p350;
	or.b32  	%r499, %r498, 2146435072;
	selp.b32	%r500, %r499, %r498, %p415;
	mov.b64 	%fd462, {%r497, %r500};
	bra.uni 	BB1_316;

BB1_313:
	@%p407 bra 	BB1_316;

	cvt.rzi.f64.f64	%fd383, %fd277;
	setp.neu.f64	%p414, %fd383, 0d4000000000000000;
	selp.f64	%fd462, 0dFFF8000000000000, %fd462, %p414;

BB1_316:
	add.f64 	%fd463, %fd168, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r501}, %fd463;
	}
	and.b32  	%r502, %r501, 2146435072;
	setp.ne.s32	%p417, %r502, 2146435072;
	@%p417 bra 	BB1_317;

	setp.gtu.f64	%p418, %fd169, 0d7FF0000000000000;
	@%p418 bra 	BB1_326;

	and.b32  	%r503, %r72, 2147483647;
	setp.ne.s32	%p419, %r503, 2146435072;
	@%p419 bra 	BB1_321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r504, %temp}, %fd277;
	}
	setp.eq.s32	%p420, %r504, 0;
	@%p420 bra 	BB1_325;
	bra.uni 	BB1_321;

BB1_325:
	setp.lt.s32	%p423, %r72, 0;
	mov.u32 	%r510, 0;
	setp.gt.f64	%p424, %fd169, 0d3FF0000000000000;
	selp.b32	%r511, 2146435072, 0, %p424;
	xor.b32  	%r512, %r511, 2146435072;
	selp.b32	%r513, %r512, %r511, %p423;
	setp.eq.f32	%p425, %f245, 0fBF800000;
	selp.b32	%r514, 1072693248, %r513, %p425;
	mov.b64 	%fd463, {%r510, %r514};
	bra.uni 	BB1_326;

BB1_317:
	mov.f64 	%fd463, %fd462;

BB1_326:
	setp.eq.f32	%p426, %f245, 0f3F800000;
	selp.f64	%fd385, 0d3FF0000000000000, %fd463, %p426;
	mul.f64 	%fd386, %fd131, %fd385;
	cvt.f64.f32	%fd387, %f262;
	sub.f64 	%fd388, %fd387, %fd386;
	cvt.f64.f32	%fd389, %f2650;
	add.f64 	%fd390, %fd389, %fd388;
	cvt.rn.f32.f64	%f2650, %fd390;
	add.s32 	%r649, %r649, 1;
	setp.lt.s32	%p427, %r649, %r109;
	@%p427 bra 	BB1_68;

	add.s32 	%r648, %r648, 1;
	setp.lt.s32	%p428, %r648, %r109;
	@%p428 bra 	BB1_67;

BB1_328:
	ld.param.u32 	%r621, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_3];
	div.rn.f32 	%f1429, %f2649, %f2654;
	mov.f32 	%f1430, 0fBF800000;
	max.f32 	%f1431, %f1429, %f1430;
	mov.f32 	%f1432, 0f3F800000;
	min.f32 	%f1433, %f1431, %f1432;
	sub.f32 	%f2695, %f2695, %f1433;
	div.rn.f32 	%f1434, %f2648, %f2653;
	max.f32 	%f1435, %f1434, %f1430;
	min.f32 	%f1436, %f1435, %f1432;
	sub.f32 	%f2694, %f2694, %f1436;
	neg.f32 	%f1437, %f2693;
	div.rn.f32 	%f1438, %f2647, %f2652;
	max.f32 	%f1439, %f1438, %f1437;
	min.f32 	%f1440, %f1439, %f2693;
	sub.f32 	%f1441, %f2693, %f1440;
	neg.f32 	%f1442, %f2622;
	div.rn.f32 	%f1443, %f2646, %f2651;
	max.f32 	%f1444, %f1443, %f1442;
	min.f32 	%f1445, %f1444, %f2622;
	sub.f32 	%f1446, %f2622, %f1445;
	neg.f32 	%f1447, %f2691;
	div.rn.f32 	%f1448, %f2645, %f2650;
	max.f32 	%f1449, %f1448, %f1447;
	min.f32 	%f1450, %f1449, %f2691;
	sub.f32 	%f1451, %f2691, %f1450;
	max.f32 	%f2693, %f1441, %f1432;
	mov.f32 	%f1452, 0f3C23D70A;
	max.f32 	%f2622, %f1446, %f1452;
	mov.f32 	%f1453, 0f3F000000;
	max.f32 	%f1454, %f1451, %f1453;
	min.f32 	%f2691, %f1454, %f59;
	add.s32 	%r647, %r647, 1;
	setp.lt.s32	%p429, %r647, %r621;
	@%p429 bra 	BB1_65;

BB1_329:
	mov.f32 	%f2741, 0f00000000;
	mov.f32 	%f2739, %f2741;
	@%p33 bra 	BB1_414;

	mov.f32 	%f1457, 0f3F000000;
	div.rn.f32 	%f1458, %f1457, %f2691;
	div.rn.f32 	%f284, %f1458, %f2691;
	div.rn.f32 	%f1459, %f2693, 0fC0206C98;
	div.rn.f32 	%f285, %f1459, %f2691;
	div.rn.f32 	%f286, %f285, %f2691;
	mov.u32 	%r515, 0;
	mov.f32 	%f2739, 0f00000000;
	sqrt.rn.f32 	%f290, %f284;
	mov.u32 	%r650, %r515;

BB1_331:
	cvt.rn.f32.s32	%f1460, %r650;
	sub.f32 	%f288, %f1460, %f2695;
	add.f32 	%f289, %f288, 0f3F800000;
	mul.f32 	%f291, %f289, %f290;
	abs.f32 	%f292, %f291;
	mul.f32 	%f293, %f291, %f291;
	mul.f32 	%f294, %f288, %f290;
	abs.f32 	%f295, %f294;
	mul.f32 	%f296, %f294, %f294;
	add.f32 	%f1461, %f1460, 0f3F800000;
	sub.f32 	%f1462, %f1461, %f2695;
	div.rn.f32 	%f297, %f1462, %f2691;
	mov.f32 	%f1463, 0f3F800000;
	cvt.rzi.f32.f32	%f1464, %f1463;
	add.f32 	%f1465, %f1464, %f1464;
	mov.f32 	%f1466, 0f40000000;
	sub.f32 	%f1467, %f1466, %f1465;
	abs.f32 	%f298, %f1467;
	setp.eq.f32	%p431, %f298, 0f3F800000;
	abs.f32 	%f299, %f297;
	setp.lt.f32	%p432, %f299, 0f00800000;
	mul.f32 	%f1468, %f299, 0f4B800000;
	selp.f32	%f1469, 0fC3170000, 0fC2FE0000, %p432;
	selp.f32	%f1470, %f1468, %f299, %p432;
	mov.b32 	 %r517, %f1470;
	and.b32  	%r518, %r517, 8388607;
	or.b32  	%r519, %r518, 1065353216;
	mov.b32 	 %f1471, %r519;
	shr.u32 	%r520, %r517, 23;
	cvt.rn.f32.u32	%f1472, %r520;
	add.f32 	%f1473, %f1469, %f1472;
	setp.gt.f32	%p433, %f1471, 0f3FB504F3;
	mul.f32 	%f1474, %f1471, 0f3F000000;
	add.f32 	%f1475, %f1473, 0f3F800000;
	selp.f32	%f1476, %f1474, %f1471, %p433;
	selp.f32	%f1477, %f1475, %f1473, %p433;
	add.f32 	%f300, %f1476, 0fBF800000;
	add.f32 	%f301, %f1476, 0f3F800000;
	add.f32 	%f302, %f300, %f300;
	mov.f32 	%f1478, 0f3F317200;
	mul.rn.f32 	%f303, %f1477, %f1478;
	mov.f32 	%f1479, 0f35BFBE8E;
	mul.rn.f32 	%f304, %f1477, %f1479;
	setp.lt.f32	%p434, %f297, 0f00000000;
	and.pred  	%p25, %p434, %p431;
	add.f32 	%f1480, %f297, %f297;
	selp.f32	%f305, %f1480, 0f00000000, %p431;
	add.f32 	%f1481, %f299, 0f40000000;
	mov.b32 	 %r88, %f1481;
	add.f32 	%f306, %f297, 0f40000000;
	selp.f32	%f307, 0fFF800000, 0f7F800000, %p25;
	div.rn.f32 	%f308, %f288, %f2691;
	abs.f32 	%f309, %f308;
	setp.lt.f32	%p435, %f309, 0f00800000;
	mul.f32 	%f1482, %f309, 0f4B800000;
	selp.f32	%f1483, 0fC3170000, 0fC2FE0000, %p435;
	selp.f32	%f1484, %f1482, %f309, %p435;
	mov.b32 	 %r521, %f1484;
	and.b32  	%r522, %r521, 8388607;
	or.b32  	%r523, %r522, 1065353216;
	mov.b32 	 %f1485, %r523;
	shr.u32 	%r524, %r521, 23;
	cvt.rn.f32.u32	%f1486, %r524;
	add.f32 	%f1487, %f1483, %f1486;
	setp.gt.f32	%p436, %f1485, 0f3FB504F3;
	mul.f32 	%f1488, %f1485, 0f3F000000;
	add.f32 	%f1489, %f1487, 0f3F800000;
	selp.f32	%f1490, %f1488, %f1485, %p436;
	selp.f32	%f1491, %f1489, %f1487, %p436;
	add.f32 	%f310, %f1490, 0fBF800000;
	add.f32 	%f311, %f1490, 0f3F800000;
	add.f32 	%f312, %f310, %f310;
	mul.rn.f32 	%f313, %f1491, %f1478;
	mul.rn.f32 	%f314, %f1491, %f1479;
	setp.lt.f32	%p437, %f308, 0f00000000;
	and.pred  	%p26, %p437, %p431;
	add.f32 	%f1492, %f308, %f308;
	selp.f32	%f315, %f1492, 0f00000000, %p431;
	add.f32 	%f1493, %f309, 0f40000000;
	mov.b32 	 %r89, %f1493;
	add.f32 	%f316, %f308, 0f40000000;
	selp.f32	%f317, 0fFF800000, 0f7F800000, %p26;
	mov.b32 	 %r525, %f294;
	and.b32  	%r90, %r525, -2147483648;
	mov.b32 	 %r526, %f291;
	and.b32  	%r91, %r526, -2147483648;
	setp.geu.f32	%p27, %f297, 0f00000000;
	setp.geu.f32	%p28, %f308, 0f00000000;
	ld.local.f32 	%f2711, [%rd2];
	ld.local.f32 	%f2710, [%rd2+4];
	ld.local.f32 	%f2709, [%rd2+8];
	ld.local.f32 	%f2708, [%rd2+12];
	ld.local.f32 	%f2707, [%rd2+16];
	ld.local.f32 	%f2706, [%rd2+24];
	ld.local.f32 	%f2705, [%rd2+28];
	ld.local.f32 	%f2704, [%rd2+32];
	ld.local.f32 	%f2703, [%rd2+36];
	ld.local.f32 	%f2702, [%rd2+48];
	ld.local.f32 	%f2701, [%rd2+52];
	ld.local.f32 	%f2700, [%rd2+56];
	ld.local.f32 	%f2699, [%rd2+72];
	ld.local.f32 	%f2698, [%rd2+76];
	ld.local.f32 	%f2697, [%rd2+96];
	mov.u32 	%r651, %r515;

BB1_332:
	setp.ltu.f32	%p438, %f292, 0f3F800000;
	@%p438 bra 	BB1_334;
	bra.uni 	BB1_333;

BB1_334:
	mov.f32 	%f1512, 0f3BA0C9F8;
	mov.f32 	%f1513, 0fBA1268FB;
	fma.rn.f32 	%f1514, %f1513, %f293, %f1512;
	mov.f32 	%f1515, 0fBCDABFD4;
	fma.rn.f32 	%f1516, %f1514, %f293, %f1515;
	mov.f32 	%f1517, 0f3DE70331;
	fma.rn.f32 	%f1518, %f1516, %f293, %f1517;
	mov.f32 	%f1519, 0fBEC09330;
	fma.rn.f32 	%f1520, %f1518, %f293, %f1519;
	mov.f32 	%f1521, 0f3F906EBA;
	fma.rn.f32 	%f1522, %f1520, %f293, %f1521;
	mul.f32 	%f2713, %f291, %f1522;
	bra.uni 	BB1_335;

BB1_333:
	setp.ltu.f32	%p439, %f292, 0f407AD445;
	mov.f32 	%f1494, 0f3A03BB71;
	mov.f32 	%f1495, 0fB7B730FB;
	fma.rn.f32 	%f1496, %f1495, %f292, %f1494;
	mov.f32 	%f1497, 0fBBACA3B3;
	fma.rn.f32 	%f1498, %f1496, %f292, %f1497;
	mov.f32 	%f1499, 0f3D0A7445;
	fma.rn.f32 	%f1500, %f1498, %f292, %f1499;
	mov.f32 	%f1501, 0fBE1B3B75;
	fma.rn.f32 	%f1502, %f1500, %f292, %f1501;
	mov.f32 	%f1503, 0fBF6B385A;
	fma.rn.f32 	%f1504, %f1502, %f292, %f1503;
	mov.f32 	%f1505, 0fBFD0316E;
	fma.rn.f32 	%f1506, %f1504, %f292, %f1505;
	mov.f32 	%f1507, 0fBA031CCE;
	fma.rn.f32 	%f1508, %f1506, %f292, %f1507;
	ex2.approx.ftz.f32 	%f1509, %f1508;
	sub.f32 	%f1511, %f1463, %f1509;
	mov.b32 	 %r527, %f1511;
	selp.b32	%r528, %r527, 1065353216, %p439;
	or.b32  	%r529, %r528, %r91;
	mov.b32 	 %f2713, %r529;

BB1_335:
	setp.ltu.f32	%p440, %f295, 0f3F800000;
	@%p440 bra 	BB1_337;
	bra.uni 	BB1_336;

BB1_337:
	mov.f32 	%f1541, 0f3BA0C9F8;
	mov.f32 	%f1542, 0fBA1268FB;
	fma.rn.f32 	%f1543, %f1542, %f296, %f1541;
	mov.f32 	%f1544, 0fBCDABFD4;
	fma.rn.f32 	%f1545, %f1543, %f296, %f1544;
	mov.f32 	%f1546, 0f3DE70331;
	fma.rn.f32 	%f1547, %f1545, %f296, %f1546;
	mov.f32 	%f1548, 0fBEC09330;
	fma.rn.f32 	%f1549, %f1547, %f296, %f1548;
	mov.f32 	%f1550, 0f3F906EBA;
	fma.rn.f32 	%f1551, %f1549, %f296, %f1550;
	mul.f32 	%f2714, %f294, %f1551;
	bra.uni 	BB1_338;

BB1_336:
	setp.ltu.f32	%p441, %f295, 0f407AD445;
	mov.f32 	%f1523, 0f3A03BB71;
	mov.f32 	%f1524, 0fB7B730FB;
	fma.rn.f32 	%f1525, %f1524, %f295, %f1523;
	mov.f32 	%f1526, 0fBBACA3B3;
	fma.rn.f32 	%f1527, %f1525, %f295, %f1526;
	mov.f32 	%f1528, 0f3D0A7445;
	fma.rn.f32 	%f1529, %f1527, %f295, %f1528;
	mov.f32 	%f1530, 0fBE1B3B75;
	fma.rn.f32 	%f1531, %f1529, %f295, %f1530;
	mov.f32 	%f1532, 0fBF6B385A;
	fma.rn.f32 	%f1533, %f1531, %f295, %f1532;
	mov.f32 	%f1534, 0fBFD0316E;
	fma.rn.f32 	%f1535, %f1533, %f295, %f1534;
	mov.f32 	%f1536, 0fBA031CCE;
	fma.rn.f32 	%f1537, %f1535, %f295, %f1536;
	ex2.approx.ftz.f32 	%f1538, %f1537;
	sub.f32 	%f1540, %f1463, %f1538;
	mov.b32 	 %r530, %f1540;
	selp.b32	%r531, %r530, 1065353216, %p441;
	or.b32  	%r532, %r531, %r90;
	mov.b32 	 %f2714, %r532;

BB1_338:
	sub.f32 	%f1552, %f2713, %f2714;
	mul.f32 	%f355, %f1552, 0f3F000000;
	cvt.rn.f32.s32	%f356, %r651;
	sub.f32 	%f357, %f356, %f2694;
	add.f32 	%f358, %f357, 0f3F800000;
	mul.f32 	%f359, %f358, %f290;
	abs.f32 	%f360, %f359;
	setp.ltu.f32	%p442, %f360, 0f3F800000;
	@%p442 bra 	BB1_340;
	bra.uni 	BB1_339;

BB1_340:
	mul.f32 	%f1571, %f359, %f359;
	mov.f32 	%f1572, 0f3BA0C9F8;
	mov.f32 	%f1573, 0fBA1268FB;
	fma.rn.f32 	%f1574, %f1573, %f1571, %f1572;
	mov.f32 	%f1575, 0fBCDABFD4;
	fma.rn.f32 	%f1576, %f1574, %f1571, %f1575;
	mov.f32 	%f1577, 0f3DE70331;
	fma.rn.f32 	%f1578, %f1576, %f1571, %f1577;
	mov.f32 	%f1579, 0fBEC09330;
	fma.rn.f32 	%f1580, %f1578, %f1571, %f1579;
	mov.f32 	%f1581, 0f3F906EBA;
	fma.rn.f32 	%f1582, %f1580, %f1571, %f1581;
	mul.f32 	%f2715, %f359, %f1582;
	bra.uni 	BB1_341;

BB1_339:
	mov.f32 	%f1553, 0f3A03BB71;
	mov.f32 	%f1554, 0fB7B730FB;
	fma.rn.f32 	%f1555, %f1554, %f360, %f1553;
	mov.f32 	%f1556, 0fBBACA3B3;
	fma.rn.f32 	%f1557, %f1555, %f360, %f1556;
	mov.f32 	%f1558, 0f3D0A7445;
	fma.rn.f32 	%f1559, %f1557, %f360, %f1558;
	mov.f32 	%f1560, 0fBE1B3B75;
	fma.rn.f32 	%f1561, %f1559, %f360, %f1560;
	mov.f32 	%f1562, 0fBF6B385A;
	fma.rn.f32 	%f1563, %f1561, %f360, %f1562;
	mov.f32 	%f1564, 0fBFD0316E;
	fma.rn.f32 	%f1565, %f1563, %f360, %f1564;
	mov.f32 	%f1566, 0fBA031CCE;
	fma.rn.f32 	%f1567, %f1565, %f360, %f1566;
	ex2.approx.ftz.f32 	%f1568, %f1567;
	sub.f32 	%f1570, %f1463, %f1568;
	mov.b32 	 %r533, %f1570;
	setp.ltu.f32	%p443, %f360, 0f407AD445;
	selp.b32	%r534, %r533, 1065353216, %p443;
	mov.b32 	 %r535, %f359;
	and.b32  	%r536, %r535, -2147483648;
	or.b32  	%r537, %r534, %r536;
	mov.b32 	 %f2715, %r537;

BB1_341:
	mul.f32 	%f364, %f357, %f290;
	abs.f32 	%f365, %f364;
	setp.ltu.f32	%p444, %f365, 0f3F800000;
	@%p444 bra 	BB1_343;
	bra.uni 	BB1_342;

BB1_343:
	mul.f32 	%f1601, %f364, %f364;
	mov.f32 	%f1602, 0f3BA0C9F8;
	mov.f32 	%f1603, 0fBA1268FB;
	fma.rn.f32 	%f1604, %f1603, %f1601, %f1602;
	mov.f32 	%f1605, 0fBCDABFD4;
	fma.rn.f32 	%f1606, %f1604, %f1601, %f1605;
	mov.f32 	%f1607, 0f3DE70331;
	fma.rn.f32 	%f1608, %f1606, %f1601, %f1607;
	mov.f32 	%f1609, 0fBEC09330;
	fma.rn.f32 	%f1610, %f1608, %f1601, %f1609;
	mov.f32 	%f1611, 0f3F906EBA;
	fma.rn.f32 	%f1612, %f1610, %f1601, %f1611;
	mul.f32 	%f2716, %f364, %f1612;
	bra.uni 	BB1_344;

BB1_342:
	mov.f32 	%f1583, 0f3A03BB71;
	mov.f32 	%f1584, 0fB7B730FB;
	fma.rn.f32 	%f1585, %f1584, %f365, %f1583;
	mov.f32 	%f1586, 0fBBACA3B3;
	fma.rn.f32 	%f1587, %f1585, %f365, %f1586;
	mov.f32 	%f1588, 0f3D0A7445;
	fma.rn.f32 	%f1589, %f1587, %f365, %f1588;
	mov.f32 	%f1590, 0fBE1B3B75;
	fma.rn.f32 	%f1591, %f1589, %f365, %f1590;
	mov.f32 	%f1592, 0fBF6B385A;
	fma.rn.f32 	%f1593, %f1591, %f365, %f1592;
	mov.f32 	%f1594, 0fBFD0316E;
	fma.rn.f32 	%f1595, %f1593, %f365, %f1594;
	mov.f32 	%f1596, 0fBA031CCE;
	fma.rn.f32 	%f1597, %f1595, %f365, %f1596;
	ex2.approx.ftz.f32 	%f1598, %f1597;
	sub.f32 	%f1600, %f1463, %f1598;
	mov.b32 	 %r538, %f1600;
	setp.ltu.f32	%p445, %f365, 0f407AD445;
	selp.b32	%r539, %r538, 1065353216, %p445;
	mov.b32 	 %r540, %f364;
	and.b32  	%r541, %r540, -2147483648;
	or.b32  	%r542, %r539, %r541;
	mov.b32 	 %f2716, %r542;

BB1_344:
	sub.f32 	%f1615, %f2715, %f2716;
	mul.f32 	%f369, %f1615, 0f3F000000;
	mul.f32 	%f1616, %f355, %f2693;
	fma.rn.f32 	%f370, %f369, %f1616, %f2622;
	mad.lo.s32 	%r543, %r651, %r109, %r650;
	add.s32 	%r544, %r543, %r7;
	mul.wide.s32 	%rd79, %r544, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f371, [%rd80];
	// inline asm
	rcp.approx.ftz.f32 %f1613,%f301;
	// inline asm
	mul.f32 	%f1617, %f1613, %f302;
	mul.f32 	%f1618, %f1617, %f1617;
	mov.f32 	%f1619, 0f3C4CAF63;
	mov.f32 	%f1620, 0f3B18F0FE;
	fma.rn.f32 	%f1621, %f1620, %f1618, %f1619;
	mov.f32 	%f1622, 0f3DAAAABD;
	fma.rn.f32 	%f1623, %f1621, %f1618, %f1622;
	mul.rn.f32 	%f1624, %f1623, %f1618;
	mul.rn.f32 	%f1625, %f1624, %f1617;
	sub.f32 	%f1626, %f300, %f1617;
	neg.f32 	%f1627, %f1617;
	add.f32 	%f1628, %f1626, %f1626;
	fma.rn.f32 	%f1629, %f1627, %f300, %f1628;
	mul.rn.f32 	%f1630, %f1613, %f1629;
	add.f32 	%f1631, %f1625, %f1617;
	sub.f32 	%f1632, %f1617, %f1631;
	add.f32 	%f1633, %f1625, %f1632;
	add.f32 	%f1634, %f1630, %f1633;
	add.f32 	%f1635, %f1631, %f1634;
	sub.f32 	%f1636, %f1631, %f1635;
	add.f32 	%f1637, %f1634, %f1636;
	add.f32 	%f1638, %f303, %f1635;
	sub.f32 	%f1639, %f303, %f1638;
	add.f32 	%f1640, %f1635, %f1639;
	add.f32 	%f1641, %f1637, %f1640;
	add.f32 	%f1642, %f304, %f1641;
	add.f32 	%f1643, %f1638, %f1642;
	sub.f32 	%f1644, %f1638, %f1643;
	add.f32 	%f1645, %f1642, %f1644;
	mul.rn.f32 	%f1647, %f1466, %f1643;
	neg.f32 	%f1648, %f1647;
	fma.rn.f32 	%f1649, %f1466, %f1643, %f1648;
	fma.rn.f32 	%f1650, %f1466, %f1645, %f1649;
	mov.f32 	%f1651, 0f00000000;
	fma.rn.f32 	%f1652, %f1651, %f1643, %f1650;
	add.rn.f32 	%f1653, %f1647, %f1652;
	neg.f32 	%f1654, %f1653;
	add.rn.f32 	%f1655, %f1647, %f1654;
	add.rn.f32 	%f1656, %f1655, %f1652;
	mov.b32 	 %r545, %f1653;
	setp.eq.s32	%p446, %r545, 1118925336;
	add.s32 	%r546, %r545, -1;
	mov.b32 	 %f1657, %r546;
	add.f32 	%f1658, %f1656, 0f37000000;
	selp.f32	%f1659, %f1657, %f1653, %p446;
	selp.f32	%f372, %f1658, %f1656, %p446;
	mul.f32 	%f1660, %f1659, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1661, %f1660;
	mov.f32 	%f1662, 0fBF317200;
	fma.rn.f32 	%f1663, %f1661, %f1662, %f1659;
	mov.f32 	%f1664, 0fB5BFBE8E;
	fma.rn.f32 	%f1665, %f1661, %f1664, %f1663;
	mul.f32 	%f1666, %f1665, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1667, %f1666;
	add.f32 	%f1668, %f1661, 0f00000000;
	ex2.approx.f32 	%f1669, %f1668;
	mul.f32 	%f1670, %f1667, %f1669;
	setp.lt.f32	%p447, %f1659, 0fC2D20000;
	selp.f32	%f1671, 0f00000000, %f1670, %p447;
	setp.gt.f32	%p448, %f1659, 0f42D20000;
	selp.f32	%f2717, 0f7F800000, %f1671, %p448;
	setp.eq.f32	%p449, %f2717, 0f7F800000;
	@%p449 bra 	BB1_346;

	fma.rn.f32 	%f2717, %f2717, %f372, %f2717;

BB1_346:
	mov.b32 	 %r547, %f2717;
	xor.b32  	%r548, %r547, -2147483648;
	mov.b32 	 %f1672, %r548;
	selp.f32	%f376, %f1672, %f2717, %p25;
	setp.eq.f32	%p450, %f297, 0f00000000;
	selp.f32	%f2718, %f305, %f376, %p450;
	@%p27 bra 	BB1_348;

	cvt.rzi.f32.f32	%f1674, %f1466;
	setp.neu.f32	%p451, %f1674, 0f40000000;
	selp.f32	%f2718, 0f7FFFFFFF, %f376, %p451;

BB1_348:
	setp.gtu.f32	%p452, %f299, 0f7F800000;
	selp.f32	%f1677, %f306, %f2718, %p452;
	setp.neu.f32	%p453, %f299, 0f7F800000;
	selp.f32	%f1678, %f1677, %f307, %p453;
	setp.gt.s32	%p454, %r88, 2139095039;
	selp.f32	%f1679, %f1678, %f2718, %p454;
	mul.f32 	%f1680, %f1679, 0fBF000000;
	setp.eq.f32	%p455, %f297, 0f3F800000;
	selp.f32	%f1681, 0fBF000000, %f1680, %p455;
	mul.f32 	%f1682, %f1681, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1683, %f1682;
	fma.rn.f32 	%f1685, %f1683, %f1662, %f1681;
	fma.rn.f32 	%f1687, %f1683, %f1664, %f1685;
	mul.f32 	%f1688, %f1687, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1689, %f1688;
	add.f32 	%f1690, %f1683, 0f00000000;
	ex2.approx.f32 	%f1691, %f1690;
	mul.f32 	%f1692, %f1689, %f1691;
	setp.lt.f32	%p456, %f1681, 0fC2D20000;
	selp.f32	%f1693, 0f00000000, %f1692, %p456;
	setp.gt.f32	%p457, %f1681, 0f42D20000;
	selp.f32	%f380, 0f7F800000, %f1693, %p457;
	// inline asm
	rcp.approx.ftz.f32 %f1675,%f311;
	// inline asm
	mul.f32 	%f1694, %f1675, %f312;
	mul.f32 	%f1695, %f1694, %f1694;
	fma.rn.f32 	%f1698, %f1620, %f1695, %f1619;
	fma.rn.f32 	%f1700, %f1698, %f1695, %f1622;
	mul.rn.f32 	%f1701, %f1700, %f1695;
	mul.rn.f32 	%f1702, %f1701, %f1694;
	sub.f32 	%f1703, %f310, %f1694;
	neg.f32 	%f1704, %f1694;
	add.f32 	%f1705, %f1703, %f1703;
	fma.rn.f32 	%f1706, %f1704, %f310, %f1705;
	mul.rn.f32 	%f1707, %f1675, %f1706;
	add.f32 	%f1708, %f1702, %f1694;
	sub.f32 	%f1709, %f1694, %f1708;
	add.f32 	%f1710, %f1702, %f1709;
	add.f32 	%f1711, %f1707, %f1710;
	add.f32 	%f1712, %f1708, %f1711;
	sub.f32 	%f1713, %f1708, %f1712;
	add.f32 	%f1714, %f1711, %f1713;
	add.f32 	%f1715, %f313, %f1712;
	sub.f32 	%f1716, %f313, %f1715;
	add.f32 	%f1717, %f1712, %f1716;
	add.f32 	%f1718, %f1714, %f1717;
	add.f32 	%f1719, %f314, %f1718;
	add.f32 	%f1720, %f1715, %f1719;
	sub.f32 	%f1721, %f1715, %f1720;
	add.f32 	%f1722, %f1719, %f1721;
	mul.rn.f32 	%f1724, %f1466, %f1720;
	neg.f32 	%f1725, %f1724;
	fma.rn.f32 	%f1726, %f1466, %f1720, %f1725;
	fma.rn.f32 	%f1727, %f1466, %f1722, %f1726;
	fma.rn.f32 	%f1729, %f1651, %f1720, %f1727;
	add.rn.f32 	%f1730, %f1724, %f1729;
	neg.f32 	%f1731, %f1730;
	add.rn.f32 	%f1732, %f1724, %f1731;
	add.rn.f32 	%f1733, %f1732, %f1729;
	mov.b32 	 %r549, %f1730;
	setp.eq.s32	%p458, %r549, 1118925336;
	add.s32 	%r550, %r549, -1;
	mov.b32 	 %f1734, %r550;
	add.f32 	%f1735, %f1733, 0f37000000;
	selp.f32	%f1736, %f1734, %f1730, %p458;
	selp.f32	%f381, %f1735, %f1733, %p458;
	mul.f32 	%f1737, %f1736, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1738, %f1737;
	fma.rn.f32 	%f1739, %f1738, %f1662, %f1736;
	fma.rn.f32 	%f1740, %f1738, %f1664, %f1739;
	mul.f32 	%f1741, %f1740, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1742, %f1741;
	add.f32 	%f1743, %f1738, 0f00000000;
	ex2.approx.f32 	%f1744, %f1743;
	mul.f32 	%f1745, %f1742, %f1744;
	setp.lt.f32	%p459, %f1736, 0fC2D20000;
	selp.f32	%f1746, 0f00000000, %f1745, %p459;
	setp.gt.f32	%p460, %f1736, 0f42D20000;
	selp.f32	%f2719, 0f7F800000, %f1746, %p460;
	setp.eq.f32	%p461, %f2719, 0f7F800000;
	@%p461 bra 	BB1_350;

	fma.rn.f32 	%f2719, %f2719, %f381, %f2719;

BB1_350:
	mov.b32 	 %r551, %f2719;
	xor.b32  	%r552, %r551, -2147483648;
	mov.b32 	 %f1747, %r552;
	selp.f32	%f385, %f1747, %f2719, %p26;
	setp.eq.f32	%p462, %f308, 0f00000000;
	selp.f32	%f2720, %f315, %f385, %p462;
	@%p28 bra 	BB1_352;

	cvt.rzi.f32.f32	%f1749, %f1466;
	setp.neu.f32	%p463, %f1749, 0f40000000;
	selp.f32	%f2720, 0f7FFFFFFF, %f385, %p463;

BB1_352:
	setp.gtu.f32	%p464, %f309, 0f7F800000;
	selp.f32	%f1752, %f316, %f2720, %p464;
	setp.neu.f32	%p465, %f309, 0f7F800000;
	selp.f32	%f1753, %f1752, %f317, %p465;
	setp.gt.s32	%p466, %r89, 2139095039;
	selp.f32	%f1754, %f1753, %f2720, %p466;
	mul.f32 	%f1755, %f1754, 0fBF000000;
	setp.eq.f32	%p467, %f308, 0f3F800000;
	selp.f32	%f1756, 0fBF000000, %f1755, %p467;
	mul.f32 	%f1757, %f1756, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1758, %f1757;
	fma.rn.f32 	%f1760, %f1758, %f1662, %f1756;
	fma.rn.f32 	%f1762, %f1758, %f1664, %f1760;
	mul.f32 	%f1763, %f1762, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1764, %f1763;
	add.f32 	%f1765, %f1758, 0f00000000;
	ex2.approx.f32 	%f1766, %f1765;
	mul.f32 	%f1767, %f1764, %f1766;
	setp.lt.f32	%p468, %f1756, 0fC2D20000;
	selp.f32	%f1768, 0f00000000, %f1767, %p468;
	setp.gt.f32	%p469, %f1756, 0f42D20000;
	selp.f32	%f1769, 0f7F800000, %f1768, %p469;
	sub.f32 	%f1770, %f380, %f1769;
	mul.f32 	%f1771, %f285, %f1770;
	mul.f32 	%f389, %f369, %f1771;
	add.f32 	%f1772, %f356, 0f3F800000;
	sub.f32 	%f1773, %f1772, %f2694;
	div.rn.f32 	%f390, %f1773, %f2691;
	abs.f32 	%f391, %f390;
	setp.lt.f32	%p470, %f391, 0f00800000;
	mul.f32 	%f1774, %f391, 0f4B800000;
	selp.f32	%f1775, 0fC3170000, 0fC2FE0000, %p470;
	selp.f32	%f1776, %f1774, %f391, %p470;
	mov.b32 	 %r553, %f1776;
	and.b32  	%r554, %r553, 8388607;
	or.b32  	%r555, %r554, 1065353216;
	mov.b32 	 %f1777, %r555;
	shr.u32 	%r556, %r553, 23;
	cvt.rn.f32.u32	%f1778, %r556;
	add.f32 	%f1779, %f1775, %f1778;
	setp.gt.f32	%p471, %f1777, 0f3FB504F3;
	mul.f32 	%f1780, %f1777, 0f3F000000;
	add.f32 	%f1781, %f1779, 0f3F800000;
	selp.f32	%f1782, %f1780, %f1777, %p471;
	selp.f32	%f1783, %f1781, %f1779, %p471;
	add.f32 	%f392, %f1782, 0fBF800000;
	add.f32 	%f1751, %f1782, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1750,%f1751;
	// inline asm
	add.f32 	%f394, %f392, %f392;
	mul.f32 	%f1784, %f1750, %f394;
	mul.f32 	%f1785, %f1784, %f1784;
	fma.rn.f32 	%f1788, %f1620, %f1785, %f1619;
	fma.rn.f32 	%f1790, %f1788, %f1785, %f1622;
	mul.rn.f32 	%f1791, %f1790, %f1785;
	mul.rn.f32 	%f1792, %f1791, %f1784;
	sub.f32 	%f1793, %f392, %f1784;
	neg.f32 	%f1794, %f1784;
	add.f32 	%f1795, %f1793, %f1793;
	fma.rn.f32 	%f1796, %f1794, %f392, %f1795;
	mul.rn.f32 	%f1797, %f1750, %f1796;
	add.f32 	%f1798, %f1792, %f1784;
	sub.f32 	%f1799, %f1784, %f1798;
	add.f32 	%f1800, %f1792, %f1799;
	add.f32 	%f1801, %f1797, %f1800;
	add.f32 	%f1802, %f1798, %f1801;
	sub.f32 	%f1803, %f1798, %f1802;
	add.f32 	%f1804, %f1801, %f1803;
	mul.rn.f32 	%f395, %f1783, %f1478;
	mul.rn.f32 	%f396, %f1783, %f1479;
	add.f32 	%f1807, %f395, %f1802;
	sub.f32 	%f1808, %f395, %f1807;
	add.f32 	%f1809, %f1802, %f1808;
	add.f32 	%f1810, %f1804, %f1809;
	add.f32 	%f1811, %f396, %f1810;
	add.f32 	%f1812, %f1807, %f1811;
	sub.f32 	%f1813, %f1807, %f1812;
	add.f32 	%f1814, %f1811, %f1813;
	mul.rn.f32 	%f1816, %f1466, %f1812;
	neg.f32 	%f1817, %f1816;
	fma.rn.f32 	%f1818, %f1466, %f1812, %f1817;
	fma.rn.f32 	%f1819, %f1466, %f1814, %f1818;
	fma.rn.f32 	%f1821, %f1651, %f1812, %f1819;
	add.rn.f32 	%f1822, %f1816, %f1821;
	neg.f32 	%f1823, %f1822;
	add.rn.f32 	%f1824, %f1816, %f1823;
	add.rn.f32 	%f1825, %f1824, %f1821;
	mov.b32 	 %r557, %f1822;
	setp.eq.s32	%p472, %r557, 1118925336;
	add.s32 	%r558, %r557, -1;
	mov.b32 	 %f1826, %r558;
	add.f32 	%f1827, %f1825, 0f37000000;
	selp.f32	%f1828, %f1826, %f1822, %p472;
	selp.f32	%f397, %f1827, %f1825, %p472;
	mul.f32 	%f1829, %f1828, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1830, %f1829;
	fma.rn.f32 	%f1831, %f1830, %f1662, %f1828;
	fma.rn.f32 	%f1832, %f1830, %f1664, %f1831;
	mul.f32 	%f1833, %f1832, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1834, %f1833;
	add.f32 	%f1835, %f1830, 0f00000000;
	ex2.approx.f32 	%f1836, %f1835;
	mul.f32 	%f1837, %f1834, %f1836;
	setp.lt.f32	%p473, %f1828, 0fC2D20000;
	selp.f32	%f1838, 0f00000000, %f1837, %p473;
	setp.gt.f32	%p474, %f1828, 0f42D20000;
	selp.f32	%f2721, 0f7F800000, %f1838, %p474;
	setp.eq.f32	%p475, %f2721, 0f7F800000;
	@%p475 bra 	BB1_354;

	fma.rn.f32 	%f2721, %f2721, %f397, %f2721;

BB1_354:
	setp.lt.f32	%p476, %f390, 0f00000000;
	and.pred  	%p29, %p476, %p431;
	mov.b32 	 %r559, %f2721;
	xor.b32  	%r560, %r559, -2147483648;
	mov.b32 	 %f1839, %r560;
	selp.f32	%f2723, %f1839, %f2721, %p29;
	setp.eq.f32	%p478, %f390, 0f00000000;
	@%p478 bra 	BB1_357;
	bra.uni 	BB1_355;

BB1_357:
	add.f32 	%f1842, %f390, %f390;
	selp.f32	%f2723, %f1842, 0f00000000, %p431;
	bra.uni 	BB1_358;

BB1_355:
	setp.geu.f32	%p479, %f390, 0f00000000;
	@%p479 bra 	BB1_358;

	cvt.rzi.f32.f32	%f1841, %f1466;
	setp.neu.f32	%p480, %f1841, 0f40000000;
	selp.f32	%f2723, 0f7FFFFFFF, %f2723, %p480;

BB1_358:
	add.f32 	%f1843, %f391, 0f40000000;
	mov.b32 	 %r93, %f1843;
	setp.lt.s32	%p482, %r93, 2139095040;
	@%p482 bra 	BB1_363;

	setp.gtu.f32	%p483, %f391, 0f7F800000;
	@%p483 bra 	BB1_362;
	bra.uni 	BB1_360;

BB1_362:
	add.f32 	%f2723, %f390, 0f40000000;
	bra.uni 	BB1_363;

BB1_360:
	setp.neu.f32	%p484, %f391, 0f7F800000;
	@%p484 bra 	BB1_363;

	selp.f32	%f2723, 0fFF800000, 0f7F800000, %p29;

BB1_363:
	mul.f32 	%f1846, %f2723, 0fBF000000;
	setp.eq.f32	%p485, %f390, 0f3F800000;
	selp.f32	%f1847, 0fBF000000, %f1846, %p485;
	mul.f32 	%f1848, %f1847, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1849, %f1848;
	fma.rn.f32 	%f1851, %f1849, %f1662, %f1847;
	fma.rn.f32 	%f1853, %f1849, %f1664, %f1851;
	mul.f32 	%f1854, %f1853, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1855, %f1854;
	add.f32 	%f1856, %f1849, 0f00000000;
	ex2.approx.f32 	%f1857, %f1856;
	mul.f32 	%f1858, %f1855, %f1857;
	setp.lt.f32	%p486, %f1847, 0fC2D20000;
	selp.f32	%f1859, 0f00000000, %f1858, %p486;
	setp.gt.f32	%p487, %f1847, 0f42D20000;
	selp.f32	%f408, 0f7F800000, %f1859, %p487;
	div.rn.f32 	%f409, %f357, %f2691;
	abs.f32 	%f410, %f409;
	setp.lt.f32	%p488, %f410, 0f00800000;
	mul.f32 	%f1860, %f410, 0f4B800000;
	selp.f32	%f1861, 0fC3170000, 0fC2FE0000, %p488;
	selp.f32	%f1862, %f1860, %f410, %p488;
	mov.b32 	 %r561, %f1862;
	and.b32  	%r562, %r561, 8388607;
	or.b32  	%r563, %r562, 1065353216;
	mov.b32 	 %f1863, %r563;
	shr.u32 	%r564, %r561, 23;
	cvt.rn.f32.u32	%f1864, %r564;
	add.f32 	%f1865, %f1861, %f1864;
	setp.gt.f32	%p489, %f1863, 0f3FB504F3;
	mul.f32 	%f1866, %f1863, 0f3F000000;
	add.f32 	%f1867, %f1865, 0f3F800000;
	selp.f32	%f1868, %f1866, %f1863, %p489;
	selp.f32	%f1869, %f1867, %f1865, %p489;
	add.f32 	%f411, %f1868, 0fBF800000;
	add.f32 	%f1845, %f1868, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1844,%f1845;
	// inline asm
	add.f32 	%f413, %f411, %f411;
	mul.f32 	%f1870, %f1844, %f413;
	mul.f32 	%f1871, %f1870, %f1870;
	fma.rn.f32 	%f1874, %f1620, %f1871, %f1619;
	fma.rn.f32 	%f1876, %f1874, %f1871, %f1622;
	mul.rn.f32 	%f1877, %f1876, %f1871;
	mul.rn.f32 	%f1878, %f1877, %f1870;
	sub.f32 	%f1879, %f411, %f1870;
	neg.f32 	%f1880, %f1870;
	add.f32 	%f1881, %f1879, %f1879;
	fma.rn.f32 	%f1882, %f1880, %f411, %f1881;
	mul.rn.f32 	%f1883, %f1844, %f1882;
	add.f32 	%f1884, %f1878, %f1870;
	sub.f32 	%f1885, %f1870, %f1884;
	add.f32 	%f1886, %f1878, %f1885;
	add.f32 	%f1887, %f1883, %f1886;
	add.f32 	%f1888, %f1884, %f1887;
	sub.f32 	%f1889, %f1884, %f1888;
	add.f32 	%f1890, %f1887, %f1889;
	mul.rn.f32 	%f414, %f1869, %f1478;
	mul.rn.f32 	%f415, %f1869, %f1479;
	add.f32 	%f1893, %f414, %f1888;
	sub.f32 	%f1894, %f414, %f1893;
	add.f32 	%f1895, %f1888, %f1894;
	add.f32 	%f1896, %f1890, %f1895;
	add.f32 	%f1897, %f415, %f1896;
	add.f32 	%f1898, %f1893, %f1897;
	sub.f32 	%f1899, %f1893, %f1898;
	add.f32 	%f1900, %f1897, %f1899;
	mul.rn.f32 	%f1902, %f1466, %f1898;
	neg.f32 	%f1903, %f1902;
	fma.rn.f32 	%f1904, %f1466, %f1898, %f1903;
	fma.rn.f32 	%f1905, %f1466, %f1900, %f1904;
	fma.rn.f32 	%f1907, %f1651, %f1898, %f1905;
	add.rn.f32 	%f1908, %f1902, %f1907;
	neg.f32 	%f1909, %f1908;
	add.rn.f32 	%f1910, %f1902, %f1909;
	add.rn.f32 	%f1911, %f1910, %f1907;
	mov.b32 	 %r565, %f1908;
	setp.eq.s32	%p490, %r565, 1118925336;
	add.s32 	%r566, %r565, -1;
	mov.b32 	 %f1912, %r566;
	add.f32 	%f1913, %f1911, 0f37000000;
	selp.f32	%f1914, %f1912, %f1908, %p490;
	selp.f32	%f416, %f1913, %f1911, %p490;
	mul.f32 	%f1915, %f1914, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1916, %f1915;
	fma.rn.f32 	%f1917, %f1916, %f1662, %f1914;
	fma.rn.f32 	%f1918, %f1916, %f1664, %f1917;
	mul.f32 	%f1919, %f1918, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1920, %f1919;
	add.f32 	%f1921, %f1916, 0f00000000;
	ex2.approx.f32 	%f1922, %f1921;
	mul.f32 	%f1923, %f1920, %f1922;
	setp.lt.f32	%p491, %f1914, 0fC2D20000;
	selp.f32	%f1924, 0f00000000, %f1923, %p491;
	setp.gt.f32	%p492, %f1914, 0f42D20000;
	selp.f32	%f2724, 0f7F800000, %f1924, %p492;
	setp.eq.f32	%p493, %f2724, 0f7F800000;
	@%p493 bra 	BB1_365;

	fma.rn.f32 	%f2724, %f2724, %f416, %f2724;

BB1_365:
	setp.lt.f32	%p494, %f409, 0f00000000;
	and.pred  	%p30, %p494, %p431;
	mov.b32 	 %r567, %f2724;
	xor.b32  	%r568, %r567, -2147483648;
	mov.b32 	 %f1925, %r568;
	selp.f32	%f2726, %f1925, %f2724, %p30;
	setp.eq.f32	%p496, %f409, 0f00000000;
	@%p496 bra 	BB1_368;
	bra.uni 	BB1_366;

BB1_368:
	add.f32 	%f1928, %f409, %f409;
	selp.f32	%f2726, %f1928, 0f00000000, %p431;
	bra.uni 	BB1_369;

BB1_366:
	setp.geu.f32	%p497, %f409, 0f00000000;
	@%p497 bra 	BB1_369;

	cvt.rzi.f32.f32	%f1927, %f1466;
	setp.neu.f32	%p498, %f1927, 0f40000000;
	selp.f32	%f2726, 0f7FFFFFFF, %f2726, %p498;

BB1_369:
	add.f32 	%f1929, %f410, 0f40000000;
	mov.b32 	 %r94, %f1929;
	setp.lt.s32	%p500, %r94, 2139095040;
	@%p500 bra 	BB1_374;

	setp.gtu.f32	%p501, %f410, 0f7F800000;
	@%p501 bra 	BB1_373;
	bra.uni 	BB1_371;

BB1_373:
	add.f32 	%f2726, %f409, 0f40000000;
	bra.uni 	BB1_374;

BB1_371:
	setp.neu.f32	%p502, %f410, 0f7F800000;
	@%p502 bra 	BB1_374;

	selp.f32	%f2726, 0fFF800000, 0f7F800000, %p30;

BB1_374:
	mul.f32 	%f1932, %f2726, 0fBF000000;
	setp.eq.f32	%p503, %f409, 0f3F800000;
	selp.f32	%f1933, 0fBF000000, %f1932, %p503;
	mul.f32 	%f1934, %f1933, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1935, %f1934;
	fma.rn.f32 	%f1937, %f1935, %f1662, %f1933;
	fma.rn.f32 	%f1939, %f1935, %f1664, %f1937;
	mul.f32 	%f1940, %f1939, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1941, %f1940;
	add.f32 	%f1942, %f1935, 0f00000000;
	ex2.approx.f32 	%f1943, %f1942;
	mul.f32 	%f1944, %f1941, %f1943;
	setp.lt.f32	%p504, %f1933, 0fC2D20000;
	selp.f32	%f1945, 0f00000000, %f1944, %p504;
	setp.gt.f32	%p505, %f1933, 0f42D20000;
	selp.f32	%f1946, 0f7F800000, %f1945, %p505;
	sub.f32 	%f1947, %f408, %f1946;
	mul.f32 	%f1948, %f285, %f1947;
	mul.f32 	%f427, %f355, %f1948;
	// inline asm
	rcp.approx.ftz.f32 %f1930,%f301;
	// inline asm
	mul.f32 	%f1949, %f1930, %f302;
	mul.f32 	%f1950, %f1949, %f1949;
	fma.rn.f32 	%f1953, %f1620, %f1950, %f1619;
	fma.rn.f32 	%f1955, %f1953, %f1950, %f1622;
	mul.rn.f32 	%f1956, %f1955, %f1950;
	mul.rn.f32 	%f1957, %f1956, %f1949;
	sub.f32 	%f1958, %f300, %f1949;
	neg.f32 	%f1959, %f1949;
	add.f32 	%f1960, %f1958, %f1958;
	fma.rn.f32 	%f1961, %f1959, %f300, %f1960;
	mul.rn.f32 	%f1962, %f1930, %f1961;
	add.f32 	%f1963, %f1957, %f1949;
	sub.f32 	%f1964, %f1949, %f1963;
	add.f32 	%f1965, %f1957, %f1964;
	add.f32 	%f1966, %f1962, %f1965;
	add.f32 	%f1967, %f1963, %f1966;
	sub.f32 	%f1968, %f1963, %f1967;
	add.f32 	%f1969, %f1966, %f1968;
	add.f32 	%f1970, %f303, %f1967;
	sub.f32 	%f1971, %f303, %f1970;
	add.f32 	%f1972, %f1967, %f1971;
	add.f32 	%f1973, %f1969, %f1972;
	add.f32 	%f1974, %f304, %f1973;
	add.f32 	%f1975, %f1970, %f1974;
	sub.f32 	%f1976, %f1970, %f1975;
	add.f32 	%f1977, %f1974, %f1976;
	mul.rn.f32 	%f1979, %f1466, %f1975;
	neg.f32 	%f1980, %f1979;
	fma.rn.f32 	%f1981, %f1466, %f1975, %f1980;
	fma.rn.f32 	%f1982, %f1466, %f1977, %f1981;
	fma.rn.f32 	%f1984, %f1651, %f1975, %f1982;
	add.rn.f32 	%f1985, %f1979, %f1984;
	neg.f32 	%f1986, %f1985;
	add.rn.f32 	%f1987, %f1979, %f1986;
	add.rn.f32 	%f1988, %f1987, %f1984;
	mov.b32 	 %r569, %f1985;
	setp.eq.s32	%p506, %r569, 1118925336;
	add.s32 	%r570, %r569, -1;
	mov.b32 	 %f1989, %r570;
	add.f32 	%f1990, %f1988, 0f37000000;
	selp.f32	%f1991, %f1989, %f1985, %p506;
	selp.f32	%f428, %f1990, %f1988, %p506;
	mul.f32 	%f1992, %f1991, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1993, %f1992;
	fma.rn.f32 	%f1994, %f1993, %f1662, %f1991;
	fma.rn.f32 	%f1995, %f1993, %f1664, %f1994;
	mul.f32 	%f1996, %f1995, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1997, %f1996;
	add.f32 	%f1998, %f1993, 0f00000000;
	ex2.approx.f32 	%f1999, %f1998;
	mul.f32 	%f2000, %f1997, %f1999;
	setp.lt.f32	%p507, %f1991, 0fC2D20000;
	selp.f32	%f2001, 0f00000000, %f2000, %p507;
	setp.gt.f32	%p508, %f1991, 0f42D20000;
	selp.f32	%f2727, 0f7F800000, %f2001, %p508;
	setp.eq.f32	%p509, %f2727, 0f7F800000;
	@%p509 bra 	BB1_376;

	fma.rn.f32 	%f2727, %f2727, %f428, %f2727;

BB1_376:
	mov.b32 	 %r571, %f2727;
	xor.b32  	%r572, %r571, -2147483648;
	mov.b32 	 %f2002, %r572;
	selp.f32	%f432, %f2002, %f2727, %p25;
	selp.f32	%f2728, %f305, %f432, %p450;
	@%p27 bra 	BB1_378;

	cvt.rzi.f32.f32	%f2004, %f1466;
	setp.neu.f32	%p511, %f2004, 0f40000000;
	selp.f32	%f2728, 0f7FFFFFFF, %f432, %p511;

BB1_378:
	selp.f32	%f2007, %f306, %f2728, %p452;
	selp.f32	%f2008, %f2007, %f307, %p453;
	selp.f32	%f2009, %f2008, %f2728, %p454;
	mul.f32 	%f2010, %f2009, 0fBF000000;
	selp.f32	%f2011, 0fBF000000, %f2010, %p455;
	mul.f32 	%f2012, %f2011, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2013, %f2012;
	fma.rn.f32 	%f2015, %f2013, %f1662, %f2011;
	fma.rn.f32 	%f2017, %f2013, %f1664, %f2015;
	mul.f32 	%f2018, %f2017, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2019, %f2018;
	add.f32 	%f2020, %f2013, 0f00000000;
	ex2.approx.f32 	%f2021, %f2020;
	mul.f32 	%f2022, %f2019, %f2021;
	setp.lt.f32	%p516, %f2011, 0fC2D20000;
	selp.f32	%f2023, 0f00000000, %f2022, %p516;
	setp.gt.f32	%p517, %f2011, 0f42D20000;
	selp.f32	%f436, 0f7F800000, %f2023, %p517;
	// inline asm
	rcp.approx.ftz.f32 %f2005,%f311;
	// inline asm
	mul.f32 	%f2024, %f2005, %f312;
	mul.f32 	%f2025, %f2024, %f2024;
	fma.rn.f32 	%f2028, %f1620, %f2025, %f1619;
	fma.rn.f32 	%f2030, %f2028, %f2025, %f1622;
	mul.rn.f32 	%f2031, %f2030, %f2025;
	mul.rn.f32 	%f2032, %f2031, %f2024;
	sub.f32 	%f2033, %f310, %f2024;
	neg.f32 	%f2034, %f2024;
	add.f32 	%f2035, %f2033, %f2033;
	fma.rn.f32 	%f2036, %f2034, %f310, %f2035;
	mul.rn.f32 	%f2037, %f2005, %f2036;
	add.f32 	%f2038, %f2032, %f2024;
	sub.f32 	%f2039, %f2024, %f2038;
	add.f32 	%f2040, %f2032, %f2039;
	add.f32 	%f2041, %f2037, %f2040;
	add.f32 	%f2042, %f2038, %f2041;
	sub.f32 	%f2043, %f2038, %f2042;
	add.f32 	%f2044, %f2041, %f2043;
	add.f32 	%f2045, %f313, %f2042;
	sub.f32 	%f2046, %f313, %f2045;
	add.f32 	%f2047, %f2042, %f2046;
	add.f32 	%f2048, %f2044, %f2047;
	add.f32 	%f2049, %f314, %f2048;
	add.f32 	%f2050, %f2045, %f2049;
	sub.f32 	%f2051, %f2045, %f2050;
	add.f32 	%f2052, %f2049, %f2051;
	mul.rn.f32 	%f2054, %f1466, %f2050;
	neg.f32 	%f2055, %f2054;
	fma.rn.f32 	%f2056, %f1466, %f2050, %f2055;
	fma.rn.f32 	%f2057, %f1466, %f2052, %f2056;
	fma.rn.f32 	%f2059, %f1651, %f2050, %f2057;
	add.rn.f32 	%f2060, %f2054, %f2059;
	neg.f32 	%f2061, %f2060;
	add.rn.f32 	%f2062, %f2054, %f2061;
	add.rn.f32 	%f2063, %f2062, %f2059;
	mov.b32 	 %r573, %f2060;
	setp.eq.s32	%p518, %r573, 1118925336;
	add.s32 	%r574, %r573, -1;
	mov.b32 	 %f2064, %r574;
	add.f32 	%f2065, %f2063, 0f37000000;
	selp.f32	%f2066, %f2064, %f2060, %p518;
	selp.f32	%f437, %f2065, %f2063, %p518;
	mul.f32 	%f2067, %f2066, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2068, %f2067;
	fma.rn.f32 	%f2069, %f2068, %f1662, %f2066;
	fma.rn.f32 	%f2070, %f2068, %f1664, %f2069;
	mul.f32 	%f2071, %f2070, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2072, %f2071;
	add.f32 	%f2073, %f2068, 0f00000000;
	ex2.approx.f32 	%f2074, %f2073;
	mul.f32 	%f2075, %f2072, %f2074;
	setp.lt.f32	%p519, %f2066, 0fC2D20000;
	selp.f32	%f2076, 0f00000000, %f2075, %p519;
	setp.gt.f32	%p520, %f2066, 0f42D20000;
	selp.f32	%f2729, 0f7F800000, %f2076, %p520;
	setp.eq.f32	%p521, %f2729, 0f7F800000;
	@%p521 bra 	BB1_380;

	fma.rn.f32 	%f2729, %f2729, %f437, %f2729;

BB1_380:
	mov.b32 	 %r575, %f2729;
	xor.b32  	%r576, %r575, -2147483648;
	mov.b32 	 %f2077, %r576;
	selp.f32	%f441, %f2077, %f2729, %p26;
	selp.f32	%f2730, %f315, %f441, %p462;
	@%p28 bra 	BB1_382;

	cvt.rzi.f32.f32	%f2079, %f1466;
	setp.neu.f32	%p523, %f2079, 0f40000000;
	selp.f32	%f2730, 0f7FFFFFFF, %f441, %p523;

BB1_382:
	selp.f32	%f2082, %f316, %f2730, %p464;
	selp.f32	%f2083, %f2082, %f317, %p465;
	selp.f32	%f2084, %f2083, %f2730, %p466;
	mul.f32 	%f2085, %f2084, 0fBF000000;
	selp.f32	%f2086, 0fBF000000, %f2085, %p467;
	mul.f32 	%f2087, %f2086, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2088, %f2087;
	fma.rn.f32 	%f2090, %f2088, %f1662, %f2086;
	fma.rn.f32 	%f2092, %f2088, %f1664, %f2090;
	mul.f32 	%f2093, %f2092, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2094, %f2093;
	add.f32 	%f2095, %f2088, 0f00000000;
	ex2.approx.f32 	%f2096, %f2095;
	mul.f32 	%f2097, %f2094, %f2096;
	setp.lt.f32	%p528, %f2086, 0fC2D20000;
	selp.f32	%f2098, 0f00000000, %f2097, %p528;
	setp.gt.f32	%p529, %f2086, 0f42D20000;
	selp.f32	%f2099, 0f7F800000, %f2098, %p529;
	mul.f32 	%f2100, %f288, %f2099;
	mul.f32 	%f2101, %f289, %f436;
	sub.f32 	%f2102, %f2101, %f2100;
	mul.f32 	%f2103, %f286, %f2102;
	mul.f32 	%f445, %f369, %f2103;
	// inline asm
	rcp.approx.ftz.f32 %f2080,%f1751;
	// inline asm
	mul.f32 	%f2104, %f2080, %f394;
	mul.f32 	%f2105, %f2104, %f2104;
	fma.rn.f32 	%f2108, %f1620, %f2105, %f1619;
	fma.rn.f32 	%f2110, %f2108, %f2105, %f1622;
	mul.rn.f32 	%f2111, %f2110, %f2105;
	mul.rn.f32 	%f2112, %f2111, %f2104;
	sub.f32 	%f2113, %f392, %f2104;
	neg.f32 	%f2114, %f2104;
	add.f32 	%f2115, %f2113, %f2113;
	fma.rn.f32 	%f2116, %f2114, %f392, %f2115;
	mul.rn.f32 	%f2117, %f2080, %f2116;
	add.f32 	%f2118, %f2112, %f2104;
	sub.f32 	%f2119, %f2104, %f2118;
	add.f32 	%f2120, %f2112, %f2119;
	add.f32 	%f2121, %f2117, %f2120;
	add.f32 	%f2122, %f2118, %f2121;
	sub.f32 	%f2123, %f2118, %f2122;
	add.f32 	%f2124, %f2121, %f2123;
	add.f32 	%f2125, %f395, %f2122;
	sub.f32 	%f2126, %f395, %f2125;
	add.f32 	%f2127, %f2122, %f2126;
	add.f32 	%f2128, %f2124, %f2127;
	add.f32 	%f2129, %f396, %f2128;
	add.f32 	%f2130, %f2125, %f2129;
	sub.f32 	%f2131, %f2125, %f2130;
	add.f32 	%f2132, %f2129, %f2131;
	mul.rn.f32 	%f2134, %f1466, %f2130;
	neg.f32 	%f2135, %f2134;
	fma.rn.f32 	%f2136, %f1466, %f2130, %f2135;
	fma.rn.f32 	%f2137, %f1466, %f2132, %f2136;
	fma.rn.f32 	%f2139, %f1651, %f2130, %f2137;
	add.rn.f32 	%f2140, %f2134, %f2139;
	neg.f32 	%f2141, %f2140;
	add.rn.f32 	%f2142, %f2134, %f2141;
	add.rn.f32 	%f2143, %f2142, %f2139;
	mov.b32 	 %r577, %f2140;
	setp.eq.s32	%p530, %r577, 1118925336;
	add.s32 	%r578, %r577, -1;
	mov.b32 	 %f2144, %r578;
	add.f32 	%f2145, %f2143, 0f37000000;
	selp.f32	%f2146, %f2144, %f2140, %p530;
	selp.f32	%f446, %f2145, %f2143, %p530;
	mul.f32 	%f2147, %f2146, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2148, %f2147;
	fma.rn.f32 	%f2149, %f2148, %f1662, %f2146;
	fma.rn.f32 	%f2150, %f2148, %f1664, %f2149;
	mul.f32 	%f2151, %f2150, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2152, %f2151;
	add.f32 	%f2153, %f2148, 0f00000000;
	ex2.approx.f32 	%f2154, %f2153;
	mul.f32 	%f2155, %f2152, %f2154;
	setp.lt.f32	%p531, %f2146, 0fC2D20000;
	selp.f32	%f2156, 0f00000000, %f2155, %p531;
	setp.gt.f32	%p532, %f2146, 0f42D20000;
	selp.f32	%f2731, 0f7F800000, %f2156, %p532;
	setp.eq.f32	%p533, %f2731, 0f7F800000;
	@%p533 bra 	BB1_384;

	fma.rn.f32 	%f2731, %f2731, %f446, %f2731;

BB1_384:
	mov.b32 	 %r579, %f2731;
	xor.b32  	%r580, %r579, -2147483648;
	mov.b32 	 %f2157, %r580;
	selp.f32	%f2733, %f2157, %f2731, %p29;
	@%p478 bra 	BB1_387;
	bra.uni 	BB1_385;

BB1_387:
	add.f32 	%f2160, %f390, %f390;
	selp.f32	%f2733, %f2160, 0f00000000, %p431;
	bra.uni 	BB1_388;

BB1_385:
	setp.geu.f32	%p535, %f390, 0f00000000;
	@%p535 bra 	BB1_388;

	cvt.rzi.f32.f32	%f2159, %f1466;
	setp.neu.f32	%p536, %f2159, 0f40000000;
	selp.f32	%f2733, 0f7FFFFFFF, %f2733, %p536;

BB1_388:
	@%p482 bra 	BB1_393;

	setp.gtu.f32	%p539, %f391, 0f7F800000;
	@%p539 bra 	BB1_392;
	bra.uni 	BB1_390;

BB1_392:
	add.f32 	%f2733, %f390, 0f40000000;
	bra.uni 	BB1_393;

BB1_390:
	setp.neu.f32	%p540, %f391, 0f7F800000;
	@%p540 bra 	BB1_393;

	selp.f32	%f2733, 0fFF800000, 0f7F800000, %p29;

BB1_393:
	mul.f32 	%f2163, %f2733, 0fBF000000;
	selp.f32	%f2164, 0fBF000000, %f2163, %p485;
	mul.f32 	%f2165, %f2164, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2166, %f2165;
	fma.rn.f32 	%f2168, %f2166, %f1662, %f2164;
	fma.rn.f32 	%f2170, %f2166, %f1664, %f2168;
	mul.f32 	%f2171, %f2170, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2172, %f2171;
	add.f32 	%f2173, %f2166, 0f00000000;
	ex2.approx.f32 	%f2174, %f2173;
	mul.f32 	%f2175, %f2172, %f2174;
	setp.lt.f32	%p542, %f2164, 0fC2D20000;
	selp.f32	%f2176, 0f00000000, %f2175, %p542;
	setp.gt.f32	%p543, %f2164, 0f42D20000;
	selp.f32	%f457, 0f7F800000, %f2176, %p543;
	// inline asm
	rcp.approx.ftz.f32 %f2161,%f1845;
	// inline asm
	mul.f32 	%f2177, %f2161, %f413;
	mul.f32 	%f2178, %f2177, %f2177;
	fma.rn.f32 	%f2181, %f1620, %f2178, %f1619;
	fma.rn.f32 	%f2183, %f2181, %f2178, %f1622;
	mul.rn.f32 	%f2184, %f2183, %f2178;
	mul.rn.f32 	%f2185, %f2184, %f2177;
	sub.f32 	%f2186, %f411, %f2177;
	neg.f32 	%f2187, %f2177;
	add.f32 	%f2188, %f2186, %f2186;
	fma.rn.f32 	%f2189, %f2187, %f411, %f2188;
	mul.rn.f32 	%f2190, %f2161, %f2189;
	add.f32 	%f2191, %f2185, %f2177;
	sub.f32 	%f2192, %f2177, %f2191;
	add.f32 	%f2193, %f2185, %f2192;
	add.f32 	%f2194, %f2190, %f2193;
	add.f32 	%f2195, %f2191, %f2194;
	sub.f32 	%f2196, %f2191, %f2195;
	add.f32 	%f2197, %f2194, %f2196;
	add.f32 	%f2198, %f414, %f2195;
	sub.f32 	%f2199, %f414, %f2198;
	add.f32 	%f2200, %f2195, %f2199;
	add.f32 	%f2201, %f2197, %f2200;
	add.f32 	%f2202, %f415, %f2201;
	add.f32 	%f2203, %f2198, %f2202;
	sub.f32 	%f2204, %f2198, %f2203;
	add.f32 	%f2205, %f2202, %f2204;
	mul.rn.f32 	%f2207, %f1466, %f2203;
	neg.f32 	%f2208, %f2207;
	fma.rn.f32 	%f2209, %f1466, %f2203, %f2208;
	fma.rn.f32 	%f2210, %f1466, %f2205, %f2209;
	fma.rn.f32 	%f2212, %f1651, %f2203, %f2210;
	add.rn.f32 	%f2213, %f2207, %f2212;
	neg.f32 	%f2214, %f2213;
	add.rn.f32 	%f2215, %f2207, %f2214;
	add.rn.f32 	%f2216, %f2215, %f2212;
	mov.b32 	 %r581, %f2213;
	setp.eq.s32	%p544, %r581, 1118925336;
	add.s32 	%r582, %r581, -1;
	mov.b32 	 %f2217, %r582;
	add.f32 	%f2218, %f2216, 0f37000000;
	selp.f32	%f2219, %f2217, %f2213, %p544;
	selp.f32	%f458, %f2218, %f2216, %p544;
	mul.f32 	%f2220, %f2219, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2221, %f2220;
	fma.rn.f32 	%f2222, %f2221, %f1662, %f2219;
	fma.rn.f32 	%f2223, %f2221, %f1664, %f2222;
	mul.f32 	%f2224, %f2223, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2225, %f2224;
	add.f32 	%f2226, %f2221, 0f00000000;
	ex2.approx.f32 	%f2227, %f2226;
	mul.f32 	%f2228, %f2225, %f2227;
	setp.lt.f32	%p545, %f2219, 0fC2D20000;
	selp.f32	%f2229, 0f00000000, %f2228, %p545;
	setp.gt.f32	%p546, %f2219, 0f42D20000;
	selp.f32	%f2734, 0f7F800000, %f2229, %p546;
	setp.eq.f32	%p547, %f2734, 0f7F800000;
	@%p547 bra 	BB1_395;

	fma.rn.f32 	%f2734, %f2734, %f458, %f2734;

BB1_395:
	mov.b32 	 %r583, %f2734;
	xor.b32  	%r584, %r583, -2147483648;
	mov.b32 	 %f2230, %r584;
	selp.f32	%f2736, %f2230, %f2734, %p30;
	@%p496 bra 	BB1_398;
	bra.uni 	BB1_396;

BB1_398:
	add.f32 	%f2233, %f409, %f409;
	selp.f32	%f2736, %f2233, 0f00000000, %p431;
	bra.uni 	BB1_399;

BB1_396:
	setp.geu.f32	%p549, %f409, 0f00000000;
	@%p549 bra 	BB1_399;

	cvt.rzi.f32.f32	%f2232, %f1466;
	setp.neu.f32	%p550, %f2232, 0f40000000;
	selp.f32	%f2736, 0f7FFFFFFF, %f2736, %p550;

BB1_399:
	@%p500 bra 	BB1_404;

	setp.gtu.f32	%p553, %f410, 0f7F800000;
	@%p553 bra 	BB1_403;
	bra.uni 	BB1_401;

BB1_403:
	add.f32 	%f2736, %f409, 0f40000000;
	bra.uni 	BB1_404;

BB1_401:
	setp.neu.f32	%p554, %f410, 0f7F800000;
	@%p554 bra 	BB1_404;

	selp.f32	%f2736, 0fFF800000, 0f7F800000, %p30;

BB1_404:
	mul.f32 	%f2234, %f2736, 0fBF000000;
	selp.f32	%f2235, 0fBF000000, %f2234, %p503;
	mul.f32 	%f2236, %f2235, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2237, %f2236;
	fma.rn.f32 	%f2239, %f2237, %f1662, %f2235;
	fma.rn.f32 	%f2241, %f2237, %f1664, %f2239;
	mul.f32 	%f2242, %f2241, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2243, %f2242;
	add.f32 	%f2244, %f2237, 0f00000000;
	ex2.approx.f32 	%f2245, %f2244;
	mul.f32 	%f2246, %f2243, %f2245;
	setp.lt.f32	%p556, %f2235, 0fC2D20000;
	selp.f32	%f2247, 0f00000000, %f2246, %p556;
	setp.gt.f32	%p557, %f2235, 0f42D20000;
	selp.f32	%f2248, 0f7F800000, %f2247, %p557;
	mul.f32 	%f2249, %f357, %f2248;
	mul.f32 	%f2250, %f358, %f457;
	sub.f32 	%f2251, %f2250, %f2249;
	mul.f32 	%f2252, %f286, %f2251;
	fma.rn.f32 	%f2253, %f355, %f2252, %f445;
	mul.f32 	%f2254, %f389, %f389;
	div.rn.f32 	%f2255, %f2254, %f370;
	add.f32 	%f2711, %f2255, %f2711;
	mul.f32 	%f2256, %f427, %f389;
	div.rn.f32 	%f2257, %f2256, %f370;
	add.f32 	%f2710, %f2257, %f2710;
	mul.f32 	%f2258, %f355, %f369;
	mul.f32 	%f2259, %f2258, %f389;
	div.rn.f32 	%f2260, %f2259, %f370;
	add.f32 	%f2709, %f2260, %f2709;
	div.rn.f32 	%f2261, %f389, %f370;
	add.f32 	%f2708, %f2261, %f2708;
	mul.f32 	%f2262, %f2253, %f389;
	div.rn.f32 	%f2263, %f2262, %f370;
	add.f32 	%f2707, %f2263, %f2707;
	mul.f32 	%f2264, %f427, %f427;
	div.rn.f32 	%f2265, %f2264, %f370;
	add.f32 	%f2706, %f2265, %f2706;
	mul.f32 	%f2266, %f2258, %f427;
	div.rn.f32 	%f2267, %f2266, %f370;
	add.f32 	%f2705, %f2267, %f2705;
	div.rn.f32 	%f2268, %f427, %f370;
	add.f32 	%f2704, %f2268, %f2704;
	mul.f32 	%f2269, %f2253, %f427;
	div.rn.f32 	%f2270, %f2269, %f370;
	add.f32 	%f2703, %f2270, %f2703;
	mul.f32 	%f2271, %f2258, %f2258;
	div.rn.f32 	%f2272, %f2271, %f370;
	add.f32 	%f2702, %f2272, %f2702;
	div.rn.f32 	%f2273, %f2258, %f370;
	add.f32 	%f2701, %f2273, %f2701;
	mul.f32 	%f2274, %f2253, %f2258;
	div.rn.f32 	%f2275, %f2274, %f370;
	add.f32 	%f2700, %f2275, %f2700;
	rcp.rn.f32 	%f2276, %f370;
	add.f32 	%f2699, %f2276, %f2699;
	div.rn.f32 	%f2277, %f2253, %f370;
	add.f32 	%f2698, %f2277, %f2698;
	mul.f32 	%f2278, %f2253, %f2253;
	div.rn.f32 	%f2279, %f2278, %f370;
	add.f32 	%f2697, %f2279, %f2697;
	setp.leu.f32	%p558, %f370, 0f00000000;
	@%p558 bra 	BB1_412;

	setp.gt.f32	%p559, %f371, 0f00000000;
	@%p559 bra 	BB1_407;
	bra.uni 	BB1_406;

BB1_407:
	setp.lt.f32	%p560, %f370, 0f00800000;
	mul.f32 	%f2280, %f370, 0f4B000000;
	selp.f32	%f485, %f2280, %f370, %p560;
	selp.f32	%f2281, 0fC1B80000, 0f00000000, %p560;
	mov.b32 	 %r585, %f485;
	add.s32 	%r586, %r585, -1059760811;
	and.b32  	%r587, %r586, -8388608;
	sub.s32 	%r588, %r585, %r587;
	mov.b32 	 %f2282, %r588;
	cvt.rn.f32.s32	%f2283, %r587;
	mov.f32 	%f2284, 0f34000000;
	fma.rn.f32 	%f2285, %f2283, %f2284, %f2281;
	add.f32 	%f2286, %f2282, 0fBF800000;
	mov.f32 	%f2287, 0f3E1039F6;
	mov.f32 	%f2288, 0fBE055027;
	fma.rn.f32 	%f2289, %f2288, %f2286, %f2287;
	mov.f32 	%f2290, 0fBDF8CDCC;
	fma.rn.f32 	%f2291, %f2289, %f2286, %f2290;
	mov.f32 	%f2292, 0f3E0F2955;
	fma.rn.f32 	%f2293, %f2291, %f2286, %f2292;
	mov.f32 	%f2294, 0fBE2AD8B9;
	fma.rn.f32 	%f2295, %f2293, %f2286, %f2294;
	mov.f32 	%f2296, 0f3E4CED0B;
	fma.rn.f32 	%f2297, %f2295, %f2286, %f2296;
	mov.f32 	%f2298, 0fBE7FFF22;
	fma.rn.f32 	%f2299, %f2297, %f2286, %f2298;
	mov.f32 	%f2300, 0f3EAAAA78;
	fma.rn.f32 	%f2301, %f2299, %f2286, %f2300;
	mov.f32 	%f2302, 0fBF000000;
	fma.rn.f32 	%f2303, %f2301, %f2286, %f2302;
	mul.f32 	%f2304, %f2286, %f2303;
	fma.rn.f32 	%f2305, %f2304, %f2286, %f2286;
	mov.f32 	%f2306, 0f3F317218;
	fma.rn.f32 	%f2737, %f2285, %f2306, %f2305;
	setp.lt.u32	%p561, %r585, 2139095040;
	@%p561 bra 	BB1_409;

	mov.f32 	%f2307, 0f7F800000;
	fma.rn.f32 	%f2737, %f485, %f2307, %f2307;

BB1_409:
	setp.eq.f32	%p562, %f485, 0f00000000;
	selp.f32	%f2308, 0fFF800000, %f2737, %p562;
	mul.f32 	%f2309, %f371, %f2308;
	sub.f32 	%f489, %f2309, %f370;
	mul.f32 	%f2310, %f371, 0f4B000000;
	setp.lt.f32	%p563, %f371, 0f00800000;
	selp.f32	%f490, %f2310, %f371, %p563;
	selp.f32	%f2311, 0fC1B80000, 0f00000000, %p563;
	mov.b32 	 %r589, %f490;
	add.s32 	%r590, %r589, -1059760811;
	and.b32  	%r591, %r590, -8388608;
	sub.s32 	%r592, %r589, %r591;
	mov.b32 	 %f2312, %r592;
	cvt.rn.f32.s32	%f2313, %r591;
	fma.rn.f32 	%f2315, %f2313, %f2284, %f2311;
	add.f32 	%f2316, %f2312, 0fBF800000;
	fma.rn.f32 	%f2319, %f2288, %f2316, %f2287;
	fma.rn.f32 	%f2321, %f2319, %f2316, %f2290;
	fma.rn.f32 	%f2323, %f2321, %f2316, %f2292;
	fma.rn.f32 	%f2325, %f2323, %f2316, %f2294;
	fma.rn.f32 	%f2327, %f2325, %f2316, %f2296;
	fma.rn.f32 	%f2329, %f2327, %f2316, %f2298;
	fma.rn.f32 	%f2331, %f2329, %f2316, %f2300;
	fma.rn.f32 	%f2333, %f2331, %f2316, %f2302;
	mul.f32 	%f2334, %f2316, %f2333;
	fma.rn.f32 	%f2335, %f2334, %f2316, %f2316;
	fma.rn.f32 	%f2738, %f2315, %f2306, %f2335;
	setp.lt.u32	%p564, %r589, 2139095040;
	@%p564 bra 	BB1_411;

	mov.f32 	%f2337, 0f7F800000;
	fma.rn.f32 	%f2738, %f490, %f2337, %f2337;

BB1_411:
	setp.eq.f32	%p565, %f490, 0f00000000;
	selp.f32	%f2338, 0fFF800000, %f2738, %p565;
	mul.f32 	%f2339, %f371, %f2338;
	sub.f32 	%f2340, %f489, %f2339;
	add.f32 	%f2341, %f371, %f2340;
	add.f32 	%f2739, %f2739, %f2341;
	bra.uni 	BB1_412;

BB1_406:
	sub.f32 	%f2739, %f2739, %f370;

BB1_412:
	add.s32 	%r651, %r651, 1;
	setp.lt.s32	%p566, %r651, %r109;
	@%p566 bra 	BB1_332;

	st.local.f32 	[%rd2], %f2711;
	st.local.f32 	[%rd2+4], %f2710;
	st.local.f32 	[%rd2+20], %f2710;
	st.local.f32 	[%rd2+8], %f2709;
	st.local.f32 	[%rd2+40], %f2709;
	st.local.f32 	[%rd2+12], %f2708;
	st.local.f32 	[%rd2+60], %f2708;
	st.local.f32 	[%rd2+16], %f2707;
	st.local.f32 	[%rd2+80], %f2707;
	st.local.f32 	[%rd2+24], %f2706;
	st.local.f32 	[%rd2+28], %f2705;
	st.local.f32 	[%rd2+44], %f2705;
	st.local.f32 	[%rd2+32], %f2704;
	st.local.f32 	[%rd2+64], %f2704;
	st.local.f32 	[%rd2+36], %f2703;
	st.local.f32 	[%rd2+84], %f2703;
	st.local.f32 	[%rd2+48], %f2702;
	st.local.f32 	[%rd2+52], %f2701;
	st.local.f32 	[%rd2+68], %f2701;
	st.local.f32 	[%rd2+56], %f2700;
	st.local.f32 	[%rd2+88], %f2700;
	st.local.f32 	[%rd2+72], %f2699;
	st.local.f32 	[%rd2+76], %f2698;
	st.local.f32 	[%rd2+92], %f2698;
	st.local.f32 	[%rd2+96], %f2697;
	add.s32 	%r650, %r650, 1;
	setp.lt.s32	%p567, %r650, %r109;
	@%p567 bra 	BB1_331;

BB1_414:
	ld.local.f32 	%f2343, [%rd2];
	rcp.rn.f32 	%f497, %f2343;
	ld.local.f32 	%f2344, [%rd2+4];
	mul.f32 	%f498, %f497, %f2344;
	ld.local.f32 	%f2345, [%rd2+8];
	ld.local.f32 	%f2346, [%rd2+12];
	ld.local.f32 	%f2347, [%rd2+16];
	ld.local.f32 	%f2348, [%rd2+20];
	ld.local.f32 	%f2349, [%rd2+24];
	ld.local.f32 	%f2350, [%rd2+28];
	ld.local.f32 	%f2351, [%rd2+32];
	ld.local.f32 	%f2352, [%rd2+36];
	ld.local.f32 	%f2353, [%rd2+40];
	ld.local.f32 	%f2354, [%rd2+44];
	st.local.f32 	[%rd2+4], %f498;
	mul.f32 	%f499, %f497, %f2345;
	st.local.f32 	[%rd2+8], %f499;
	mul.f32 	%f500, %f497, %f2346;
	st.local.f32 	[%rd2+12], %f500;
	mul.f32 	%f501, %f497, %f2347;
	st.local.f32 	[%rd2+16], %f501;
	ld.local.f32 	%f2355, [%rd2+4];
	fma.rn.f32 	%f2356, %f2355, %f2348, 0f00000000;
	sub.f32 	%f2357, %f2349, %f2356;
	ld.local.f32 	%f502, [%rd2+20];
	st.local.f32 	[%rd2+24], %f2357;
	fma.rn.f32 	%f2358, %f499, %f502, 0f00000000;
	rcp.rn.f32 	%f503, %f2357;
	sub.f32 	%f2359, %f2350, %f2358;
	mul.f32 	%f504, %f503, %f2359;
	st.local.f32 	[%rd2+28], %f504;
	fma.rn.f32 	%f2360, %f500, %f502, 0f00000000;
	sub.f32 	%f2361, %f2351, %f2360;
	mul.f32 	%f505, %f503, %f2361;
	st.local.f32 	[%rd2+32], %f505;
	fma.rn.f32 	%f2362, %f501, %f502, 0f00000000;
	sub.f32 	%f2363, %f2352, %f2362;
	mul.f32 	%f506, %f503, %f2363;
	st.local.f32 	[%rd2+36], %f506;
	ld.local.f32 	%f2364, [%rd2+4];
	fma.rn.f32 	%f2365, %f2364, %f2353, 0f00000000;
	sub.f32 	%f507, %f2354, %f2365;
	st.local.f32 	[%rd2+44], %f507;
	add.s64 	%rd105, %rd2, 40;
	add.s64 	%rd104, %rd2, 8;
	mov.u32 	%r652, -1;

BB1_415:
	ld.local.f32 	%f2366, [%rd105];
	ld.local.f32 	%f2367, [%rd104];
	fma.rn.f32 	%f2741, %f2367, %f2366, %f2741;
	add.s64 	%rd105, %rd105, 4;
	add.s64 	%rd104, %rd104, 20;
	add.s32 	%r652, %r652, 1;
	setp.lt.s32	%p568, %r652, 1;
	@%p568 bra 	BB1_415;

	ld.local.f32 	%f2369, [%rd2+48];
	sub.f32 	%f2370, %f2369, %f2741;
	ld.local.f32 	%f510, [%rd2+40];
	ld.local.f32 	%f2371, [%rd2+52];
	ld.local.f32 	%f2372, [%rd2+56];
	ld.local.f32 	%f2373, [%rd2+60];
	ld.local.f32 	%f2374, [%rd2+4];
	ld.local.f32 	%f2375, [%rd2+64];
	st.local.f32 	[%rd2+48], %f2370;
	fma.rn.f32 	%f2376, %f500, %f510, 0f00000000;
	fma.rn.f32 	%f2377, %f505, %f507, %f2376;
	rcp.rn.f32 	%f511, %f2370;
	sub.f32 	%f2378, %f2371, %f2377;
	mul.f32 	%f512, %f511, %f2378;
	st.local.f32 	[%rd2+52], %f512;
	fma.rn.f32 	%f2379, %f501, %f510, 0f00000000;
	fma.rn.f32 	%f2380, %f506, %f507, %f2379;
	sub.f32 	%f2381, %f2372, %f2380;
	mul.f32 	%f513, %f511, %f2381;
	st.local.f32 	[%rd2+56], %f513;
	fma.rn.f32 	%f2382, %f2374, %f2373, 0f00000000;
	sub.f32 	%f514, %f2375, %f2382;
	st.local.f32 	[%rd2+64], %f514;
	add.s64 	%rd107, %rd2, 60;
	add.s64 	%rd106, %rd2, 8;
	mov.f32 	%f2742, 0f00000000;
	mov.u32 	%r653, -1;

BB1_417:
	ld.local.f32 	%f2383, [%rd107];
	ld.local.f32 	%f2384, [%rd106];
	fma.rn.f32 	%f2742, %f2384, %f2383, %f2742;
	add.s64 	%rd107, %rd107, 4;
	add.s64 	%rd106, %rd106, 20;
	add.s32 	%r653, %r653, 1;
	setp.lt.s32	%p569, %r653, 1;
	@%p569 bra 	BB1_417;

	ld.local.f32 	%f2386, [%rd2+68];
	sub.f32 	%f517, %f2386, %f2742;
	st.local.f32 	[%rd2+68], %f517;
	add.s64 	%rd109, %rd2, 60;
	add.s64 	%rd108, %rd2, 12;
	mov.f32 	%f2743, 0f00000000;
	mov.u32 	%r654, -1;

BB1_419:
	ld.local.f32 	%f2387, [%rd109];
	ld.local.f32 	%f2388, [%rd108];
	fma.rn.f32 	%f2743, %f2388, %f2387, %f2743;
	add.s64 	%rd109, %rd109, 4;
	add.s64 	%rd108, %rd108, 20;
	add.s32 	%r654, %r654, 1;
	setp.lt.s32	%p570, %r654, 2;
	@%p570 bra 	BB1_419;

	ld.local.f32 	%f2390, [%rd2+72];
	sub.f32 	%f2391, %f2390, %f2743;
	ld.local.f32 	%f520, [%rd2+60];
	ld.local.f32 	%f2392, [%rd2+76];
	ld.local.f32 	%f2393, [%rd2+80];
	ld.local.f32 	%f2394, [%rd2+4];
	ld.local.f32 	%f2395, [%rd2+84];
	st.local.f32 	[%rd2+72], %f2391;
	fma.rn.f32 	%f2396, %f501, %f520, 0f00000000;
	fma.rn.f32 	%f2397, %f506, %f514, %f2396;
	fma.rn.f32 	%f2398, %f513, %f517, %f2397;
	rcp.rn.f32 	%f521, %f2391;
	sub.f32 	%f2399, %f2392, %f2398;
	mul.f32 	%f522, %f521, %f2399;
	st.local.f32 	[%rd2+76], %f522;
	fma.rn.f32 	%f2400, %f2394, %f2393, 0f00000000;
	sub.f32 	%f523, %f2395, %f2400;
	st.local.f32 	[%rd2+84], %f523;
	add.s64 	%rd111, %rd2, 80;
	add.s64 	%rd110, %rd2, 8;
	mov.f32 	%f2744, 0f00000000;
	mov.u32 	%r655, -1;

BB1_421:
	ld.local.f32 	%f2401, [%rd111];
	ld.local.f32 	%f2402, [%rd110];
	fma.rn.f32 	%f2744, %f2402, %f2401, %f2744;
	add.s64 	%rd111, %rd111, 4;
	add.s64 	%rd110, %rd110, 20;
	add.s32 	%r655, %r655, 1;
	setp.lt.s32	%p571, %r655, 1;
	@%p571 bra 	BB1_421;

	ld.local.f32 	%f2404, [%rd2+88];
	sub.f32 	%f526, %f2404, %f2744;
	st.local.f32 	[%rd2+88], %f526;
	add.s64 	%rd113, %rd2, 80;
	add.s64 	%rd112, %rd2, 12;
	mov.f32 	%f2745, 0f00000000;
	mov.u32 	%r656, -1;

BB1_423:
	ld.local.f32 	%f2405, [%rd113];
	ld.local.f32 	%f2406, [%rd112];
	fma.rn.f32 	%f2745, %f2406, %f2405, %f2745;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 20;
	add.s32 	%r656, %r656, 1;
	setp.lt.s32	%p572, %r656, 2;
	@%p572 bra 	BB1_423;

	ld.local.f32 	%f2408, [%rd2+92];
	sub.f32 	%f529, %f2408, %f2745;
	st.local.f32 	[%rd2+92], %f529;
	add.s64 	%rd115, %rd2, 80;
	add.s64 	%rd114, %rd2, 16;
	mov.f32 	%f2746, 0f00000000;
	mov.u32 	%r657, -1;

BB1_425:
	ld.local.f32 	%f2409, [%rd115];
	ld.local.f32 	%f2410, [%rd114];
	fma.rn.f32 	%f2746, %f2410, %f2409, %f2746;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 20;
	add.s32 	%r657, %r657, 1;
	setp.lt.s32	%p573, %r657, 3;
	@%p573 bra 	BB1_425;

	ld.param.u64 	%rd101, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_6];
	ld.param.u64 	%rd100, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_5];
	ld.param.u32 	%r626, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_7];
	ld.param.u64 	%rd99, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_4];
	mov.u32 	%r625, %tid.x;
	mov.u32 	%r624, %ctaid.x;
	mov.u32 	%r623, %ntid.x;
	mad.lo.s32 	%r622, %r623, %r624, %r625;
	ld.local.f32 	%f2411, [%rd2+96];
	sub.f32 	%f2412, %f2411, %f2746;
	ld.local.f32 	%f2413, [%rd2+80];
	st.local.f32 	[%rd2+96], %f2412;
	add.f32 	%f2414, %f498, 0f00000000;
	mov.f32 	%f2415, 0f00000000;
	sub.f32 	%f2416, %f2415, %f2414;
	add.f32 	%f2417, %f499, 0f00000000;
	fma.rn.f32 	%f2418, %f504, %f2416, %f2417;
	sub.f32 	%f2419, %f2415, %f2418;
	add.f32 	%f2420, %f500, 0f00000000;
	fma.rn.f32 	%f2421, %f505, %f2416, %f2420;
	fma.rn.f32 	%f2422, %f512, %f2419, %f2421;
	sub.f32 	%f2423, %f2415, %f2422;
	add.f32 	%f2424, %f501, 0f00000000;
	fma.rn.f32 	%f2425, %f506, %f2416, %f2424;
	fma.rn.f32 	%f2426, %f513, %f2419, %f2425;
	fma.rn.f32 	%f2427, %f522, %f2423, %f2426;
	sub.f32 	%f2428, %f2415, %f2427;
	div.rn.f32 	%f2429, %f2428, %f2412;
	fma.rn.f32 	%f2430, %f529, %f2429, 0f00000000;
	sub.f32 	%f2431, %f2423, %f2430;
	mul.f32 	%f2432, %f521, %f2431;
	fma.rn.f32 	%f2433, %f517, %f2432, 0f00000000;
	fma.rn.f32 	%f2434, %f526, %f2429, %f2433;
	sub.f32 	%f2435, %f2419, %f2434;
	mul.f32 	%f2436, %f511, %f2435;
	fma.rn.f32 	%f2437, %f507, %f2436, 0f00000000;
	fma.rn.f32 	%f2438, %f514, %f2432, %f2437;
	fma.rn.f32 	%f2439, %f523, %f2429, %f2438;
	sub.f32 	%f2440, %f2416, %f2439;
	mul.f32 	%f2441, %f503, %f2440;
	fma.rn.f32 	%f2442, %f502, %f2441, 0f00000000;
	fma.rn.f32 	%f2443, %f510, %f2436, %f2442;
	fma.rn.f32 	%f2444, %f520, %f2432, %f2443;
	fma.rn.f32 	%f2445, %f2413, %f2429, %f2444;
	mov.f32 	%f2446, 0f3F800000;
	sub.f32 	%f2447, %f2446, %f2445;
	mul.f32 	%f2448, %f497, %f2447;
	fma.rn.f32 	%f2449, %f498, 0f00000000, 0f00000000;
	sub.f32 	%f2450, %f2446, %f2449;
	fma.rn.f32 	%f2451, %f499, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2452, %f504, %f2450, %f2451;
	sub.f32 	%f2453, %f2415, %f2452;
	fma.rn.f32 	%f2454, %f500, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2455, %f505, %f2450, %f2454;
	fma.rn.f32 	%f2456, %f512, %f2453, %f2455;
	sub.f32 	%f2457, %f2415, %f2456;
	fma.rn.f32 	%f2458, %f501, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2459, %f506, %f2450, %f2458;
	fma.rn.f32 	%f2460, %f513, %f2453, %f2459;
	fma.rn.f32 	%f2461, %f522, %f2457, %f2460;
	sub.f32 	%f2462, %f2415, %f2461;
	div.rn.f32 	%f2463, %f2462, %f2412;
	fma.rn.f32 	%f2464, %f529, %f2463, 0f00000000;
	sub.f32 	%f2465, %f2457, %f2464;
	mul.f32 	%f2466, %f521, %f2465;
	fma.rn.f32 	%f2467, %f517, %f2466, 0f00000000;
	fma.rn.f32 	%f2468, %f526, %f2463, %f2467;
	sub.f32 	%f2469, %f2453, %f2468;
	mul.f32 	%f2470, %f511, %f2469;
	fma.rn.f32 	%f2471, %f507, %f2470, 0f00000000;
	fma.rn.f32 	%f2472, %f514, %f2466, %f2471;
	fma.rn.f32 	%f2473, %f523, %f2463, %f2472;
	sub.f32 	%f2474, %f2450, %f2473;
	mul.f32 	%f2475, %f503, %f2474;
	sub.f32 	%f2476, %f2415, %f2449;
	fma.rn.f32 	%f2477, %f504, %f2476, %f2451;
	sub.f32 	%f2478, %f2446, %f2477;
	fma.rn.f32 	%f2479, %f505, %f2476, %f2454;
	fma.rn.f32 	%f2480, %f512, %f2478, %f2479;
	sub.f32 	%f2481, %f2415, %f2480;
	fma.rn.f32 	%f2482, %f506, %f2476, %f2458;
	fma.rn.f32 	%f2483, %f513, %f2478, %f2482;
	fma.rn.f32 	%f2484, %f522, %f2481, %f2483;
	sub.f32 	%f2485, %f2415, %f2484;
	div.rn.f32 	%f2486, %f2485, %f2412;
	fma.rn.f32 	%f2487, %f529, %f2486, 0f00000000;
	sub.f32 	%f2488, %f2481, %f2487;
	mul.f32 	%f2489, %f521, %f2488;
	fma.rn.f32 	%f2490, %f517, %f2489, 0f00000000;
	fma.rn.f32 	%f2491, %f526, %f2486, %f2490;
	sub.f32 	%f2492, %f2478, %f2491;
	mul.f32 	%f2493, %f511, %f2492;
	sub.f32 	%f2494, %f2415, %f2477;
	fma.rn.f32 	%f2495, %f512, %f2494, %f2479;
	sub.f32 	%f2496, %f2446, %f2495;
	fma.rn.f32 	%f2497, %f513, %f2494, %f2482;
	fma.rn.f32 	%f2498, %f522, %f2496, %f2497;
	sub.f32 	%f2499, %f2415, %f2498;
	div.rn.f32 	%f2500, %f2499, %f2412;
	fma.rn.f32 	%f2501, %f529, %f2500, 0f00000000;
	sub.f32 	%f2502, %f2496, %f2501;
	mul.f32 	%f2503, %f521, %f2502;
	sub.f32 	%f2504, %f2415, %f2495;
	fma.rn.f32 	%f2505, %f522, %f2504, %f2497;
	sub.f32 	%f2506, %f2446, %f2505;
	div.rn.f32 	%f2507, %f2506, %f2412;
	cvta.to.global.u64 	%rd81, %rd99;
	mul.wide.s32 	%rd82, %r622, 4;
	add.s64 	%rd83, %rd81, %rd82;
	st.global.f32 	[%rd83], %f2695;
	shl.b32 	%r603, %r626, 2;
	cvt.s64.s32	%rd84, %r603;
	add.s64 	%rd85, %rd83, %rd84;
	st.global.f32 	[%rd85], %f2694;
	add.s64 	%rd86, %rd85, %rd84;
	st.global.f32 	[%rd86], %f2693;
	add.s64 	%rd87, %rd86, %rd84;
	st.global.f32 	[%rd87], %f2622;
	add.s64 	%rd88, %rd87, %rd84;
	st.global.f32 	[%rd88], %f2691;
	cvta.to.global.u64 	%rd89, %rd100;
	add.s64 	%rd90, %rd89, %rd82;
	st.global.f32 	[%rd90], %f2448;
	add.s64 	%rd91, %rd90, %rd84;
	st.global.f32 	[%rd91], %f2475;
	add.s64 	%rd92, %rd91, %rd84;
	st.global.f32 	[%rd92], %f2493;
	add.s64 	%rd93, %rd92, %rd84;
	st.global.f32 	[%rd93], %f2503;
	add.s64 	%rd94, %rd93, %rd84;
	st.global.f32 	[%rd94], %f2507;
	cvta.to.global.u64 	%rd95, %rd101;
	add.s64 	%rd96, %rd95, %rd82;
	st.global.f32 	[%rd96], %f2739;

BB1_427:
	ret;
}

	// .globl	_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i
.visible .entry _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i(
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_0,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_1,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_2,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_3,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_4,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_5,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_6,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_7,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_8,
	.param .u32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_9,
	.param .u32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_10,
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_11,
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_12,
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_13,
	.param .u32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_14
)
{
	.local .align 4 .b8 	__local_depot2[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<1098>;
	.reg .f32 	%f<3075>;
	.reg .b32 	%r<1240>;
	.reg .f64 	%fd<1124>;
	.reg .b64 	%rd<128>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.u64 	%rd52, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f610, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_1];
	ld.param.f32 	%f611, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_2];
	ld.param.f32 	%f612, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_3];
	ld.param.f32 	%f613, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_4];
	ld.param.f32 	%f614, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_5];
	ld.param.f32 	%f615, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_6];
	ld.param.f32 	%f616, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_7];
	ld.param.f32 	%f617, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_8];
	ld.param.u32 	%r199, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_9];
	ld.param.u32 	%r200, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_10];
	ld.param.u32 	%r201, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_14];
	cvta.to.global.u64 	%rd1, %rd52;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p75, %r4, %r201;
	@%p75 bra 	BB2_951;

	mov.u32 	%r202, 0;
	mov.u64 	%rd114, %rd2;
	mov.u32 	%r1217, %r202;

BB2_2:
	st.local.u32 	[%rd114], %r202;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r1217, %r1217, 1;
	setp.lt.u32	%p76, %r1217, 25;
	@%p76 bra 	BB2_2;

	mul.lo.s32 	%r204, %r199, %r199;
	mul.lo.s32 	%r7, %r204, %r4;
	mov.f32 	%f3015, 0f00000000;
	setp.lt.s32	%p77, %r199, 1;
	mov.f32 	%f2928, %f3015;
	mov.f32 	%f2929, %f3015;
	mov.f32 	%f2930, %f3015;
	@%p77 bra 	BB2_18;

	and.b32  	%r8, %r199, 3;
	shl.b32 	%r9, %r199, 2;
	mov.f32 	%f623, 0f00000000;
	mov.u32 	%r205, 0;
	mov.u32 	%r1218, %r205;
	mov.f32 	%f2928, %f623;
	mov.f32 	%f2929, %f623;
	mov.f32 	%f2930, %f623;

BB2_5:
	cvt.rn.f32.s32	%f4, %r1218;
	setp.eq.s32	%p78, %r8, 0;
	@%p78 bra 	BB2_6;

	setp.eq.s32	%p79, %r8, 1;
	@%p79 bra 	BB2_8;
	bra.uni 	BB2_9;

BB2_8:
	mov.u32 	%r1220, %r205;
	bra.uni 	BB2_13;

BB2_6:
	mov.u32 	%r1223, %r205;
	mov.f32 	%f2919, %f2928;
	mov.f32 	%f2920, %f2929;
	mov.f32 	%f2921, %f2930;
	mov.f32 	%f2928, %f623;
	mov.f32 	%f2929, %f623;
	mov.f32 	%f2930, %f623;
	bra.uni 	BB2_14;

BB2_9:
	setp.eq.s32	%p80, %r8, 2;
	@%p80 bra 	BB2_10;
	bra.uni 	BB2_11;

BB2_10:
	mov.u32 	%r1219, %r205;
	bra.uni 	BB2_12;

BB2_11:
	add.s32 	%r210, %r1218, %r7;
	mul.wide.s32 	%rd58, %r210, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.f32 	%f627, [%rd59];
	fma.rn.f32 	%f2930, %f4, %f627, %f2930;
	fma.rn.f32 	%f2929, %f627, 0f00000000, %f2929;
	add.f32 	%f2928, %f2928, %f627;
	mov.u32 	%r1219, 1;

BB2_12:
	neg.s32 	%r211, %r1219;
	and.b32  	%r212, %r211, %r199;
	add.s32 	%r213, %r212, %r1218;
	add.s32 	%r214, %r213, %r7;
	mul.wide.s32 	%rd60, %r214, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.f32 	%f628, [%rd61];
	fma.rn.f32 	%f2930, %f4, %f628, %f2930;
	cvt.rn.f32.s32	%f629, %r1219;
	fma.rn.f32 	%f2929, %f629, %f628, %f2929;
	add.f32 	%f2928, %f2928, %f628;
	add.s32 	%r1220, %r1219, 1;

BB2_13:
	mad.lo.s32 	%r215, %r1220, %r199, %r1218;
	add.s32 	%r216, %r215, %r7;
	mul.wide.s32 	%rd62, %r216, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.global.f32 	%f630, [%rd63];
	fma.rn.f32 	%f2921, %f4, %f630, %f2930;
	cvt.rn.f32.s32	%f631, %r1220;
	fma.rn.f32 	%f2920, %f631, %f630, %f2929;
	add.f32 	%f2919, %f2928, %f630;
	add.s32 	%r1223, %r1220, 1;
	mov.f32 	%f2928, %f2919;
	mov.f32 	%f2929, %f2920;
	mov.f32 	%f2930, %f2921;

BB2_14:
	setp.lt.u32	%p81, %r199, 4;
	@%p81 bra 	BB2_17;

	mad.lo.s32 	%r1222, %r199, %r1223, %r1218;
	mov.f32 	%f2928, %f2919;
	mov.f32 	%f2929, %f2920;
	mov.f32 	%f2930, %f2921;

BB2_16:
	add.s32 	%r217, %r1222, %r7;
	mul.wide.s32 	%rd64, %r217, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.f32 	%f632, [%rd65];
	fma.rn.f32 	%f633, %f4, %f632, %f2930;
	cvt.rn.f32.s32	%f634, %r1223;
	fma.rn.f32 	%f635, %f634, %f632, %f2929;
	add.f32 	%f636, %f2928, %f632;
	cvt.s64.s32	%rd66, %r9;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.f32 	%f637, [%rd67];
	fma.rn.f32 	%f638, %f4, %f637, %f633;
	add.s32 	%r218, %r1223, 1;
	cvt.rn.f32.s32	%f639, %r218;
	fma.rn.f32 	%f640, %f639, %f637, %f635;
	add.f32 	%f641, %f636, %f637;
	add.s64 	%rd68, %rd67, %rd66;
	ld.global.f32 	%f642, [%rd68];
	fma.rn.f32 	%f643, %f4, %f642, %f638;
	add.s32 	%r219, %r1223, 2;
	cvt.rn.f32.s32	%f644, %r219;
	fma.rn.f32 	%f645, %f644, %f642, %f640;
	add.f32 	%f646, %f641, %f642;
	add.s64 	%rd69, %rd68, %rd66;
	ld.global.f32 	%f647, [%rd69];
	fma.rn.f32 	%f2930, %f4, %f647, %f643;
	add.s32 	%r220, %r1223, 3;
	cvt.rn.f32.s32	%f648, %r220;
	fma.rn.f32 	%f2929, %f648, %f647, %f645;
	add.f32 	%f2928, %f646, %f647;
	add.s32 	%r1222, %r1222, %r9;
	add.s32 	%r1223, %r1223, 4;
	setp.lt.s32	%p82, %r1223, %r199;
	@%p82 bra 	BB2_16;

BB2_17:
	add.s32 	%r1218, %r1218, 1;
	setp.lt.s32	%p83, %r1218, %r199;
	@%p83 bra 	BB2_5;

BB2_18:
	div.rn.f32 	%f3019, %f2930, %f2928;
	div.rn.f32 	%f3018, %f2929, %f2928;
	mov.f32 	%f2936, 0f51BA43B7;
	mov.f32 	%f2937, %f3015;
	@%p77 bra 	BB2_63;

	mov.f32 	%f653, 0f3F000000;
	div.rn.f32 	%f654, %f653, %f610;
	div.rn.f32 	%f655, %f654, %f610;
	cvt.f64.f32	%fd1, %f655;
	mul.wide.s32 	%rd70, %r7, 4;
	add.s64 	%rd6, %rd1, %rd70;
	mov.f32 	%f2937, 0f00000000;
	mov.u32 	%r221, 0;
	mov.f32 	%f2936, 0f51BA43B7;
	mov.u32 	%r1224, %r221;

BB2_20:
	mov.u32 	%r1225, %r221;

BB2_21:
	mov.f32 	%f2940, 0f00000000;
	mov.f32 	%f2941, %f2940;
	mov.u32 	%r1226, %r221;

BB2_22:
	sub.s32 	%r228, %r1226, %r1224;
	cvt.rn.f32.s32	%f46, %r228;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd2;
	}
	mov.f64 	%fd548, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd548;
	}
	bfe.u32 	%r229, %r27, 20, 11;
	add.s32 	%r230, %r229, -1012;
	mov.u64 	%rd71, 4611686018427387904;
	shl.b64 	%rd7, %rd71, %r230;
	setp.eq.s64	%p85, %rd7, -9223372036854775808;
	abs.f64 	%fd549, %fd2;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd549;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd548;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 20
	setp.lt.s32	%p86, %r26, 0;
	and.pred  	%p1, %p86, %p85;
	selp.b32	%r231, %r26, 0, %p85;
	setp.lt.s32	%p87, %r27, 0;
	or.b32  	%r232, %r231, 2146435072;
	selp.b32	%r28, %r232, %r231, %p87;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd4;
	}
	and.b32  	%r29, %r233, 2146435072;
	setp.gtu.f64	%p88, %fd549, 0d7FF0000000000000;
	and.b32  	%r30, %r27, 2147483647;
	setp.gt.f64	%p89, %fd549, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p89;
	xor.b32  	%r235, %r234, 2146435072;
	selp.b32	%r236, %r235, %r234, %p87;
	setp.eq.f32	%p90, %f46, 0fBF800000;
	selp.b32	%r31, 1072693248, %r236, %p90;
	and.b32  	%r32, %r26, 2147483647;
	shr.s32 	%r237, %r27, 31;
	and.b32  	%r238, %r237, -2146435072;
	add.s32 	%r33, %r238, 2146435072;
	or.b32  	%r34, %r33, -2147483648;
	selp.b32	%r35, %r34, %r33, %p1;
	setp.ne.s32	%p91, %r29, 2146435072;
	or.pred  	%p2, %p91, %p88;
	mul.lo.s32 	%r239, %r199, %r1226;
	mul.wide.s32 	%rd72, %r239, 4;
	add.s64 	%rd115, %rd6, %rd72;
	mov.u32 	%r1227, %r1225;
	mov.u32 	%r1228, %r221;
	bra.uni 	BB2_23;

BB2_51:
	and.b32  	%r270, %r41, 2147483647;
	setp.ne.s32	%p118, %r270, 2146435072;
	@%p118 bra 	BB2_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r271, %temp}, %fd19;
	}
	setp.ne.s32	%p119, %r271, 0;
	mov.f64 	%fd993, %fd992;
	@%p119 bra 	BB2_56;

	selp.b32	%r272, %r34, %r33, %p3;
	mov.u32 	%r273, 0;
	mov.b64 	%fd993, {%r273, %r272};
	bra.uni 	BB2_56;

BB2_52:
	mov.f64 	%fd993, %fd992;
	bra.uni 	BB2_56;

BB2_23:
	mov.f64 	%fd988, %fd3;
	@!%p1 bra 	BB2_25;
	bra.uni 	BB2_24;

BB2_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd3;
	}
	xor.b32  	%r241, %r240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd3;
	}
	mov.b64 	%fd988, {%r242, %r241};

BB2_25:
	setp.eq.f32	%p92, %f46, 0f00000000;
	@%p92 bra 	BB2_28;
	bra.uni 	BB2_26;

BB2_28:
	mov.u32 	%r243, 0;
	mov.b64 	%fd988, {%r243, %r28};
	bra.uni 	BB2_29;

BB2_26:
	setp.gt.s32	%p93, %r26, -1;
	@%p93 bra 	BB2_29;

	cvt.rzi.f64.f64	%fd551, %fd548;
	setp.neu.f64	%p94, %fd551, 0d4000000000000000;
	selp.f64	%fd988, 0dFFF8000000000000, %fd988, %p94;

BB2_29:
	selp.f64	%fd989, %fd988, %fd4, %p91;
	@%p2 bra 	BB2_37;

	setp.ne.s32	%p96, %r30, 2146435072;
	@%p96 bra 	BB2_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r244, %temp}, %fd548;
	}
	setp.eq.s32	%p97, %r244, 0;
	@%p97 bra 	BB2_36;
	bra.uni 	BB2_32;

BB2_36:
	mov.u32 	%r247, 0;
	mov.b64 	%fd989, {%r247, %r31};
	bra.uni 	BB2_37;

BB2_32:
	setp.ne.s32	%p98, %r32, 2146435072;
	@%p98 bra 	BB2_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r245, %temp}, %fd2;
	}
	setp.ne.s32	%p99, %r245, 0;
	mov.f64 	%fd989, %fd988;
	@%p99 bra 	BB2_37;

	mov.u32 	%r246, 0;
	mov.b64 	%fd989, {%r246, %r35};
	bra.uni 	BB2_37;

BB2_33:
	mov.f64 	%fd989, %fd988;

BB2_37:
	setp.eq.f32	%p100, %f46, 0f3F800000;
	selp.f64	%fd553, 0d3FF0000000000000, %fd989, %p100;
	mul.f64 	%fd14, %fd1, %fd553;
	neg.f64 	%fd554, %fd14;
	mov.f64 	%fd555, 0d4338000000000000;
	mov.f64 	%fd556, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd557, %fd554, %fd556, %fd555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd557;
	}
	mov.f64 	%fd558, 0dC338000000000000;
	add.rn.f64 	%fd559, %fd557, %fd558;
	mov.f64 	%fd560, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd561, %fd559, %fd560, %fd554;
	mov.f64 	%fd562, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd563, %fd559, %fd562, %fd561;
	mov.f64 	%fd564, 0d3E928AF3FCA213EA;
	mov.f64 	%fd565, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd566, %fd565, %fd563, %fd564;
	mov.f64 	%fd567, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd568, %fd566, %fd563, %fd567;
	mov.f64 	%fd569, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd570, %fd568, %fd563, %fd569;
	mov.f64 	%fd571, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd572, %fd570, %fd563, %fd571;
	mov.f64 	%fd573, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd574, %fd572, %fd563, %fd573;
	mov.f64 	%fd575, 0d3F81111111122322;
	fma.rn.f64 	%fd576, %fd574, %fd563, %fd575;
	mov.f64 	%fd577, 0d3FA55555555502A1;
	fma.rn.f64 	%fd578, %fd576, %fd563, %fd577;
	mov.f64 	%fd579, 0d3FC5555555555511;
	fma.rn.f64 	%fd580, %fd578, %fd563, %fd579;
	mov.f64 	%fd581, 0d3FE000000000000B;
	fma.rn.f64 	%fd582, %fd580, %fd563, %fd581;
	mov.f64 	%fd583, 0d3FF0000000000000;
	fma.rn.f64 	%fd584, %fd582, %fd563, %fd583;
	fma.rn.f64 	%fd585, %fd584, %fd563, %fd583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd585;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd585;
	}
	shl.b32 	%r248, %r38, 20;
	add.s32 	%r249, %r40, %r248;
	mov.b64 	%fd990, {%r39, %r249};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd554;
	}
	mov.b32 	 %f658, %r250;
	abs.f32 	%f49, %f658;
	setp.lt.f32	%p101, %f49, 0f4086232B;
	@%p101 bra 	BB2_40;

	setp.gt.f64	%p102, %fd14, 0d8000000000000000;
	mov.f64 	%fd586, 0d7FF0000000000000;
	sub.f64 	%fd587, %fd586, %fd14;
	selp.f64	%fd990, 0d0000000000000000, %fd587, %p102;
	setp.geu.f32	%p103, %f49, 0f40874800;
	@%p103 bra 	BB2_40;

	shr.u32 	%r251, %r38, 31;
	add.s32 	%r252, %r38, %r251;
	shr.s32 	%r253, %r252, 1;
	shl.b32 	%r254, %r253, 20;
	add.s32 	%r255, %r254, %r40;
	mov.b64 	%fd588, {%r39, %r255};
	sub.s32 	%r256, %r38, %r253;
	shl.b32 	%r257, %r256, 20;
	add.s32 	%r258, %r257, 1072693248;
	mov.u32 	%r259, 0;
	mov.b64 	%fd589, {%r259, %r258};
	mul.f64 	%fd990, %fd588, %fd589;

BB2_40:
	cvt.rn.f32.s32	%f50, %r1227;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd548;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd992, [retval0+0];
	
	//{
	}// Callseq End 21
	setp.gt.s32	%p104, %r41, -1;
	setp.lt.s32	%p105, %r41, 0;
	setp.ne.s64	%p106, %rd7, -9223372036854775808;
	and.pred  	%p3, %p105, %p85;
	or.pred  	%p108, %p104, %p106;
	@%p108 bra 	BB2_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r260}, %fd992;
	}
	xor.b32  	%r261, %r260, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r262, %temp}, %fd992;
	}
	mov.b64 	%fd992, {%r262, %r261};

BB2_42:
	setp.eq.f32	%p109, %f50, 0f00000000;
	@%p109 bra 	BB2_45;
	bra.uni 	BB2_43;

BB2_45:
	mov.u32 	%r263, 0;
	selp.b32	%r264, %r41, 0, %p85;
	or.b32  	%r265, %r264, 2146435072;
	selp.b32	%r266, %r265, %r264, %p87;
	mov.b64 	%fd992, {%r263, %r266};
	bra.uni 	BB2_46;

BB2_43:
	@%p104 bra 	BB2_46;

	cvt.rzi.f64.f64	%fd592, %fd548;
	setp.neu.f64	%p111, %fd592, 0d4000000000000000;
	selp.f64	%fd992, 0dFFF8000000000000, %fd992, %p111;

BB2_46:
	add.f64 	%fd993, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r267}, %fd993;
	}
	and.b32  	%r268, %r267, 2146435072;
	setp.ne.s32	%p114, %r268, 2146435072;
	@%p114 bra 	BB2_47;

	setp.gtu.f64	%p115, %fd20, 0d7FF0000000000000;
	@%p115 bra 	BB2_56;

	setp.ne.s32	%p116, %r30, 2146435072;
	@%p116 bra 	BB2_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r269, %temp}, %fd548;
	}
	setp.eq.s32	%p117, %r269, 0;
	@%p117 bra 	BB2_55;
	bra.uni 	BB2_51;

BB2_55:
	mov.u32 	%r274, 0;
	setp.gt.f64	%p121, %fd20, 0d3FF0000000000000;
	selp.b32	%r275, 2146435072, 0, %p121;
	xor.b32  	%r276, %r275, 2146435072;
	selp.b32	%r277, %r276, %r275, %p87;
	setp.eq.f32	%p122, %f50, 0fBF800000;
	selp.b32	%r278, 1072693248, %r277, %p122;
	mov.b64 	%fd993, {%r274, %r278};
	bra.uni 	BB2_56;

BB2_47:
	mov.f64 	%fd993, %fd992;

BB2_56:
	setp.eq.f32	%p123, %f50, 0f3F800000;
	selp.f64	%fd594, 0d3FF0000000000000, %fd993, %p123;
	mul.f64 	%fd31, %fd1, %fd594;
	neg.f64 	%fd595, %fd31;
	fma.rn.f64 	%fd598, %fd595, %fd556, %fd555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd598;
	}
	add.rn.f64 	%fd600, %fd598, %fd558;
	fma.rn.f64 	%fd602, %fd600, %fd560, %fd595;
	fma.rn.f64 	%fd604, %fd600, %fd562, %fd602;
	fma.rn.f64 	%fd607, %fd565, %fd604, %fd564;
	fma.rn.f64 	%fd609, %fd607, %fd604, %fd567;
	fma.rn.f64 	%fd611, %fd609, %fd604, %fd569;
	fma.rn.f64 	%fd613, %fd611, %fd604, %fd571;
	fma.rn.f64 	%fd615, %fd613, %fd604, %fd573;
	fma.rn.f64 	%fd617, %fd615, %fd604, %fd575;
	fma.rn.f64 	%fd619, %fd617, %fd604, %fd577;
	fma.rn.f64 	%fd621, %fd619, %fd604, %fd579;
	fma.rn.f64 	%fd623, %fd621, %fd604, %fd581;
	fma.rn.f64 	%fd625, %fd623, %fd604, %fd583;
	fma.rn.f64 	%fd626, %fd625, %fd604, %fd583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd626;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd626;
	}
	shl.b32 	%r279, %r42, 20;
	add.s32 	%r280, %r44, %r279;
	mov.b64 	%fd994, {%r43, %r280};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd595;
	}
	mov.b32 	 %f659, %r281;
	abs.f32 	%f51, %f659;
	setp.lt.f32	%p124, %f51, 0f4086232B;
	@%p124 bra 	BB2_59;

	setp.gt.f64	%p125, %fd31, 0d8000000000000000;
	mov.f64 	%fd627, 0d7FF0000000000000;
	sub.f64 	%fd628, %fd627, %fd31;
	selp.f64	%fd994, 0d0000000000000000, %fd628, %p125;
	setp.geu.f32	%p126, %f51, 0f40874800;
	@%p126 bra 	BB2_59;

	shr.u32 	%r282, %r42, 31;
	add.s32 	%r283, %r42, %r282;
	shr.s32 	%r284, %r283, 1;
	shl.b32 	%r285, %r284, 20;
	add.s32 	%r286, %r285, %r44;
	mov.b64 	%fd629, {%r43, %r286};
	sub.s32 	%r287, %r42, %r284;
	shl.b32 	%r288, %r287, 20;
	add.s32 	%r289, %r288, 1072693248;
	mov.u32 	%r290, 0;
	mov.b64 	%fd630, {%r290, %r289};
	mul.f64 	%fd994, %fd629, %fd630;

BB2_59:
	ld.global.f32 	%f660, [%rd115];
	cvt.f64.f32	%fd631, %f660;
	mul.f64 	%fd632, %fd990, %fd994;
	cvt.f64.f32	%fd633, %f2941;
	fma.rn.f64 	%fd634, %fd632, %fd631, %fd633;
	cvt.f64.f32	%fd635, %f2940;
	add.f64 	%fd636, %fd635, %fd632;
	cvt.rn.f32.f64	%f2940, %fd636;
	cvt.rn.f32.f64	%f2941, %fd634;
	add.s32 	%r1227, %r1227, -1;
	add.s64 	%rd115, %rd115, 4;
	add.s32 	%r1228, %r1228, 1;
	setp.lt.s32	%p127, %r1228, %r199;
	@%p127 bra 	BB2_23;

	add.s32 	%r1226, %r1226, 1;
	setp.lt.s32	%p128, %r1226, %r199;
	@%p128 bra 	BB2_22;

	div.rn.f32 	%f661, %f2941, %f2940;
	max.f32 	%f2937, %f2937, %f661;
	min.f32 	%f2936, %f2936, %f661;
	add.s32 	%r1225, %r1225, 1;
	setp.lt.s32	%p129, %r1225, %r199;
	@%p129 bra 	BB2_21;

	add.s32 	%r1224, %r1224, 1;
	setp.lt.s32	%p130, %r1224, %r199;
	@%p130 bra 	BB2_20;

BB2_63:
	sub.f32 	%f663, %f2937, %f2936;
	add.f32 	%f664, %f663, %f663;
	mul.f32 	%f665, %f664, 0f40490FD8;
	mul.f32 	%f666, %f665, %f610;
	mul.f32 	%f667, %f666, %f617;
	mul.f32 	%f668, %f667, 0f3FB504F3;
	max.f32 	%f3017, %f3015, %f668;
	setp.lt.s32	%p131, %r200, 1;
	@%p131 bra 	BB2_657;

	mul.f32 	%f59, %f610, 0f3F000000;
	mul.f32 	%f60, %f617, 0f3F000000;
	mul.f32 	%f670, %f611, 0f40400000;
	cvt.f64.f32	%fd36, %f670;
	mul.f32 	%f61, %f616, %f616;
	mul.f32 	%f62, %f61, %f616;
	mul.f32 	%f671, %f613, 0f40800000;
	cvt.f64.f32	%fd37, %f671;
	cvt.f64.f32	%fd637, %f616;
	add.f64 	%fd38, %fd637, 0d4010000000000000;
	mul.f32 	%f672, %f612, 0f40400000;
	cvt.f64.f32	%fd39, %f672;
	mul.f32 	%f673, %f614, 0f40800000;
	cvt.f64.f32	%fd40, %f673;
	mul.f32 	%f63, %f610, 0fBE800000;
	mul.f32 	%f64, %f617, 0fBE800000;
	mov.f32 	%f674, 0f40000000;
	div.rn.f32 	%f65, %f674, %f61;
	mul.f32 	%f66, %f611, 0f40C00000;
	mul.f32 	%f675, %f613, 0f41400000;
	cvt.f64.f32	%fd41, %f675;
	mul.f32 	%f67, %f612, 0f40C00000;
	mul.f32 	%f676, %f614, 0f41400000;
	cvt.f64.f32	%fd42, %f676;
	mov.u32 	%r1229, 0;
	mov.f32 	%f669, 0f00000000;
	mov.f32 	%f3015, %f669;

BB2_65:
	mov.f32 	%f2959, %f669;
	mov.f32 	%f2960, %f669;
	mov.f32 	%f2961, %f669;
	mov.f32 	%f2962, %f669;
	mov.f32 	%f2963, %f669;
	mov.f32 	%f2964, %f669;
	mov.f32 	%f2965, %f669;
	mov.f32 	%f2966, %f669;
	mov.f32 	%f2967, %f669;
	mov.f32 	%f2968, %f669;
	@%p77 bra 	BB2_656;

	sub.f32 	%f73, %f3015, %f615;
	div.rn.f32 	%f74, %f73, %f616;
	cvt.f64.f32	%fd43, %f74;
	add.f32 	%f75, %f3015, %f615;
	div.rn.f32 	%f76, %f75, %f616;
	cvt.f64.f32	%fd44, %f76;
	neg.f32 	%f697, %f3017;
	div.rn.f32 	%f77, %f697, 0f40206C98;
	div.rn.f32 	%f698, %f3017, 0f40206C98;
	cvt.f64.f32	%fd45, %f698;
	add.f32 	%f699, %f73, %f73;
	div.rn.f32 	%f700, %f699, %f61;
	cvt.f64.f32	%fd46, %f700;
	cvt.f64.f32	%fd47, %f73;
	add.f64 	%fd48, %fd47, 0d4000000000000000;
	add.f64 	%fd49, %fd47, 0d4008000000000000;
	add.f32 	%f701, %f75, %f75;
	div.rn.f32 	%f702, %f701, %f61;
	cvt.f64.f32	%fd50, %f702;
	cvt.f64.f32	%fd51, %f75;
	add.f64 	%fd52, %fd51, 0d4000000000000000;
	add.f64 	%fd53, %fd51, 0d4008000000000000;
	mul.f32 	%f703, %f66, %f73;
	div.rn.f32 	%f704, %f703, %f62;
	add.f32 	%f705, %f65, %f704;
	cvt.f64.f32	%fd54, %f705;
	mul.f32 	%f706, %f67, %f75;
	div.rn.f32 	%f707, %f706, %f62;
	add.f32 	%f708, %f65, %f707;
	cvt.f64.f32	%fd55, %f708;
	mov.u32 	%r1230, 0;
	mov.f32 	%f2959, 0f00000000;
	mov.f32 	%f2960, %f2959;
	mov.f32 	%f2961, %f2959;
	mov.f32 	%f2962, %f2959;
	mov.f32 	%f2963, %f2959;
	mov.f32 	%f2964, %f2959;
	mov.f32 	%f2965, %f2959;
	mov.f32 	%f2966, %f2959;
	mov.f32 	%f2967, %f2959;
	mov.f32 	%f2968, %f2959;

BB2_67:
	cvt.f64.f32	%fd969, %f74;
	cvt.f64.f32	%fd968, %f76;
	mov.u32 	%r1231, 0;
	add.f32 	%f2851, %f3015, %f615;
	sub.f32 	%f2850, %f3015, %f615;
	mov.f64 	%fd638, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd638;
	}
	bfe.u32 	%r294, %r52, 20, 11;
	add.s32 	%r295, %r294, -1012;
	mov.u64 	%rd73, 4611686018427387904;
	shl.b64 	%rd11, %rd73, %r295;
	setp.eq.s64	%p133, %rd11, -9223372036854775808;
	abs.f64 	%fd639, %fd969;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd56, [retval0+0];
	
	//{
	}// Callseq End 22
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd969;
	}
	setp.lt.s32	%p134, %r53, 0;
	and.pred  	%p4, %p134, %p133;
	setp.lt.s32	%p135, %r52, 0;
	add.f64 	%fd640, %fd969, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r296}, %fd640;
	}
	and.b32  	%r54, %r296, 2146435072;
	setp.gtu.f64	%p136, %fd639, 0d7FF0000000000000;
	and.b32  	%r55, %r52, 2147483647;
	setp.gt.f64	%p137, %fd639, 0d3FF0000000000000;
	selp.b32	%r297, 2146435072, 0, %p137;
	xor.b32  	%r298, %r297, 2146435072;
	selp.b32	%r299, %r298, %r297, %p135;
	setp.eq.f32	%p138, %f74, 0fBF800000;
	selp.b32	%r56, 1072693248, %r299, %p138;
	shr.s32 	%r300, %r52, 31;
	and.b32  	%r301, %r300, -2146435072;
	add.s32 	%r57, %r301, 2146435072;
	or.b32  	%r58, %r57, -2147483648;
	mov.f64 	%fd641, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd641;
	}
	bfe.u32 	%r302, %r59, 20, 11;
	add.s32 	%r303, %r302, -1012;
	mov.u64 	%rd74, 4613937818241073152;
	shl.b64 	%rd12, %rd74, %r303;
	setp.eq.s64	%p139, %rd12, -9223372036854775808;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd57, [retval0+0];
	
	//{
	}// Callseq End 23
	and.pred  	%p5, %p134, %p139;
	setp.lt.s32	%p140, %r59, 0;
	add.f64 	%fd642, %fd969, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd642;
	}
	and.b32  	%r60, %r304, 2146435072;
	and.b32  	%r61, %r59, 2147483647;
	selp.b32	%r305, %r298, %r297, %p140;
	selp.b32	%r62, 1072693248, %r305, %p138;
	shr.s32 	%r306, %r59, 31;
	and.b32  	%r307, %r306, -2146435072;
	add.s32 	%r63, %r307, 2146435072;
	or.b32  	%r64, %r63, -2147483648;
	mov.f64 	%fd643, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd643;
	}
	bfe.u32 	%r309, %r308, 20, 11;
	add.s32 	%r310, %r309, -1012;
	mov.u64 	%rd75, 4616189618054758400;
	shl.b64 	%rd76, %rd75, %r310;
	setp.eq.s64	%p141, %rd76, -9223372036854775808;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd58, [retval0+0];
	
	//{
	}// Callseq End 24
	and.pred  	%p6, %p134, %p141;
	selp.b32	%r311, %r53, 0, %p141;
	setp.lt.s32	%p142, %r308, 0;
	or.b32  	%r312, %r311, 2146435072;
	selp.b32	%r65, %r312, %r311, %p142;
	add.f64 	%fd644, %fd969, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd644;
	}
	and.b32  	%r66, %r313, 2146435072;
	and.b32  	%r67, %r308, 2147483647;
	selp.b32	%r314, %r298, %r297, %p142;
	selp.b32	%r68, 1072693248, %r314, %p138;
	shr.s32 	%r315, %r308, 31;
	and.b32  	%r316, %r315, -2146435072;
	add.s32 	%r317, %r316, 2146435072;
	or.b32  	%r318, %r317, -2147483648;
	abs.f64 	%fd645, %fd968;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd59, [retval0+0];
	
	//{
	}// Callseq End 25
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd968;
	}
	setp.lt.s32	%p143, %r70, 0;
	and.pred  	%p7, %p143, %p133;
	add.f64 	%fd646, %fd968, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r319}, %fd646;
	}
	and.b32  	%r71, %r319, 2146435072;
	setp.gtu.f64	%p144, %fd645, 0d7FF0000000000000;
	setp.gt.f64	%p145, %fd645, 0d3FF0000000000000;
	selp.b32	%r320, 2146435072, 0, %p145;
	xor.b32  	%r321, %r320, 2146435072;
	selp.b32	%r322, %r321, %r320, %p135;
	setp.eq.f32	%p146, %f76, 0fBF800000;
	selp.b32	%r72, 1072693248, %r322, %p146;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd60, [retval0+0];
	
	//{
	}// Callseq End 26
	and.pred  	%p8, %p143, %p139;
	add.f64 	%fd647, %fd968, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd647;
	}
	and.b32  	%r73, %r323, 2146435072;
	selp.b32	%r324, %r321, %r320, %p140;
	selp.b32	%r74, 1072693248, %r324, %p146;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd61, [retval0+0];
	
	//{
	}// Callseq End 27
	and.pred  	%p9, %p143, %p141;
	selp.b32	%r325, %r70, 0, %p141;
	or.b32  	%r326, %r325, 2146435072;
	selp.b32	%r75, %r326, %r325, %p142;
	add.f64 	%fd648, %fd968, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd648;
	}
	and.b32  	%r76, %r327, 2146435072;
	selp.b32	%r328, %r321, %r320, %p142;
	selp.b32	%r77, 1072693248, %r328, %p146;
	cvt.rn.f32.s32	%f88, %r1230;
	sub.f32 	%f89, %f88, %f3019;
	add.f32 	%f90, %f89, 0f3F800000;
	mov.f64 	%fd649, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd649;
	}
	cvt.f64.f32	%fd650, %f90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd650;
	}
	abs.f64 	%fd651, %fd650;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd62, [retval0+0];
	
	//{
	}// Callseq End 28
	setp.lt.s32	%p147, %r80, 0;
	and.pred  	%p10, %p147, %p139;
	add.f64 	%fd63, %fd650, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd63;
	}
	and.b32  	%r81, %r331, 2146435072;
	setp.gtu.f64	%p148, %fd651, 0d7FF0000000000000;
	setp.gt.f64	%p149, %fd651, 0d3FF0000000000000;
	selp.b32	%r332, 2146435072, 0, %p149;
	xor.b32  	%r333, %r332, 2146435072;
	selp.b32	%r334, %r333, %r332, %p140;
	setp.eq.f32	%p150, %f90, 0fBF800000;
	selp.b32	%r82, 1072693248, %r334, %p150;
	cvt.f64.f32	%fd652, %f89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd652;
	}
	abs.f64 	%fd653, %fd652;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd653;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd64, [retval0+0];
	
	//{
	}// Callseq End 29
	setp.lt.s32	%p151, %r83, 0;
	and.pred  	%p11, %p151, %p139;
	add.f64 	%fd65, %fd652, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r335}, %fd65;
	}
	and.b32  	%r84, %r335, 2146435072;
	setp.gtu.f64	%p152, %fd653, 0d7FF0000000000000;
	setp.gt.f64	%p153, %fd653, 0d3FF0000000000000;
	selp.b32	%r336, 2146435072, 0, %p153;
	xor.b32  	%r337, %r336, 2146435072;
	selp.b32	%r338, %r337, %r336, %p140;
	setp.eq.f32	%p154, %f89, 0fBF800000;
	selp.b32	%r85, 1072693248, %r338, %p154;
	abs.f64 	%fd654, %fd47;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd66, [retval0+0];
	
	//{
	}// Callseq End 30
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd47;
	}
	setp.lt.s32	%p155, %r86, 0;
	and.pred  	%p12, %p155, %p133;
	selp.b32	%r339, %r86, 0, %p133;
	or.b32  	%r340, %r339, 2146435072;
	selp.b32	%r87, %r340, %r339, %p135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r341}, %fd48;
	}
	and.b32  	%r88, %r341, 2146435072;
	setp.gtu.f64	%p156, %fd654, 0d7FF0000000000000;
	setp.gt.f64	%p157, %fd654, 0d3FF0000000000000;
	selp.b32	%r342, 2146435072, 0, %p157;
	xor.b32  	%r343, %r342, 2146435072;
	selp.b32	%r344, %r343, %r342, %p135;
	setp.eq.f32	%p158, %f2850, 0fBF800000;
	selp.b32	%r89, 1072693248, %r344, %p158;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd67, [retval0+0];
	
	//{
	}// Callseq End 31
	and.pred  	%p13, %p155, %p139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r345}, %fd49;
	}
	and.b32  	%r90, %r345, 2146435072;
	selp.b32	%r346, %r343, %r342, %p140;
	selp.b32	%r91, 1072693248, %r346, %p158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd637;
	}
	abs.f64 	%fd656, %fd637;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd68, [retval0+0];
	
	//{
	}// Callseq End 32
	setp.lt.s32	%p159, %r92, 0;
	and.pred  	%p14, %p159, %p141;
	selp.b32	%r347, %r92, 0, %p141;
	or.b32  	%r348, %r347, 2146435072;
	selp.b32	%r93, %r348, %r347, %p142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r349}, %fd38;
	}
	and.b32  	%r94, %r349, 2146435072;
	setp.gtu.f64	%p160, %fd656, 0d7FF0000000000000;
	setp.gt.f64	%p161, %fd656, 0d3FF0000000000000;
	selp.b32	%r350, 2146435072, 0, %p161;
	xor.b32  	%r351, %r350, 2146435072;
	selp.b32	%r352, %r351, %r350, %p142;
	setp.eq.f32	%p162, %f616, 0fBF800000;
	selp.b32	%r95, 1072693248, %r352, %p162;
	selp.b32	%r96, %r318, %r317, %p14;
	abs.f64 	%fd657, %fd51;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd657;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd69, [retval0+0];
	
	//{
	}// Callseq End 33
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd51;
	}
	setp.lt.s32	%p163, %r97, 0;
	and.pred  	%p15, %p163, %p133;
	selp.b32	%r353, %r97, 0, %p133;
	or.b32  	%r354, %r353, 2146435072;
	selp.b32	%r98, %r354, %r353, %p135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r355}, %fd52;
	}
	and.b32  	%r99, %r355, 2146435072;
	setp.gtu.f64	%p164, %fd657, 0d7FF0000000000000;
	setp.gt.f64	%p165, %fd657, 0d3FF0000000000000;
	selp.b32	%r356, 2146435072, 0, %p165;
	xor.b32  	%r357, %r356, 2146435072;
	selp.b32	%r358, %r357, %r356, %p135;
	setp.eq.f32	%p166, %f2851, 0fBF800000;
	selp.b32	%r100, 1072693248, %r358, %p166;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd657;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd70, [retval0+0];
	
	//{
	}// Callseq End 34
	and.pred  	%p16, %p163, %p139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r359}, %fd53;
	}
	and.b32  	%r101, %r359, 2146435072;
	selp.b32	%r360, %r357, %r356, %p140;
	selp.b32	%r102, 1072693248, %r360, %p166;
	setp.ne.s32	%p167, %r54, 2146435072;
	or.pred  	%p17, %p167, %p136;
	setp.ne.s32	%p168, %r60, 2146435072;
	or.pred  	%p18, %p168, %p136;
	setp.ne.s32	%p169, %r66, 2146435072;
	or.pred  	%p19, %p169, %p136;
	setp.ne.s32	%p170, %r71, 2146435072;
	or.pred  	%p20, %p170, %p144;
	setp.ne.s32	%p171, %r73, 2146435072;
	or.pred  	%p21, %p171, %p144;
	setp.ne.s32	%p172, %r76, 2146435072;
	or.pred  	%p22, %p172, %p144;
	setp.ne.s32	%p173, %r81, 2146435072;
	or.pred  	%p23, %p173, %p148;
	setp.ne.s32	%p174, %r84, 2146435072;
	or.pred  	%p24, %p174, %p152;
	setp.ne.s32	%p175, %r88, 2146435072;
	or.pred  	%p25, %p175, %p156;
	setp.ne.s32	%p176, %r90, 2146435072;
	or.pred  	%p26, %p176, %p156;
	setp.ne.s32	%p177, %r94, 2146435072;
	or.pred  	%p27, %p177, %p160;
	setp.ne.s32	%p178, %r99, 2146435072;
	or.pred  	%p28, %p178, %p164;
	setp.ne.s32	%p179, %r101, 2146435072;
	or.pred  	%p29, %p179, %p164;
	bra.uni 	BB2_68;

BB2_601:
	and.b32  	%r850, %r115, 2147483647;
	setp.ne.s32	%p719, %r850, 2146435072;
	@%p719 bra 	BB2_602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r851, %temp}, %fd351;
	}
	setp.ne.s32	%p720, %r851, 0;
	mov.f64 	%fd1078, %fd1077;
	@%p720 bra 	BB2_606;

	selp.b32	%r852, %r58, %r57, %p45;
	mov.u32 	%r853, 0;
	mov.b64 	%fd1078, {%r853, %r852};
	bra.uni 	BB2_606;

BB2_617:
	and.b32  	%r869, %r116, 2147483647;
	setp.ne.s32	%p739, %r869, 2146435072;
	@%p739 bra 	BB2_618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r870, %temp}, %fd363;
	}
	setp.ne.s32	%p740, %r870, 0;
	mov.f64 	%fd1081, %fd1080;
	@%p740 bra 	BB2_622;

	selp.b32	%r871, %r58, %r57, %p46;
	mov.u32 	%r872, 0;
	mov.b64 	%fd1081, {%r872, %r871};
	bra.uni 	BB2_622;

BB2_633:
	and.b32  	%r888, %r117, 2147483647;
	setp.ne.s32	%p759, %r888, 2146435072;
	@%p759 bra 	BB2_634;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r889, %temp}, %fd375;
	}
	setp.ne.s32	%p760, %r889, 0;
	mov.f64 	%fd1084, %fd1083;
	@%p760 bra 	BB2_638;

	selp.b32	%r890, %r58, %r57, %p47;
	mov.u32 	%r891, 0;
	mov.b64 	%fd1084, {%r891, %r890};
	bra.uni 	BB2_638;

BB2_649:
	and.b32  	%r907, %r118, 2147483647;
	setp.ne.s32	%p779, %r907, 2146435072;
	@%p779 bra 	BB2_650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r908, %temp}, %fd387;
	}
	setp.ne.s32	%p780, %r908, 0;
	mov.f64 	%fd1087, %fd1086;
	@%p780 bra 	BB2_654;

	selp.b32	%r909, %r58, %r57, %p48;
	mov.u32 	%r910, 0;
	mov.b64 	%fd1087, {%r910, %r909};
	bra.uni 	BB2_654;

BB2_198:
	mov.f64 	%fd1015, %fd1014;
	bra.uni 	BB2_202;

BB2_236:
	mov.f64 	%fd1018, %fd1017;
	bra.uni 	BB2_240;

BB2_274:
	mov.f64 	%fd1021, %fd1020;
	bra.uni 	BB2_278;

BB2_340:
	mov.f64 	%fd1030, %fd1029;
	bra.uni 	BB2_344;

BB2_356:
	mov.f64 	%fd1033, %fd1032;
	bra.uni 	BB2_360;

BB2_372:
	mov.f64 	%fd1036, %fd1035;
	bra.uni 	BB2_376;

BB2_494:
	mov.f64 	%fd1057, %fd1056;
	bra.uni 	BB2_498;

BB2_538:
	mov.f64 	%fd1066, %fd1065;
	bra.uni 	BB2_542;

BB2_584:
	and.b32  	%r831, %r114, 2147483647;
	setp.ne.s32	%p699, %r831, 2146435072;
	@%p699 bra 	BB2_585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r832, %temp}, %fd338;
	}
	setp.ne.s32	%p700, %r832, 0;
	mov.f64 	%fd1075, %fd1074;
	@%p700 bra 	BB2_589;

	selp.b32	%r833, %r58, %r57, %p44;
	mov.u32 	%r834, 0;
	mov.b64 	%fd1075, {%r834, %r833};
	bra.uni 	BB2_589;

BB2_602:
	mov.f64 	%fd1078, %fd1077;
	bra.uni 	BB2_606;

BB2_618:
	mov.f64 	%fd1081, %fd1080;
	bra.uni 	BB2_622;

BB2_634:
	mov.f64 	%fd1084, %fd1083;
	bra.uni 	BB2_638;

BB2_650:
	mov.f64 	%fd1087, %fd1086;
	bra.uni 	BB2_654;

BB2_585:
	mov.f64 	%fd1075, %fd1074;
	bra.uni 	BB2_589;

BB2_68:
	mov.f64 	%fd996, %fd56;
	@!%p4 bra 	BB2_70;
	bra.uni 	BB2_69;

BB2_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r361}, %fd56;
	}
	xor.b32  	%r362, %r361, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r363, %temp}, %fd56;
	}
	mov.b64 	%fd996, {%r363, %r362};

BB2_70:
	setp.eq.f32	%p180, %f74, 0f00000000;
	@%p180 bra 	BB2_73;
	bra.uni 	BB2_71;

BB2_73:
	mov.u32 	%r364, 0;
	selp.b32	%r365, %r53, 0, %p133;
	or.b32  	%r366, %r365, 2146435072;
	selp.b32	%r367, %r366, %r365, %p135;
	mov.b64 	%fd996, {%r364, %r367};
	bra.uni 	BB2_74;

BB2_71:
	setp.gt.s32	%p181, %r53, -1;
	@%p181 bra 	BB2_74;

	cvt.rzi.f64.f64	%fd659, %fd638;
	setp.neu.f64	%p182, %fd659, 0d4000000000000000;
	selp.f64	%fd996, 0dFFF8000000000000, %fd996, %p182;

BB2_74:
	add.f64 	%fd970, %fd969, 0d4000000000000000;
	selp.f64	%fd997, %fd996, %fd970, %p167;
	@%p17 bra 	BB2_82;

	setp.ne.s32	%p186, %r55, 2146435072;
	@%p186 bra 	BB2_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r368, %temp}, %fd638;
	}
	setp.eq.s32	%p187, %r368, 0;
	@%p187 bra 	BB2_81;
	bra.uni 	BB2_77;

BB2_81:
	mov.u32 	%r374, 0;
	mov.b64 	%fd997, {%r374, %r56};
	bra.uni 	BB2_82;

BB2_77:
	and.b32  	%r369, %r53, 2147483647;
	setp.ne.s32	%p188, %r369, 2146435072;
	@%p188 bra 	BB2_78;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd43;
	}
	setp.ne.s32	%p189, %r370, 0;
	mov.f64 	%fd997, %fd996;
	@%p189 bra 	BB2_82;

	selp.b32	%r372, %r58, %r57, %p4;
	mov.u32 	%r373, 0;
	mov.b64 	%fd997, {%r373, %r372};
	bra.uni 	BB2_82;

BB2_78:
	mov.f64 	%fd997, %fd996;

BB2_82:
	mov.f64 	%fd999, %fd57;
	@!%p5 bra 	BB2_84;
	bra.uni 	BB2_83;

BB2_83:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r375}, %fd57;
	}
	xor.b32  	%r376, %r375, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r377, %temp}, %fd57;
	}
	mov.b64 	%fd999, {%r377, %r376};

BB2_84:
	@%p180 bra 	BB2_87;
	bra.uni 	BB2_85;

BB2_87:
	mov.u32 	%r378, 0;
	selp.b32	%r379, %r53, 0, %p139;
	or.b32  	%r380, %r379, 2146435072;
	selp.b32	%r381, %r380, %r379, %p140;
	mov.b64 	%fd999, {%r378, %r381};
	bra.uni 	BB2_88;

BB2_85:
	setp.gt.s32	%p191, %r53, -1;
	@%p191 bra 	BB2_88;

	cvt.rzi.f64.f64	%fd663, %fd641;
	setp.neu.f64	%p192, %fd663, 0d4008000000000000;
	selp.f64	%fd999, 0dFFF8000000000000, %fd999, %p192;

BB2_88:
	add.f64 	%fd972, %fd969, 0d4008000000000000;
	selp.f64	%fd1000, %fd999, %fd972, %p168;
	@%p18 bra 	BB2_96;

	setp.ne.s32	%p196, %r61, 2146435072;
	@%p196 bra 	BB2_91;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r382, %temp}, %fd641;
	}
	setp.eq.s32	%p197, %r382, 0;
	@%p197 bra 	BB2_95;
	bra.uni 	BB2_91;

BB2_95:
	mov.u32 	%r388, 0;
	mov.b64 	%fd1000, {%r388, %r62};
	bra.uni 	BB2_96;

BB2_91:
	and.b32  	%r383, %r53, 2147483647;
	setp.ne.s32	%p198, %r383, 2146435072;
	@%p198 bra 	BB2_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd43;
	}
	setp.ne.s32	%p199, %r384, 0;
	mov.f64 	%fd1000, %fd999;
	@%p199 bra 	BB2_96;

	selp.b32	%r386, %r64, %r63, %p5;
	mov.u32 	%r387, 0;
	mov.b64 	%fd1000, {%r387, %r386};
	bra.uni 	BB2_96;

BB2_92:
	mov.f64 	%fd1000, %fd999;

BB2_96:
	setp.eq.f32	%p200, %f74, 0f3F800000;
	selp.f64	%fd666, 0d3FF0000000000000, %fd1000, %p200;
	cvt.f64.f32	%fd667, %f611;
	add.f64 	%fd668, %fd997, 0d3FF0000000000000;
	selp.f64	%fd669, 0d4000000000000000, %fd668, %p200;
	fma.rn.f64 	%fd89, %fd667, %fd666, %fd669;
	mov.f64 	%fd1002, %fd58;
	@!%p6 bra 	BB2_98;
	bra.uni 	BB2_97;

BB2_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r389}, %fd58;
	}
	xor.b32  	%r390, %r389, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r391, %temp}, %fd58;
	}
	mov.b64 	%fd1002, {%r391, %r390};

BB2_98:
	@%p180 bra 	BB2_101;
	bra.uni 	BB2_99;

BB2_101:
	mov.u32 	%r392, 0;
	mov.b64 	%fd1002, {%r392, %r65};
	bra.uni 	BB2_102;

BB2_99:
	setp.gt.s32	%p202, %r53, -1;
	@%p202 bra 	BB2_102;

	cvt.rzi.f64.f64	%fd671, %fd643;
	setp.neu.f64	%p203, %fd671, 0d4010000000000000;
	selp.f64	%fd1002, 0dFFF8000000000000, %fd1002, %p203;

BB2_102:
	add.f64 	%fd974, %fd969, 0d4010000000000000;
	selp.f64	%fd1003, %fd1002, %fd974, %p169;
	@%p19 bra 	BB2_110;

	setp.ne.s32	%p205, %r67, 2146435072;
	@%p205 bra 	BB2_105;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r393, %temp}, %fd643;
	}
	setp.eq.s32	%p206, %r393, 0;
	@%p206 bra 	BB2_109;
	bra.uni 	BB2_105;

BB2_109:
	mov.u32 	%r397, 0;
	mov.b64 	%fd1003, {%r397, %r68};
	bra.uni 	BB2_110;

BB2_105:
	and.b32  	%r394, %r53, 2147483647;
	setp.ne.s32	%p207, %r394, 2146435072;
	@%p207 bra 	BB2_106;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r395, %temp}, %fd43;
	}
	setp.ne.s32	%p208, %r395, 0;
	mov.f64 	%fd1003, %fd1002;
	@%p208 bra 	BB2_110;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1206}, %fd643;
	}
	shr.s32 	%r1205, %r1206, 31;
	and.b32  	%r1204, %r1205, -2146435072;
	add.s32 	%r1203, %r1204, 2146435072;
	or.b32  	%r1202, %r1203, -2147483648;
	selp.b32	%r1201, %r1202, %r1203, %p6;
	mov.u32 	%r396, 0;
	mov.b64 	%fd1003, {%r396, %r1201};
	bra.uni 	BB2_110;

BB2_106:
	mov.f64 	%fd1003, %fd1002;

BB2_110:
	selp.f64	%fd674, 0d3FF0000000000000, %fd1003, %p200;
	cvt.f64.f32	%fd675, %f613;
	fma.rn.f64 	%fd676, %fd675, %fd674, %fd89;
	cvt.rn.f32.f64	%f104, %fd676;
	mov.f64 	%fd1005, %fd59;
	@!%p7 bra 	BB2_112;
	bra.uni 	BB2_111;

BB2_111:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd59;
	}
	xor.b32  	%r399, %r398, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r400, %temp}, %fd59;
	}
	mov.b64 	%fd1005, {%r400, %r399};

BB2_112:
	setp.eq.f32	%p210, %f76, 0f00000000;
	@%p210 bra 	BB2_115;
	bra.uni 	BB2_113;

BB2_115:
	mov.u32 	%r401, 0;
	selp.b32	%r402, %r70, 0, %p133;
	or.b32  	%r403, %r402, 2146435072;
	selp.b32	%r404, %r403, %r402, %p135;
	mov.b64 	%fd1005, {%r401, %r404};
	bra.uni 	BB2_116;

BB2_113:
	setp.gt.s32	%p211, %r70, -1;
	@%p211 bra 	BB2_116;

	cvt.rzi.f64.f64	%fd678, %fd638;
	setp.neu.f64	%p212, %fd678, 0d4000000000000000;
	selp.f64	%fd1005, 0dFFF8000000000000, %fd1005, %p212;

BB2_116:
	add.f64 	%fd976, %fd968, 0d4000000000000000;
	selp.f64	%fd1006, %fd1005, %fd976, %p170;
	@%p20 bra 	BB2_124;

	setp.ne.s32	%p216, %r55, 2146435072;
	@%p216 bra 	BB2_119;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r405, %temp}, %fd638;
	}
	setp.eq.s32	%p217, %r405, 0;
	@%p217 bra 	BB2_123;
	bra.uni 	BB2_119;

BB2_123:
	mov.u32 	%r411, 0;
	mov.b64 	%fd1006, {%r411, %r72};
	bra.uni 	BB2_124;

BB2_119:
	and.b32  	%r406, %r70, 2147483647;
	setp.ne.s32	%p218, %r406, 2146435072;
	@%p218 bra 	BB2_120;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r407, %temp}, %fd44;
	}
	setp.ne.s32	%p219, %r407, 0;
	mov.f64 	%fd1006, %fd1005;
	@%p219 bra 	BB2_124;

	selp.b32	%r409, %r58, %r57, %p7;
	mov.u32 	%r410, 0;
	mov.b64 	%fd1006, {%r410, %r409};
	bra.uni 	BB2_124;

BB2_120:
	mov.f64 	%fd1006, %fd1005;

BB2_124:
	mov.f64 	%fd1008, %fd60;
	@!%p8 bra 	BB2_126;
	bra.uni 	BB2_125;

BB2_125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r412}, %fd60;
	}
	xor.b32  	%r413, %r412, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd60;
	}
	mov.b64 	%fd1008, {%r414, %r413};

BB2_126:
	@%p210 bra 	BB2_129;
	bra.uni 	BB2_127;

BB2_129:
	mov.u32 	%r415, 0;
	selp.b32	%r416, %r70, 0, %p139;
	or.b32  	%r417, %r416, 2146435072;
	selp.b32	%r418, %r417, %r416, %p140;
	mov.b64 	%fd1008, {%r415, %r418};
	bra.uni 	BB2_130;

BB2_127:
	setp.gt.s32	%p221, %r70, -1;
	@%p221 bra 	BB2_130;

	cvt.rzi.f64.f64	%fd682, %fd641;
	setp.neu.f64	%p222, %fd682, 0d4008000000000000;
	selp.f64	%fd1008, 0dFFF8000000000000, %fd1008, %p222;

BB2_130:
	add.f64 	%fd978, %fd968, 0d4008000000000000;
	selp.f64	%fd1009, %fd1008, %fd978, %p171;
	@%p21 bra 	BB2_138;

	setp.ne.s32	%p226, %r61, 2146435072;
	@%p226 bra 	BB2_133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r419, %temp}, %fd641;
	}
	setp.eq.s32	%p227, %r419, 0;
	@%p227 bra 	BB2_137;
	bra.uni 	BB2_133;

BB2_137:
	mov.u32 	%r425, 0;
	mov.b64 	%fd1009, {%r425, %r74};
	bra.uni 	BB2_138;

BB2_133:
	and.b32  	%r420, %r70, 2147483647;
	setp.ne.s32	%p228, %r420, 2146435072;
	@%p228 bra 	BB2_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r421, %temp}, %fd44;
	}
	setp.ne.s32	%p229, %r421, 0;
	mov.f64 	%fd1009, %fd1008;
	@%p229 bra 	BB2_138;

	selp.b32	%r423, %r64, %r63, %p8;
	mov.u32 	%r424, 0;
	mov.b64 	%fd1009, {%r424, %r423};
	bra.uni 	BB2_138;

BB2_134:
	mov.f64 	%fd1009, %fd1008;

BB2_138:
	setp.eq.f32	%p230, %f76, 0f3F800000;
	selp.f64	%fd685, 0d3FF0000000000000, %fd1009, %p230;
	cvt.f64.f32	%fd686, %f612;
	add.f64 	%fd687, %fd1006, 0d3FF0000000000000;
	selp.f64	%fd688, 0d4000000000000000, %fd687, %p230;
	fma.rn.f64 	%fd117, %fd686, %fd685, %fd688;
	mov.f64 	%fd1011, %fd61;
	@!%p9 bra 	BB2_140;
	bra.uni 	BB2_139;

BB2_139:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r426}, %fd61;
	}
	xor.b32  	%r427, %r426, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r428, %temp}, %fd61;
	}
	mov.b64 	%fd1011, {%r428, %r427};

BB2_140:
	@%p210 bra 	BB2_143;
	bra.uni 	BB2_141;

BB2_143:
	mov.u32 	%r429, 0;
	mov.b64 	%fd1011, {%r429, %r75};
	bra.uni 	BB2_144;

BB2_141:
	setp.gt.s32	%p232, %r70, -1;
	@%p232 bra 	BB2_144;

	cvt.rzi.f64.f64	%fd690, %fd643;
	setp.neu.f64	%p233, %fd690, 0d4010000000000000;
	selp.f64	%fd1011, 0dFFF8000000000000, %fd1011, %p233;

BB2_144:
	add.f64 	%fd980, %fd968, 0d4010000000000000;
	selp.f64	%fd1012, %fd1011, %fd980, %p172;
	@%p22 bra 	BB2_152;

	setp.ne.s32	%p235, %r67, 2146435072;
	@%p235 bra 	BB2_147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd643;
	}
	setp.eq.s32	%p236, %r430, 0;
	@%p236 bra 	BB2_151;
	bra.uni 	BB2_147;

BB2_151:
	mov.u32 	%r434, 0;
	mov.b64 	%fd1012, {%r434, %r77};
	bra.uni 	BB2_152;

BB2_147:
	and.b32  	%r431, %r70, 2147483647;
	setp.ne.s32	%p237, %r431, 2146435072;
	@%p237 bra 	BB2_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd44;
	}
	setp.ne.s32	%p238, %r432, 0;
	mov.f64 	%fd1012, %fd1011;
	@%p238 bra 	BB2_152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1212}, %fd643;
	}
	shr.s32 	%r1211, %r1212, 31;
	and.b32  	%r1210, %r1211, -2146435072;
	add.s32 	%r1209, %r1210, 2146435072;
	or.b32  	%r1208, %r1209, -2147483648;
	selp.b32	%r1207, %r1208, %r1209, %p9;
	mov.u32 	%r433, 0;
	mov.b64 	%fd1012, {%r433, %r1207};
	bra.uni 	BB2_152;

BB2_148:
	mov.f64 	%fd1012, %fd1011;

BB2_152:
	selp.f64	%fd693, 0d3FF0000000000000, %fd1012, %p230;
	cvt.f64.f32	%fd694, %f614;
	fma.rn.f64 	%fd695, %fd694, %fd693, %fd117;
	cvt.rn.f32.f64	%f105, %fd695;
	sqrt.rn.f32 	%f106, %f104;
	mul.f32 	%f107, %f106, %f610;
	sqrt.rn.f32 	%f108, %f105;
	mul.f32 	%f109, %f108, %f617;
	mov.f32 	%f720, 0f3F000000;
	div.rn.f32 	%f721, %f720, %f107;
	div.rn.f32 	%f722, %f721, %f107;
	sqrt.rn.f32 	%f110, %f722;
	mul.f32 	%f111, %f90, %f110;
	abs.f32 	%f112, %f111;
	setp.ltu.f32	%p240, %f112, 0f3F800000;
	@%p240 bra 	BB2_154;
	bra.uni 	BB2_153;

BB2_154:
	mul.f32 	%f741, %f111, %f111;
	mov.f32 	%f742, 0f3BA0C9F8;
	mov.f32 	%f743, 0fBA1268FB;
	fma.rn.f32 	%f744, %f743, %f741, %f742;
	mov.f32 	%f745, 0fBCDABFD4;
	fma.rn.f32 	%f746, %f744, %f741, %f745;
	mov.f32 	%f747, 0f3DE70331;
	fma.rn.f32 	%f748, %f746, %f741, %f747;
	mov.f32 	%f749, 0fBEC09330;
	fma.rn.f32 	%f750, %f748, %f741, %f749;
	mov.f32 	%f751, 0f3F906EBA;
	fma.rn.f32 	%f752, %f750, %f741, %f751;
	mul.f32 	%f2969, %f111, %f752;
	bra.uni 	BB2_155;

BB2_153:
	mov.f32 	%f2852, 0f3F800000;
	mov.f32 	%f723, 0f3A03BB71;
	mov.f32 	%f724, 0fB7B730FB;
	fma.rn.f32 	%f725, %f724, %f112, %f723;
	mov.f32 	%f726, 0fBBACA3B3;
	fma.rn.f32 	%f727, %f725, %f112, %f726;
	mov.f32 	%f728, 0f3D0A7445;
	fma.rn.f32 	%f729, %f727, %f112, %f728;
	mov.f32 	%f730, 0fBE1B3B75;
	fma.rn.f32 	%f731, %f729, %f112, %f730;
	mov.f32 	%f732, 0fBF6B385A;
	fma.rn.f32 	%f733, %f731, %f112, %f732;
	mov.f32 	%f734, 0fBFD0316E;
	fma.rn.f32 	%f735, %f733, %f112, %f734;
	mov.f32 	%f736, 0fBA031CCE;
	fma.rn.f32 	%f737, %f735, %f112, %f736;
	ex2.approx.ftz.f32 	%f738, %f737;
	sub.f32 	%f740, %f2852, %f738;
	mov.b32 	 %r435, %f740;
	setp.ltu.f32	%p241, %f112, 0f407AD445;
	selp.b32	%r436, %r435, 1065353216, %p241;
	mov.b32 	 %r437, %f111;
	and.b32  	%r438, %r437, -2147483648;
	or.b32  	%r439, %r436, %r438;
	mov.b32 	 %f2969, %r439;

BB2_155:
	mul.f32 	%f116, %f89, %f110;
	abs.f32 	%f117, %f116;
	setp.ltu.f32	%p242, %f117, 0f3F800000;
	@%p242 bra 	BB2_157;
	bra.uni 	BB2_156;

BB2_157:
	mul.f32 	%f771, %f116, %f116;
	mov.f32 	%f772, 0f3BA0C9F8;
	mov.f32 	%f773, 0fBA1268FB;
	fma.rn.f32 	%f774, %f773, %f771, %f772;
	mov.f32 	%f775, 0fBCDABFD4;
	fma.rn.f32 	%f776, %f774, %f771, %f775;
	mov.f32 	%f777, 0f3DE70331;
	fma.rn.f32 	%f778, %f776, %f771, %f777;
	mov.f32 	%f779, 0fBEC09330;
	fma.rn.f32 	%f780, %f778, %f771, %f779;
	mov.f32 	%f781, 0f3F906EBA;
	fma.rn.f32 	%f782, %f780, %f771, %f781;
	mul.f32 	%f2970, %f116, %f782;
	bra.uni 	BB2_158;

BB2_156:
	mov.f32 	%f2853, 0f3F800000;
	mov.f32 	%f753, 0f3A03BB71;
	mov.f32 	%f754, 0fB7B730FB;
	fma.rn.f32 	%f755, %f754, %f117, %f753;
	mov.f32 	%f756, 0fBBACA3B3;
	fma.rn.f32 	%f757, %f755, %f117, %f756;
	mov.f32 	%f758, 0f3D0A7445;
	fma.rn.f32 	%f759, %f757, %f117, %f758;
	mov.f32 	%f760, 0fBE1B3B75;
	fma.rn.f32 	%f761, %f759, %f117, %f760;
	mov.f32 	%f762, 0fBF6B385A;
	fma.rn.f32 	%f763, %f761, %f117, %f762;
	mov.f32 	%f764, 0fBFD0316E;
	fma.rn.f32 	%f765, %f763, %f117, %f764;
	mov.f32 	%f766, 0fBA031CCE;
	fma.rn.f32 	%f767, %f765, %f117, %f766;
	ex2.approx.ftz.f32 	%f768, %f767;
	sub.f32 	%f770, %f2853, %f768;
	mov.b32 	 %r440, %f770;
	setp.ltu.f32	%p243, %f117, 0f407AD445;
	selp.b32	%r441, %r440, 1065353216, %p243;
	mov.b32 	 %r442, %f116;
	and.b32  	%r443, %r442, -2147483648;
	or.b32  	%r444, %r441, %r443;
	mov.b32 	 %f2970, %r444;

BB2_158:
	sub.f32 	%f783, %f2969, %f2970;
	mul.f32 	%f121, %f783, 0f3F000000;
	div.rn.f32 	%f785, %f720, %f109;
	div.rn.f32 	%f786, %f785, %f109;
	cvt.rn.f32.s32	%f122, %r1231;
	sub.f32 	%f123, %f122, %f3018;
	add.f32 	%f124, %f123, 0f3F800000;
	sqrt.rn.f32 	%f125, %f786;
	mul.f32 	%f126, %f124, %f125;
	abs.f32 	%f127, %f126;
	setp.ltu.f32	%p244, %f127, 0f3F800000;
	@%p244 bra 	BB2_160;
	bra.uni 	BB2_159;

BB2_160:
	mul.f32 	%f805, %f126, %f126;
	mov.f32 	%f806, 0f3BA0C9F8;
	mov.f32 	%f807, 0fBA1268FB;
	fma.rn.f32 	%f808, %f807, %f805, %f806;
	mov.f32 	%f809, 0fBCDABFD4;
	fma.rn.f32 	%f810, %f808, %f805, %f809;
	mov.f32 	%f811, 0f3DE70331;
	fma.rn.f32 	%f812, %f810, %f805, %f811;
	mov.f32 	%f813, 0fBEC09330;
	fma.rn.f32 	%f814, %f812, %f805, %f813;
	mov.f32 	%f815, 0f3F906EBA;
	fma.rn.f32 	%f816, %f814, %f805, %f815;
	mul.f32 	%f2971, %f126, %f816;
	bra.uni 	BB2_161;

BB2_159:
	mov.f32 	%f2854, 0f3F800000;
	mov.f32 	%f787, 0f3A03BB71;
	mov.f32 	%f788, 0fB7B730FB;
	fma.rn.f32 	%f789, %f788, %f127, %f787;
	mov.f32 	%f790, 0fBBACA3B3;
	fma.rn.f32 	%f791, %f789, %f127, %f790;
	mov.f32 	%f792, 0f3D0A7445;
	fma.rn.f32 	%f793, %f791, %f127, %f792;
	mov.f32 	%f794, 0fBE1B3B75;
	fma.rn.f32 	%f795, %f793, %f127, %f794;
	mov.f32 	%f796, 0fBF6B385A;
	fma.rn.f32 	%f797, %f795, %f127, %f796;
	mov.f32 	%f798, 0fBFD0316E;
	fma.rn.f32 	%f799, %f797, %f127, %f798;
	mov.f32 	%f800, 0fBA031CCE;
	fma.rn.f32 	%f801, %f799, %f127, %f800;
	ex2.approx.ftz.f32 	%f802, %f801;
	sub.f32 	%f804, %f2854, %f802;
	mov.b32 	 %r445, %f804;
	setp.ltu.f32	%p245, %f127, 0f407AD445;
	selp.b32	%r446, %r445, 1065353216, %p245;
	mov.b32 	 %r447, %f126;
	and.b32  	%r448, %r447, -2147483648;
	or.b32  	%r449, %r446, %r448;
	mov.b32 	 %f2971, %r449;

BB2_161:
	mul.f32 	%f131, %f123, %f125;
	abs.f32 	%f132, %f131;
	setp.ltu.f32	%p246, %f132, 0f3F800000;
	@%p246 bra 	BB2_163;
	bra.uni 	BB2_162;

BB2_163:
	mul.f32 	%f835, %f131, %f131;
	mov.f32 	%f836, 0f3BA0C9F8;
	mov.f32 	%f837, 0fBA1268FB;
	fma.rn.f32 	%f838, %f837, %f835, %f836;
	mov.f32 	%f839, 0fBCDABFD4;
	fma.rn.f32 	%f840, %f838, %f835, %f839;
	mov.f32 	%f841, 0f3DE70331;
	fma.rn.f32 	%f842, %f840, %f835, %f841;
	mov.f32 	%f843, 0fBEC09330;
	fma.rn.f32 	%f844, %f842, %f835, %f843;
	mov.f32 	%f845, 0f3F906EBA;
	fma.rn.f32 	%f846, %f844, %f835, %f845;
	mul.f32 	%f2972, %f131, %f846;
	bra.uni 	BB2_164;

BB2_162:
	mov.f32 	%f2855, 0f3F800000;
	mov.f32 	%f817, 0f3A03BB71;
	mov.f32 	%f818, 0fB7B730FB;
	fma.rn.f32 	%f819, %f818, %f132, %f817;
	mov.f32 	%f820, 0fBBACA3B3;
	fma.rn.f32 	%f821, %f819, %f132, %f820;
	mov.f32 	%f822, 0f3D0A7445;
	fma.rn.f32 	%f823, %f821, %f132, %f822;
	mov.f32 	%f824, 0fBE1B3B75;
	fma.rn.f32 	%f825, %f823, %f132, %f824;
	mov.f32 	%f826, 0fBF6B385A;
	fma.rn.f32 	%f827, %f825, %f132, %f826;
	mov.f32 	%f828, 0fBFD0316E;
	fma.rn.f32 	%f829, %f827, %f132, %f828;
	mov.f32 	%f830, 0fBA031CCE;
	fma.rn.f32 	%f831, %f829, %f132, %f830;
	ex2.approx.ftz.f32 	%f832, %f831;
	sub.f32 	%f834, %f2855, %f832;
	mov.b32 	 %r450, %f834;
	setp.ltu.f32	%p247, %f132, 0f407AD445;
	selp.b32	%r451, %r450, 1065353216, %p247;
	mov.b32 	 %r452, %f131;
	and.b32  	%r453, %r452, -2147483648;
	or.b32  	%r454, %r451, %r453;
	mov.b32 	 %f2972, %r454;

BB2_164:
	cvt.rn.f32.s32	%f2858, %r1230;
	add.f32 	%f2857, %f2858, 0f3F800000;
	sub.f32 	%f2856, %f2857, %f3019;
	sub.f32 	%f849, %f2971, %f2972;
	mul.f32 	%f136, %f849, 0f3F000000;
	div.rn.f32 	%f137, %f2856, %f107;
	abs.f32 	%f138, %f137;
	setp.lt.f32	%p248, %f138, 0f00800000;
	mul.f32 	%f850, %f138, 0f4B800000;
	selp.f32	%f851, 0fC3170000, 0fC2FE0000, %p248;
	selp.f32	%f852, %f850, %f138, %p248;
	mov.b32 	 %r455, %f852;
	and.b32  	%r456, %r455, 8388607;
	or.b32  	%r457, %r456, 1065353216;
	mov.b32 	 %f853, %r457;
	shr.u32 	%r458, %r455, 23;
	cvt.rn.f32.u32	%f854, %r458;
	add.f32 	%f855, %f851, %f854;
	setp.gt.f32	%p249, %f853, 0f3FB504F3;
	mul.f32 	%f856, %f853, 0f3F000000;
	add.f32 	%f857, %f855, 0f3F800000;
	selp.f32	%f858, %f856, %f853, %p249;
	selp.f32	%f859, %f857, %f855, %p249;
	add.f32 	%f139, %f858, 0fBF800000;
	add.f32 	%f848, %f858, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f847,%f848;
	// inline asm
	add.f32 	%f141, %f139, %f139;
	mul.f32 	%f860, %f847, %f141;
	mul.f32 	%f861, %f860, %f860;
	mov.f32 	%f862, 0f3C4CAF63;
	mov.f32 	%f863, 0f3B18F0FE;
	fma.rn.f32 	%f864, %f863, %f861, %f862;
	mov.f32 	%f865, 0f3DAAAABD;
	fma.rn.f32 	%f866, %f864, %f861, %f865;
	mul.rn.f32 	%f867, %f866, %f861;
	mul.rn.f32 	%f868, %f867, %f860;
	sub.f32 	%f869, %f139, %f860;
	neg.f32 	%f870, %f860;
	add.f32 	%f871, %f869, %f869;
	fma.rn.f32 	%f872, %f870, %f139, %f871;
	mul.rn.f32 	%f873, %f847, %f872;
	add.f32 	%f874, %f868, %f860;
	sub.f32 	%f875, %f860, %f874;
	add.f32 	%f876, %f868, %f875;
	add.f32 	%f877, %f873, %f876;
	add.f32 	%f878, %f874, %f877;
	sub.f32 	%f879, %f874, %f878;
	add.f32 	%f880, %f877, %f879;
	mov.f32 	%f881, 0f3F317200;
	mul.rn.f32 	%f142, %f859, %f881;
	mov.f32 	%f882, 0f35BFBE8E;
	mul.rn.f32 	%f143, %f859, %f882;
	add.f32 	%f883, %f142, %f878;
	sub.f32 	%f884, %f142, %f883;
	add.f32 	%f885, %f878, %f884;
	add.f32 	%f886, %f880, %f885;
	add.f32 	%f887, %f143, %f886;
	add.f32 	%f888, %f883, %f887;
	sub.f32 	%f889, %f883, %f888;
	add.f32 	%f890, %f887, %f889;
	mul.rn.f32 	%f892, %f674, %f888;
	neg.f32 	%f893, %f892;
	fma.rn.f32 	%f894, %f674, %f888, %f893;
	fma.rn.f32 	%f895, %f674, %f890, %f894;
	mov.f32 	%f3004, 0f00000000;
	fma.rn.f32 	%f897, %f3004, %f888, %f895;
	add.rn.f32 	%f898, %f892, %f897;
	neg.f32 	%f899, %f898;
	add.rn.f32 	%f900, %f892, %f899;
	add.rn.f32 	%f901, %f900, %f897;
	mov.b32 	 %r459, %f898;
	setp.eq.s32	%p250, %r459, 1118925336;
	add.s32 	%r460, %r459, -1;
	mov.b32 	 %f902, %r460;
	add.f32 	%f903, %f901, 0f37000000;
	selp.f32	%f904, %f902, %f898, %p250;
	selp.f32	%f144, %f903, %f901, %p250;
	mul.f32 	%f905, %f904, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f906, %f905;
	mov.f32 	%f907, 0fBF317200;
	fma.rn.f32 	%f908, %f906, %f907, %f904;
	mov.f32 	%f909, 0fB5BFBE8E;
	fma.rn.f32 	%f910, %f906, %f909, %f908;
	mul.f32 	%f911, %f910, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f912, %f911;
	add.f32 	%f913, %f906, 0f00000000;
	ex2.approx.f32 	%f914, %f913;
	mul.f32 	%f915, %f912, %f914;
	setp.lt.f32	%p251, %f904, 0fC2D20000;
	selp.f32	%f916, 0f00000000, %f915, %p251;
	setp.gt.f32	%p252, %f904, 0f42D20000;
	selp.f32	%f2973, 0f7F800000, %f916, %p252;
	setp.eq.f32	%p253, %f2973, 0f7F800000;
	@%p253 bra 	BB2_166;

	fma.rn.f32 	%f2973, %f2973, %f144, %f2973;

BB2_166:
	mov.f32 	%f2863, 0f3F800000;
	cvt.rzi.f32.f32	%f2862, %f2863;
	add.f32 	%f2861, %f2862, %f2862;
	sub.f32 	%f2860, %f674, %f2861;
	abs.f32 	%f2859, %f2860;
	setp.lt.f32	%p254, %f137, 0f00000000;
	setp.eq.f32	%p255, %f2859, 0f3F800000;
	and.pred  	%p30, %p254, %p255;
	mov.b32 	 %r461, %f2973;
	xor.b32  	%r462, %r461, -2147483648;
	mov.b32 	 %f917, %r462;
	selp.f32	%f2975, %f917, %f2973, %p30;
	setp.eq.f32	%p256, %f137, 0f00000000;
	@%p256 bra 	BB2_169;
	bra.uni 	BB2_167;

BB2_169:
	add.f32 	%f920, %f137, %f137;
	selp.f32	%f2975, %f920, 0f00000000, %p255;
	bra.uni 	BB2_170;

BB2_167:
	setp.geu.f32	%p257, %f137, 0f00000000;
	@%p257 bra 	BB2_170;

	cvt.rzi.f32.f32	%f919, %f674;
	setp.neu.f32	%p258, %f919, 0f40000000;
	selp.f32	%f2975, 0f7FFFFFFF, %f2975, %p258;

BB2_170:
	abs.f32 	%f2864, %f137;
	add.f32 	%f921, %f2864, 0f40000000;
	mov.b32 	 %r104, %f921;
	setp.lt.s32	%p260, %r104, 2139095040;
	@%p260 bra 	BB2_175;

	abs.f32 	%f2892, %f137;
	setp.gtu.f32	%p261, %f2892, 0f7F800000;
	@%p261 bra 	BB2_174;
	bra.uni 	BB2_172;

BB2_174:
	add.f32 	%f2975, %f137, 0f40000000;
	bra.uni 	BB2_175;

BB2_172:
	abs.f32 	%f2893, %f137;
	setp.neu.f32	%p262, %f2893, 0f7F800000;
	@%p262 bra 	BB2_175;

	selp.f32	%f2975, 0fFF800000, 0f7F800000, %p30;

BB2_175:
	mov.f32 	%f2869, 0f35BFBE8E;
	mov.f32 	%f2868, 0f3F317200;
	mov.f32 	%f2867, 0f3DAAAABD;
	mov.f32 	%f2866, 0f3C4CAF63;
	mov.f32 	%f2865, 0f3B18F0FE;
	mul.f32 	%f924, %f2975, 0fBF000000;
	setp.eq.f32	%p263, %f137, 0f3F800000;
	selp.f32	%f925, 0fBF000000, %f924, %p263;
	mul.f32 	%f926, %f925, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f927, %f926;
	fma.rn.f32 	%f929, %f927, %f907, %f925;
	fma.rn.f32 	%f931, %f927, %f909, %f929;
	mul.f32 	%f932, %f931, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f933, %f932;
	add.f32 	%f934, %f927, 0f00000000;
	ex2.approx.f32 	%f935, %f934;
	mul.f32 	%f936, %f933, %f935;
	setp.lt.f32	%p264, %f925, 0fC2D20000;
	selp.f32	%f937, 0f00000000, %f936, %p264;
	setp.gt.f32	%p265, %f925, 0f42D20000;
	selp.f32	%f155, 0f7F800000, %f937, %p265;
	div.rn.f32 	%f156, %f89, %f107;
	abs.f32 	%f157, %f156;
	setp.lt.f32	%p266, %f157, 0f00800000;
	mul.f32 	%f938, %f157, 0f4B800000;
	selp.f32	%f939, 0fC3170000, 0fC2FE0000, %p266;
	selp.f32	%f940, %f938, %f157, %p266;
	mov.b32 	 %r463, %f940;
	and.b32  	%r464, %r463, 8388607;
	or.b32  	%r465, %r464, 1065353216;
	mov.b32 	 %f941, %r465;
	shr.u32 	%r466, %r463, 23;
	cvt.rn.f32.u32	%f942, %r466;
	add.f32 	%f943, %f939, %f942;
	setp.gt.f32	%p267, %f941, 0f3FB504F3;
	mul.f32 	%f944, %f941, 0f3F000000;
	add.f32 	%f945, %f943, 0f3F800000;
	selp.f32	%f946, %f944, %f941, %p267;
	selp.f32	%f947, %f945, %f943, %p267;
	add.f32 	%f158, %f946, 0fBF800000;
	add.f32 	%f923, %f946, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f922,%f923;
	// inline asm
	add.f32 	%f160, %f158, %f158;
	mul.f32 	%f948, %f922, %f160;
	mul.f32 	%f949, %f948, %f948;
	fma.rn.f32 	%f952, %f2865, %f949, %f2866;
	fma.rn.f32 	%f954, %f952, %f949, %f2867;
	mul.rn.f32 	%f955, %f954, %f949;
	mul.rn.f32 	%f956, %f955, %f948;
	sub.f32 	%f957, %f158, %f948;
	neg.f32 	%f958, %f948;
	add.f32 	%f959, %f957, %f957;
	fma.rn.f32 	%f960, %f958, %f158, %f959;
	mul.rn.f32 	%f961, %f922, %f960;
	add.f32 	%f962, %f956, %f948;
	sub.f32 	%f963, %f948, %f962;
	add.f32 	%f964, %f956, %f963;
	add.f32 	%f965, %f961, %f964;
	add.f32 	%f966, %f962, %f965;
	sub.f32 	%f967, %f962, %f966;
	add.f32 	%f968, %f965, %f967;
	mul.rn.f32 	%f161, %f947, %f2868;
	mul.rn.f32 	%f162, %f947, %f2869;
	add.f32 	%f971, %f161, %f966;
	sub.f32 	%f972, %f161, %f971;
	add.f32 	%f973, %f966, %f972;
	add.f32 	%f974, %f968, %f973;
	add.f32 	%f975, %f162, %f974;
	add.f32 	%f976, %f971, %f975;
	sub.f32 	%f977, %f971, %f976;
	add.f32 	%f978, %f975, %f977;
	mul.rn.f32 	%f980, %f674, %f976;
	neg.f32 	%f981, %f980;
	fma.rn.f32 	%f982, %f674, %f976, %f981;
	fma.rn.f32 	%f983, %f674, %f978, %f982;
	fma.rn.f32 	%f985, %f3004, %f976, %f983;
	add.rn.f32 	%f986, %f980, %f985;
	neg.f32 	%f987, %f986;
	add.rn.f32 	%f988, %f980, %f987;
	add.rn.f32 	%f989, %f988, %f985;
	mov.b32 	 %r467, %f986;
	setp.eq.s32	%p268, %r467, 1118925336;
	add.s32 	%r468, %r467, -1;
	mov.b32 	 %f990, %r468;
	add.f32 	%f991, %f989, 0f37000000;
	selp.f32	%f992, %f990, %f986, %p268;
	selp.f32	%f163, %f991, %f989, %p268;
	mul.f32 	%f993, %f992, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f994, %f993;
	fma.rn.f32 	%f995, %f994, %f907, %f992;
	fma.rn.f32 	%f996, %f994, %f909, %f995;
	mul.f32 	%f997, %f996, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f998, %f997;
	add.f32 	%f999, %f994, 0f00000000;
	ex2.approx.f32 	%f1000, %f999;
	mul.f32 	%f1001, %f998, %f1000;
	setp.lt.f32	%p269, %f992, 0fC2D20000;
	selp.f32	%f1002, 0f00000000, %f1001, %p269;
	setp.gt.f32	%p270, %f992, 0f42D20000;
	selp.f32	%f2976, 0f7F800000, %f1002, %p270;
	setp.eq.f32	%p271, %f2976, 0f7F800000;
	@%p271 bra 	BB2_177;

	fma.rn.f32 	%f2976, %f2976, %f163, %f2976;

BB2_177:
	setp.lt.f32	%p272, %f156, 0f00000000;
	and.pred  	%p31, %p272, %p255;
	mov.b32 	 %r469, %f2976;
	xor.b32  	%r470, %r469, -2147483648;
	mov.b32 	 %f1003, %r470;
	selp.f32	%f2978, %f1003, %f2976, %p31;
	setp.eq.f32	%p274, %f156, 0f00000000;
	@%p274 bra 	BB2_180;
	bra.uni 	BB2_178;

BB2_180:
	add.f32 	%f1006, %f156, %f156;
	selp.f32	%f2978, %f1006, 0f00000000, %p255;
	bra.uni 	BB2_181;

BB2_178:
	setp.geu.f32	%p275, %f156, 0f00000000;
	@%p275 bra 	BB2_181;

	cvt.rzi.f32.f32	%f1005, %f674;
	setp.neu.f32	%p276, %f1005, 0f40000000;
	selp.f32	%f2978, 0f7FFFFFFF, %f2978, %p276;

BB2_181:
	abs.f32 	%f2870, %f156;
	add.f32 	%f1007, %f2870, 0f40000000;
	mov.b32 	 %r105, %f1007;
	setp.lt.s32	%p278, %r105, 2139095040;
	@%p278 bra 	BB2_186;

	abs.f32 	%f2890, %f156;
	setp.gtu.f32	%p279, %f2890, 0f7F800000;
	@%p279 bra 	BB2_185;
	bra.uni 	BB2_183;

BB2_185:
	add.f32 	%f2978, %f156, 0f40000000;
	bra.uni 	BB2_186;

BB2_183:
	abs.f32 	%f2891, %f156;
	setp.neu.f32	%p280, %f2891, 0f7F800000;
	@%p280 bra 	BB2_186;

	selp.f32	%f2978, 0fFF800000, 0f7F800000, %p31;

BB2_186:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1215}, %fd641;
	}
	bfe.u32 	%r1214, %r1215, 20, 11;
	add.s32 	%r1213, %r1214, -1012;
	mov.u64 	%rd113, 4613937818241073152;
	shl.b64 	%rd112, %rd113, %r1213;
	mul.f32 	%f1008, %f2978, 0fBF000000;
	setp.eq.f32	%p281, %f156, 0f3F800000;
	selp.f32	%f1009, 0fBF000000, %f1008, %p281;
	mul.f32 	%f1010, %f1009, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1011, %f1010;
	fma.rn.f32 	%f1013, %f1011, %f907, %f1009;
	fma.rn.f32 	%f1015, %f1011, %f909, %f1013;
	mul.f32 	%f1016, %f1015, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1017, %f1016;
	add.f32 	%f1018, %f1011, 0f00000000;
	ex2.approx.f32 	%f1019, %f1018;
	mul.f32 	%f1020, %f1017, %f1019;
	setp.lt.f32	%p282, %f1009, 0fC2D20000;
	selp.f32	%f1021, 0f00000000, %f1020, %p282;
	setp.gt.f32	%p283, %f1009, 0f42D20000;
	selp.f32	%f174, 0f7F800000, %f1021, %p283;
	sub.f32 	%f1022, %f155, %f174;
	div.rn.f32 	%f175, %f77, %f107;
	mul.f32 	%f1023, %f175, %f1022;
	mul.f32 	%f176, %f136, %f1023;
	cvt.f64.f32	%fd127, %f107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd127;
	}
	abs.f64 	%fd128, %fd127;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd128;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1014, [retval0+0];
	
	//{
	}// Callseq End 35
	setp.gt.s32	%p284, %r106, -1;
	setp.lt.s32	%p285, %r106, 0;
	setp.ne.s64	%p286, %rd112, -9223372036854775808;
	and.pred  	%p32, %p285, %p139;
	or.pred  	%p288, %p284, %p286;
	@%p288 bra 	BB2_188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r471}, %fd1014;
	}
	xor.b32  	%r472, %r471, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r473, %temp}, %fd1014;
	}
	mov.b64 	%fd1014, {%r473, %r472};

BB2_188:
	mul.f32 	%f2871, %f106, %f610;
	setp.eq.f32	%p289, %f2871, 0f00000000;
	@%p289 bra 	BB2_191;
	bra.uni 	BB2_189;

BB2_191:
	mov.u32 	%r474, 0;
	selp.b32	%r475, %r106, 0, %p139;
	or.b32  	%r476, %r475, 2146435072;
	selp.b32	%r477, %r476, %r475, %p140;
	mov.b64 	%fd1014, {%r474, %r477};
	bra.uni 	BB2_192;

BB2_189:
	@%p284 bra 	BB2_192;

	cvt.rzi.f64.f64	%fd698, %fd641;
	setp.neu.f64	%p291, %fd698, 0d4008000000000000;
	selp.f64	%fd1014, 0dFFF8000000000000, %fd1014, %p291;

BB2_192:
	add.f64 	%fd1015, %fd127, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r478}, %fd1015;
	}
	and.b32  	%r479, %r478, 2146435072;
	setp.ne.s32	%p294, %r479, 2146435072;
	@%p294 bra 	BB2_193;

	setp.gtu.f64	%p295, %fd128, 0d7FF0000000000000;
	@%p295 bra 	BB2_202;

	setp.ne.s32	%p296, %r61, 2146435072;
	@%p296 bra 	BB2_197;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r480, %temp}, %fd641;
	}
	setp.eq.s32	%p297, %r480, 0;
	@%p297 bra 	BB2_201;
	bra.uni 	BB2_197;

BB2_201:
	mov.u32 	%r485, 0;
	setp.gt.f64	%p301, %fd128, 0d3FF0000000000000;
	selp.b32	%r486, 2146435072, 0, %p301;
	xor.b32  	%r487, %r486, 2146435072;
	selp.b32	%r488, %r487, %r486, %p140;
	setp.eq.f32	%p302, %f107, 0fBF800000;
	selp.b32	%r489, 1072693248, %r488, %p302;
	mov.b64 	%fd1015, {%r485, %r489};
	bra.uni 	BB2_202;

BB2_193:
	mov.f64 	%fd1015, %fd1014;

BB2_202:
	mul.f32 	%f2881, %f106, %f610;
	cvt.rn.f32.s32	%f2880, %r1231;
	mov.f32 	%f2879, 0f35BFBE8E;
	mov.f32 	%f2878, 0f3F317200;
	mov.f32 	%f2877, 0f3DAAAABD;
	mov.f32 	%f2876, 0f3C4CAF63;
	mov.f32 	%f2875, 0f3B18F0FE;
	cvt.rn.f32.s32	%f2874, %r1230;
	add.f32 	%f2873, %f2874, 0f3F800000;
	sub.f32 	%f2872, %f2873, %f3019;
	setp.eq.f32	%p303, %f2881, 0f3F800000;
	selp.f64	%fd700, 0d3FF0000000000000, %fd1015, %p303;
	cvt.f64.f32	%fd701, %f77;
	div.rn.f64 	%fd702, %fd701, %fd700;
	mul.f32 	%f1026, %f89, %f174;
	mul.f32 	%f1027, %f2872, %f155;
	sub.f32 	%f1028, %f1027, %f1026;
	cvt.f64.f32	%fd703, %f1028;
	mul.f64 	%fd704, %fd703, %fd702;
	cvt.f64.f32	%fd705, %f136;
	mul.f64 	%fd706, %fd705, %fd704;
	cvt.rn.f32.f64	%f177, %fd706;
	add.f32 	%f1029, %f2880, 0f3F800000;
	sub.f32 	%f178, %f1029, %f3018;
	div.rn.f32 	%f179, %f178, %f109;
	abs.f32 	%f180, %f179;
	setp.lt.f32	%p304, %f180, 0f00800000;
	mul.f32 	%f1030, %f180, 0f4B800000;
	selp.f32	%f1031, 0fC3170000, 0fC2FE0000, %p304;
	selp.f32	%f1032, %f1030, %f180, %p304;
	mov.b32 	 %r490, %f1032;
	and.b32  	%r491, %r490, 8388607;
	or.b32  	%r492, %r491, 1065353216;
	mov.b32 	 %f1033, %r492;
	shr.u32 	%r493, %r490, 23;
	cvt.rn.f32.u32	%f1034, %r493;
	add.f32 	%f1035, %f1031, %f1034;
	setp.gt.f32	%p305, %f1033, 0f3FB504F3;
	mul.f32 	%f1036, %f1033, 0f3F000000;
	add.f32 	%f1037, %f1035, 0f3F800000;
	selp.f32	%f1038, %f1036, %f1033, %p305;
	selp.f32	%f1039, %f1037, %f1035, %p305;
	add.f32 	%f181, %f1038, 0fBF800000;
	add.f32 	%f1025, %f1038, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1024,%f1025;
	// inline asm
	add.f32 	%f183, %f181, %f181;
	mul.f32 	%f1040, %f1024, %f183;
	mul.f32 	%f1041, %f1040, %f1040;
	fma.rn.f32 	%f1044, %f2875, %f1041, %f2876;
	fma.rn.f32 	%f1046, %f1044, %f1041, %f2877;
	mul.rn.f32 	%f1047, %f1046, %f1041;
	mul.rn.f32 	%f1048, %f1047, %f1040;
	sub.f32 	%f1049, %f181, %f1040;
	neg.f32 	%f1050, %f1040;
	add.f32 	%f1051, %f1049, %f1049;
	fma.rn.f32 	%f1052, %f1050, %f181, %f1051;
	mul.rn.f32 	%f1053, %f1024, %f1052;
	add.f32 	%f1054, %f1048, %f1040;
	sub.f32 	%f1055, %f1040, %f1054;
	add.f32 	%f1056, %f1048, %f1055;
	add.f32 	%f1057, %f1053, %f1056;
	add.f32 	%f1058, %f1054, %f1057;
	sub.f32 	%f1059, %f1054, %f1058;
	add.f32 	%f1060, %f1057, %f1059;
	mul.rn.f32 	%f184, %f1039, %f2878;
	mul.rn.f32 	%f185, %f1039, %f2879;
	add.f32 	%f1063, %f184, %f1058;
	sub.f32 	%f1064, %f184, %f1063;
	add.f32 	%f1065, %f1058, %f1064;
	add.f32 	%f1066, %f1060, %f1065;
	add.f32 	%f1067, %f185, %f1066;
	add.f32 	%f1068, %f1063, %f1067;
	sub.f32 	%f1069, %f1063, %f1068;
	add.f32 	%f1070, %f1067, %f1069;
	mul.rn.f32 	%f1072, %f674, %f1068;
	neg.f32 	%f1073, %f1072;
	fma.rn.f32 	%f1074, %f674, %f1068, %f1073;
	fma.rn.f32 	%f1075, %f674, %f1070, %f1074;
	fma.rn.f32 	%f1077, %f3004, %f1068, %f1075;
	add.rn.f32 	%f1078, %f1072, %f1077;
	neg.f32 	%f1079, %f1078;
	add.rn.f32 	%f1080, %f1072, %f1079;
	add.rn.f32 	%f1081, %f1080, %f1077;
	mov.b32 	 %r494, %f1078;
	setp.eq.s32	%p306, %r494, 1118925336;
	add.s32 	%r495, %r494, -1;
	mov.b32 	 %f1082, %r495;
	add.f32 	%f1083, %f1081, 0f37000000;
	selp.f32	%f1084, %f1082, %f1078, %p306;
	selp.f32	%f186, %f1083, %f1081, %p306;
	mul.f32 	%f1085, %f1084, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1086, %f1085;
	fma.rn.f32 	%f1088, %f1086, %f907, %f1084;
	fma.rn.f32 	%f1090, %f1086, %f909, %f1088;
	mul.f32 	%f1091, %f1090, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1092, %f1091;
	add.f32 	%f1093, %f1086, 0f00000000;
	ex2.approx.f32 	%f1094, %f1093;
	mul.f32 	%f1095, %f1092, %f1094;
	setp.lt.f32	%p307, %f1084, 0fC2D20000;
	selp.f32	%f1096, 0f00000000, %f1095, %p307;
	setp.gt.f32	%p308, %f1084, 0f42D20000;
	selp.f32	%f2979, 0f7F800000, %f1096, %p308;
	setp.eq.f32	%p309, %f2979, 0f7F800000;
	@%p309 bra 	BB2_204;

	fma.rn.f32 	%f2979, %f2979, %f186, %f2979;

BB2_204:
	setp.lt.f32	%p310, %f179, 0f00000000;
	and.pred  	%p33, %p310, %p255;
	mov.b32 	 %r496, %f2979;
	xor.b32  	%r497, %r496, -2147483648;
	mov.b32 	 %f1097, %r497;
	selp.f32	%f2981, %f1097, %f2979, %p33;
	setp.eq.f32	%p312, %f179, 0f00000000;
	@%p312 bra 	BB2_207;
	bra.uni 	BB2_205;

BB2_207:
	add.f32 	%f1100, %f179, %f179;
	selp.f32	%f2981, %f1100, 0f00000000, %p255;
	bra.uni 	BB2_208;

BB2_205:
	setp.geu.f32	%p313, %f179, 0f00000000;
	@%p313 bra 	BB2_208;

	cvt.rzi.f32.f32	%f1099, %f674;
	setp.neu.f32	%p314, %f1099, 0f40000000;
	selp.f32	%f2981, 0f7FFFFFFF, %f2981, %p314;

BB2_208:
	abs.f32 	%f2882, %f179;
	add.f32 	%f1101, %f2882, 0f40000000;
	mov.b32 	 %r107, %f1101;
	setp.lt.s32	%p316, %r107, 2139095040;
	@%p316 bra 	BB2_213;

	abs.f32 	%f2888, %f179;
	setp.gtu.f32	%p317, %f2888, 0f7F800000;
	@%p317 bra 	BB2_212;
	bra.uni 	BB2_210;

BB2_212:
	add.f32 	%f2981, %f179, 0f40000000;
	bra.uni 	BB2_213;

BB2_210:
	abs.f32 	%f2889, %f179;
	setp.neu.f32	%p318, %f2889, 0f7F800000;
	@%p318 bra 	BB2_213;

	selp.f32	%f2981, 0fFF800000, 0f7F800000, %p33;

BB2_213:
	mov.f32 	%f2887, 0f35BFBE8E;
	mov.f32 	%f2886, 0f3F317200;
	mov.f32 	%f2885, 0f3DAAAABD;
	mov.f32 	%f2884, 0f3C4CAF63;
	mov.f32 	%f2883, 0f3B18F0FE;
	mul.f32 	%f1104, %f2981, 0fBF000000;
	setp.eq.f32	%p319, %f179, 0f3F800000;
	selp.f32	%f1105, 0fBF000000, %f1104, %p319;
	mul.f32 	%f1106, %f1105, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1107, %f1106;
	fma.rn.f32 	%f1109, %f1107, %f907, %f1105;
	fma.rn.f32 	%f1111, %f1107, %f909, %f1109;
	mul.f32 	%f1112, %f1111, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1113, %f1112;
	add.f32 	%f1114, %f1107, 0f00000000;
	ex2.approx.f32 	%f1115, %f1114;
	mul.f32 	%f1116, %f1113, %f1115;
	setp.lt.f32	%p320, %f1105, 0fC2D20000;
	selp.f32	%f1117, 0f00000000, %f1116, %p320;
	setp.gt.f32	%p321, %f1105, 0f42D20000;
	selp.f32	%f197, 0f7F800000, %f1117, %p321;
	div.rn.f32 	%f198, %f123, %f109;
	abs.f32 	%f199, %f198;
	setp.lt.f32	%p322, %f199, 0f00800000;
	mul.f32 	%f1118, %f199, 0f4B800000;
	selp.f32	%f1119, 0fC3170000, 0fC2FE0000, %p322;
	selp.f32	%f1120, %f1118, %f199, %p322;
	mov.b32 	 %r498, %f1120;
	and.b32  	%r499, %r498, 8388607;
	or.b32  	%r500, %r499, 1065353216;
	mov.b32 	 %f1121, %r500;
	shr.u32 	%r501, %r498, 23;
	cvt.rn.f32.u32	%f1122, %r501;
	add.f32 	%f1123, %f1119, %f1122;
	setp.gt.f32	%p323, %f1121, 0f3FB504F3;
	mul.f32 	%f1124, %f1121, 0f3F000000;
	add.f32 	%f1125, %f1123, 0f3F800000;
	selp.f32	%f1126, %f1124, %f1121, %p323;
	selp.f32	%f1127, %f1125, %f1123, %p323;
	add.f32 	%f200, %f1126, 0fBF800000;
	add.f32 	%f1103, %f1126, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1102,%f1103;
	// inline asm
	add.f32 	%f202, %f200, %f200;
	mul.f32 	%f1128, %f1102, %f202;
	mul.f32 	%f1129, %f1128, %f1128;
	fma.rn.f32 	%f1132, %f2883, %f1129, %f2884;
	fma.rn.f32 	%f1134, %f1132, %f1129, %f2885;
	mul.rn.f32 	%f1135, %f1134, %f1129;
	mul.rn.f32 	%f1136, %f1135, %f1128;
	sub.f32 	%f1137, %f200, %f1128;
	neg.f32 	%f1138, %f1128;
	add.f32 	%f1139, %f1137, %f1137;
	fma.rn.f32 	%f1140, %f1138, %f200, %f1139;
	mul.rn.f32 	%f1141, %f1102, %f1140;
	add.f32 	%f1142, %f1136, %f1128;
	sub.f32 	%f1143, %f1128, %f1142;
	add.f32 	%f1144, %f1136, %f1143;
	add.f32 	%f1145, %f1141, %f1144;
	add.f32 	%f1146, %f1142, %f1145;
	sub.f32 	%f1147, %f1142, %f1146;
	add.f32 	%f1148, %f1145, %f1147;
	mul.rn.f32 	%f203, %f1127, %f2886;
	mul.rn.f32 	%f204, %f1127, %f2887;
	add.f32 	%f1151, %f203, %f1146;
	sub.f32 	%f1152, %f203, %f1151;
	add.f32 	%f1153, %f1146, %f1152;
	add.f32 	%f1154, %f1148, %f1153;
	add.f32 	%f1155, %f204, %f1154;
	add.f32 	%f1156, %f1151, %f1155;
	sub.f32 	%f1157, %f1151, %f1156;
	add.f32 	%f1158, %f1155, %f1157;
	mul.rn.f32 	%f1160, %f674, %f1156;
	neg.f32 	%f1161, %f1160;
	fma.rn.f32 	%f1162, %f674, %f1156, %f1161;
	fma.rn.f32 	%f1163, %f674, %f1158, %f1162;
	fma.rn.f32 	%f1165, %f3004, %f1156, %f1163;
	add.rn.f32 	%f1166, %f1160, %f1165;
	neg.f32 	%f1167, %f1166;
	add.rn.f32 	%f1168, %f1160, %f1167;
	add.rn.f32 	%f1169, %f1168, %f1165;
	mov.b32 	 %r502, %f1166;
	setp.eq.s32	%p324, %r502, 1118925336;
	add.s32 	%r503, %r502, -1;
	mov.b32 	 %f1170, %r503;
	add.f32 	%f1171, %f1169, 0f37000000;
	selp.f32	%f1172, %f1170, %f1166, %p324;
	selp.f32	%f205, %f1171, %f1169, %p324;
	mul.f32 	%f1173, %f1172, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1174, %f1173;
	fma.rn.f32 	%f1175, %f1174, %f907, %f1172;
	fma.rn.f32 	%f1176, %f1174, %f909, %f1175;
	mul.f32 	%f1177, %f1176, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1178, %f1177;
	add.f32 	%f1179, %f1174, 0f00000000;
	ex2.approx.f32 	%f1180, %f1179;
	mul.f32 	%f1181, %f1178, %f1180;
	setp.lt.f32	%p325, %f1172, 0fC2D20000;
	selp.f32	%f1182, 0f00000000, %f1181, %p325;
	setp.gt.f32	%p326, %f1172, 0f42D20000;
	selp.f32	%f2982, 0f7F800000, %f1182, %p326;
	setp.eq.f32	%p327, %f2982, 0f7F800000;
	@%p327 bra 	BB2_215;

	fma.rn.f32 	%f2982, %f2982, %f205, %f2982;

BB2_215:
	setp.lt.f32	%p328, %f198, 0f00000000;
	and.pred  	%p34, %p328, %p255;
	mov.b32 	 %r504, %f2982;
	xor.b32  	%r505, %r504, -2147483648;
	mov.b32 	 %f1183, %r505;
	selp.f32	%f2984, %f1183, %f2982, %p34;
	setp.eq.f32	%p330, %f198, 0f00000000;
	@%p330 bra 	BB2_218;
	bra.uni 	BB2_216;

BB2_218:
	add.f32 	%f1186, %f198, %f198;
	selp.f32	%f2984, %f1186, 0f00000000, %p255;
	bra.uni 	BB2_219;

BB2_216:
	setp.geu.f32	%p331, %f198, 0f00000000;
	@%p331 bra 	BB2_219;

	cvt.rzi.f32.f32	%f1185, %f674;
	setp.neu.f32	%p332, %f1185, 0f40000000;
	selp.f32	%f2984, 0f7FFFFFFF, %f2984, %p332;

BB2_219:
	abs.f32 	%f2795, %f198;
	add.f32 	%f1187, %f2795, 0f40000000;
	mov.b32 	 %r108, %f1187;
	setp.lt.s32	%p334, %r108, 2139095040;
	@%p334 bra 	BB2_224;

	abs.f32 	%f2904, %f198;
	setp.gtu.f32	%p335, %f2904, 0f7F800000;
	@%p335 bra 	BB2_223;
	bra.uni 	BB2_221;

BB2_223:
	add.f32 	%f2984, %f198, 0f40000000;
	bra.uni 	BB2_224;

BB2_221:
	abs.f32 	%f2905, %f198;
	setp.neu.f32	%p336, %f2905, 0f7F800000;
	@%p336 bra 	BB2_224;

	selp.f32	%f2984, 0fFF800000, 0f7F800000, %p34;

BB2_224:
	mul.f32 	%f1188, %f2984, 0fBF000000;
	setp.eq.f32	%p337, %f198, 0f3F800000;
	selp.f32	%f1189, 0fBF000000, %f1188, %p337;
	mul.f32 	%f1190, %f1189, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1191, %f1190;
	fma.rn.f32 	%f1193, %f1191, %f907, %f1189;
	fma.rn.f32 	%f1195, %f1191, %f909, %f1193;
	mul.f32 	%f1196, %f1195, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1197, %f1196;
	add.f32 	%f1198, %f1191, 0f00000000;
	ex2.approx.f32 	%f1199, %f1198;
	mul.f32 	%f1200, %f1197, %f1199;
	setp.lt.f32	%p338, %f1189, 0fC2D20000;
	selp.f32	%f1201, 0f00000000, %f1200, %p338;
	setp.gt.f32	%p339, %f1189, 0f42D20000;
	selp.f32	%f216, 0f7F800000, %f1201, %p339;
	sub.f32 	%f1202, %f197, %f216;
	div.rn.f32 	%f217, %f77, %f109;
	mul.f32 	%f1203, %f217, %f1202;
	mul.f32 	%f218, %f121, %f1203;
	cvt.f64.f32	%fd139, %f109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd139;
	}
	abs.f64 	%fd140, %fd139;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd140;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1017, [retval0+0];
	
	//{
	}// Callseq End 36
	setp.gt.s32	%p340, %r109, -1;
	setp.lt.s32	%p341, %r109, 0;
	and.pred  	%p35, %p341, %p139;
	or.pred  	%p344, %p340, %p286;
	@%p344 bra 	BB2_226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd1017;
	}
	xor.b32  	%r507, %r506, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r508, %temp}, %fd1017;
	}
	mov.b64 	%fd1017, {%r508, %r507};

BB2_226:
	setp.eq.f32	%p345, %f109, 0f00000000;
	@%p345 bra 	BB2_229;
	bra.uni 	BB2_227;

BB2_229:
	mov.u32 	%r509, 0;
	selp.b32	%r510, %r109, 0, %p139;
	or.b32  	%r511, %r510, 2146435072;
	selp.b32	%r512, %r511, %r510, %p140;
	mov.b64 	%fd1017, {%r509, %r512};
	bra.uni 	BB2_230;

BB2_227:
	@%p340 bra 	BB2_230;

	cvt.rzi.f64.f64	%fd709, %fd641;
	setp.neu.f64	%p347, %fd709, 0d4008000000000000;
	selp.f64	%fd1017, 0dFFF8000000000000, %fd1017, %p347;

BB2_230:
	add.f64 	%fd1018, %fd139, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r513}, %fd1018;
	}
	and.b32  	%r514, %r513, 2146435072;
	setp.ne.s32	%p350, %r514, 2146435072;
	@%p350 bra 	BB2_231;

	setp.gtu.f64	%p351, %fd140, 0d7FF0000000000000;
	@%p351 bra 	BB2_240;

	setp.ne.s32	%p352, %r61, 2146435072;
	@%p352 bra 	BB2_235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r515, %temp}, %fd641;
	}
	setp.eq.s32	%p353, %r515, 0;
	@%p353 bra 	BB2_239;
	bra.uni 	BB2_235;

BB2_239:
	mov.u32 	%r520, 0;
	setp.gt.f64	%p357, %fd140, 0d3FF0000000000000;
	selp.b32	%r521, 2146435072, 0, %p357;
	xor.b32  	%r522, %r521, 2146435072;
	selp.b32	%r523, %r522, %r521, %p140;
	setp.eq.f32	%p358, %f109, 0fBF800000;
	selp.b32	%r524, 1072693248, %r523, %p358;
	mov.b64 	%fd1018, {%r520, %r524};
	bra.uni 	BB2_240;

BB2_231:
	mov.f64 	%fd1018, %fd1017;

BB2_240:
	cvt.rn.f32.s32	%f2801, %r1231;
	add.f32 	%f2800, %f2801, 0f3F800000;
	sub.f32 	%f2799, %f2800, %f3018;
	cvt.f64.f32	%fd960, %f77;
	mov.f32 	%f2798, 0f3DAAAABD;
	mov.f32 	%f2797, 0f3C4CAF63;
	mov.f32 	%f2796, 0f3B18F0FE;
	setp.eq.f32	%p359, %f109, 0f3F800000;
	selp.f64	%fd711, 0d3FF0000000000000, %fd1018, %p359;
	div.rn.f64 	%fd713, %fd960, %fd711;
	mul.f32 	%f1206, %f123, %f216;
	mul.f32 	%f1207, %f2799, %f197;
	sub.f32 	%f1208, %f1207, %f1206;
	cvt.f64.f32	%fd714, %f1208;
	mul.f64 	%fd715, %fd714, %fd713;
	cvt.f64.f32	%fd151, %f121;
	mul.f64 	%fd716, %fd151, %fd715;
	cvt.rn.f32.f64	%f219, %fd716;
	// inline asm
	rcp.approx.ftz.f32 %f1204,%f848;
	// inline asm
	mul.f32 	%f1209, %f1204, %f141;
	mul.f32 	%f1210, %f1209, %f1209;
	fma.rn.f32 	%f1213, %f2796, %f1210, %f2797;
	fma.rn.f32 	%f1215, %f1213, %f1210, %f2798;
	mul.rn.f32 	%f1216, %f1215, %f1210;
	mul.rn.f32 	%f1217, %f1216, %f1209;
	sub.f32 	%f1218, %f139, %f1209;
	neg.f32 	%f1219, %f1209;
	add.f32 	%f1220, %f1218, %f1218;
	fma.rn.f32 	%f1221, %f1219, %f139, %f1220;
	mul.rn.f32 	%f1222, %f1204, %f1221;
	add.f32 	%f1223, %f1217, %f1209;
	sub.f32 	%f1224, %f1209, %f1223;
	add.f32 	%f1225, %f1217, %f1224;
	add.f32 	%f1226, %f1222, %f1225;
	add.f32 	%f1227, %f1223, %f1226;
	sub.f32 	%f1228, %f1223, %f1227;
	add.f32 	%f1229, %f1226, %f1228;
	add.f32 	%f1230, %f142, %f1227;
	sub.f32 	%f1231, %f142, %f1230;
	add.f32 	%f1232, %f1227, %f1231;
	add.f32 	%f1233, %f1229, %f1232;
	add.f32 	%f1234, %f143, %f1233;
	add.f32 	%f1235, %f1230, %f1234;
	sub.f32 	%f1236, %f1230, %f1235;
	add.f32 	%f1237, %f1234, %f1236;
	mul.rn.f32 	%f1239, %f674, %f1235;
	neg.f32 	%f1240, %f1239;
	fma.rn.f32 	%f1241, %f674, %f1235, %f1240;
	fma.rn.f32 	%f1242, %f674, %f1237, %f1241;
	fma.rn.f32 	%f1244, %f3004, %f1235, %f1242;
	add.rn.f32 	%f1245, %f1239, %f1244;
	neg.f32 	%f1246, %f1245;
	add.rn.f32 	%f1247, %f1239, %f1246;
	add.rn.f32 	%f1248, %f1247, %f1244;
	mov.b32 	 %r525, %f1245;
	setp.eq.s32	%p360, %r525, 1118925336;
	add.s32 	%r526, %r525, -1;
	mov.b32 	 %f1249, %r526;
	add.f32 	%f1250, %f1248, 0f37000000;
	selp.f32	%f1251, %f1249, %f1245, %p360;
	selp.f32	%f220, %f1250, %f1248, %p360;
	mul.f32 	%f1252, %f1251, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1253, %f1252;
	fma.rn.f32 	%f1255, %f1253, %f907, %f1251;
	fma.rn.f32 	%f1257, %f1253, %f909, %f1255;
	mul.f32 	%f1258, %f1257, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1259, %f1258;
	add.f32 	%f1260, %f1253, 0f00000000;
	ex2.approx.f32 	%f1261, %f1260;
	mul.f32 	%f1262, %f1259, %f1261;
	setp.lt.f32	%p361, %f1251, 0fC2D20000;
	selp.f32	%f1263, 0f00000000, %f1262, %p361;
	setp.gt.f32	%p362, %f1251, 0f42D20000;
	selp.f32	%f2985, 0f7F800000, %f1263, %p362;
	setp.eq.f32	%p363, %f2985, 0f7F800000;
	@%p363 bra 	BB2_242;

	fma.rn.f32 	%f2985, %f2985, %f220, %f2985;

BB2_242:
	setp.eq.f32	%p1082, %f137, 0f00000000;
	mov.b32 	 %r527, %f2985;
	xor.b32  	%r528, %r527, -2147483648;
	mov.b32 	 %f1264, %r528;
	selp.f32	%f2987, %f1264, %f2985, %p30;
	@%p1082 bra 	BB2_245;
	bra.uni 	BB2_243;

BB2_245:
	add.f32 	%f1267, %f137, %f137;
	selp.f32	%f2987, %f1267, 0f00000000, %p255;
	bra.uni 	BB2_246;

BB2_243:
	setp.geu.f32	%p365, %f137, 0f00000000;
	@%p365 bra 	BB2_246;

	cvt.rzi.f32.f32	%f1266, %f674;
	setp.neu.f32	%p366, %f1266, 0f40000000;
	selp.f32	%f2987, 0f7FFFFFFF, %f2987, %p366;

BB2_246:
	abs.f32 	%f2803, %f137;
	add.f32 	%f2802, %f2803, 0f40000000;
	mov.b32 	 %r1178, %f2802;
	setp.lt.s32	%p1083, %r1178, 2139095040;
	@%p1083 bra 	BB2_251;

	abs.f32 	%f2902, %f137;
	setp.gtu.f32	%p369, %f2902, 0f7F800000;
	@%p369 bra 	BB2_250;
	bra.uni 	BB2_248;

BB2_250:
	add.f32 	%f2987, %f137, 0f40000000;
	bra.uni 	BB2_251;

BB2_248:
	abs.f32 	%f2903, %f137;
	setp.neu.f32	%p370, %f2903, 0f7F800000;
	@%p370 bra 	BB2_251;

	selp.f32	%f2987, 0fFF800000, 0f7F800000, %p30;

BB2_251:
	setp.eq.f32	%p1084, %f137, 0f3F800000;
	mov.f32 	%f2806, 0f3DAAAABD;
	mov.f32 	%f2805, 0f3C4CAF63;
	mov.f32 	%f2804, 0f3B18F0FE;
	mul.f32 	%f1270, %f2987, 0fBF000000;
	selp.f32	%f1271, 0fBF000000, %f1270, %p1084;
	mul.f32 	%f1272, %f1271, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1273, %f1272;
	fma.rn.f32 	%f1275, %f1273, %f907, %f1271;
	fma.rn.f32 	%f1277, %f1273, %f909, %f1275;
	mul.f32 	%f1278, %f1277, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1279, %f1278;
	add.f32 	%f1280, %f1273, 0f00000000;
	ex2.approx.f32 	%f1281, %f1280;
	mul.f32 	%f1282, %f1279, %f1281;
	setp.lt.f32	%p372, %f1271, 0fC2D20000;
	selp.f32	%f1283, 0f00000000, %f1282, %p372;
	setp.gt.f32	%p373, %f1271, 0f42D20000;
	selp.f32	%f231, 0f7F800000, %f1283, %p373;
	// inline asm
	rcp.approx.ftz.f32 %f1268,%f923;
	// inline asm
	mul.f32 	%f1284, %f1268, %f160;
	mul.f32 	%f1285, %f1284, %f1284;
	fma.rn.f32 	%f1288, %f2804, %f1285, %f2805;
	fma.rn.f32 	%f1290, %f1288, %f1285, %f2806;
	mul.rn.f32 	%f1291, %f1290, %f1285;
	mul.rn.f32 	%f1292, %f1291, %f1284;
	sub.f32 	%f1293, %f158, %f1284;
	neg.f32 	%f1294, %f1284;
	add.f32 	%f1295, %f1293, %f1293;
	fma.rn.f32 	%f1296, %f1294, %f158, %f1295;
	mul.rn.f32 	%f1297, %f1268, %f1296;
	add.f32 	%f1298, %f1292, %f1284;
	sub.f32 	%f1299, %f1284, %f1298;
	add.f32 	%f1300, %f1292, %f1299;
	add.f32 	%f1301, %f1297, %f1300;
	add.f32 	%f1302, %f1298, %f1301;
	sub.f32 	%f1303, %f1298, %f1302;
	add.f32 	%f1304, %f1301, %f1303;
	add.f32 	%f1305, %f161, %f1302;
	sub.f32 	%f1306, %f161, %f1305;
	add.f32 	%f1307, %f1302, %f1306;
	add.f32 	%f1308, %f1304, %f1307;
	add.f32 	%f1309, %f162, %f1308;
	add.f32 	%f1310, %f1305, %f1309;
	sub.f32 	%f1311, %f1305, %f1310;
	add.f32 	%f1312, %f1309, %f1311;
	mul.rn.f32 	%f1314, %f674, %f1310;
	neg.f32 	%f1315, %f1314;
	fma.rn.f32 	%f1316, %f674, %f1310, %f1315;
	fma.rn.f32 	%f1317, %f674, %f1312, %f1316;
	fma.rn.f32 	%f1319, %f3004, %f1310, %f1317;
	add.rn.f32 	%f1320, %f1314, %f1319;
	neg.f32 	%f1321, %f1320;
	add.rn.f32 	%f1322, %f1314, %f1321;
	add.rn.f32 	%f1323, %f1322, %f1319;
	mov.b32 	 %r529, %f1320;
	setp.eq.s32	%p374, %r529, 1118925336;
	add.s32 	%r530, %r529, -1;
	mov.b32 	 %f1324, %r530;
	add.f32 	%f1325, %f1323, 0f37000000;
	selp.f32	%f1326, %f1324, %f1320, %p374;
	selp.f32	%f232, %f1325, %f1323, %p374;
	mul.f32 	%f1327, %f1326, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1328, %f1327;
	fma.rn.f32 	%f1329, %f1328, %f907, %f1326;
	fma.rn.f32 	%f1330, %f1328, %f909, %f1329;
	mul.f32 	%f1331, %f1330, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1332, %f1331;
	add.f32 	%f1333, %f1328, 0f00000000;
	ex2.approx.f32 	%f1334, %f1333;
	mul.f32 	%f1335, %f1332, %f1334;
	setp.lt.f32	%p375, %f1326, 0fC2D20000;
	selp.f32	%f1336, 0f00000000, %f1335, %p375;
	setp.gt.f32	%p376, %f1326, 0f42D20000;
	selp.f32	%f2988, 0f7F800000, %f1336, %p376;
	setp.eq.f32	%p377, %f2988, 0f7F800000;
	@%p377 bra 	BB2_253;

	fma.rn.f32 	%f2988, %f2988, %f232, %f2988;

BB2_253:
	setp.eq.f32	%p1085, %f156, 0f00000000;
	mov.b32 	 %r531, %f2988;
	xor.b32  	%r532, %r531, -2147483648;
	mov.b32 	 %f1337, %r532;
	selp.f32	%f2990, %f1337, %f2988, %p31;
	@%p1085 bra 	BB2_256;
	bra.uni 	BB2_254;

BB2_256:
	add.f32 	%f1340, %f156, %f156;
	selp.f32	%f2990, %f1340, 0f00000000, %p255;
	bra.uni 	BB2_257;

BB2_254:
	setp.geu.f32	%p379, %f156, 0f00000000;
	@%p379 bra 	BB2_257;

	cvt.rzi.f32.f32	%f1339, %f674;
	setp.neu.f32	%p380, %f1339, 0f40000000;
	selp.f32	%f2990, 0f7FFFFFFF, %f2990, %p380;

BB2_257:
	abs.f32 	%f2808, %f156;
	add.f32 	%f2807, %f2808, 0f40000000;
	mov.b32 	 %r1179, %f2807;
	setp.lt.s32	%p1086, %r1179, 2139095040;
	@%p1086 bra 	BB2_262;

	abs.f32 	%f2900, %f156;
	setp.gtu.f32	%p383, %f2900, 0f7F800000;
	@%p383 bra 	BB2_261;
	bra.uni 	BB2_259;

BB2_261:
	add.f32 	%f2990, %f156, 0f40000000;
	bra.uni 	BB2_262;

BB2_259:
	abs.f32 	%f2901, %f156;
	setp.neu.f32	%p384, %f2901, 0f7F800000;
	@%p384 bra 	BB2_262;

	selp.f32	%f2990, 0fFF800000, 0f7F800000, %p31;

BB2_262:
	mov.f64 	%fd961, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1182}, %fd961;
	}
	bfe.u32 	%r1181, %r1182, 20, 11;
	add.s32 	%r1180, %r1181, -1012;
	mov.u64 	%rd106, 4617315517961601024;
	shl.b64 	%rd105, %rd106, %r1180;
	setp.eq.f32	%p1087, %f156, 0f3F800000;
	mul.f32 	%f1341, %f2990, 0fBF000000;
	selp.f32	%f1342, 0fBF000000, %f1341, %p1087;
	mul.f32 	%f1343, %f1342, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1344, %f1343;
	fma.rn.f32 	%f1346, %f1344, %f907, %f1342;
	fma.rn.f32 	%f1348, %f1344, %f909, %f1346;
	mul.f32 	%f1349, %f1348, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1350, %f1349;
	add.f32 	%f1351, %f1344, 0f00000000;
	ex2.approx.f32 	%f1352, %f1351;
	mul.f32 	%f1353, %f1350, %f1352;
	setp.lt.f32	%p386, %f1342, 0fC2D20000;
	selp.f32	%f1354, 0f00000000, %f1353, %p386;
	setp.gt.f32	%p387, %f1342, 0f42D20000;
	selp.f32	%f243, 0f7F800000, %f1354, %p387;
	mul.f32 	%f1355, %f89, %f243;
	mul.f32 	%f1356, %f90, %f231;
	sub.f32 	%f1357, %f1356, %f1355;
	div.rn.f32 	%f1358, %f175, %f107;
	mul.f32 	%f1359, %f1358, %f1357;
	mul.f32 	%f244, %f136, %f1359;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd128;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd961;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1020, [retval0+0];
	
	//{
	}// Callseq End 37
	setp.ne.s64	%p388, %rd105, -9223372036854775808;
	setp.eq.s64	%p389, %rd105, -9223372036854775808;
	and.pred  	%p36, %p285, %p389;
	or.pred  	%p392, %p284, %p388;
	@%p392 bra 	BB2_264;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r533}, %fd1020;
	}
	xor.b32  	%r534, %r533, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r535, %temp}, %fd1020;
	}
	mov.b64 	%fd1020, {%r535, %r534};

BB2_264:
	mul.f32 	%f2809, %f106, %f610;
	setp.eq.f32	%p1088, %f2809, 0f00000000;
	@%p1088 bra 	BB2_267;
	bra.uni 	BB2_265;

BB2_267:
	setp.lt.s32	%p396, %r79, 0;
	mov.u32 	%r536, 0;
	selp.b32	%r537, %r106, 0, %p389;
	or.b32  	%r538, %r537, 2146435072;
	selp.b32	%r539, %r538, %r537, %p396;
	mov.b64 	%fd1020, {%r536, %r539};
	bra.uni 	BB2_268;

BB2_265:
	@%p284 bra 	BB2_268;

	mov.f64 	%fd985, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd719, %fd985;
	setp.neu.f64	%p395, %fd719, 0d4014000000000000;
	selp.f64	%fd1020, 0dFFF8000000000000, %fd1020, %p395;

BB2_268:
	add.f64 	%fd1021, %fd127, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r540}, %fd1021;
	}
	and.b32  	%r541, %r540, 2146435072;
	setp.ne.s32	%p398, %r541, 2146435072;
	@%p398 bra 	BB2_269;

	setp.gtu.f64	%p399, %fd128, 0d7FF0000000000000;
	@%p399 bra 	BB2_278;

	and.b32  	%r542, %r79, 2147483647;
	setp.ne.s32	%p400, %r542, 2146435072;
	@%p400 bra 	BB2_273;

	mov.f64 	%fd984, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r543, %temp}, %fd984;
	}
	setp.eq.s32	%p401, %r543, 0;
	@%p401 bra 	BB2_277;
	bra.uni 	BB2_273;

BB2_277:
	setp.lt.s32	%p404, %r79, 0;
	mov.u32 	%r552, 0;
	setp.gt.f64	%p405, %fd128, 0d3FF0000000000000;
	selp.b32	%r553, 2146435072, 0, %p405;
	xor.b32  	%r554, %r553, 2146435072;
	selp.b32	%r555, %r554, %r553, %p404;
	setp.eq.f32	%p406, %f107, 0fBF800000;
	selp.b32	%r556, 1072693248, %r555, %p406;
	mov.b64 	%fd1021, {%r552, %r556};
	bra.uni 	BB2_278;

BB2_269:
	mov.f64 	%fd1021, %fd1020;

BB2_278:
	mov.f64 	%fd1023, %fd62;
	@!%p10 bra 	BB2_280;
	bra.uni 	BB2_279;

BB2_279:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r557}, %fd62;
	}
	xor.b32  	%r558, %r557, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r559, %temp}, %fd62;
	}
	mov.b64 	%fd1023, {%r559, %r558};

BB2_280:
	mul.f32 	%f2810, %f106, %f610;
	setp.eq.f32	%p1089, %f2810, 0f3F800000;
	setp.eq.f32	%p407, %f90, 0f00000000;
	selp.f64	%fd164, 0d3FF0000000000000, %fd1021, %p1089;
	@%p407 bra 	BB2_283;
	bra.uni 	BB2_281;

BB2_283:
	mov.u32 	%r560, 0;
	selp.b32	%r561, %r80, 0, %p139;
	or.b32  	%r562, %r561, 2146435072;
	selp.b32	%r563, %r562, %r561, %p140;
	mov.b64 	%fd1023, {%r560, %r563};
	bra.uni 	BB2_284;

BB2_281:
	setp.gt.s32	%p409, %r80, -1;
	@%p409 bra 	BB2_284;

	cvt.rzi.f64.f64	%fd722, %fd641;
	setp.neu.f64	%p410, %fd722, 0d4008000000000000;
	selp.f64	%fd1023, 0dFFF8000000000000, %fd1023, %p410;

BB2_284:
	selp.f64	%fd1024, %fd1023, %fd63, %p173;
	@%p23 bra 	BB2_292;

	setp.ne.s32	%p414, %r61, 2146435072;
	@%p414 bra 	BB2_287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r564, %temp}, %fd641;
	}
	setp.eq.s32	%p415, %r564, 0;
	@%p415 bra 	BB2_291;
	bra.uni 	BB2_287;

BB2_291:
	mov.u32 	%r570, 0;
	mov.b64 	%fd1024, {%r570, %r82};
	bra.uni 	BB2_292;

BB2_287:
	and.b32  	%r565, %r80, 2147483647;
	setp.ne.s32	%p416, %r565, 2146435072;
	@%p416 bra 	BB2_288;

	cvt.rn.f32.s32	%f2813, %r1230;
	sub.f32 	%f2812, %f2813, %f3019;
	add.f32 	%f2811, %f2812, 0f3F800000;
	cvt.f64.f32	%fd962, %f2811;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r566, %temp}, %fd962;
	}
	setp.ne.s32	%p417, %r566, 0;
	mov.f64 	%fd1024, %fd1023;
	@%p417 bra 	BB2_292;

	selp.b32	%r568, %r64, %r63, %p10;
	mov.u32 	%r569, 0;
	mov.b64 	%fd1024, {%r569, %r568};
	bra.uni 	BB2_292;

BB2_197:
	and.b32  	%r481, %r106, 2147483647;
	setp.ne.s32	%p298, %r481, 2146435072;
	@%p298 bra 	BB2_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd127;
	}
	setp.ne.s32	%p299, %r482, 0;
	mov.f64 	%fd1015, %fd1014;
	@%p299 bra 	BB2_202;

	selp.b32	%r483, %r64, %r63, %p32;
	mov.u32 	%r484, 0;
	mov.b64 	%fd1015, {%r484, %r483};
	bra.uni 	BB2_202;

BB2_235:
	and.b32  	%r516, %r109, 2147483647;
	setp.ne.s32	%p354, %r516, 2146435072;
	@%p354 bra 	BB2_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r517, %temp}, %fd139;
	}
	setp.ne.s32	%p355, %r517, 0;
	mov.f64 	%fd1018, %fd1017;
	@%p355 bra 	BB2_240;

	selp.b32	%r518, %r64, %r63, %p35;
	mov.u32 	%r519, 0;
	mov.b64 	%fd1018, {%r519, %r518};
	bra.uni 	BB2_240;

BB2_273:
	and.b32  	%r544, %r106, 2147483647;
	setp.ne.s32	%p402, %r544, 2146435072;
	@%p402 bra 	BB2_274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r545, %temp}, %fd127;
	}
	setp.ne.s32	%p403, %r545, 0;
	mov.f64 	%fd1021, %fd1020;
	@%p403 bra 	BB2_278;

	shr.s32 	%r546, %r79, 31;
	and.b32  	%r547, %r546, -2146435072;
	add.s32 	%r548, %r547, 2146435072;
	or.b32  	%r549, %r548, -2147483648;
	selp.b32	%r550, %r549, %r548, %p36;
	mov.u32 	%r551, 0;
	mov.b64 	%fd1021, {%r551, %r550};
	bra.uni 	BB2_278;

BB2_288:
	mov.f64 	%fd1024, %fd1023;

BB2_292:
	setp.eq.f32	%p418, %f90, 0f3F800000;
	selp.f64	%fd725, 0d3FF0000000000000, %fd1024, %p418;
	cvt.f64.f32	%fd726, %f231;
	mul.f64 	%fd172, %fd726, %fd725;
	mov.f64 	%fd1026, %fd64;
	@!%p11 bra 	BB2_294;
	bra.uni 	BB2_293;

BB2_293:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd64;
	}
	xor.b32  	%r572, %r571, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r573, %temp}, %fd64;
	}
	mov.b64 	%fd1026, {%r573, %r572};

BB2_294:
	setp.eq.f32	%p419, %f89, 0f00000000;
	@%p419 bra 	BB2_297;
	bra.uni 	BB2_295;

BB2_297:
	mov.u32 	%r574, 0;
	selp.b32	%r575, %r83, 0, %p139;
	or.b32  	%r576, %r575, 2146435072;
	selp.b32	%r577, %r576, %r575, %p140;
	mov.b64 	%fd1026, {%r574, %r577};
	bra.uni 	BB2_298;

BB2_295:
	setp.gt.s32	%p420, %r83, -1;
	@%p420 bra 	BB2_298;

	cvt.rzi.f64.f64	%fd728, %fd641;
	setp.neu.f64	%p421, %fd728, 0d4008000000000000;
	selp.f64	%fd1026, 0dFFF8000000000000, %fd1026, %p421;

BB2_298:
	cvt.rn.f32.s32	%f2815, %r1230;
	sub.f32 	%f2814, %f2815, %f3019;
	cvt.f64.f32	%fd964, %f2814;
	add.f64 	%fd963, %fd964, 0d4008000000000000;
	selp.f64	%fd1027, %fd1026, %fd963, %p174;
	@%p24 bra 	BB2_306;

	setp.ne.s32	%p425, %r61, 2146435072;
	@%p425 bra 	BB2_301;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r578, %temp}, %fd641;
	}
	setp.eq.s32	%p426, %r578, 0;
	@%p426 bra 	BB2_305;
	bra.uni 	BB2_301;

BB2_305:
	mov.u32 	%r584, 0;
	mov.b64 	%fd1027, {%r584, %r85};
	bra.uni 	BB2_306;

BB2_301:
	and.b32  	%r579, %r83, 2147483647;
	setp.ne.s32	%p427, %r579, 2146435072;
	@%p427 bra 	BB2_302;

	cvt.rn.f32.s32	%f2817, %r1230;
	sub.f32 	%f2816, %f2817, %f3019;
	cvt.f64.f32	%fd965, %f2816;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r580, %temp}, %fd965;
	}
	setp.ne.s32	%p428, %r580, 0;
	mov.f64 	%fd1027, %fd1026;
	@%p428 bra 	BB2_306;

	selp.b32	%r582, %r64, %r63, %p11;
	mov.u32 	%r583, 0;
	mov.b64 	%fd1027, {%r583, %r582};
	bra.uni 	BB2_306;

BB2_302:
	mov.f64 	%fd1027, %fd1026;

BB2_306:
	cvt.f64.f32	%fd966, %f136;
	mov.f32 	%f2820, 0f3DAAAABD;
	mov.f32 	%f2819, 0f3C4CAF63;
	mov.f32 	%f2818, 0f3B18F0FE;
	setp.eq.f32	%p429, %f89, 0f3F800000;
	selp.f64	%fd731, 0d3FF0000000000000, %fd1027, %p429;
	cvt.f64.f32	%fd732, %f243;
	mul.f64 	%fd733, %fd732, %fd731;
	sub.f64 	%fd734, %fd172, %fd733;
	div.rn.f64 	%fd735, %fd45, %fd164;
	mul.f64 	%fd736, %fd735, %fd734;
	mul.f64 	%fd738, %fd966, %fd736;
	mov.f32 	%f1365, 0fC0000000;
	div.rn.f32 	%f1366, %f1365, %f107;
	mul.f32 	%f1367, %f1366, %f244;
	cvt.f64.f32	%fd739, %f1367;
	sub.f64 	%fd740, %fd739, %fd738;
	cvt.rn.f32.f64	%f245, %fd740;
	// inline asm
	rcp.approx.ftz.f32 %f1363,%f1025;
	// inline asm
	mul.f32 	%f1368, %f1363, %f183;
	mul.f32 	%f1369, %f1368, %f1368;
	fma.rn.f32 	%f1372, %f2818, %f1369, %f2819;
	fma.rn.f32 	%f1374, %f1372, %f1369, %f2820;
	mul.rn.f32 	%f1375, %f1374, %f1369;
	mul.rn.f32 	%f1376, %f1375, %f1368;
	sub.f32 	%f1377, %f181, %f1368;
	neg.f32 	%f1378, %f1368;
	add.f32 	%f1379, %f1377, %f1377;
	fma.rn.f32 	%f1380, %f1378, %f181, %f1379;
	mul.rn.f32 	%f1381, %f1363, %f1380;
	add.f32 	%f1382, %f1376, %f1368;
	sub.f32 	%f1383, %f1368, %f1382;
	add.f32 	%f1384, %f1376, %f1383;
	add.f32 	%f1385, %f1381, %f1384;
	add.f32 	%f1386, %f1382, %f1385;
	sub.f32 	%f1387, %f1382, %f1386;
	add.f32 	%f1388, %f1385, %f1387;
	add.f32 	%f1389, %f184, %f1386;
	sub.f32 	%f1390, %f184, %f1389;
	add.f32 	%f1391, %f1386, %f1390;
	add.f32 	%f1392, %f1388, %f1391;
	add.f32 	%f1393, %f185, %f1392;
	add.f32 	%f1394, %f1389, %f1393;
	sub.f32 	%f1395, %f1389, %f1394;
	add.f32 	%f1396, %f1393, %f1395;
	mul.rn.f32 	%f1398, %f674, %f1394;
	neg.f32 	%f1399, %f1398;
	fma.rn.f32 	%f1400, %f674, %f1394, %f1399;
	fma.rn.f32 	%f1401, %f674, %f1396, %f1400;
	fma.rn.f32 	%f1403, %f3004, %f1394, %f1401;
	add.rn.f32 	%f1404, %f1398, %f1403;
	neg.f32 	%f1405, %f1404;
	add.rn.f32 	%f1406, %f1398, %f1405;
	add.rn.f32 	%f1407, %f1406, %f1403;
	mov.b32 	 %r585, %f1404;
	setp.eq.s32	%p430, %r585, 1118925336;
	add.s32 	%r586, %r585, -1;
	mov.b32 	 %f1408, %r586;
	add.f32 	%f1409, %f1407, 0f37000000;
	selp.f32	%f1410, %f1408, %f1404, %p430;
	selp.f32	%f246, %f1409, %f1407, %p430;
	mul.f32 	%f1411, %f1410, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1412, %f1411;
	fma.rn.f32 	%f1414, %f1412, %f907, %f1410;
	fma.rn.f32 	%f1416, %f1412, %f909, %f1414;
	mul.f32 	%f1417, %f1416, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1418, %f1417;
	add.f32 	%f1419, %f1412, 0f00000000;
	ex2.approx.f32 	%f1420, %f1419;
	mul.f32 	%f1421, %f1418, %f1420;
	setp.lt.f32	%p431, %f1410, 0fC2D20000;
	selp.f32	%f1422, 0f00000000, %f1421, %p431;
	setp.gt.f32	%p432, %f1410, 0f42D20000;
	selp.f32	%f2991, 0f7F800000, %f1422, %p432;
	setp.eq.f32	%p433, %f2991, 0f7F800000;
	@%p433 bra 	BB2_308;

	fma.rn.f32 	%f2991, %f2991, %f246, %f2991;

BB2_308:
	setp.eq.f32	%p1090, %f179, 0f00000000;
	mov.b32 	 %r587, %f2991;
	xor.b32  	%r588, %r587, -2147483648;
	mov.b32 	 %f1423, %r588;
	selp.f32	%f2993, %f1423, %f2991, %p33;
	@%p1090 bra 	BB2_311;
	bra.uni 	BB2_309;

BB2_311:
	add.f32 	%f1426, %f179, %f179;
	selp.f32	%f2993, %f1426, 0f00000000, %p255;
	bra.uni 	BB2_312;

BB2_309:
	setp.geu.f32	%p435, %f179, 0f00000000;
	@%p435 bra 	BB2_312;

	cvt.rzi.f32.f32	%f1425, %f674;
	setp.neu.f32	%p436, %f1425, 0f40000000;
	selp.f32	%f2993, 0f7FFFFFFF, %f2993, %p436;

BB2_312:
	abs.f32 	%f2822, %f179;
	add.f32 	%f2821, %f2822, 0f40000000;
	mov.b32 	 %r1183, %f2821;
	setp.lt.s32	%p1091, %r1183, 2139095040;
	@%p1091 bra 	BB2_317;

	abs.f32 	%f2898, %f179;
	setp.gtu.f32	%p439, %f2898, 0f7F800000;
	@%p439 bra 	BB2_316;
	bra.uni 	BB2_314;

BB2_316:
	add.f32 	%f2993, %f179, 0f40000000;
	bra.uni 	BB2_317;

BB2_314:
	abs.f32 	%f2899, %f179;
	setp.neu.f32	%p440, %f2899, 0f7F800000;
	@%p440 bra 	BB2_317;

	selp.f32	%f2993, 0fFF800000, 0f7F800000, %p33;

BB2_317:
	setp.eq.f32	%p1092, %f179, 0f3F800000;
	mov.f32 	%f2825, 0f3DAAAABD;
	mov.f32 	%f2824, 0f3C4CAF63;
	mov.f32 	%f2823, 0f3B18F0FE;
	mul.f32 	%f1429, %f2993, 0fBF000000;
	selp.f32	%f1430, 0fBF000000, %f1429, %p1092;
	mul.f32 	%f1431, %f1430, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1432, %f1431;
	fma.rn.f32 	%f1434, %f1432, %f907, %f1430;
	fma.rn.f32 	%f1436, %f1432, %f909, %f1434;
	mul.f32 	%f1437, %f1436, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1438, %f1437;
	add.f32 	%f1439, %f1432, 0f00000000;
	ex2.approx.f32 	%f1440, %f1439;
	mul.f32 	%f1441, %f1438, %f1440;
	setp.lt.f32	%p442, %f1430, 0fC2D20000;
	selp.f32	%f1442, 0f00000000, %f1441, %p442;
	setp.gt.f32	%p443, %f1430, 0f42D20000;
	selp.f32	%f257, 0f7F800000, %f1442, %p443;
	// inline asm
	rcp.approx.ftz.f32 %f1427,%f1103;
	// inline asm
	mul.f32 	%f1443, %f1427, %f202;
	mul.f32 	%f1444, %f1443, %f1443;
	fma.rn.f32 	%f1447, %f2823, %f1444, %f2824;
	fma.rn.f32 	%f1449, %f1447, %f1444, %f2825;
	mul.rn.f32 	%f1450, %f1449, %f1444;
	mul.rn.f32 	%f1451, %f1450, %f1443;
	sub.f32 	%f1452, %f200, %f1443;
	neg.f32 	%f1453, %f1443;
	add.f32 	%f1454, %f1452, %f1452;
	fma.rn.f32 	%f1455, %f1453, %f200, %f1454;
	mul.rn.f32 	%f1456, %f1427, %f1455;
	add.f32 	%f1457, %f1451, %f1443;
	sub.f32 	%f1458, %f1443, %f1457;
	add.f32 	%f1459, %f1451, %f1458;
	add.f32 	%f1460, %f1456, %f1459;
	add.f32 	%f1461, %f1457, %f1460;
	sub.f32 	%f1462, %f1457, %f1461;
	add.f32 	%f1463, %f1460, %f1462;
	add.f32 	%f1464, %f203, %f1461;
	sub.f32 	%f1465, %f203, %f1464;
	add.f32 	%f1466, %f1461, %f1465;
	add.f32 	%f1467, %f1463, %f1466;
	add.f32 	%f1468, %f204, %f1467;
	add.f32 	%f1469, %f1464, %f1468;
	sub.f32 	%f1470, %f1464, %f1469;
	add.f32 	%f1471, %f1468, %f1470;
	mul.rn.f32 	%f1473, %f674, %f1469;
	neg.f32 	%f1474, %f1473;
	fma.rn.f32 	%f1475, %f674, %f1469, %f1474;
	fma.rn.f32 	%f1476, %f674, %f1471, %f1475;
	fma.rn.f32 	%f1478, %f3004, %f1469, %f1476;
	add.rn.f32 	%f1479, %f1473, %f1478;
	neg.f32 	%f1480, %f1479;
	add.rn.f32 	%f1481, %f1473, %f1480;
	add.rn.f32 	%f1482, %f1481, %f1478;
	mov.b32 	 %r589, %f1479;
	setp.eq.s32	%p444, %r589, 1118925336;
	add.s32 	%r590, %r589, -1;
	mov.b32 	 %f1483, %r590;
	add.f32 	%f1484, %f1482, 0f37000000;
	selp.f32	%f1485, %f1483, %f1479, %p444;
	selp.f32	%f258, %f1484, %f1482, %p444;
	mul.f32 	%f1486, %f1485, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1487, %f1486;
	fma.rn.f32 	%f1488, %f1487, %f907, %f1485;
	fma.rn.f32 	%f1489, %f1487, %f909, %f1488;
	mul.f32 	%f1490, %f1489, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1491, %f1490;
	add.f32 	%f1492, %f1487, 0f00000000;
	ex2.approx.f32 	%f1493, %f1492;
	mul.f32 	%f1494, %f1491, %f1493;
	setp.lt.f32	%p445, %f1485, 0fC2D20000;
	selp.f32	%f1495, 0f00000000, %f1494, %p445;
	setp.gt.f32	%p446, %f1485, 0f42D20000;
	selp.f32	%f2994, 0f7F800000, %f1495, %p446;
	setp.eq.f32	%p447, %f2994, 0f7F800000;
	@%p447 bra 	BB2_319;

	fma.rn.f32 	%f2994, %f2994, %f258, %f2994;

BB2_319:
	setp.eq.f32	%p1093, %f198, 0f00000000;
	mov.b32 	 %r591, %f2994;
	xor.b32  	%r592, %r591, -2147483648;
	mov.b32 	 %f1496, %r592;
	selp.f32	%f2996, %f1496, %f2994, %p34;
	@%p1093 bra 	BB2_322;
	bra.uni 	BB2_320;

BB2_322:
	add.f32 	%f1499, %f198, %f198;
	selp.f32	%f2996, %f1499, 0f00000000, %p255;
	bra.uni 	BB2_323;

BB2_320:
	setp.geu.f32	%p449, %f198, 0f00000000;
	@%p449 bra 	BB2_323;

	cvt.rzi.f32.f32	%f1498, %f674;
	setp.neu.f32	%p450, %f1498, 0f40000000;
	selp.f32	%f2996, 0f7FFFFFFF, %f2996, %p450;

BB2_323:
	abs.f32 	%f2907, %f198;
	add.f32 	%f2906, %f2907, 0f40000000;
	mov.b32 	 %r1216, %f2906;
	setp.lt.s32	%p1094, %r1216, 2139095040;
	@%p1094 bra 	BB2_328;

	abs.f32 	%f2896, %f198;
	setp.gtu.f32	%p453, %f2896, 0f7F800000;
	@%p453 bra 	BB2_327;
	bra.uni 	BB2_325;

BB2_327:
	add.f32 	%f2996, %f198, 0f40000000;
	bra.uni 	BB2_328;

BB2_325:
	abs.f32 	%f2897, %f198;
	setp.neu.f32	%p454, %f2897, 0f7F800000;
	@%p454 bra 	BB2_328;

	selp.f32	%f2996, 0fFF800000, 0f7F800000, %p34;

BB2_328:
	setp.eq.f32	%p1095, %f198, 0f3F800000;
	mov.f64 	%fd967, 0d4014000000000000;
	mul.f32 	%f1500, %f2996, 0fBF000000;
	selp.f32	%f1501, 0fBF000000, %f1500, %p1095;
	mul.f32 	%f1502, %f1501, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1503, %f1502;
	fma.rn.f32 	%f1505, %f1503, %f907, %f1501;
	fma.rn.f32 	%f1507, %f1503, %f909, %f1505;
	mul.f32 	%f1508, %f1507, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1509, %f1508;
	add.f32 	%f1510, %f1503, 0f00000000;
	ex2.approx.f32 	%f1511, %f1510;
	mul.f32 	%f1512, %f1509, %f1511;
	setp.lt.f32	%p456, %f1501, 0fC2D20000;
	selp.f32	%f1513, 0f00000000, %f1512, %p456;
	setp.gt.f32	%p457, %f1501, 0f42D20000;
	selp.f32	%f269, 0f7F800000, %f1513, %p457;
	mul.f32 	%f1514, %f123, %f269;
	mul.f32 	%f1515, %f124, %f257;
	sub.f32 	%f1516, %f1515, %f1514;
	div.rn.f32 	%f1517, %f217, %f109;
	mul.f32 	%f1518, %f1517, %f1516;
	mul.f32 	%f270, %f121, %f1518;
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd140;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd967;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1029, [retval0+0];
	
	//{
	}// Callseq End 38
	and.pred  	%p37, %p341, %p389;
	or.pred  	%p462, %p340, %p388;
	@%p462 bra 	BB2_330;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r593}, %fd1029;
	}
	xor.b32  	%r594, %r593, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r595, %temp}, %fd1029;
	}
	mov.b64 	%fd1029, {%r595, %r594};

BB2_330:
	mul.f32 	%f2908, %f108, %f617;
	setp.eq.f32	%p1096, %f2908, 0f00000000;
	@%p1096 bra 	BB2_333;
	bra.uni 	BB2_331;

BB2_333:
	setp.lt.s32	%p466, %r79, 0;
	mov.u32 	%r596, 0;
	selp.b32	%r597, %r109, 0, %p389;
	or.b32  	%r598, %r597, 2146435072;
	selp.b32	%r599, %r598, %r597, %p466;
	mov.b64 	%fd1029, {%r596, %r599};
	bra.uni 	BB2_334;

BB2_331:
	@%p340 bra 	BB2_334;

	mov.f64 	%fd983, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd743, %fd983;
	setp.neu.f64	%p465, %fd743, 0d4014000000000000;
	selp.f64	%fd1029, 0dFFF8000000000000, %fd1029, %p465;

BB2_334:
	add.f64 	%fd1030, %fd139, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r600}, %fd1030;
	}
	and.b32  	%r601, %r600, 2146435072;
	setp.ne.s32	%p468, %r601, 2146435072;
	@%p468 bra 	BB2_335;

	setp.gtu.f64	%p469, %fd140, 0d7FF0000000000000;
	@%p469 bra 	BB2_344;

	and.b32  	%r602, %r79, 2147483647;
	setp.ne.s32	%p470, %r602, 2146435072;
	@%p470 bra 	BB2_339;

	mov.f64 	%fd982, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r603, %temp}, %fd982;
	}
	setp.eq.s32	%p471, %r603, 0;
	@%p471 bra 	BB2_343;
	bra.uni 	BB2_339;

BB2_343:
	setp.lt.s32	%p474, %r79, 0;
	mov.u32 	%r612, 0;
	setp.gt.f64	%p475, %fd140, 0d3FF0000000000000;
	selp.b32	%r613, 2146435072, 0, %p475;
	xor.b32  	%r614, %r613, 2146435072;
	selp.b32	%r615, %r614, %r613, %p474;
	setp.eq.f32	%p476, %f109, 0fBF800000;
	selp.b32	%r616, 1072693248, %r615, %p476;
	mov.b64 	%fd1030, {%r612, %r616};
	bra.uni 	BB2_344;

BB2_335:
	mov.f64 	%fd1030, %fd1029;

BB2_344:
	cvt.f64.f32	%fd192, %f124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd192;
	}
	abs.f64 	%fd193, %fd192;
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd193;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1032, [retval0+0];
	
	//{
	}// Callseq End 39
	setp.gt.s32	%p477, %r110, -1;
	setp.lt.s32	%p478, %r110, 0;
	and.pred  	%p38, %p478, %p139;
	or.pred  	%p481, %p477, %p286;
	@%p481 bra 	BB2_346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r617}, %fd1032;
	}
	xor.b32  	%r618, %r617, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r619, %temp}, %fd1032;
	}
	mov.b64 	%fd1032, {%r619, %r618};

BB2_346:
	mul.f32 	%f2909, %f108, %f617;
	setp.eq.f32	%p1097, %f2909, 0f3F800000;
	setp.eq.f32	%p482, %f124, 0f00000000;
	selp.f64	%fd197, 0d3FF0000000000000, %fd1030, %p1097;
	@%p482 bra 	BB2_349;
	bra.uni 	BB2_347;

BB2_349:
	mov.u32 	%r620, 0;
	selp.b32	%r621, %r110, 0, %p139;
	or.b32  	%r622, %r621, 2146435072;
	selp.b32	%r623, %r622, %r621, %p140;
	mov.b64 	%fd1032, {%r620, %r623};
	bra.uni 	BB2_350;

BB2_347:
	@%p477 bra 	BB2_350;

	cvt.rzi.f64.f64	%fd747, %fd641;
	setp.neu.f64	%p485, %fd747, 0d4008000000000000;
	selp.f64	%fd1032, 0dFFF8000000000000, %fd1032, %p485;

BB2_350:
	add.f64 	%fd1033, %fd192, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r624}, %fd1033;
	}
	and.b32  	%r625, %r624, 2146435072;
	setp.ne.s32	%p488, %r625, 2146435072;
	@%p488 bra 	BB2_351;

	setp.gtu.f64	%p489, %fd193, 0d7FF0000000000000;
	@%p489 bra 	BB2_360;

	setp.ne.s32	%p490, %r61, 2146435072;
	@%p490 bra 	BB2_355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r626, %temp}, %fd641;
	}
	setp.eq.s32	%p491, %r626, 0;
	@%p491 bra 	BB2_359;
	bra.uni 	BB2_355;

BB2_359:
	mov.u32 	%r631, 0;
	setp.gt.f64	%p495, %fd193, 0d3FF0000000000000;
	selp.b32	%r632, 2146435072, 0, %p495;
	xor.b32  	%r633, %r632, 2146435072;
	selp.b32	%r634, %r633, %r632, %p140;
	setp.eq.f32	%p496, %f124, 0fBF800000;
	selp.b32	%r635, 1072693248, %r634, %p496;
	mov.b64 	%fd1033, {%r631, %r635};
	bra.uni 	BB2_360;

BB2_351:
	mov.f64 	%fd1033, %fd1032;

BB2_360:
	setp.eq.f32	%p497, %f124, 0f3F800000;
	selp.f64	%fd749, 0d3FF0000000000000, %fd1033, %p497;
	cvt.f64.f32	%fd750, %f257;
	mul.f64 	%fd205, %fd750, %fd749;
	cvt.f64.f32	%fd206, %f123;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd206;
	}
	abs.f64 	%fd207, %fd206;
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd207;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1035, [retval0+0];
	
	//{
	}// Callseq End 40
	setp.gt.s32	%p498, %r111, -1;
	setp.lt.s32	%p499, %r111, 0;
	and.pred  	%p39, %p499, %p139;
	or.pred  	%p502, %p498, %p286;
	@%p502 bra 	BB2_362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r636}, %fd1035;
	}
	xor.b32  	%r637, %r636, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r638, %temp}, %fd1035;
	}
	mov.b64 	%fd1035, {%r638, %r637};

BB2_362:
	setp.eq.f32	%p503, %f123, 0f00000000;
	@%p503 bra 	BB2_365;
	bra.uni 	BB2_363;

BB2_365:
	mov.u32 	%r639, 0;
	selp.b32	%r640, %r111, 0, %p139;
	or.b32  	%r641, %r640, 2146435072;
	selp.b32	%r642, %r641, %r640, %p140;
	mov.b64 	%fd1035, {%r639, %r642};
	bra.uni 	BB2_366;

BB2_363:
	@%p498 bra 	BB2_366;

	cvt.rzi.f64.f64	%fd753, %fd641;
	setp.neu.f64	%p505, %fd753, 0d4008000000000000;
	selp.f64	%fd1035, 0dFFF8000000000000, %fd1035, %p505;

BB2_366:
	add.f64 	%fd1036, %fd206, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r643}, %fd1036;
	}
	and.b32  	%r644, %r643, 2146435072;
	setp.ne.s32	%p508, %r644, 2146435072;
	@%p508 bra 	BB2_367;

	setp.gtu.f64	%p509, %fd207, 0d7FF0000000000000;
	@%p509 bra 	BB2_376;

	setp.ne.s32	%p510, %r61, 2146435072;
	@%p510 bra 	BB2_371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r645, %temp}, %fd641;
	}
	setp.eq.s32	%p511, %r645, 0;
	@%p511 bra 	BB2_375;
	bra.uni 	BB2_371;

BB2_375:
	mov.u32 	%r650, 0;
	setp.gt.f64	%p515, %fd207, 0d3FF0000000000000;
	selp.b32	%r651, 2146435072, 0, %p515;
	xor.b32  	%r652, %r651, 2146435072;
	selp.b32	%r653, %r652, %r651, %p140;
	setp.eq.f32	%p516, %f123, 0fBF800000;
	selp.b32	%r654, 1072693248, %r653, %p516;
	mov.b64 	%fd1036, {%r650, %r654};
	bra.uni 	BB2_376;

BB2_367:
	mov.f64 	%fd1036, %fd1035;

BB2_376:
	cvt.f64.f32	%fd986, %f121;
	setp.eq.f32	%p517, %f123, 0f3F800000;
	selp.f64	%fd755, 0d3FF0000000000000, %fd1036, %p517;
	cvt.f64.f32	%fd756, %f269;
	mul.f64 	%fd757, %fd756, %fd755;
	sub.f64 	%fd758, %fd205, %fd757;
	div.rn.f64 	%fd759, %fd45, %fd197;
	mul.f64 	%fd760, %fd759, %fd758;
	mul.f64 	%fd761, %fd986, %fd760;
	div.rn.f32 	%f1520, %f1365, %f109;
	mul.f32 	%f1521, %f1520, %f270;
	cvt.f64.f32	%fd762, %f1521;
	sub.f64 	%fd218, %fd762, %fd761;
	div.rn.f32 	%f271, %f59, %f106;
	div.rn.f32 	%f272, %f60, %f108;
	mov.f64 	%fd1038, %fd66;
	@!%p12 bra 	BB2_378;
	bra.uni 	BB2_377;

BB2_377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r655}, %fd66;
	}
	xor.b32  	%r656, %r655, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r657, %temp}, %fd66;
	}
	mov.b64 	%fd1038, {%r657, %r656};

BB2_378:
	sub.f32 	%f2826, %f3015, %f615;
	setp.eq.f32	%p518, %f2826, 0f00000000;
	@%p518 bra 	BB2_381;
	bra.uni 	BB2_379;

BB2_381:
	mov.u32 	%r658, 0;
	mov.b64 	%fd1038, {%r658, %r87};
	bra.uni 	BB2_382;

BB2_379:
	setp.gt.s32	%p519, %r86, -1;
	@%p519 bra 	BB2_382;

	cvt.rzi.f64.f64	%fd764, %fd638;
	setp.neu.f64	%p520, %fd764, 0d4000000000000000;
	selp.f64	%fd1038, 0dFFF8000000000000, %fd1038, %p520;

BB2_382:
	selp.f64	%fd1039, %fd1038, %fd48, %p175;
	@%p25 bra 	BB2_390;

	setp.ne.s32	%p522, %r55, 2146435072;
	@%p522 bra 	BB2_385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r659, %temp}, %fd638;
	}
	setp.eq.s32	%p523, %r659, 0;
	@%p523 bra 	BB2_389;
	bra.uni 	BB2_385;

BB2_389:
	mov.u32 	%r665, 0;
	mov.b64 	%fd1039, {%r665, %r89};
	bra.uni 	BB2_390;

BB2_385:
	and.b32  	%r660, %r86, 2147483647;
	setp.ne.s32	%p524, %r660, 2146435072;
	@%p524 bra 	BB2_386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r661, %temp}, %fd47;
	}
	setp.ne.s32	%p525, %r661, 0;
	mov.f64 	%fd1039, %fd1038;
	@%p525 bra 	BB2_390;

	selp.b32	%r663, %r58, %r57, %p12;
	mov.u32 	%r664, 0;
	mov.b64 	%fd1039, {%r664, %r663};
	bra.uni 	BB2_390;

BB2_339:
	and.b32  	%r604, %r109, 2147483647;
	setp.ne.s32	%p472, %r604, 2146435072;
	@%p472 bra 	BB2_340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r605, %temp}, %fd139;
	}
	setp.ne.s32	%p473, %r605, 0;
	mov.f64 	%fd1030, %fd1029;
	@%p473 bra 	BB2_344;

	shr.s32 	%r606, %r79, 31;
	and.b32  	%r607, %r606, -2146435072;
	add.s32 	%r608, %r607, 2146435072;
	or.b32  	%r609, %r608, -2147483648;
	selp.b32	%r610, %r609, %r608, %p37;
	mov.u32 	%r611, 0;
	mov.b64 	%fd1030, {%r611, %r610};
	bra.uni 	BB2_344;

BB2_355:
	and.b32  	%r627, %r110, 2147483647;
	setp.ne.s32	%p492, %r627, 2146435072;
	@%p492 bra 	BB2_356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r628, %temp}, %fd192;
	}
	setp.ne.s32	%p493, %r628, 0;
	mov.f64 	%fd1033, %fd1032;
	@%p493 bra 	BB2_360;

	selp.b32	%r629, %r64, %r63, %p38;
	mov.u32 	%r630, 0;
	mov.b64 	%fd1033, {%r630, %r629};
	bra.uni 	BB2_360;

BB2_371:
	and.b32  	%r646, %r111, 2147483647;
	setp.ne.s32	%p512, %r646, 2146435072;
	@%p512 bra 	BB2_372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r647, %temp}, %fd206;
	}
	setp.ne.s32	%p513, %r647, 0;
	mov.f64 	%fd1036, %fd1035;
	@%p513 bra 	BB2_376;

	selp.b32	%r648, %r64, %r63, %p39;
	mov.u32 	%r649, 0;
	mov.b64 	%fd1036, {%r649, %r648};
	bra.uni 	BB2_376;

BB2_386:
	mov.f64 	%fd1039, %fd1038;

BB2_390:
	cvt.f64.f32	%fd228, %f62;
	mov.f64 	%fd1041, %fd67;
	@!%p13 bra 	BB2_392;
	bra.uni 	BB2_391;

BB2_391:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r666}, %fd67;
	}
	xor.b32  	%r667, %r666, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r668, %temp}, %fd67;
	}
	mov.b64 	%fd1041, {%r668, %r667};

BB2_392:
	@%p518 bra 	BB2_395;
	bra.uni 	BB2_393;

BB2_395:
	mov.u32 	%r669, 0;
	selp.b32	%r670, %r86, 0, %p139;
	or.b32  	%r671, %r670, 2146435072;
	selp.b32	%r672, %r671, %r670, %p140;
	mov.b64 	%fd1041, {%r669, %r672};
	bra.uni 	BB2_396;

BB2_393:
	setp.gt.s32	%p527, %r86, -1;
	@%p527 bra 	BB2_396;

	cvt.rzi.f64.f64	%fd767, %fd641;
	setp.neu.f64	%p528, %fd767, 0d4008000000000000;
	selp.f64	%fd1041, 0dFFF8000000000000, %fd1041, %p528;

BB2_396:
	selp.f64	%fd1042, %fd1041, %fd49, %p176;
	@%p26 bra 	BB2_404;

	setp.ne.s32	%p532, %r61, 2146435072;
	@%p532 bra 	BB2_399;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r673, %temp}, %fd641;
	}
	setp.eq.s32	%p533, %r673, 0;
	@%p533 bra 	BB2_403;
	bra.uni 	BB2_399;

BB2_403:
	mov.u32 	%r679, 0;
	mov.b64 	%fd1042, {%r679, %r91};
	bra.uni 	BB2_404;

BB2_399:
	and.b32  	%r674, %r86, 2147483647;
	setp.ne.s32	%p534, %r674, 2146435072;
	@%p534 bra 	BB2_400;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r675, %temp}, %fd47;
	}
	setp.ne.s32	%p535, %r675, 0;
	mov.f64 	%fd1042, %fd1041;
	@%p535 bra 	BB2_404;

	selp.b32	%r677, %r64, %r63, %p13;
	mov.u32 	%r678, 0;
	mov.b64 	%fd1042, {%r678, %r677};
	bra.uni 	BB2_404;

BB2_400:
	mov.f64 	%fd1042, %fd1041;

BB2_404:
	mov.f64 	%fd1044, %fd68;
	@!%p14 bra 	BB2_406;
	bra.uni 	BB2_405;

BB2_405:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r680}, %fd68;
	}
	xor.b32  	%r681, %r680, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r682, %temp}, %fd68;
	}
	mov.b64 	%fd1044, {%r682, %r681};

BB2_406:
	setp.eq.f32	%p536, %f616, 0f00000000;
	@%p536 bra 	BB2_409;
	bra.uni 	BB2_407;

BB2_409:
	mov.u32 	%r683, 0;
	mov.b64 	%fd1044, {%r683, %r93};
	bra.uni 	BB2_410;

BB2_407:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1184}, %fd637;
	}
	setp.gt.s32	%p537, %r1184, -1;
	@%p537 bra 	BB2_410;

	cvt.rzi.f64.f64	%fd770, %fd643;
	setp.neu.f64	%p538, %fd770, 0d4010000000000000;
	selp.f64	%fd1044, 0dFFF8000000000000, %fd1044, %p538;

BB2_410:
	selp.f64	%fd1045, %fd1044, %fd38, %p177;
	@%p27 bra 	BB2_418;

	setp.ne.s32	%p540, %r67, 2146435072;
	@%p540 bra 	BB2_413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r684, %temp}, %fd643;
	}
	setp.eq.s32	%p541, %r684, 0;
	@%p541 bra 	BB2_417;
	bra.uni 	BB2_413;

BB2_417:
	mov.u32 	%r688, 0;
	mov.b64 	%fd1045, {%r688, %r95};
	bra.uni 	BB2_418;

BB2_413:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1185}, %fd637;
	}
	and.b32  	%r685, %r1185, 2147483647;
	setp.ne.s32	%p542, %r685, 2146435072;
	@%p542 bra 	BB2_414;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r686, %temp}, %fd637;
	}
	setp.ne.s32	%p543, %r686, 0;
	mov.f64 	%fd1045, %fd1044;
	@%p543 bra 	BB2_418;

	mov.u32 	%r687, 0;
	mov.b64 	%fd1045, {%r687, %r96};
	bra.uni 	BB2_418;

BB2_414:
	mov.f64 	%fd1045, %fd1044;

BB2_418:
	sub.f32 	%f2827, %f3015, %f615;
	setp.eq.f32	%p544, %f616, 0f3F800000;
	selp.f64	%fd773, 0d3FF0000000000000, %fd1045, %p544;
	setp.eq.f32	%p545, %f2827, 0f3F800000;
	selp.f64	%fd774, 0d3FF0000000000000, %fd1042, %p545;
	mul.f64 	%fd775, %fd37, %fd774;
	div.rn.f64 	%fd776, %fd775, %fd773;
	selp.f64	%fd777, 0d3FF0000000000000, %fd1039, %p545;
	mul.f64 	%fd778, %fd36, %fd777;
	div.rn.f64 	%fd779, %fd778, %fd228;
	add.f64 	%fd780, %fd46, %fd779;
	add.f64 	%fd781, %fd780, %fd776;
	cvt.rn.f32.f64	%f273, %fd781;
	mul.f32 	%f274, %f271, %f273;
	mov.f64 	%fd1047, %fd69;
	@!%p15 bra 	BB2_420;
	bra.uni 	BB2_419;

BB2_419:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r689}, %fd69;
	}
	xor.b32  	%r690, %r689, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r691, %temp}, %fd69;
	}
	mov.b64 	%fd1047, {%r691, %r690};

BB2_420:
	add.f32 	%f2828, %f3015, %f615;
	setp.eq.f32	%p546, %f2828, 0f00000000;
	@%p546 bra 	BB2_423;
	bra.uni 	BB2_421;

BB2_423:
	mov.u32 	%r692, 0;
	mov.b64 	%fd1047, {%r692, %r98};
	bra.uni 	BB2_424;

BB2_421:
	setp.gt.s32	%p547, %r97, -1;
	@%p547 bra 	BB2_424;

	cvt.rzi.f64.f64	%fd783, %fd638;
	setp.neu.f64	%p548, %fd783, 0d4000000000000000;
	selp.f64	%fd1047, 0dFFF8000000000000, %fd1047, %p548;

BB2_424:
	selp.f64	%fd1048, %fd1047, %fd52, %p178;
	@%p28 bra 	BB2_432;

	setp.ne.s32	%p550, %r55, 2146435072;
	@%p550 bra 	BB2_427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r693, %temp}, %fd638;
	}
	setp.eq.s32	%p551, %r693, 0;
	@%p551 bra 	BB2_431;
	bra.uni 	BB2_427;

BB2_431:
	mov.u32 	%r699, 0;
	mov.b64 	%fd1048, {%r699, %r100};
	bra.uni 	BB2_432;

BB2_427:
	and.b32  	%r694, %r97, 2147483647;
	setp.ne.s32	%p552, %r694, 2146435072;
	@%p552 bra 	BB2_428;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r695, %temp}, %fd51;
	}
	setp.ne.s32	%p553, %r695, 0;
	mov.f64 	%fd1048, %fd1047;
	@%p553 bra 	BB2_432;

	selp.b32	%r697, %r58, %r57, %p15;
	mov.u32 	%r698, 0;
	mov.b64 	%fd1048, {%r698, %r697};
	bra.uni 	BB2_432;

BB2_428:
	mov.f64 	%fd1048, %fd1047;

BB2_432:
	add.f32 	%f2829, %f3015, %f615;
	setp.eq.f32	%p554, %f2829, 0f3F800000;
	selp.f64	%fd785, 0d3FF0000000000000, %fd1048, %p554;
	mul.f64 	%fd786, %fd39, %fd785;
	div.rn.f64 	%fd256, %fd786, %fd228;
	mov.f64 	%fd1050, %fd70;
	@!%p16 bra 	BB2_434;
	bra.uni 	BB2_433;

BB2_433:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r700}, %fd70;
	}
	xor.b32  	%r701, %r700, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r702, %temp}, %fd70;
	}
	mov.b64 	%fd1050, {%r702, %r701};

BB2_434:
	@%p546 bra 	BB2_437;
	bra.uni 	BB2_435;

BB2_437:
	mov.u32 	%r703, 0;
	selp.b32	%r704, %r97, 0, %p139;
	or.b32  	%r705, %r704, 2146435072;
	selp.b32	%r706, %r705, %r704, %p140;
	mov.b64 	%fd1050, {%r703, %r706};
	bra.uni 	BB2_438;

BB2_435:
	setp.gt.s32	%p556, %r97, -1;
	@%p556 bra 	BB2_438;

	cvt.rzi.f64.f64	%fd788, %fd641;
	setp.neu.f64	%p557, %fd788, 0d4008000000000000;
	selp.f64	%fd1050, 0dFFF8000000000000, %fd1050, %p557;

BB2_438:
	selp.f64	%fd1051, %fd1050, %fd53, %p179;
	@%p29 bra 	BB2_446;

	setp.ne.s32	%p561, %r61, 2146435072;
	@%p561 bra 	BB2_441;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r707, %temp}, %fd641;
	}
	setp.eq.s32	%p562, %r707, 0;
	@%p562 bra 	BB2_445;
	bra.uni 	BB2_441;

BB2_445:
	mov.u32 	%r713, 0;
	mov.b64 	%fd1051, {%r713, %r102};
	bra.uni 	BB2_446;

BB2_441:
	and.b32  	%r708, %r97, 2147483647;
	setp.ne.s32	%p563, %r708, 2146435072;
	@%p563 bra 	BB2_442;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r709, %temp}, %fd51;
	}
	setp.ne.s32	%p564, %r709, 0;
	mov.f64 	%fd1051, %fd1050;
	@%p564 bra 	BB2_446;

	selp.b32	%r711, %r64, %r63, %p16;
	mov.u32 	%r712, 0;
	mov.b64 	%fd1051, {%r712, %r711};
	bra.uni 	BB2_446;

BB2_442:
	mov.f64 	%fd1051, %fd1050;

BB2_446:
	mov.f64 	%fd1053, %fd68;
	@!%p14 bra 	BB2_448;
	bra.uni 	BB2_447;

BB2_447:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r714}, %fd68;
	}
	xor.b32  	%r715, %r714, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r716, %temp}, %fd68;
	}
	mov.b64 	%fd1053, {%r716, %r715};

BB2_448:
	@%p536 bra 	BB2_451;
	bra.uni 	BB2_449;

BB2_451:
	mov.u32 	%r717, 0;
	mov.b64 	%fd1053, {%r717, %r93};
	bra.uni 	BB2_452;

BB2_449:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1186}, %fd637;
	}
	setp.gt.s32	%p566, %r1186, -1;
	@%p566 bra 	BB2_452;

	cvt.rzi.f64.f64	%fd791, %fd643;
	setp.neu.f64	%p567, %fd791, 0d4010000000000000;
	selp.f64	%fd1053, 0dFFF8000000000000, %fd1053, %p567;

BB2_452:
	selp.f64	%fd1054, %fd1053, %fd38, %p177;
	@%p27 bra 	BB2_460;

	setp.ne.s32	%p569, %r67, 2146435072;
	@%p569 bra 	BB2_455;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r718, %temp}, %fd643;
	}
	setp.eq.s32	%p570, %r718, 0;
	@%p570 bra 	BB2_459;
	bra.uni 	BB2_455;

BB2_459:
	mov.u32 	%r722, 0;
	mov.b64 	%fd1054, {%r722, %r95};
	bra.uni 	BB2_460;

BB2_455:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1187}, %fd637;
	}
	and.b32  	%r719, %r1187, 2147483647;
	setp.ne.s32	%p571, %r719, 2146435072;
	@%p571 bra 	BB2_456;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r720, %temp}, %fd637;
	}
	setp.ne.s32	%p572, %r720, 0;
	mov.f64 	%fd1054, %fd1053;
	@%p572 bra 	BB2_460;

	mov.u32 	%r721, 0;
	mov.b64 	%fd1054, {%r721, %r96};
	bra.uni 	BB2_460;

BB2_456:
	mov.f64 	%fd1054, %fd1053;

BB2_460:
	mov.f32 	%f2835, 0f3FC00000;
	mov.f32 	%f2834, 0f35BFBE8E;
	mov.f32 	%f2833, 0f3F317200;
	mov.f32 	%f2832, 0f3DAAAABD;
	mov.f32 	%f2831, 0f3C4CAF63;
	mov.f32 	%f2830, 0f3B18F0FE;
	selp.f64	%fd794, 0d3FF0000000000000, %fd1054, %p544;
	selp.f64	%fd795, 0d3FF0000000000000, %fd1051, %p554;
	mul.f64 	%fd796, %fd40, %fd795;
	div.rn.f64 	%fd797, %fd796, %fd794;
	add.f64 	%fd798, %fd50, %fd256;
	add.f64 	%fd799, %fd798, %fd797;
	cvt.rn.f32.f64	%f275, %fd799;
	mul.f32 	%f276, %f272, %f275;
	mul.f32 	%f1524, %f270, %f276;
	fma.rn.f32 	%f277, %f244, %f274, %f1524;
	abs.f32 	%f278, %f104;
	setp.lt.f32	%p575, %f278, 0f00800000;
	mul.f32 	%f1525, %f278, 0f4B800000;
	selp.f32	%f1526, 0fC3170000, 0fC2FE0000, %p575;
	selp.f32	%f1527, %f1525, %f278, %p575;
	mov.b32 	 %r723, %f1527;
	and.b32  	%r724, %r723, 8388607;
	or.b32  	%r725, %r724, 1065353216;
	mov.b32 	 %f1528, %r725;
	shr.u32 	%r726, %r723, 23;
	cvt.rn.f32.u32	%f1529, %r726;
	add.f32 	%f1530, %f1526, %f1529;
	setp.gt.f32	%p576, %f1528, 0f3FB504F3;
	mul.f32 	%f1531, %f1528, 0f3F000000;
	add.f32 	%f1532, %f1530, 0f3F800000;
	selp.f32	%f1533, %f1531, %f1528, %p576;
	selp.f32	%f1534, %f1532, %f1530, %p576;
	add.f32 	%f1535, %f1533, 0fBF800000;
	add.f32 	%f1523, %f1533, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1522,%f1523;
	// inline asm
	add.f32 	%f1536, %f1535, %f1535;
	mul.f32 	%f1537, %f1522, %f1536;
	mul.f32 	%f1538, %f1537, %f1537;
	fma.rn.f32 	%f1541, %f2830, %f1538, %f2831;
	fma.rn.f32 	%f1543, %f1541, %f1538, %f2832;
	mul.rn.f32 	%f1544, %f1543, %f1538;
	mul.rn.f32 	%f1545, %f1544, %f1537;
	sub.f32 	%f1546, %f1535, %f1537;
	neg.f32 	%f1547, %f1537;
	add.f32 	%f1548, %f1546, %f1546;
	fma.rn.f32 	%f1549, %f1547, %f1535, %f1548;
	mul.rn.f32 	%f1550, %f1522, %f1549;
	add.f32 	%f1551, %f1545, %f1537;
	sub.f32 	%f1552, %f1537, %f1551;
	add.f32 	%f1553, %f1545, %f1552;
	add.f32 	%f1554, %f1550, %f1553;
	add.f32 	%f1555, %f1551, %f1554;
	sub.f32 	%f1556, %f1551, %f1555;
	add.f32 	%f1557, %f1554, %f1556;
	mul.rn.f32 	%f1559, %f1534, %f2833;
	mul.rn.f32 	%f1561, %f1534, %f2834;
	add.f32 	%f1562, %f1559, %f1555;
	sub.f32 	%f1563, %f1559, %f1562;
	add.f32 	%f1564, %f1555, %f1563;
	add.f32 	%f1565, %f1557, %f1564;
	add.f32 	%f1566, %f1561, %f1565;
	add.f32 	%f1567, %f1562, %f1566;
	sub.f32 	%f1568, %f1562, %f1567;
	add.f32 	%f1569, %f1566, %f1568;
	mul.rn.f32 	%f1571, %f2835, %f1567;
	neg.f32 	%f1572, %f1571;
	fma.rn.f32 	%f1573, %f2835, %f1567, %f1572;
	fma.rn.f32 	%f1574, %f2835, %f1569, %f1573;
	fma.rn.f32 	%f1576, %f3004, %f1567, %f1574;
	add.rn.f32 	%f1577, %f1571, %f1576;
	neg.f32 	%f1578, %f1577;
	add.rn.f32 	%f1579, %f1571, %f1578;
	add.rn.f32 	%f1580, %f1579, %f1576;
	mov.b32 	 %r727, %f1577;
	setp.eq.s32	%p577, %r727, 1118925336;
	add.s32 	%r728, %r727, -1;
	mov.b32 	 %f1581, %r728;
	add.f32 	%f1582, %f1580, 0f37000000;
	selp.f32	%f1583, %f1581, %f1577, %p577;
	selp.f32	%f279, %f1582, %f1580, %p577;
	mul.f32 	%f1584, %f1583, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1585, %f1584;
	fma.rn.f32 	%f1587, %f1585, %f907, %f1583;
	fma.rn.f32 	%f1589, %f1585, %f909, %f1587;
	mul.f32 	%f1590, %f1589, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1591, %f1590;
	add.f32 	%f1592, %f1585, 0f00000000;
	ex2.approx.f32 	%f1593, %f1592;
	mul.f32 	%f1594, %f1591, %f1593;
	setp.lt.f32	%p578, %f1583, 0fC2D20000;
	selp.f32	%f1595, 0f00000000, %f1594, %p578;
	setp.gt.f32	%p579, %f1583, 0f42D20000;
	selp.f32	%f2997, 0f7F800000, %f1595, %p579;
	setp.eq.f32	%p580, %f2997, 0f7F800000;
	@%p580 bra 	BB2_462;

	fma.rn.f32 	%f2997, %f2997, %f279, %f2997;

BB2_462:
	mov.f32 	%f2841, 0f3F400000;
	cvt.rzi.f32.f32	%f2840, %f2841;
	add.f32 	%f2839, %f2840, %f2840;
	mov.f32 	%f2838, 0f3FC00000;
	sub.f32 	%f2837, %f2838, %f2839;
	abs.f32 	%f2836, %f2837;
	setp.lt.f32	%p581, %f104, 0f00000000;
	setp.eq.f32	%p582, %f2836, 0f3F800000;
	and.pred  	%p40, %p581, %p582;
	mov.b32 	 %r729, %f2997;
	xor.b32  	%r730, %r729, -2147483648;
	mov.b32 	 %f1596, %r730;
	selp.f32	%f2999, %f1596, %f2997, %p40;
	setp.eq.f32	%p583, %f104, 0f00000000;
	@%p583 bra 	BB2_465;
	bra.uni 	BB2_463;

BB2_465:
	add.f32 	%f1599, %f104, %f104;
	selp.f32	%f2999, %f1599, 0f00000000, %p582;
	bra.uni 	BB2_466;

BB2_463:
	setp.geu.f32	%p584, %f104, 0f00000000;
	@%p584 bra 	BB2_466;

	mov.f32 	%f2895, 0f3FC00000;
	cvt.rzi.f32.f32	%f1598, %f2895;
	setp.neu.f32	%p585, %f1598, 0f3FC00000;
	selp.f32	%f2999, 0f7FFFFFFF, %f2999, %p585;

BB2_466:
	add.f32 	%f1600, %f278, 0f3FC00000;
	mov.b32 	 %r731, %f1600;
	setp.lt.s32	%p587, %r731, 2139095040;
	@%p587 bra 	BB2_471;

	setp.gtu.f32	%p588, %f278, 0f7F800000;
	@%p588 bra 	BB2_470;
	bra.uni 	BB2_468;

BB2_470:
	add.f32 	%f2999, %f104, 0f3FC00000;
	bra.uni 	BB2_471;

BB2_468:
	setp.neu.f32	%p589, %f278, 0f7F800000;
	@%p589 bra 	BB2_471;

	selp.f32	%f2999, 0fFF800000, 0f7F800000, %p40;

BB2_471:
	mov.f32 	%f2847, 0f3FC00000;
	mov.f32 	%f2846, 0f35BFBE8E;
	mov.f32 	%f2845, 0f3F317200;
	mov.f32 	%f2844, 0f3DAAAABD;
	mov.f32 	%f2843, 0f3C4CAF63;
	mov.f32 	%f2842, 0f3B18F0FE;
	setp.eq.f32	%p590, %f104, 0f3F800000;
	selp.f32	%f1603, 0f3F800000, %f2999, %p590;
	div.rn.f32 	%f290, %f63, %f1603;
	abs.f32 	%f291, %f105;
	setp.lt.f32	%p591, %f291, 0f00800000;
	mul.f32 	%f1604, %f291, 0f4B800000;
	selp.f32	%f1605, 0fC3170000, 0fC2FE0000, %p591;
	selp.f32	%f1606, %f1604, %f291, %p591;
	mov.b32 	 %r732, %f1606;
	and.b32  	%r733, %r732, 8388607;
	or.b32  	%r734, %r733, 1065353216;
	mov.b32 	 %f1607, %r734;
	shr.u32 	%r735, %r732, 23;
	cvt.rn.f32.u32	%f1608, %r735;
	add.f32 	%f1609, %f1605, %f1608;
	setp.gt.f32	%p592, %f1607, 0f3FB504F3;
	mul.f32 	%f1610, %f1607, 0f3F000000;
	add.f32 	%f1611, %f1609, 0f3F800000;
	selp.f32	%f1612, %f1610, %f1607, %p592;
	selp.f32	%f1613, %f1611, %f1609, %p592;
	add.f32 	%f1614, %f1612, 0fBF800000;
	add.f32 	%f1602, %f1612, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1601,%f1602;
	// inline asm
	add.f32 	%f1615, %f1614, %f1614;
	mul.f32 	%f1616, %f1601, %f1615;
	mul.f32 	%f1617, %f1616, %f1616;
	fma.rn.f32 	%f1620, %f2842, %f1617, %f2843;
	fma.rn.f32 	%f1622, %f1620, %f1617, %f2844;
	mul.rn.f32 	%f1623, %f1622, %f1617;
	mul.rn.f32 	%f1624, %f1623, %f1616;
	sub.f32 	%f1625, %f1614, %f1616;
	neg.f32 	%f1626, %f1616;
	add.f32 	%f1627, %f1625, %f1625;
	fma.rn.f32 	%f1628, %f1626, %f1614, %f1627;
	mul.rn.f32 	%f1629, %f1601, %f1628;
	add.f32 	%f1630, %f1624, %f1616;
	sub.f32 	%f1631, %f1616, %f1630;
	add.f32 	%f1632, %f1624, %f1631;
	add.f32 	%f1633, %f1629, %f1632;
	add.f32 	%f1634, %f1630, %f1633;
	sub.f32 	%f1635, %f1630, %f1634;
	add.f32 	%f1636, %f1633, %f1635;
	mul.rn.f32 	%f1638, %f1613, %f2845;
	mul.rn.f32 	%f1640, %f1613, %f2846;
	add.f32 	%f1641, %f1638, %f1634;
	sub.f32 	%f1642, %f1638, %f1641;
	add.f32 	%f1643, %f1634, %f1642;
	add.f32 	%f1644, %f1636, %f1643;
	add.f32 	%f1645, %f1640, %f1644;
	add.f32 	%f1646, %f1641, %f1645;
	sub.f32 	%f1647, %f1641, %f1646;
	add.f32 	%f1648, %f1645, %f1647;
	mul.rn.f32 	%f1650, %f2847, %f1646;
	neg.f32 	%f1651, %f1650;
	fma.rn.f32 	%f1652, %f2847, %f1646, %f1651;
	fma.rn.f32 	%f1653, %f2847, %f1648, %f1652;
	fma.rn.f32 	%f1655, %f3004, %f1646, %f1653;
	add.rn.f32 	%f1656, %f1650, %f1655;
	neg.f32 	%f1657, %f1656;
	add.rn.f32 	%f1658, %f1650, %f1657;
	add.rn.f32 	%f1659, %f1658, %f1655;
	mov.b32 	 %r736, %f1656;
	setp.eq.s32	%p593, %r736, 1118925336;
	add.s32 	%r737, %r736, -1;
	mov.b32 	 %f1660, %r737;
	add.f32 	%f1661, %f1659, 0f37000000;
	selp.f32	%f1662, %f1660, %f1656, %p593;
	selp.f32	%f292, %f1661, %f1659, %p593;
	mul.f32 	%f1663, %f1662, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1664, %f1663;
	fma.rn.f32 	%f1666, %f1664, %f907, %f1662;
	fma.rn.f32 	%f1668, %f1664, %f909, %f1666;
	mul.f32 	%f1669, %f1668, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1670, %f1669;
	add.f32 	%f1671, %f1664, 0f00000000;
	ex2.approx.f32 	%f1672, %f1671;
	mul.f32 	%f1673, %f1670, %f1672;
	setp.lt.f32	%p594, %f1662, 0fC2D20000;
	selp.f32	%f1674, 0f00000000, %f1673, %p594;
	setp.gt.f32	%p595, %f1662, 0f42D20000;
	selp.f32	%f3000, 0f7F800000, %f1674, %p595;
	setp.eq.f32	%p596, %f3000, 0f7F800000;
	@%p596 bra 	BB2_473;

	fma.rn.f32 	%f3000, %f3000, %f292, %f3000;

BB2_473:
	setp.lt.f32	%p597, %f105, 0f00000000;
	and.pred  	%p41, %p597, %p582;
	mov.b32 	 %r738, %f3000;
	xor.b32  	%r739, %r738, -2147483648;
	mov.b32 	 %f1675, %r739;
	selp.f32	%f3002, %f1675, %f3000, %p41;
	setp.eq.f32	%p599, %f105, 0f00000000;
	@%p599 bra 	BB2_476;
	bra.uni 	BB2_474;

BB2_476:
	add.f32 	%f1678, %f105, %f105;
	selp.f32	%f3002, %f1678, 0f00000000, %p582;
	bra.uni 	BB2_477;

BB2_474:
	setp.geu.f32	%p600, %f105, 0f00000000;
	@%p600 bra 	BB2_477;

	mov.f32 	%f2894, 0f3FC00000;
	cvt.rzi.f32.f32	%f1677, %f2894;
	setp.neu.f32	%p601, %f1677, 0f3FC00000;
	selp.f32	%f3002, 0f7FFFFFFF, %f3002, %p601;

BB2_477:
	add.f32 	%f1679, %f291, 0f3FC00000;
	mov.b32 	 %r740, %f1679;
	setp.lt.s32	%p603, %r740, 2139095040;
	@%p603 bra 	BB2_482;

	setp.gtu.f32	%p604, %f291, 0f7F800000;
	@%p604 bra 	BB2_481;
	bra.uni 	BB2_479;

BB2_481:
	add.f32 	%f3002, %f105, 0f3FC00000;
	bra.uni 	BB2_482;

BB2_479:
	setp.neu.f32	%p605, %f291, 0f7F800000;
	@%p605 bra 	BB2_482;

	selp.f32	%f3002, 0fFF800000, 0f7F800000, %p41;

BB2_482:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1190}, %fd638;
	}
	bfe.u32 	%r1189, %r1190, 20, 11;
	add.s32 	%r1188, %r1189, -1012;
	mov.u64 	%rd108, 4611686018427387904;
	shl.b64 	%rd107, %rd108, %r1188;
	setp.eq.f32	%p606, %f105, 0f3F800000;
	selp.f32	%f303, 0f3F800000, %f3002, %p606;
	cvt.f64.f32	%fd275, %f273;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd275;
	}
	abs.f64 	%fd276, %fd275;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1056, [retval0+0];
	
	//{
	}// Callseq End 41
	setp.gt.s32	%p607, %r112, -1;
	setp.lt.s32	%p608, %r112, 0;
	setp.ne.s64	%p609, %rd107, -9223372036854775808;
	and.pred  	%p42, %p608, %p133;
	or.pred  	%p611, %p607, %p609;
	@%p611 bra 	BB2_484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r741}, %fd1056;
	}
	xor.b32  	%r742, %r741, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r743, %temp}, %fd1056;
	}
	mov.b64 	%fd1056, {%r743, %r742};

BB2_484:
	setp.eq.f32	%p612, %f273, 0f00000000;
	@%p612 bra 	BB2_487;
	bra.uni 	BB2_485;

BB2_487:
	mov.u32 	%r744, 0;
	selp.b32	%r745, %r112, 0, %p133;
	or.b32  	%r746, %r745, 2146435072;
	selp.b32	%r747, %r746, %r745, %p135;
	mov.b64 	%fd1056, {%r744, %r747};
	bra.uni 	BB2_488;

BB2_485:
	@%p607 bra 	BB2_488;

	cvt.rzi.f64.f64	%fd802, %fd638;
	setp.neu.f64	%p614, %fd802, 0d4000000000000000;
	selp.f64	%fd1056, 0dFFF8000000000000, %fd1056, %p614;

BB2_488:
	add.f64 	%fd1057, %fd275, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r748}, %fd1057;
	}
	and.b32  	%r749, %r748, 2146435072;
	setp.ne.s32	%p617, %r749, 2146435072;
	@%p617 bra 	BB2_489;

	setp.gtu.f64	%p618, %fd276, 0d7FF0000000000000;
	@%p618 bra 	BB2_498;

	setp.ne.s32	%p619, %r55, 2146435072;
	@%p619 bra 	BB2_493;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r750, %temp}, %fd638;
	}
	setp.eq.s32	%p620, %r750, 0;
	@%p620 bra 	BB2_497;
	bra.uni 	BB2_493;

BB2_497:
	mov.u32 	%r755, 0;
	setp.gt.f64	%p624, %fd276, 0d3FF0000000000000;
	selp.b32	%r756, 2146435072, 0, %p624;
	xor.b32  	%r757, %r756, 2146435072;
	selp.b32	%r758, %r757, %r756, %p135;
	setp.eq.f32	%p625, %f273, 0fBF800000;
	selp.b32	%r759, 1072693248, %r758, %p625;
	mov.b64 	%fd1057, {%r755, %r759};
	bra.uni 	BB2_498;

BB2_489:
	mov.f64 	%fd1057, %fd1056;

BB2_498:
	setp.eq.f32	%p626, %f273, 0f3F800000;
	selp.f64	%fd804, 0d3FF0000000000000, %fd1057, %p626;
	cvt.f64.f32	%fd805, %f290;
	mul.f64 	%fd287, %fd805, %fd804;
	mov.f64 	%fd1059, %fd66;
	@!%p12 bra 	BB2_500;
	bra.uni 	BB2_499;

BB2_499:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r760}, %fd66;
	}
	xor.b32  	%r761, %r760, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r762, %temp}, %fd66;
	}
	mov.b64 	%fd1059, {%r762, %r761};

BB2_500:
	@%p518 bra 	BB2_503;
	bra.uni 	BB2_501;

BB2_503:
	mov.u32 	%r763, 0;
	mov.b64 	%fd1059, {%r763, %r87};
	bra.uni 	BB2_504;

BB2_501:
	setp.gt.s32	%p628, %r86, -1;
	@%p628 bra 	BB2_504;

	cvt.rzi.f64.f64	%fd807, %fd638;
	setp.neu.f64	%p629, %fd807, 0d4000000000000000;
	selp.f64	%fd1059, 0dFFF8000000000000, %fd1059, %p629;

BB2_504:
	selp.f64	%fd1060, %fd1059, %fd48, %p175;
	@%p25 bra 	BB2_512;

	setp.ne.s32	%p631, %r55, 2146435072;
	@%p631 bra 	BB2_507;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r764, %temp}, %fd638;
	}
	setp.eq.s32	%p632, %r764, 0;
	@%p632 bra 	BB2_511;
	bra.uni 	BB2_507;

BB2_511:
	mov.u32 	%r770, 0;
	mov.b64 	%fd1060, {%r770, %r89};
	bra.uni 	BB2_512;

BB2_507:
	and.b32  	%r765, %r86, 2147483647;
	setp.ne.s32	%p633, %r765, 2146435072;
	@%p633 bra 	BB2_508;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r766, %temp}, %fd47;
	}
	setp.ne.s32	%p634, %r766, 0;
	mov.f64 	%fd1060, %fd1059;
	@%p634 bra 	BB2_512;

	selp.b32	%r768, %r58, %r57, %p12;
	mov.u32 	%r769, 0;
	mov.b64 	%fd1060, {%r769, %r768};
	bra.uni 	BB2_512;

BB2_493:
	and.b32  	%r751, %r112, 2147483647;
	setp.ne.s32	%p621, %r751, 2146435072;
	@%p621 bra 	BB2_494;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r752, %temp}, %fd275;
	}
	setp.ne.s32	%p622, %r752, 0;
	mov.f64 	%fd1057, %fd1056;
	@%p622 bra 	BB2_498;

	selp.b32	%r753, %r58, %r57, %p42;
	mov.u32 	%r754, 0;
	mov.b64 	%fd1057, {%r754, %r753};
	bra.uni 	BB2_498;

BB2_508:
	mov.f64 	%fd1060, %fd1059;

BB2_512:
	mov.f64 	%fd1062, %fd68;
	@!%p14 bra 	BB2_514;
	bra.uni 	BB2_513;

BB2_513:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r771}, %fd68;
	}
	xor.b32  	%r772, %r771, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r773, %temp}, %fd68;
	}
	mov.b64 	%fd1062, {%r773, %r772};

BB2_514:
	@%p536 bra 	BB2_517;
	bra.uni 	BB2_515;

BB2_517:
	mov.u32 	%r774, 0;
	mov.b64 	%fd1062, {%r774, %r93};
	bra.uni 	BB2_518;

BB2_515:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1191}, %fd637;
	}
	setp.gt.s32	%p636, %r1191, -1;
	@%p636 bra 	BB2_518;

	cvt.rzi.f64.f64	%fd810, %fd643;
	setp.neu.f64	%p637, %fd810, 0d4010000000000000;
	selp.f64	%fd1062, 0dFFF8000000000000, %fd1062, %p637;

BB2_518:
	selp.f64	%fd1063, %fd1062, %fd38, %p177;
	@%p27 bra 	BB2_526;

	setp.ne.s32	%p639, %r67, 2146435072;
	@%p639 bra 	BB2_521;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r775, %temp}, %fd643;
	}
	setp.eq.s32	%p640, %r775, 0;
	@%p640 bra 	BB2_525;
	bra.uni 	BB2_521;

BB2_525:
	mov.u32 	%r779, 0;
	mov.b64 	%fd1063, {%r779, %r95};
	bra.uni 	BB2_526;

BB2_521:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1192}, %fd637;
	}
	and.b32  	%r776, %r1192, 2147483647;
	setp.ne.s32	%p641, %r776, 2146435072;
	@%p641 bra 	BB2_522;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r777, %temp}, %fd637;
	}
	setp.ne.s32	%p642, %r777, 0;
	mov.f64 	%fd1063, %fd1062;
	@%p642 bra 	BB2_526;

	mov.u32 	%r778, 0;
	mov.b64 	%fd1063, {%r778, %r96};
	bra.uni 	BB2_526;

BB2_522:
	mov.f64 	%fd1063, %fd1062;

BB2_526:
	selp.f64	%fd813, 0d3FF0000000000000, %fd1063, %p544;
	selp.f64	%fd814, 0d3FF0000000000000, %fd1060, %p545;
	mul.f64 	%fd815, %fd41, %fd814;
	div.rn.f64 	%fd816, %fd815, %fd813;
	add.f64 	%fd817, %fd54, %fd816;
	cvt.rn.f32.f64	%f1680, %fd817;
	mul.f32 	%f1681, %f271, %f1680;
	cvt.f64.f32	%fd818, %f1681;
	add.f64 	%fd306, %fd287, %fd818;
	cvt.f64.f32	%fd307, %f275;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd307;
	}
	abs.f64 	%fd308, %fd307;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd308;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1065, [retval0+0];
	
	//{
	}// Callseq End 42
	setp.gt.s32	%p645, %r113, -1;
	setp.lt.s32	%p646, %r113, 0;
	and.pred  	%p43, %p646, %p133;
	or.pred  	%p649, %p645, %p609;
	@%p649 bra 	BB2_528;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r780}, %fd1065;
	}
	xor.b32  	%r781, %r780, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r782, %temp}, %fd1065;
	}
	mov.b64 	%fd1065, {%r782, %r781};

BB2_528:
	setp.eq.f32	%p650, %f275, 0f00000000;
	@%p650 bra 	BB2_531;
	bra.uni 	BB2_529;

BB2_531:
	mov.u32 	%r783, 0;
	selp.b32	%r784, %r113, 0, %p133;
	or.b32  	%r785, %r784, 2146435072;
	selp.b32	%r786, %r785, %r784, %p135;
	mov.b64 	%fd1065, {%r783, %r786};
	bra.uni 	BB2_532;

BB2_529:
	@%p645 bra 	BB2_532;

	cvt.rzi.f64.f64	%fd821, %fd638;
	setp.neu.f64	%p652, %fd821, 0d4000000000000000;
	selp.f64	%fd1065, 0dFFF8000000000000, %fd1065, %p652;

BB2_532:
	add.f64 	%fd1066, %fd307, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r787}, %fd1066;
	}
	and.b32  	%r788, %r787, 2146435072;
	setp.ne.s32	%p655, %r788, 2146435072;
	@%p655 bra 	BB2_533;

	setp.gtu.f64	%p656, %fd308, 0d7FF0000000000000;
	@%p656 bra 	BB2_542;

	setp.ne.s32	%p657, %r55, 2146435072;
	@%p657 bra 	BB2_537;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r789, %temp}, %fd638;
	}
	setp.eq.s32	%p658, %r789, 0;
	@%p658 bra 	BB2_541;
	bra.uni 	BB2_537;

BB2_541:
	mov.u32 	%r794, 0;
	setp.gt.f64	%p662, %fd308, 0d3FF0000000000000;
	selp.b32	%r795, 2146435072, 0, %p662;
	xor.b32  	%r796, %r795, 2146435072;
	selp.b32	%r797, %r796, %r795, %p135;
	setp.eq.f32	%p663, %f275, 0fBF800000;
	selp.b32	%r798, 1072693248, %r797, %p663;
	mov.b64 	%fd1066, {%r794, %r798};
	bra.uni 	BB2_542;

BB2_533:
	mov.f64 	%fd1066, %fd1065;

BB2_542:
	setp.eq.f32	%p664, %f275, 0f3F800000;
	selp.f64	%fd823, 0d3FF0000000000000, %fd1066, %p664;
	div.rn.f32 	%f1682, %f64, %f303;
	cvt.f64.f32	%fd824, %f1682;
	mul.f64 	%fd319, %fd824, %fd823;
	mov.f64 	%fd1068, %fd69;
	@!%p15 bra 	BB2_544;
	bra.uni 	BB2_543;

BB2_543:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r799}, %fd69;
	}
	xor.b32  	%r800, %r799, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r801, %temp}, %fd69;
	}
	mov.b64 	%fd1068, {%r801, %r800};

BB2_544:
	@%p546 bra 	BB2_547;
	bra.uni 	BB2_545;

BB2_547:
	mov.u32 	%r802, 0;
	mov.b64 	%fd1068, {%r802, %r98};
	bra.uni 	BB2_548;

BB2_545:
	setp.gt.s32	%p666, %r97, -1;
	@%p666 bra 	BB2_548;

	cvt.rzi.f64.f64	%fd826, %fd638;
	setp.neu.f64	%p667, %fd826, 0d4000000000000000;
	selp.f64	%fd1068, 0dFFF8000000000000, %fd1068, %p667;

BB2_548:
	selp.f64	%fd1069, %fd1068, %fd52, %p178;
	@%p28 bra 	BB2_556;

	setp.ne.s32	%p669, %r55, 2146435072;
	@%p669 bra 	BB2_551;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r803, %temp}, %fd638;
	}
	setp.eq.s32	%p670, %r803, 0;
	@%p670 bra 	BB2_555;
	bra.uni 	BB2_551;

BB2_555:
	mov.u32 	%r809, 0;
	mov.b64 	%fd1069, {%r809, %r100};
	bra.uni 	BB2_556;

BB2_551:
	and.b32  	%r804, %r97, 2147483647;
	setp.ne.s32	%p671, %r804, 2146435072;
	@%p671 bra 	BB2_552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r805, %temp}, %fd51;
	}
	setp.ne.s32	%p672, %r805, 0;
	mov.f64 	%fd1069, %fd1068;
	@%p672 bra 	BB2_556;

	selp.b32	%r807, %r58, %r57, %p15;
	mov.u32 	%r808, 0;
	mov.b64 	%fd1069, {%r808, %r807};
	bra.uni 	BB2_556;

BB2_537:
	and.b32  	%r790, %r113, 2147483647;
	setp.ne.s32	%p659, %r790, 2146435072;
	@%p659 bra 	BB2_538;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r791, %temp}, %fd307;
	}
	setp.ne.s32	%p660, %r791, 0;
	mov.f64 	%fd1066, %fd1065;
	@%p660 bra 	BB2_542;

	selp.b32	%r792, %r58, %r57, %p43;
	mov.u32 	%r793, 0;
	mov.b64 	%fd1066, {%r793, %r792};
	bra.uni 	BB2_542;

BB2_552:
	mov.f64 	%fd1069, %fd1068;

BB2_556:
	mov.f64 	%fd1071, %fd68;
	@!%p14 bra 	BB2_558;
	bra.uni 	BB2_557;

BB2_557:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r810}, %fd68;
	}
	xor.b32  	%r811, %r810, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r812, %temp}, %fd68;
	}
	mov.b64 	%fd1071, {%r812, %r811};

BB2_558:
	@%p536 bra 	BB2_561;
	bra.uni 	BB2_559;

BB2_561:
	mov.u32 	%r813, 0;
	mov.b64 	%fd1071, {%r813, %r93};
	bra.uni 	BB2_562;

BB2_559:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1193}, %fd637;
	}
	setp.gt.s32	%p674, %r1193, -1;
	@%p674 bra 	BB2_562;

	cvt.rzi.f64.f64	%fd829, %fd643;
	setp.neu.f64	%p675, %fd829, 0d4010000000000000;
	selp.f64	%fd1071, 0dFFF8000000000000, %fd1071, %p675;

BB2_562:
	selp.f64	%fd1072, %fd1071, %fd38, %p177;
	@%p27 bra 	BB2_570;

	setp.ne.s32	%p677, %r67, 2146435072;
	@%p677 bra 	BB2_565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r814, %temp}, %fd643;
	}
	setp.eq.s32	%p678, %r814, 0;
	@%p678 bra 	BB2_569;
	bra.uni 	BB2_565;

BB2_569:
	mov.u32 	%r818, 0;
	mov.b64 	%fd1072, {%r818, %r95};
	bra.uni 	BB2_570;

BB2_565:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1194}, %fd637;
	}
	and.b32  	%r815, %r1194, 2147483647;
	setp.ne.s32	%p679, %r815, 2146435072;
	@%p679 bra 	BB2_566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r816, %temp}, %fd637;
	}
	setp.ne.s32	%p680, %r816, 0;
	mov.f64 	%fd1072, %fd1071;
	@%p680 bra 	BB2_570;

	mov.u32 	%r817, 0;
	mov.b64 	%fd1072, {%r817, %r96};
	bra.uni 	BB2_570;

BB2_566:
	mov.f64 	%fd1072, %fd1071;

BB2_570:
	selp.f64	%fd832, 0d3FF0000000000000, %fd1072, %p544;
	selp.f64	%fd833, 0d3FF0000000000000, %fd1069, %p554;
	mul.f64 	%fd834, %fd42, %fd833;
	div.rn.f64 	%fd835, %fd834, %fd832;
	add.f64 	%fd836, %fd55, %fd835;
	cvt.rn.f32.f64	%f1684, %fd836;
	mul.f32 	%f1685, %f272, %f1684;
	cvt.f64.f32	%fd837, %f1685;
	add.f64 	%fd838, %fd319, %fd837;
	cvt.rn.f32.f64	%f1686, %fd838;
	mul.f32 	%f1687, %f274, %f274;
	cvt.rn.f32.f64	%f1688, %fd306;
	mul.f32 	%f1689, %f244, %f1688;
	fma.rn.f32 	%f1690, %f245, %f1687, %f1689;
	mul.f32 	%f1691, %f276, %f276;
	cvt.rn.f32.f64	%f1692, %fd218;
	fma.rn.f32 	%f1693, %f1692, %f1691, %f1690;
	fma.rn.f32 	%f304, %f270, %f1686, %f1693;
	mul.f32 	%f1694, %f121, %f3017;
	fma.rn.f32 	%f305, %f136, %f1694, %f2936;
	mad.lo.s32 	%r819, %r1231, %r199, %r1230;
	add.s32 	%r820, %r819, %r7;
	mul.wide.s32 	%rd79, %r820, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f306, [%rd80];
	mul.f32 	%f307, %f121, %f136;
	setp.leu.f32	%p683, %f305, 0f3C23D70A;
	mov.f32 	%f3003, %f3004;
	@%p683 bra 	BB2_572;

	div.rn.f32 	%f1695, %f306, %f305;
	add.f32 	%f3003, %f1695, 0fBF800000;

BB2_572:
	@%p683 bra 	BB2_590;

	cvt.f64.f32	%fd338, %f305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd338;
	}
	abs.f64 	%fd339, %fd338;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd339;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1074, [retval0+0];
	
	//{
	}// Callseq End 43
	setp.gt.s32	%p687, %r114, -1;
	setp.lt.s32	%p688, %r114, 0;
	and.pred  	%p44, %p688, %p133;
	or.pred  	%p689, %p687, %p609;
	@%p689 bra 	BB2_575;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r821}, %fd1074;
	}
	xor.b32  	%r822, %r821, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r823, %temp}, %fd1074;
	}
	mov.b64 	%fd1074, {%r823, %r822};

BB2_575:
	setp.eq.f32	%p690, %f305, 0f00000000;
	@%p690 bra 	BB2_578;
	bra.uni 	BB2_576;

BB2_578:
	mov.u32 	%r824, 0;
	selp.b32	%r825, %r114, 0, %p133;
	or.b32  	%r826, %r825, 2146435072;
	selp.b32	%r827, %r826, %r825, %p135;
	mov.b64 	%fd1074, {%r824, %r827};
	bra.uni 	BB2_579;

BB2_576:
	@%p687 bra 	BB2_579;

	cvt.rzi.f64.f64	%fd841, %fd638;
	setp.neu.f64	%p692, %fd841, 0d4000000000000000;
	selp.f64	%fd1074, 0dFFF8000000000000, %fd1074, %p692;

BB2_579:
	add.f64 	%fd1075, %fd338, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r828}, %fd1075;
	}
	and.b32  	%r829, %r828, 2146435072;
	setp.ne.s32	%p695, %r829, 2146435072;
	@%p695 bra 	BB2_580;

	setp.gtu.f64	%p696, %fd339, 0d7FF0000000000000;
	@%p696 bra 	BB2_589;

	setp.ne.s32	%p697, %r55, 2146435072;
	@%p697 bra 	BB2_584;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r830, %temp}, %fd638;
	}
	setp.eq.s32	%p698, %r830, 0;
	@%p698 bra 	BB2_588;
	bra.uni 	BB2_584;

BB2_588:
	mov.u32 	%r835, 0;
	setp.gt.f64	%p702, %fd339, 0d3FF0000000000000;
	selp.b32	%r836, 2146435072, 0, %p702;
	xor.b32  	%r837, %r836, 2146435072;
	selp.b32	%r838, %r837, %r836, %p135;
	setp.eq.f32	%p703, %f305, 0fBF800000;
	selp.b32	%r839, 1072693248, %r838, %p703;
	mov.b64 	%fd1075, {%r835, %r839};
	bra.uni 	BB2_589;

BB2_580:
	mov.f64 	%fd1075, %fd1074;

BB2_589:
	setp.eq.f32	%p704, %f305, 0f3F800000;
	selp.f64	%fd843, 0d3FF0000000000000, %fd1075, %p704;
	cvt.f64.f32	%fd844, %f306;
	div.rn.f64 	%fd845, %fd844, %fd843;
	cvt.rn.f32.f64	%f3004, %fd845;

BB2_590:
	mov.f32 	%f1697, 0f47C35000;
	min.f32 	%f1698, %f3004, %f1697;
	cvt.f64.f32	%fd350, %f1698;
	min.f32 	%f312, %f3003, %f1697;
	fma.rn.f32 	%f2963, %f312, %f176, %f2963;
	cvt.f64.f32	%fd351, %f176;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd351;
	}
	abs.f64 	%fd352, %fd351;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd352;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1077, [retval0+0];
	
	//{
	}// Callseq End 44
	setp.gt.s32	%p705, %r115, -1;
	setp.lt.s32	%p706, %r115, 0;
	and.pred  	%p45, %p706, %p133;
	or.pred  	%p709, %p705, %p609;
	@%p709 bra 	BB2_592;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r840}, %fd1077;
	}
	xor.b32  	%r841, %r840, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r842, %temp}, %fd1077;
	}
	mov.b64 	%fd1077, {%r842, %r841};

BB2_592:
	setp.eq.f32	%p710, %f176, 0f00000000;
	@%p710 bra 	BB2_595;
	bra.uni 	BB2_593;

BB2_595:
	mov.u32 	%r843, 0;
	selp.b32	%r844, %r115, 0, %p133;
	or.b32  	%r845, %r844, 2146435072;
	selp.b32	%r846, %r845, %r844, %p135;
	mov.b64 	%fd1077, {%r843, %r846};
	bra.uni 	BB2_596;

BB2_593:
	@%p705 bra 	BB2_596;

	cvt.rzi.f64.f64	%fd848, %fd638;
	setp.neu.f64	%p712, %fd848, 0d4000000000000000;
	selp.f64	%fd1077, 0dFFF8000000000000, %fd1077, %p712;

BB2_596:
	add.f64 	%fd1078, %fd351, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r847}, %fd1078;
	}
	and.b32  	%r848, %r847, 2146435072;
	setp.ne.s32	%p715, %r848, 2146435072;
	@%p715 bra 	BB2_597;

	setp.gtu.f64	%p716, %fd352, 0d7FF0000000000000;
	@%p716 bra 	BB2_606;

	setp.ne.s32	%p717, %r55, 2146435072;
	@%p717 bra 	BB2_601;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r849, %temp}, %fd638;
	}
	setp.eq.s32	%p718, %r849, 0;
	@%p718 bra 	BB2_605;
	bra.uni 	BB2_601;

BB2_605:
	mov.u32 	%r854, 0;
	setp.gt.f64	%p722, %fd352, 0d3FF0000000000000;
	selp.b32	%r855, 2146435072, 0, %p722;
	xor.b32  	%r856, %r855, 2146435072;
	selp.b32	%r857, %r856, %r855, %p135;
	setp.eq.f32	%p723, %f176, 0fBF800000;
	selp.b32	%r858, 1072693248, %r857, %p723;
	mov.b64 	%fd1078, {%r854, %r858};
	bra.uni 	BB2_606;

BB2_597:
	mov.f64 	%fd1078, %fd1077;

BB2_606:
	setp.eq.f32	%p724, %f176, 0f3F800000;
	selp.f64	%fd850, 0d3FF0000000000000, %fd1078, %p724;
	mul.f64 	%fd851, %fd350, %fd850;
	mul.f32 	%f1699, %f312, %f177;
	cvt.f64.f32	%fd852, %f1699;
	sub.f64 	%fd853, %fd852, %fd851;
	cvt.f64.f32	%fd854, %f2968;
	add.f64 	%fd855, %fd854, %fd853;
	cvt.rn.f32.f64	%f2968, %fd855;
	fma.rn.f32 	%f2962, %f312, %f218, %f2962;
	cvt.f64.f32	%fd363, %f218;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd363;
	}
	abs.f64 	%fd364, %fd363;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd364;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1080, [retval0+0];
	
	//{
	}// Callseq End 45
	setp.gt.s32	%p725, %r116, -1;
	setp.lt.s32	%p726, %r116, 0;
	and.pred  	%p46, %p726, %p133;
	or.pred  	%p729, %p725, %p609;
	@%p729 bra 	BB2_608;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r859}, %fd1080;
	}
	xor.b32  	%r860, %r859, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r861, %temp}, %fd1080;
	}
	mov.b64 	%fd1080, {%r861, %r860};

BB2_608:
	setp.eq.f32	%p730, %f218, 0f00000000;
	@%p730 bra 	BB2_611;
	bra.uni 	BB2_609;

BB2_611:
	mov.u32 	%r862, 0;
	selp.b32	%r863, %r116, 0, %p133;
	or.b32  	%r864, %r863, 2146435072;
	selp.b32	%r865, %r864, %r863, %p135;
	mov.b64 	%fd1080, {%r862, %r865};
	bra.uni 	BB2_612;

BB2_609:
	@%p725 bra 	BB2_612;

	cvt.rzi.f64.f64	%fd858, %fd638;
	setp.neu.f64	%p732, %fd858, 0d4000000000000000;
	selp.f64	%fd1080, 0dFFF8000000000000, %fd1080, %p732;

BB2_612:
	add.f64 	%fd1081, %fd363, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r866}, %fd1081;
	}
	and.b32  	%r867, %r866, 2146435072;
	setp.ne.s32	%p735, %r867, 2146435072;
	@%p735 bra 	BB2_613;

	setp.gtu.f64	%p736, %fd364, 0d7FF0000000000000;
	@%p736 bra 	BB2_622;

	setp.ne.s32	%p737, %r55, 2146435072;
	@%p737 bra 	BB2_617;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r868, %temp}, %fd638;
	}
	setp.eq.s32	%p738, %r868, 0;
	@%p738 bra 	BB2_621;
	bra.uni 	BB2_617;

BB2_621:
	mov.u32 	%r873, 0;
	setp.gt.f64	%p742, %fd364, 0d3FF0000000000000;
	selp.b32	%r874, 2146435072, 0, %p742;
	xor.b32  	%r875, %r874, 2146435072;
	selp.b32	%r876, %r875, %r874, %p135;
	setp.eq.f32	%p743, %f218, 0fBF800000;
	selp.b32	%r877, 1072693248, %r876, %p743;
	mov.b64 	%fd1081, {%r873, %r877};
	bra.uni 	BB2_622;

BB2_613:
	mov.f64 	%fd1081, %fd1080;

BB2_622:
	setp.eq.f32	%p744, %f218, 0f3F800000;
	selp.f64	%fd860, 0d3FF0000000000000, %fd1081, %p744;
	mul.f64 	%fd861, %fd350, %fd860;
	mul.f32 	%f1700, %f312, %f219;
	cvt.f64.f32	%fd862, %f1700;
	sub.f64 	%fd863, %fd862, %fd861;
	cvt.f64.f32	%fd864, %f2967;
	add.f64 	%fd865, %fd864, %fd863;
	cvt.rn.f32.f64	%f2967, %fd865;
	fma.rn.f32 	%f2961, %f312, %f307, %f2961;
	cvt.f64.f32	%fd375, %f307;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd375;
	}
	abs.f64 	%fd376, %fd375;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1083, [retval0+0];
	
	//{
	}// Callseq End 46
	setp.gt.s32	%p745, %r117, -1;
	setp.lt.s32	%p746, %r117, 0;
	and.pred  	%p47, %p746, %p133;
	or.pred  	%p749, %p745, %p609;
	@%p749 bra 	BB2_624;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r878}, %fd1083;
	}
	xor.b32  	%r879, %r878, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r880, %temp}, %fd1083;
	}
	mov.b64 	%fd1083, {%r880, %r879};

BB2_624:
	setp.eq.f32	%p750, %f307, 0f00000000;
	@%p750 bra 	BB2_627;
	bra.uni 	BB2_625;

BB2_627:
	mov.u32 	%r881, 0;
	selp.b32	%r882, %r117, 0, %p133;
	or.b32  	%r883, %r882, 2146435072;
	selp.b32	%r884, %r883, %r882, %p135;
	mov.b64 	%fd1083, {%r881, %r884};
	bra.uni 	BB2_628;

BB2_625:
	@%p745 bra 	BB2_628;

	cvt.rzi.f64.f64	%fd868, %fd638;
	setp.neu.f64	%p752, %fd868, 0d4000000000000000;
	selp.f64	%fd1083, 0dFFF8000000000000, %fd1083, %p752;

BB2_628:
	add.f64 	%fd1084, %fd375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r885}, %fd1084;
	}
	and.b32  	%r886, %r885, 2146435072;
	setp.ne.s32	%p755, %r886, 2146435072;
	@%p755 bra 	BB2_629;

	setp.gtu.f64	%p756, %fd376, 0d7FF0000000000000;
	@%p756 bra 	BB2_638;

	setp.ne.s32	%p757, %r55, 2146435072;
	@%p757 bra 	BB2_633;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r887, %temp}, %fd638;
	}
	setp.eq.s32	%p758, %r887, 0;
	@%p758 bra 	BB2_637;
	bra.uni 	BB2_633;

BB2_637:
	mov.u32 	%r892, 0;
	setp.gt.f64	%p762, %fd376, 0d3FF0000000000000;
	selp.b32	%r893, 2146435072, 0, %p762;
	xor.b32  	%r894, %r893, 2146435072;
	selp.b32	%r895, %r894, %r893, %p135;
	setp.eq.f32	%p763, %f307, 0fBF800000;
	selp.b32	%r896, 1072693248, %r895, %p763;
	mov.b64 	%fd1084, {%r892, %r896};
	bra.uni 	BB2_638;

BB2_629:
	mov.f64 	%fd1084, %fd1083;

BB2_638:
	mul.f32 	%f1701, %f312, 0f00000000;
	cvt.f64.f32	%fd870, %f1701;
	setp.eq.f32	%p764, %f307, 0f3F800000;
	selp.f64	%fd871, 0d3FF0000000000000, %fd1084, %p764;
	mul.f64 	%fd872, %fd350, %fd871;
	sub.f64 	%fd873, %fd870, %fd872;
	cvt.f64.f32	%fd874, %f2966;
	add.f64 	%fd875, %fd874, %fd873;
	cvt.rn.f32.f64	%f2966, %fd875;
	add.f32 	%f2960, %f2960, %f312;
	cvt.f64.f32	%fd876, %f2965;
	sub.f64 	%fd877, %fd870, %fd350;
	add.f64 	%fd878, %fd876, %fd877;
	cvt.rn.f32.f64	%f2965, %fd878;
	fma.rn.f32 	%f2959, %f312, %f277, %f2959;
	mul.f32 	%f322, %f312, %f304;
	cvt.f64.f32	%fd387, %f277;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd387;
	}
	abs.f64 	%fd388, %fd387;
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd388;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1086, [retval0+0];
	
	//{
	}// Callseq End 47
	setp.gt.s32	%p765, %r118, -1;
	setp.lt.s32	%p766, %r118, 0;
	and.pred  	%p48, %p766, %p133;
	or.pred  	%p769, %p765, %p609;
	@%p769 bra 	BB2_640;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r897}, %fd1086;
	}
	xor.b32  	%r898, %r897, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r899, %temp}, %fd1086;
	}
	mov.b64 	%fd1086, {%r899, %r898};

BB2_640:
	setp.eq.f32	%p770, %f277, 0f00000000;
	@%p770 bra 	BB2_643;
	bra.uni 	BB2_641;

BB2_643:
	mov.u32 	%r900, 0;
	selp.b32	%r901, %r118, 0, %p133;
	or.b32  	%r902, %r901, 2146435072;
	selp.b32	%r903, %r902, %r901, %p135;
	mov.b64 	%fd1086, {%r900, %r903};
	bra.uni 	BB2_644;

BB2_641:
	@%p765 bra 	BB2_644;

	cvt.rzi.f64.f64	%fd881, %fd638;
	setp.neu.f64	%p772, %fd881, 0d4000000000000000;
	selp.f64	%fd1086, 0dFFF8000000000000, %fd1086, %p772;

BB2_644:
	add.f64 	%fd1087, %fd387, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r904}, %fd1087;
	}
	and.b32  	%r905, %r904, 2146435072;
	setp.ne.s32	%p775, %r905, 2146435072;
	@%p775 bra 	BB2_645;

	setp.gtu.f64	%p776, %fd388, 0d7FF0000000000000;
	@%p776 bra 	BB2_654;

	setp.ne.s32	%p777, %r55, 2146435072;
	@%p777 bra 	BB2_649;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r906, %temp}, %fd638;
	}
	setp.eq.s32	%p778, %r906, 0;
	@%p778 bra 	BB2_653;
	bra.uni 	BB2_649;

BB2_653:
	mov.u32 	%r911, 0;
	setp.gt.f64	%p782, %fd388, 0d3FF0000000000000;
	selp.b32	%r912, 2146435072, 0, %p782;
	xor.b32  	%r913, %r912, 2146435072;
	selp.b32	%r914, %r913, %r912, %p135;
	setp.eq.f32	%p783, %f277, 0fBF800000;
	selp.b32	%r915, 1072693248, %r914, %p783;
	mov.b64 	%fd1087, {%r911, %r915};
	bra.uni 	BB2_654;

BB2_645:
	mov.f64 	%fd1087, %fd1086;

BB2_654:
	setp.eq.f32	%p784, %f277, 0f3F800000;
	selp.f64	%fd883, 0d3FF0000000000000, %fd1087, %p784;
	mul.f64 	%fd884, %fd350, %fd883;
	cvt.f64.f32	%fd885, %f322;
	sub.f64 	%fd886, %fd885, %fd884;
	cvt.f64.f32	%fd887, %f2964;
	add.f64 	%fd888, %fd887, %fd886;
	cvt.rn.f32.f64	%f2964, %fd888;
	add.s32 	%r1231, %r1231, 1;
	setp.lt.s32	%p785, %r1231, %r199;
	@%p785 bra 	BB2_68;

	add.s32 	%r1230, %r1230, 1;
	setp.lt.s32	%p786, %r1230, %r199;
	@%p786 bra 	BB2_67;

BB2_656:
	div.rn.f32 	%f1702, %f2963, %f2968;
	mov.f32 	%f1703, 0fBF800000;
	max.f32 	%f1704, %f1702, %f1703;
	mov.f32 	%f1705, 0f3F800000;
	min.f32 	%f1706, %f1704, %f1705;
	sub.f32 	%f3019, %f3019, %f1706;
	div.rn.f32 	%f1707, %f2962, %f2967;
	max.f32 	%f1708, %f1707, %f1703;
	min.f32 	%f1709, %f1708, %f1705;
	sub.f32 	%f3018, %f3018, %f1709;
	neg.f32 	%f1710, %f3017;
	div.rn.f32 	%f1711, %f2961, %f2966;
	max.f32 	%f1712, %f1711, %f1710;
	min.f32 	%f1713, %f1712, %f3017;
	sub.f32 	%f1714, %f3017, %f1713;
	neg.f32 	%f1715, %f2936;
	div.rn.f32 	%f1716, %f2960, %f2965;
	max.f32 	%f1717, %f1716, %f1715;
	min.f32 	%f1718, %f1717, %f2936;
	sub.f32 	%f1719, %f2936, %f1718;
	div.rn.f32 	%f1720, %f2959, %f2964;
	mov.f32 	%f1721, 0fBDCCCCCD;
	max.f32 	%f1722, %f1720, %f1721;
	mov.f32 	%f1723, 0f3DCCCCCD;
	min.f32 	%f1724, %f1722, %f1723;
	sub.f32 	%f3015, %f3015, %f1724;
	max.f32 	%f3017, %f1714, %f1705;
	mov.f32 	%f1725, 0f3C23D70A;
	max.f32 	%f2936, %f1719, %f1725;
	add.s32 	%r1229, %r1229, 1;
	setp.lt.s32	%p787, %r1229, %r200;
	@%p787 bra 	BB2_65;

BB2_657:
	mov.f32 	%f3067, 0f00000000;
	@%p77 bra 	BB2_938;

	cvt.f64.f32	%fd399, %f611;
	cvt.f64.f32	%fd400, %f613;
	cvt.f64.f32	%fd401, %f612;
	cvt.f64.f32	%fd402, %f614;
	mul.f32 	%f344, %f610, 0f3F000000;
	mul.f32 	%f345, %f617, 0f3F000000;
	mul.f32 	%f1728, %f611, 0f40400000;
	cvt.f64.f32	%fd403, %f1728;
	mul.f32 	%f1729, %f616, %f616;
	mul.f32 	%f1730, %f1729, %f616;
	cvt.f64.f32	%fd404, %f1730;
	mul.f32 	%f1731, %f613, 0f40800000;
	cvt.f64.f32	%fd405, %f1731;
	cvt.f64.f32	%fd406, %f616;
	add.f64 	%fd407, %fd406, 0d4010000000000000;
	mul.f32 	%f1732, %f612, 0f40400000;
	cvt.f64.f32	%fd408, %f1732;
	mul.f32 	%f1733, %f614, 0f40800000;
	cvt.f64.f32	%fd409, %f1733;
	sub.f32 	%f346, %f3015, %f615;
	div.rn.f32 	%f347, %f346, %f616;
	cvt.f64.f32	%fd410, %f347;
	add.f64 	%fd411, %fd410, 0d4000000000000000;
	add.f64 	%fd412, %fd410, 0d4008000000000000;
	add.f64 	%fd413, %fd410, 0d4010000000000000;
	add.f32 	%f348, %f3015, %f615;
	div.rn.f32 	%f349, %f348, %f616;
	cvt.f64.f32	%fd414, %f349;
	add.f64 	%fd415, %fd414, 0d4000000000000000;
	add.f64 	%fd416, %fd414, 0d4008000000000000;
	add.f64 	%fd417, %fd414, 0d4010000000000000;
	div.rn.f32 	%f350, %f3017, 0fC0206C98;
	add.f32 	%f1734, %f346, %f346;
	div.rn.f32 	%f1735, %f1734, %f1729;
	cvt.f64.f32	%fd418, %f1735;
	cvt.f64.f32	%fd419, %f346;
	add.f64 	%fd420, %fd419, 0d4000000000000000;
	add.f64 	%fd421, %fd419, 0d4008000000000000;
	add.f32 	%f1736, %f348, %f348;
	div.rn.f32 	%f1737, %f1736, %f1729;
	cvt.f64.f32	%fd422, %f1737;
	cvt.f64.f32	%fd423, %f348;
	add.f64 	%fd424, %fd423, 0d4000000000000000;
	add.f64 	%fd425, %fd423, 0d4008000000000000;
	mov.u32 	%r916, 0;
	mov.f32 	%f3067, 0f00000000;
	mov.u32 	%r1232, %r916;

BB2_659:
	mov.f64 	%fd889, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r918}, %fd889;
	}
	bfe.u32 	%r919, %r918, 20, 11;
	add.s32 	%r920, %r919, -1012;
	mov.u64 	%rd81, 4611686018427387904;
	shl.b64 	%rd82, %rd81, %r920;
	setp.eq.s64	%p789, %rd82, -9223372036854775808;
	abs.f64 	%fd890, %fd410;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd426, [retval0+0];
	
	//{
	}// Callseq End 48
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd410;
	}
	setp.lt.s32	%p790, %r123, 0;
	and.pred  	%p49, %p790, %p789;
	selp.b32	%r921, %r123, 0, %p789;
	setp.lt.s32	%p791, %r918, 0;
	or.b32  	%r922, %r921, 2146435072;
	selp.b32	%r124, %r922, %r921, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r923}, %fd411;
	}
	and.b32  	%r125, %r923, 2146435072;
	setp.gtu.f64	%p792, %fd890, 0d7FF0000000000000;
	and.b32  	%r126, %r918, 2147483647;
	setp.gt.f64	%p793, %fd890, 0d3FF0000000000000;
	selp.b32	%r924, 2146435072, 0, %p793;
	xor.b32  	%r925, %r924, 2146435072;
	selp.b32	%r926, %r925, %r924, %p791;
	setp.eq.f32	%p794, %f347, 0fBF800000;
	selp.b32	%r127, 1072693248, %r926, %p794;
	and.b32  	%r128, %r123, 2147483647;
	shr.s32 	%r927, %r918, 31;
	and.b32  	%r928, %r927, -2146435072;
	add.s32 	%r929, %r928, 2146435072;
	or.b32  	%r930, %r929, -2147483648;
	selp.b32	%r129, %r930, %r929, %p49;
	mov.f64 	%fd891, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r931}, %fd891;
	}
	bfe.u32 	%r932, %r931, 20, 11;
	add.s32 	%r933, %r932, -1012;
	mov.u64 	%rd83, 4613937818241073152;
	shl.b64 	%rd84, %rd83, %r933;
	setp.eq.s64	%p795, %rd84, -9223372036854775808;
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd427, [retval0+0];
	
	//{
	}// Callseq End 49
	and.pred  	%p50, %p790, %p795;
	selp.b32	%r934, %r123, 0, %p795;
	setp.lt.s32	%p796, %r931, 0;
	or.b32  	%r935, %r934, 2146435072;
	selp.b32	%r130, %r935, %r934, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r936}, %fd412;
	}
	and.b32  	%r131, %r936, 2146435072;
	and.b32  	%r132, %r931, 2147483647;
	selp.b32	%r937, %r925, %r924, %p796;
	selp.b32	%r133, 1072693248, %r937, %p794;
	shr.s32 	%r938, %r931, 31;
	and.b32  	%r939, %r938, -2146435072;
	add.s32 	%r940, %r939, 2146435072;
	or.b32  	%r941, %r940, -2147483648;
	selp.b32	%r134, %r941, %r940, %p50;
	mov.f64 	%fd892, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r942}, %fd892;
	}
	bfe.u32 	%r943, %r942, 20, 11;
	add.s32 	%r944, %r943, -1012;
	mov.u64 	%rd85, 4616189618054758400;
	shl.b64 	%rd86, %rd85, %r944;
	setp.eq.s64	%p797, %rd86, -9223372036854775808;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 50
	and.pred  	%p51, %p790, %p797;
	selp.b32	%r945, %r123, 0, %p797;
	setp.lt.s32	%p798, %r942, 0;
	or.b32  	%r946, %r945, 2146435072;
	selp.b32	%r135, %r946, %r945, %p798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r947}, %fd413;
	}
	and.b32  	%r136, %r947, 2146435072;
	and.b32  	%r137, %r942, 2147483647;
	selp.b32	%r948, %r925, %r924, %p798;
	selp.b32	%r138, 1072693248, %r948, %p794;
	shr.s32 	%r949, %r942, 31;
	and.b32  	%r950, %r949, -2146435072;
	add.s32 	%r951, %r950, 2146435072;
	or.b32  	%r952, %r951, -2147483648;
	selp.b32	%r139, %r952, %r951, %p51;
	abs.f64 	%fd893, %fd414;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd429, [retval0+0];
	
	//{
	}// Callseq End 51
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd414;
	}
	setp.lt.s32	%p799, %r140, 0;
	and.pred  	%p52, %p799, %p789;
	selp.b32	%r953, %r140, 0, %p789;
	or.b32  	%r954, %r953, 2146435072;
	selp.b32	%r141, %r954, %r953, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r955}, %fd415;
	}
	and.b32  	%r142, %r955, 2146435072;
	setp.gtu.f64	%p800, %fd893, 0d7FF0000000000000;
	setp.gt.f64	%p801, %fd893, 0d3FF0000000000000;
	selp.b32	%r956, 2146435072, 0, %p801;
	xor.b32  	%r957, %r956, 2146435072;
	selp.b32	%r958, %r957, %r956, %p791;
	setp.eq.f32	%p802, %f349, 0fBF800000;
	selp.b32	%r143, 1072693248, %r958, %p802;
	and.b32  	%r144, %r140, 2147483647;
	selp.b32	%r145, %r930, %r929, %p52;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd430, [retval0+0];
	
	//{
	}// Callseq End 52
	and.pred  	%p53, %p799, %p795;
	selp.b32	%r959, %r140, 0, %p795;
	or.b32  	%r960, %r959, 2146435072;
	selp.b32	%r146, %r960, %r959, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r961}, %fd416;
	}
	and.b32  	%r147, %r961, 2146435072;
	selp.b32	%r962, %r957, %r956, %p796;
	selp.b32	%r148, 1072693248, %r962, %p802;
	selp.b32	%r149, %r941, %r940, %p53;
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 53
	and.pred  	%p54, %p799, %p797;
	selp.b32	%r963, %r140, 0, %p797;
	or.b32  	%r964, %r963, 2146435072;
	selp.b32	%r150, %r964, %r963, %p798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r965}, %fd417;
	}
	and.b32  	%r151, %r965, 2146435072;
	selp.b32	%r966, %r957, %r956, %p798;
	selp.b32	%r152, 1072693248, %r966, %p802;
	selp.b32	%r153, %r952, %r951, %p54;
	cvt.rn.f32.s32	%f1738, %r1232;
	sub.f32 	%f352, %f1738, %f3019;
	add.f32 	%f353, %f352, 0f3F800000;
	add.f32 	%f1739, %f1738, 0f3F800000;
	sub.f32 	%f354, %f1739, %f3019;
	mov.f32 	%f1740, 0f3F800000;
	cvt.rzi.f32.f32	%f1741, %f1740;
	add.f32 	%f1742, %f1741, %f1741;
	mov.f32 	%f1743, 0f40000000;
	sub.f32 	%f1744, %f1743, %f1742;
	abs.f32 	%f355, %f1744;
	abs.f64 	%fd894, %fd419;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd432, [retval0+0];
	
	//{
	}// Callseq End 54
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd419;
	}
	setp.lt.s32	%p803, %r154, 0;
	and.pred  	%p55, %p803, %p789;
	selp.b32	%r967, %r154, 0, %p789;
	or.b32  	%r968, %r967, 2146435072;
	selp.b32	%r155, %r968, %r967, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r969}, %fd420;
	}
	and.b32  	%r156, %r969, 2146435072;
	setp.gtu.f64	%p804, %fd894, 0d7FF0000000000000;
	setp.gt.f64	%p805, %fd894, 0d3FF0000000000000;
	selp.b32	%r970, 2146435072, 0, %p805;
	xor.b32  	%r971, %r970, 2146435072;
	selp.b32	%r972, %r971, %r970, %p791;
	setp.eq.f32	%p806, %f346, 0fBF800000;
	selp.b32	%r157, 1072693248, %r972, %p806;
	and.b32  	%r158, %r154, 2147483647;
	selp.b32	%r159, %r930, %r929, %p55;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd433, [retval0+0];
	
	//{
	}// Callseq End 55
	and.pred  	%p56, %p803, %p795;
	selp.b32	%r973, %r154, 0, %p795;
	or.b32  	%r974, %r973, 2146435072;
	selp.b32	%r160, %r974, %r973, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r975}, %fd421;
	}
	and.b32  	%r161, %r975, 2146435072;
	selp.b32	%r976, %r971, %r970, %p796;
	selp.b32	%r162, 1072693248, %r976, %p806;
	selp.b32	%r163, %r941, %r940, %p56;
	abs.f64 	%fd895, %fd406;
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd895;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd434, [retval0+0];
	
	//{
	}// Callseq End 56
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd406;
	}
	setp.lt.s32	%p807, %r164, 0;
	and.pred  	%p57, %p807, %p797;
	selp.b32	%r977, %r164, 0, %p797;
	or.b32  	%r978, %r977, 2146435072;
	selp.b32	%r165, %r978, %r977, %p798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r979}, %fd407;
	}
	and.b32  	%r166, %r979, 2146435072;
	setp.gtu.f64	%p808, %fd895, 0d7FF0000000000000;
	setp.gt.f64	%p809, %fd895, 0d3FF0000000000000;
	selp.b32	%r980, 2146435072, 0, %p809;
	xor.b32  	%r981, %r980, 2146435072;
	selp.b32	%r982, %r981, %r980, %p798;
	setp.eq.f32	%p810, %f616, 0fBF800000;
	selp.b32	%r167, 1072693248, %r982, %p810;
	and.b32  	%r168, %r164, 2147483647;
	selp.b32	%r169, %r952, %r951, %p57;
	abs.f64 	%fd896, %fd423;
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd435, [retval0+0];
	
	//{
	}// Callseq End 57
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd423;
	}
	setp.lt.s32	%p811, %r170, 0;
	and.pred  	%p58, %p811, %p789;
	selp.b32	%r983, %r170, 0, %p789;
	or.b32  	%r984, %r983, 2146435072;
	selp.b32	%r171, %r984, %r983, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r985}, %fd424;
	}
	and.b32  	%r172, %r985, 2146435072;
	setp.gtu.f64	%p812, %fd896, 0d7FF0000000000000;
	setp.gt.f64	%p813, %fd896, 0d3FF0000000000000;
	selp.b32	%r986, 2146435072, 0, %p813;
	xor.b32  	%r987, %r986, 2146435072;
	selp.b32	%r988, %r987, %r986, %p791;
	setp.eq.f32	%p814, %f348, 0fBF800000;
	selp.b32	%r173, 1072693248, %r988, %p814;
	and.b32  	%r174, %r170, 2147483647;
	selp.b32	%r175, %r930, %r929, %p58;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd436, [retval0+0];
	
	//{
	}// Callseq End 58
	and.pred  	%p59, %p811, %p795;
	selp.b32	%r989, %r170, 0, %p795;
	or.b32  	%r990, %r989, 2146435072;
	selp.b32	%r176, %r990, %r989, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r991}, %fd425;
	}
	and.b32  	%r177, %r991, 2146435072;
	selp.b32	%r992, %r987, %r986, %p796;
	selp.b32	%r178, 1072693248, %r992, %p814;
	selp.b32	%r179, %r941, %r940, %p59;
	setp.ne.s32	%p815, %r125, 2146435072;
	or.pred  	%p60, %p815, %p792;
	setp.ne.s32	%p816, %r131, 2146435072;
	or.pred  	%p61, %p816, %p792;
	setp.ne.s32	%p817, %r136, 2146435072;
	or.pred  	%p62, %p817, %p792;
	setp.ne.s32	%p818, %r142, 2146435072;
	or.pred  	%p63, %p818, %p800;
	setp.ne.s32	%p819, %r147, 2146435072;
	or.pred  	%p64, %p819, %p800;
	setp.ne.s32	%p820, %r151, 2146435072;
	or.pred  	%p65, %p820, %p800;
	setp.ne.s32	%p821, %r156, 2146435072;
	or.pred  	%p66, %p821, %p804;
	setp.ne.s32	%p822, %r161, 2146435072;
	or.pred  	%p67, %p822, %p804;
	setp.ne.s32	%p823, %r166, 2146435072;
	or.pred  	%p68, %p823, %p808;
	setp.ne.s32	%p824, %r172, 2146435072;
	or.pred  	%p69, %p824, %p812;
	setp.ne.s32	%p825, %r177, 2146435072;
	or.pred  	%p70, %p825, %p812;
	ld.local.f32 	%f3035, [%rd2];
	ld.local.f32 	%f3034, [%rd2+4];
	ld.local.f32 	%f3033, [%rd2+8];
	ld.local.f32 	%f3032, [%rd2+12];
	ld.local.f32 	%f3031, [%rd2+16];
	ld.local.f32 	%f3030, [%rd2+24];
	ld.local.f32 	%f3029, [%rd2+28];
	ld.local.f32 	%f3028, [%rd2+32];
	ld.local.f32 	%f3027, [%rd2+36];
	ld.local.f32 	%f3026, [%rd2+48];
	ld.local.f32 	%f3025, [%rd2+52];
	ld.local.f32 	%f3024, [%rd2+56];
	ld.local.f32 	%f3023, [%rd2+72];
	ld.local.f32 	%f3022, [%rd2+76];
	ld.local.f32 	%f3021, [%rd2+96];
	mov.u32 	%r1233, %r916;

BB2_660:
	mov.f64 	%fd1089, %fd426;
	@!%p49 bra 	BB2_662;
	bra.uni 	BB2_661;

BB2_661:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r993}, %fd426;
	}
	xor.b32  	%r994, %r993, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r995, %temp}, %fd426;
	}
	mov.b64 	%fd1089, {%r995, %r994};

BB2_662:
	setp.eq.f32	%p826, %f347, 0f00000000;
	@%p826 bra 	BB2_665;
	bra.uni 	BB2_663;

BB2_665:
	mov.u32 	%r996, 0;
	mov.b64 	%fd1089, {%r996, %r124};
	bra.uni 	BB2_666;

BB2_663:
	setp.gt.s32	%p827, %r123, -1;
	@%p827 bra 	BB2_666;

	cvt.rzi.f64.f64	%fd898, %fd889;
	setp.neu.f64	%p828, %fd898, 0d4000000000000000;
	selp.f64	%fd1089, 0dFFF8000000000000, %fd1089, %p828;

BB2_666:
	selp.f64	%fd1090, %fd1089, %fd411, %p815;
	@%p60 bra 	BB2_674;

	setp.ne.s32	%p830, %r126, 2146435072;
	@%p830 bra 	BB2_669;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r997, %temp}, %fd889;
	}
	setp.eq.s32	%p831, %r997, 0;
	@%p831 bra 	BB2_673;
	bra.uni 	BB2_669;

BB2_673:
	mov.u32 	%r1000, 0;
	mov.b64 	%fd1090, {%r1000, %r127};
	bra.uni 	BB2_674;

BB2_669:
	setp.ne.s32	%p832, %r128, 2146435072;
	@%p832 bra 	BB2_670;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r998, %temp}, %fd410;
	}
	setp.ne.s32	%p833, %r998, 0;
	mov.f64 	%fd1090, %fd1089;
	@%p833 bra 	BB2_674;

	mov.u32 	%r999, 0;
	mov.b64 	%fd1090, {%r999, %r129};
	bra.uni 	BB2_674;

BB2_670:
	mov.f64 	%fd1090, %fd1089;

BB2_674:
	mov.f64 	%fd1092, %fd427;
	@!%p50 bra 	BB2_676;
	bra.uni 	BB2_675;

BB2_675:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1001}, %fd427;
	}
	xor.b32  	%r1002, %r1001, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1003, %temp}, %fd427;
	}
	mov.b64 	%fd1092, {%r1003, %r1002};

BB2_676:
	@%p826 bra 	BB2_679;
	bra.uni 	BB2_677;

BB2_679:
	mov.u32 	%r1004, 0;
	mov.b64 	%fd1092, {%r1004, %r130};
	bra.uni 	BB2_680;

BB2_677:
	setp.gt.s32	%p835, %r123, -1;
	@%p835 bra 	BB2_680;

	cvt.rzi.f64.f64	%fd901, %fd891;
	setp.neu.f64	%p836, %fd901, 0d4008000000000000;
	selp.f64	%fd1092, 0dFFF8000000000000, %fd1092, %p836;

BB2_680:
	selp.f64	%fd1093, %fd1092, %fd412, %p816;
	@%p61 bra 	BB2_688;

	setp.ne.s32	%p838, %r132, 2146435072;
	@%p838 bra 	BB2_683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1005, %temp}, %fd891;
	}
	setp.eq.s32	%p839, %r1005, 0;
	@%p839 bra 	BB2_687;
	bra.uni 	BB2_683;

BB2_687:
	mov.u32 	%r1008, 0;
	mov.b64 	%fd1093, {%r1008, %r133};
	bra.uni 	BB2_688;

BB2_683:
	setp.ne.s32	%p840, %r128, 2146435072;
	@%p840 bra 	BB2_684;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1006, %temp}, %fd410;
	}
	setp.ne.s32	%p841, %r1006, 0;
	mov.f64 	%fd1093, %fd1092;
	@%p841 bra 	BB2_688;

	mov.u32 	%r1007, 0;
	mov.b64 	%fd1093, {%r1007, %r134};
	bra.uni 	BB2_688;

BB2_684:
	mov.f64 	%fd1093, %fd1092;

BB2_688:
	setp.eq.f32	%p842, %f347, 0f3F800000;
	selp.f64	%fd903, 0d3FF0000000000000, %fd1093, %p842;
	add.f64 	%fd904, %fd1090, 0d3FF0000000000000;
	selp.f64	%fd905, 0d4000000000000000, %fd904, %p842;
	fma.rn.f64 	%fd455, %fd399, %fd903, %fd905;
	mov.f64 	%fd1095, %fd428;
	@!%p51 bra 	BB2_690;
	bra.uni 	BB2_689;

BB2_689:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1009}, %fd428;
	}
	xor.b32  	%r1010, %r1009, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1011, %temp}, %fd428;
	}
	mov.b64 	%fd1095, {%r1011, %r1010};

BB2_690:
	@%p826 bra 	BB2_693;
	bra.uni 	BB2_691;

BB2_693:
	mov.u32 	%r1012, 0;
	mov.b64 	%fd1095, {%r1012, %r135};
	bra.uni 	BB2_694;

BB2_691:
	setp.gt.s32	%p844, %r123, -1;
	@%p844 bra 	BB2_694;

	cvt.rzi.f64.f64	%fd907, %fd892;
	setp.neu.f64	%p845, %fd907, 0d4010000000000000;
	selp.f64	%fd1095, 0dFFF8000000000000, %fd1095, %p845;

BB2_694:
	selp.f64	%fd1096, %fd1095, %fd413, %p817;
	@%p62 bra 	BB2_702;

	setp.ne.s32	%p847, %r137, 2146435072;
	@%p847 bra 	BB2_697;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1013, %temp}, %fd892;
	}
	setp.eq.s32	%p848, %r1013, 0;
	@%p848 bra 	BB2_701;
	bra.uni 	BB2_697;

BB2_701:
	mov.u32 	%r1016, 0;
	mov.b64 	%fd1096, {%r1016, %r138};
	bra.uni 	BB2_702;

BB2_697:
	setp.ne.s32	%p849, %r128, 2146435072;
	@%p849 bra 	BB2_698;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1014, %temp}, %fd410;
	}
	setp.ne.s32	%p850, %r1014, 0;
	mov.f64 	%fd1096, %fd1095;
	@%p850 bra 	BB2_702;

	mov.u32 	%r1015, 0;
	mov.b64 	%fd1096, {%r1015, %r139};
	bra.uni 	BB2_702;

BB2_698:
	mov.f64 	%fd1096, %fd1095;

BB2_702:
	selp.f64	%fd909, 0d3FF0000000000000, %fd1096, %p842;
	fma.rn.f64 	%fd465, %fd400, %fd909, %fd455;
	mov.f64 	%fd1098, %fd429;
	@!%p52 bra 	BB2_704;
	bra.uni 	BB2_703;

BB2_703:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1017}, %fd429;
	}
	xor.b32  	%r1018, %r1017, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1019, %temp}, %fd429;
	}
	mov.b64 	%fd1098, {%r1019, %r1018};

BB2_704:
	setp.eq.f32	%p852, %f349, 0f00000000;
	@%p852 bra 	BB2_707;
	bra.uni 	BB2_705;

BB2_707:
	mov.u32 	%r1020, 0;
	mov.b64 	%fd1098, {%r1020, %r141};
	bra.uni 	BB2_708;

BB2_705:
	setp.gt.s32	%p853, %r140, -1;
	@%p853 bra 	BB2_708;

	cvt.rzi.f64.f64	%fd911, %fd889;
	setp.neu.f64	%p854, %fd911, 0d4000000000000000;
	selp.f64	%fd1098, 0dFFF8000000000000, %fd1098, %p854;

BB2_708:
	selp.f64	%fd1099, %fd1098, %fd415, %p818;
	@%p63 bra 	BB2_716;

	setp.ne.s32	%p856, %r126, 2146435072;
	@%p856 bra 	BB2_711;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1021, %temp}, %fd889;
	}
	setp.eq.s32	%p857, %r1021, 0;
	@%p857 bra 	BB2_715;
	bra.uni 	BB2_711;

BB2_715:
	mov.u32 	%r1024, 0;
	mov.b64 	%fd1099, {%r1024, %r143};
	bra.uni 	BB2_716;

BB2_711:
	setp.ne.s32	%p858, %r144, 2146435072;
	@%p858 bra 	BB2_712;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1022, %temp}, %fd414;
	}
	setp.ne.s32	%p859, %r1022, 0;
	mov.f64 	%fd1099, %fd1098;
	@%p859 bra 	BB2_716;

	mov.u32 	%r1023, 0;
	mov.b64 	%fd1099, {%r1023, %r145};
	bra.uni 	BB2_716;

BB2_712:
	mov.f64 	%fd1099, %fd1098;

BB2_716:
	mov.f64 	%fd1101, %fd430;
	@!%p53 bra 	BB2_718;
	bra.uni 	BB2_717;

BB2_717:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1025}, %fd430;
	}
	xor.b32  	%r1026, %r1025, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1027, %temp}, %fd430;
	}
	mov.b64 	%fd1101, {%r1027, %r1026};

BB2_718:
	@%p852 bra 	BB2_721;
	bra.uni 	BB2_719;

BB2_721:
	mov.u32 	%r1028, 0;
	mov.b64 	%fd1101, {%r1028, %r146};
	bra.uni 	BB2_722;

BB2_719:
	setp.gt.s32	%p861, %r140, -1;
	@%p861 bra 	BB2_722;

	cvt.rzi.f64.f64	%fd914, %fd891;
	setp.neu.f64	%p862, %fd914, 0d4008000000000000;
	selp.f64	%fd1101, 0dFFF8000000000000, %fd1101, %p862;

BB2_722:
	selp.f64	%fd1102, %fd1101, %fd416, %p819;
	@%p64 bra 	BB2_730;

	setp.ne.s32	%p864, %r132, 2146435072;
	@%p864 bra 	BB2_725;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1029, %temp}, %fd891;
	}
	setp.eq.s32	%p865, %r1029, 0;
	@%p865 bra 	BB2_729;
	bra.uni 	BB2_725;

BB2_729:
	mov.u32 	%r1032, 0;
	mov.b64 	%fd1102, {%r1032, %r148};
	bra.uni 	BB2_730;

BB2_725:
	setp.ne.s32	%p866, %r144, 2146435072;
	@%p866 bra 	BB2_726;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1030, %temp}, %fd414;
	}
	setp.ne.s32	%p867, %r1030, 0;
	mov.f64 	%fd1102, %fd1101;
	@%p867 bra 	BB2_730;

	mov.u32 	%r1031, 0;
	mov.b64 	%fd1102, {%r1031, %r149};
	bra.uni 	BB2_730;

BB2_726:
	mov.f64 	%fd1102, %fd1101;

BB2_730:
	setp.eq.f32	%p868, %f349, 0f3F800000;
	selp.f64	%fd916, 0d3FF0000000000000, %fd1102, %p868;
	add.f64 	%fd917, %fd1099, 0d3FF0000000000000;
	selp.f64	%fd918, 0d4000000000000000, %fd917, %p868;
	fma.rn.f64 	%fd484, %fd401, %fd916, %fd918;
	mov.f64 	%fd1104, %fd431;
	@!%p54 bra 	BB2_732;
	bra.uni 	BB2_731;

BB2_731:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1033}, %fd431;
	}
	xor.b32  	%r1034, %r1033, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1035, %temp}, %fd431;
	}
	mov.b64 	%fd1104, {%r1035, %r1034};

BB2_732:
	@%p852 bra 	BB2_735;
	bra.uni 	BB2_733;

BB2_735:
	mov.u32 	%r1036, 0;
	mov.b64 	%fd1104, {%r1036, %r150};
	bra.uni 	BB2_736;

BB2_733:
	setp.gt.s32	%p870, %r140, -1;
	@%p870 bra 	BB2_736;

	cvt.rzi.f64.f64	%fd920, %fd892;
	setp.neu.f64	%p871, %fd920, 0d4010000000000000;
	selp.f64	%fd1104, 0dFFF8000000000000, %fd1104, %p871;

BB2_736:
	selp.f64	%fd1105, %fd1104, %fd417, %p820;
	@%p65 bra 	BB2_744;

	setp.ne.s32	%p873, %r137, 2146435072;
	@%p873 bra 	BB2_739;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1037, %temp}, %fd892;
	}
	setp.eq.s32	%p874, %r1037, 0;
	@%p874 bra 	BB2_743;
	bra.uni 	BB2_739;

BB2_743:
	mov.u32 	%r1040, 0;
	mov.b64 	%fd1105, {%r1040, %r152};
	bra.uni 	BB2_744;

BB2_739:
	setp.ne.s32	%p875, %r144, 2146435072;
	@%p875 bra 	BB2_740;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1038, %temp}, %fd414;
	}
	setp.ne.s32	%p876, %r1038, 0;
	mov.f64 	%fd1105, %fd1104;
	@%p876 bra 	BB2_744;

	mov.u32 	%r1039, 0;
	mov.b64 	%fd1105, {%r1039, %r153};
	bra.uni 	BB2_744;

BB2_740:
	mov.f64 	%fd1105, %fd1104;

BB2_744:
	selp.f64	%fd922, 0d3FF0000000000000, %fd1105, %p868;
	fma.rn.f64 	%fd923, %fd402, %fd922, %fd484;
	cvt.rn.f32.f64	%f1745, %fd923;
	cvt.rn.f32.f64	%f1746, %fd465;
	sqrt.rn.f32 	%f387, %f1746;
	mul.f32 	%f388, %f387, %f610;
	sqrt.rn.f32 	%f389, %f1745;
	mul.f32 	%f390, %f389, %f617;
	mov.f32 	%f1747, 0f3F000000;
	div.rn.f32 	%f1748, %f1747, %f388;
	div.rn.f32 	%f1749, %f1748, %f388;
	sqrt.rn.f32 	%f391, %f1749;
	mul.f32 	%f392, %f353, %f391;
	abs.f32 	%f393, %f392;
	setp.ltu.f32	%p878, %f393, 0f3F800000;
	@%p878 bra 	BB2_746;
	bra.uni 	BB2_745;

BB2_746:
	mul.f32 	%f1768, %f392, %f392;
	mov.f32 	%f1769, 0f3BA0C9F8;
	mov.f32 	%f1770, 0fBA1268FB;
	fma.rn.f32 	%f1771, %f1770, %f1768, %f1769;
	mov.f32 	%f1772, 0fBCDABFD4;
	fma.rn.f32 	%f1773, %f1771, %f1768, %f1772;
	mov.f32 	%f1774, 0f3DE70331;
	fma.rn.f32 	%f1775, %f1773, %f1768, %f1774;
	mov.f32 	%f1776, 0fBEC09330;
	fma.rn.f32 	%f1777, %f1775, %f1768, %f1776;
	mov.f32 	%f1778, 0f3F906EBA;
	fma.rn.f32 	%f1779, %f1777, %f1768, %f1778;
	mul.f32 	%f3037, %f392, %f1779;
	bra.uni 	BB2_747;

BB2_745:
	mov.f32 	%f1750, 0f3A03BB71;
	mov.f32 	%f1751, 0fB7B730FB;
	fma.rn.f32 	%f1752, %f1751, %f393, %f1750;
	mov.f32 	%f1753, 0fBBACA3B3;
	fma.rn.f32 	%f1754, %f1752, %f393, %f1753;
	mov.f32 	%f1755, 0f3D0A7445;
	fma.rn.f32 	%f1756, %f1754, %f393, %f1755;
	mov.f32 	%f1757, 0fBE1B3B75;
	fma.rn.f32 	%f1758, %f1756, %f393, %f1757;
	mov.f32 	%f1759, 0fBF6B385A;
	fma.rn.f32 	%f1760, %f1758, %f393, %f1759;
	mov.f32 	%f1761, 0fBFD0316E;
	fma.rn.f32 	%f1762, %f1760, %f393, %f1761;
	mov.f32 	%f1763, 0fBA031CCE;
	fma.rn.f32 	%f1764, %f1762, %f393, %f1763;
	ex2.approx.ftz.f32 	%f1765, %f1764;
	sub.f32 	%f1767, %f1740, %f1765;
	mov.b32 	 %r1041, %f1767;
	setp.ltu.f32	%p879, %f393, 0f407AD445;
	selp.b32	%r1042, %r1041, 1065353216, %p879;
	mov.b32 	 %r1043, %f392;
	and.b32  	%r1044, %r1043, -2147483648;
	or.b32  	%r1045, %r1042, %r1044;
	mov.b32 	 %f3037, %r1045;

BB2_747:
	mul.f32 	%f397, %f352, %f391;
	abs.f32 	%f398, %f397;
	setp.ltu.f32	%p880, %f398, 0f3F800000;
	@%p880 bra 	BB2_749;
	bra.uni 	BB2_748;

BB2_749:
	mul.f32 	%f1798, %f397, %f397;
	mov.f32 	%f1799, 0f3BA0C9F8;
	mov.f32 	%f1800, 0fBA1268FB;
	fma.rn.f32 	%f1801, %f1800, %f1798, %f1799;
	mov.f32 	%f1802, 0fBCDABFD4;
	fma.rn.f32 	%f1803, %f1801, %f1798, %f1802;
	mov.f32 	%f1804, 0f3DE70331;
	fma.rn.f32 	%f1805, %f1803, %f1798, %f1804;
	mov.f32 	%f1806, 0fBEC09330;
	fma.rn.f32 	%f1807, %f1805, %f1798, %f1806;
	mov.f32 	%f1808, 0f3F906EBA;
	fma.rn.f32 	%f1809, %f1807, %f1798, %f1808;
	mul.f32 	%f3038, %f397, %f1809;
	bra.uni 	BB2_750;

BB2_748:
	mov.f32 	%f1780, 0f3A03BB71;
	mov.f32 	%f1781, 0fB7B730FB;
	fma.rn.f32 	%f1782, %f1781, %f398, %f1780;
	mov.f32 	%f1783, 0fBBACA3B3;
	fma.rn.f32 	%f1784, %f1782, %f398, %f1783;
	mov.f32 	%f1785, 0f3D0A7445;
	fma.rn.f32 	%f1786, %f1784, %f398, %f1785;
	mov.f32 	%f1787, 0fBE1B3B75;
	fma.rn.f32 	%f1788, %f1786, %f398, %f1787;
	mov.f32 	%f1789, 0fBF6B385A;
	fma.rn.f32 	%f1790, %f1788, %f398, %f1789;
	mov.f32 	%f1791, 0fBFD0316E;
	fma.rn.f32 	%f1792, %f1790, %f398, %f1791;
	mov.f32 	%f1793, 0fBA031CCE;
	fma.rn.f32 	%f1794, %f1792, %f398, %f1793;
	ex2.approx.ftz.f32 	%f1795, %f1794;
	sub.f32 	%f1797, %f1740, %f1795;
	mov.b32 	 %r1046, %f1797;
	setp.ltu.f32	%p881, %f398, 0f407AD445;
	selp.b32	%r1047, %r1046, 1065353216, %p881;
	mov.b32 	 %r1048, %f397;
	and.b32  	%r1049, %r1048, -2147483648;
	or.b32  	%r1050, %r1047, %r1049;
	mov.b32 	 %f3038, %r1050;

BB2_750:
	sub.f32 	%f1810, %f3037, %f3038;
	mul.f32 	%f402, %f1810, 0f3F000000;
	div.rn.f32 	%f1812, %f1747, %f390;
	div.rn.f32 	%f1813, %f1812, %f390;
	cvt.rn.f32.s32	%f403, %r1233;
	sub.f32 	%f404, %f403, %f3018;
	add.f32 	%f405, %f404, 0f3F800000;
	sqrt.rn.f32 	%f406, %f1813;
	mul.f32 	%f407, %f405, %f406;
	abs.f32 	%f408, %f407;
	setp.ltu.f32	%p882, %f408, 0f3F800000;
	@%p882 bra 	BB2_752;
	bra.uni 	BB2_751;

BB2_752:
	mul.f32 	%f1832, %f407, %f407;
	mov.f32 	%f1833, 0f3BA0C9F8;
	mov.f32 	%f1834, 0fBA1268FB;
	fma.rn.f32 	%f1835, %f1834, %f1832, %f1833;
	mov.f32 	%f1836, 0fBCDABFD4;
	fma.rn.f32 	%f1837, %f1835, %f1832, %f1836;
	mov.f32 	%f1838, 0f3DE70331;
	fma.rn.f32 	%f1839, %f1837, %f1832, %f1838;
	mov.f32 	%f1840, 0fBEC09330;
	fma.rn.f32 	%f1841, %f1839, %f1832, %f1840;
	mov.f32 	%f1842, 0f3F906EBA;
	fma.rn.f32 	%f1843, %f1841, %f1832, %f1842;
	mul.f32 	%f3039, %f407, %f1843;
	bra.uni 	BB2_753;

BB2_751:
	mov.f32 	%f1814, 0f3A03BB71;
	mov.f32 	%f1815, 0fB7B730FB;
	fma.rn.f32 	%f1816, %f1815, %f408, %f1814;
	mov.f32 	%f1817, 0fBBACA3B3;
	fma.rn.f32 	%f1818, %f1816, %f408, %f1817;
	mov.f32 	%f1819, 0f3D0A7445;
	fma.rn.f32 	%f1820, %f1818, %f408, %f1819;
	mov.f32 	%f1821, 0fBE1B3B75;
	fma.rn.f32 	%f1822, %f1820, %f408, %f1821;
	mov.f32 	%f1823, 0fBF6B385A;
	fma.rn.f32 	%f1824, %f1822, %f408, %f1823;
	mov.f32 	%f1825, 0fBFD0316E;
	fma.rn.f32 	%f1826, %f1824, %f408, %f1825;
	mov.f32 	%f1827, 0fBA031CCE;
	fma.rn.f32 	%f1828, %f1826, %f408, %f1827;
	ex2.approx.ftz.f32 	%f1829, %f1828;
	sub.f32 	%f1831, %f1740, %f1829;
	mov.b32 	 %r1051, %f1831;
	setp.ltu.f32	%p883, %f408, 0f407AD445;
	selp.b32	%r1052, %r1051, 1065353216, %p883;
	mov.b32 	 %r1053, %f407;
	and.b32  	%r1054, %r1053, -2147483648;
	or.b32  	%r1055, %r1052, %r1054;
	mov.b32 	 %f3039, %r1055;

BB2_753:
	mul.f32 	%f412, %f404, %f406;
	abs.f32 	%f413, %f412;
	setp.ltu.f32	%p884, %f413, 0f3F800000;
	@%p884 bra 	BB2_755;
	bra.uni 	BB2_754;

BB2_755:
	mul.f32 	%f1862, %f412, %f412;
	mov.f32 	%f1863, 0f3BA0C9F8;
	mov.f32 	%f1864, 0fBA1268FB;
	fma.rn.f32 	%f1865, %f1864, %f1862, %f1863;
	mov.f32 	%f1866, 0fBCDABFD4;
	fma.rn.f32 	%f1867, %f1865, %f1862, %f1866;
	mov.f32 	%f1868, 0f3DE70331;
	fma.rn.f32 	%f1869, %f1867, %f1862, %f1868;
	mov.f32 	%f1870, 0fBEC09330;
	fma.rn.f32 	%f1871, %f1869, %f1862, %f1870;
	mov.f32 	%f1872, 0f3F906EBA;
	fma.rn.f32 	%f1873, %f1871, %f1862, %f1872;
	mul.f32 	%f3040, %f412, %f1873;
	bra.uni 	BB2_756;

BB2_754:
	mov.f32 	%f1844, 0f3A03BB71;
	mov.f32 	%f1845, 0fB7B730FB;
	fma.rn.f32 	%f1846, %f1845, %f413, %f1844;
	mov.f32 	%f1847, 0fBBACA3B3;
	fma.rn.f32 	%f1848, %f1846, %f413, %f1847;
	mov.f32 	%f1849, 0f3D0A7445;
	fma.rn.f32 	%f1850, %f1848, %f413, %f1849;
	mov.f32 	%f1851, 0fBE1B3B75;
	fma.rn.f32 	%f1852, %f1850, %f413, %f1851;
	mov.f32 	%f1853, 0fBF6B385A;
	fma.rn.f32 	%f1854, %f1852, %f413, %f1853;
	mov.f32 	%f1855, 0fBFD0316E;
	fma.rn.f32 	%f1856, %f1854, %f413, %f1855;
	mov.f32 	%f1857, 0fBA031CCE;
	fma.rn.f32 	%f1858, %f1856, %f413, %f1857;
	ex2.approx.ftz.f32 	%f1859, %f1858;
	sub.f32 	%f1861, %f1740, %f1859;
	mov.b32 	 %r1056, %f1861;
	setp.ltu.f32	%p885, %f413, 0f407AD445;
	selp.b32	%r1057, %r1056, 1065353216, %p885;
	mov.b32 	 %r1058, %f412;
	and.b32  	%r1059, %r1058, -2147483648;
	or.b32  	%r1060, %r1057, %r1059;
	mov.b32 	 %f3040, %r1060;

BB2_756:
	sub.f32 	%f1876, %f3039, %f3040;
	mul.f32 	%f417, %f1876, 0f3F000000;
	div.rn.f32 	%f418, %f354, %f388;
	abs.f32 	%f419, %f418;
	setp.lt.f32	%p886, %f419, 0f00800000;
	mul.f32 	%f1877, %f419, 0f4B800000;
	selp.f32	%f1878, 0fC3170000, 0fC2FE0000, %p886;
	selp.f32	%f1879, %f1877, %f419, %p886;
	mov.b32 	 %r1061, %f1879;
	and.b32  	%r1062, %r1061, 8388607;
	or.b32  	%r1063, %r1062, 1065353216;
	mov.b32 	 %f1880, %r1063;
	shr.u32 	%r1064, %r1061, 23;
	cvt.rn.f32.u32	%f1881, %r1064;
	add.f32 	%f1882, %f1878, %f1881;
	setp.gt.f32	%p887, %f1880, 0f3FB504F3;
	mul.f32 	%f1883, %f1880, 0f3F000000;
	add.f32 	%f1884, %f1882, 0f3F800000;
	selp.f32	%f1885, %f1883, %f1880, %p887;
	selp.f32	%f1886, %f1884, %f1882, %p887;
	add.f32 	%f420, %f1885, 0fBF800000;
	add.f32 	%f1875, %f1885, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1874,%f1875;
	// inline asm
	add.f32 	%f422, %f420, %f420;
	mul.f32 	%f1887, %f1874, %f422;
	mul.f32 	%f1888, %f1887, %f1887;
	mov.f32 	%f1889, 0f3C4CAF63;
	mov.f32 	%f1890, 0f3B18F0FE;
	fma.rn.f32 	%f1891, %f1890, %f1888, %f1889;
	mov.f32 	%f1892, 0f3DAAAABD;
	fma.rn.f32 	%f1893, %f1891, %f1888, %f1892;
	mul.rn.f32 	%f1894, %f1893, %f1888;
	mul.rn.f32 	%f1895, %f1894, %f1887;
	sub.f32 	%f1896, %f420, %f1887;
	neg.f32 	%f1897, %f1887;
	add.f32 	%f1898, %f1896, %f1896;
	fma.rn.f32 	%f1899, %f1897, %f420, %f1898;
	mul.rn.f32 	%f1900, %f1874, %f1899;
	add.f32 	%f1901, %f1895, %f1887;
	sub.f32 	%f1902, %f1887, %f1901;
	add.f32 	%f1903, %f1895, %f1902;
	add.f32 	%f1904, %f1900, %f1903;
	add.f32 	%f1905, %f1901, %f1904;
	sub.f32 	%f1906, %f1901, %f1905;
	add.f32 	%f1907, %f1904, %f1906;
	mov.f32 	%f1908, 0f3F317200;
	mul.rn.f32 	%f423, %f1886, %f1908;
	mov.f32 	%f1909, 0f35BFBE8E;
	mul.rn.f32 	%f424, %f1886, %f1909;
	add.f32 	%f1910, %f423, %f1905;
	sub.f32 	%f1911, %f423, %f1910;
	add.f32 	%f1912, %f1905, %f1911;
	add.f32 	%f1913, %f1907, %f1912;
	add.f32 	%f1914, %f424, %f1913;
	add.f32 	%f1915, %f1910, %f1914;
	sub.f32 	%f1916, %f1910, %f1915;
	add.f32 	%f1917, %f1914, %f1916;
	mul.rn.f32 	%f1919, %f1743, %f1915;
	neg.f32 	%f1920, %f1919;
	fma.rn.f32 	%f1921, %f1743, %f1915, %f1920;
	fma.rn.f32 	%f1922, %f1743, %f1917, %f1921;
	mov.f32 	%f1923, 0f00000000;
	fma.rn.f32 	%f1924, %f1923, %f1915, %f1922;
	add.rn.f32 	%f1925, %f1919, %f1924;
	neg.f32 	%f1926, %f1925;
	add.rn.f32 	%f1927, %f1919, %f1926;
	add.rn.f32 	%f1928, %f1927, %f1924;
	mov.b32 	 %r1065, %f1925;
	setp.eq.s32	%p888, %r1065, 1118925336;
	add.s32 	%r1066, %r1065, -1;
	mov.b32 	 %f1929, %r1066;
	add.f32 	%f1930, %f1928, 0f37000000;
	selp.f32	%f1931, %f1929, %f1925, %p888;
	selp.f32	%f425, %f1930, %f1928, %p888;
	mul.f32 	%f1932, %f1931, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1933, %f1932;
	mov.f32 	%f1934, 0fBF317200;
	fma.rn.f32 	%f1935, %f1933, %f1934, %f1931;
	mov.f32 	%f1936, 0fB5BFBE8E;
	fma.rn.f32 	%f1937, %f1933, %f1936, %f1935;
	mul.f32 	%f1938, %f1937, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1939, %f1938;
	add.f32 	%f1940, %f1933, 0f00000000;
	ex2.approx.f32 	%f1941, %f1940;
	mul.f32 	%f1942, %f1939, %f1941;
	setp.lt.f32	%p889, %f1931, 0fC2D20000;
	selp.f32	%f1943, 0f00000000, %f1942, %p889;
	setp.gt.f32	%p890, %f1931, 0f42D20000;
	selp.f32	%f3041, 0f7F800000, %f1943, %p890;
	setp.eq.f32	%p891, %f3041, 0f7F800000;
	@%p891 bra 	BB2_758;

	fma.rn.f32 	%f3041, %f3041, %f425, %f3041;

BB2_758:
	setp.lt.f32	%p892, %f418, 0f00000000;
	setp.eq.f32	%p893, %f355, 0f3F800000;
	and.pred  	%p71, %p892, %p893;
	mov.b32 	 %r1067, %f3041;
	xor.b32  	%r1068, %r1067, -2147483648;
	mov.b32 	 %f1944, %r1068;
	selp.f32	%f3043, %f1944, %f3041, %p71;
	setp.eq.f32	%p894, %f418, 0f00000000;
	@%p894 bra 	BB2_761;
	bra.uni 	BB2_759;

BB2_761:
	add.f32 	%f1947, %f418, %f418;
	selp.f32	%f3043, %f1947, 0f00000000, %p893;
	bra.uni 	BB2_762;

BB2_759:
	setp.geu.f32	%p895, %f418, 0f00000000;
	@%p895 bra 	BB2_762;

	cvt.rzi.f32.f32	%f1946, %f1743;
	setp.neu.f32	%p896, %f1946, 0f40000000;
	selp.f32	%f3043, 0f7FFFFFFF, %f3043, %p896;

BB2_762:
	add.f32 	%f1948, %f419, 0f40000000;
	mov.b32 	 %r181, %f1948;
	setp.lt.s32	%p898, %r181, 2139095040;
	@%p898 bra 	BB2_767;

	setp.gtu.f32	%p899, %f419, 0f7F800000;
	@%p899 bra 	BB2_766;
	bra.uni 	BB2_764;

BB2_766:
	add.f32 	%f3043, %f418, 0f40000000;
	bra.uni 	BB2_767;

BB2_764:
	setp.neu.f32	%p900, %f419, 0f7F800000;
	@%p900 bra 	BB2_767;

	selp.f32	%f3043, 0fFF800000, 0f7F800000, %p71;

BB2_767:
	mul.f32 	%f1951, %f3043, 0fBF000000;
	setp.eq.f32	%p901, %f418, 0f3F800000;
	selp.f32	%f1952, 0fBF000000, %f1951, %p901;
	mul.f32 	%f1953, %f1952, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1954, %f1953;
	fma.rn.f32 	%f1956, %f1954, %f1934, %f1952;
	fma.rn.f32 	%f1958, %f1954, %f1936, %f1956;
	mul.f32 	%f1959, %f1958, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1960, %f1959;
	add.f32 	%f1961, %f1954, 0f00000000;
	ex2.approx.f32 	%f1962, %f1961;
	mul.f32 	%f1963, %f1960, %f1962;
	setp.lt.f32	%p902, %f1952, 0fC2D20000;
	selp.f32	%f1964, 0f00000000, %f1963, %p902;
	setp.gt.f32	%p903, %f1952, 0f42D20000;
	selp.f32	%f436, 0f7F800000, %f1964, %p903;
	div.rn.f32 	%f437, %f352, %f388;
	abs.f32 	%f438, %f437;
	setp.lt.f32	%p904, %f438, 0f00800000;
	mul.f32 	%f1965, %f438, 0f4B800000;
	selp.f32	%f1966, 0fC3170000, 0fC2FE0000, %p904;
	selp.f32	%f1967, %f1965, %f438, %p904;
	mov.b32 	 %r1069, %f1967;
	and.b32  	%r1070, %r1069, 8388607;
	or.b32  	%r1071, %r1070, 1065353216;
	mov.b32 	 %f1968, %r1071;
	shr.u32 	%r1072, %r1069, 23;
	cvt.rn.f32.u32	%f1969, %r1072;
	add.f32 	%f1970, %f1966, %f1969;
	setp.gt.f32	%p905, %f1968, 0f3FB504F3;
	mul.f32 	%f1971, %f1968, 0f3F000000;
	add.f32 	%f1972, %f1970, 0f3F800000;
	selp.f32	%f1973, %f1971, %f1968, %p905;
	selp.f32	%f1974, %f1972, %f1970, %p905;
	add.f32 	%f439, %f1973, 0fBF800000;
	add.f32 	%f1950, %f1973, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1949,%f1950;
	// inline asm
	add.f32 	%f441, %f439, %f439;
	mul.f32 	%f1975, %f1949, %f441;
	mul.f32 	%f1976, %f1975, %f1975;
	fma.rn.f32 	%f1979, %f1890, %f1976, %f1889;
	fma.rn.f32 	%f1981, %f1979, %f1976, %f1892;
	mul.rn.f32 	%f1982, %f1981, %f1976;
	mul.rn.f32 	%f1983, %f1982, %f1975;
	sub.f32 	%f1984, %f439, %f1975;
	neg.f32 	%f1985, %f1975;
	add.f32 	%f1986, %f1984, %f1984;
	fma.rn.f32 	%f1987, %f1985, %f439, %f1986;
	mul.rn.f32 	%f1988, %f1949, %f1987;
	add.f32 	%f1989, %f1983, %f1975;
	sub.f32 	%f1990, %f1975, %f1989;
	add.f32 	%f1991, %f1983, %f1990;
	add.f32 	%f1992, %f1988, %f1991;
	add.f32 	%f1993, %f1989, %f1992;
	sub.f32 	%f1994, %f1989, %f1993;
	add.f32 	%f1995, %f1992, %f1994;
	mul.rn.f32 	%f442, %f1974, %f1908;
	mul.rn.f32 	%f443, %f1974, %f1909;
	add.f32 	%f1998, %f442, %f1993;
	sub.f32 	%f1999, %f442, %f1998;
	add.f32 	%f2000, %f1993, %f1999;
	add.f32 	%f2001, %f1995, %f2000;
	add.f32 	%f2002, %f443, %f2001;
	add.f32 	%f2003, %f1998, %f2002;
	sub.f32 	%f2004, %f1998, %f2003;
	add.f32 	%f2005, %f2002, %f2004;
	mul.rn.f32 	%f2007, %f1743, %f2003;
	neg.f32 	%f2008, %f2007;
	fma.rn.f32 	%f2009, %f1743, %f2003, %f2008;
	fma.rn.f32 	%f2010, %f1743, %f2005, %f2009;
	fma.rn.f32 	%f2012, %f1923, %f2003, %f2010;
	add.rn.f32 	%f2013, %f2007, %f2012;
	neg.f32 	%f2014, %f2013;
	add.rn.f32 	%f2015, %f2007, %f2014;
	add.rn.f32 	%f2016, %f2015, %f2012;
	mov.b32 	 %r1073, %f2013;
	setp.eq.s32	%p906, %r1073, 1118925336;
	add.s32 	%r1074, %r1073, -1;
	mov.b32 	 %f2017, %r1074;
	add.f32 	%f2018, %f2016, 0f37000000;
	selp.f32	%f2019, %f2017, %f2013, %p906;
	selp.f32	%f444, %f2018, %f2016, %p906;
	mul.f32 	%f2020, %f2019, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2021, %f2020;
	fma.rn.f32 	%f2022, %f2021, %f1934, %f2019;
	fma.rn.f32 	%f2023, %f2021, %f1936, %f2022;
	mul.f32 	%f2024, %f2023, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2025, %f2024;
	add.f32 	%f2026, %f2021, 0f00000000;
	ex2.approx.f32 	%f2027, %f2026;
	mul.f32 	%f2028, %f2025, %f2027;
	setp.lt.f32	%p907, %f2019, 0fC2D20000;
	selp.f32	%f2029, 0f00000000, %f2028, %p907;
	setp.gt.f32	%p908, %f2019, 0f42D20000;
	selp.f32	%f3044, 0f7F800000, %f2029, %p908;
	setp.eq.f32	%p909, %f3044, 0f7F800000;
	@%p909 bra 	BB2_769;

	fma.rn.f32 	%f3044, %f3044, %f444, %f3044;

BB2_769:
	setp.lt.f32	%p910, %f437, 0f00000000;
	and.pred  	%p72, %p910, %p893;
	mov.b32 	 %r1075, %f3044;
	xor.b32  	%r1076, %r1075, -2147483648;
	mov.b32 	 %f2030, %r1076;
	selp.f32	%f3046, %f2030, %f3044, %p72;
	setp.eq.f32	%p912, %f437, 0f00000000;
	@%p912 bra 	BB2_772;
	bra.uni 	BB2_770;

BB2_772:
	add.f32 	%f2033, %f437, %f437;
	selp.f32	%f3046, %f2033, 0f00000000, %p893;
	bra.uni 	BB2_773;

BB2_770:
	setp.geu.f32	%p913, %f437, 0f00000000;
	@%p913 bra 	BB2_773;

	cvt.rzi.f32.f32	%f2032, %f1743;
	setp.neu.f32	%p914, %f2032, 0f40000000;
	selp.f32	%f3046, 0f7FFFFFFF, %f3046, %p914;

BB2_773:
	add.f32 	%f2034, %f438, 0f40000000;
	mov.b32 	 %r182, %f2034;
	setp.lt.s32	%p916, %r182, 2139095040;
	@%p916 bra 	BB2_778;

	setp.gtu.f32	%p917, %f438, 0f7F800000;
	@%p917 bra 	BB2_777;
	bra.uni 	BB2_775;

BB2_777:
	add.f32 	%f3046, %f437, 0f40000000;
	bra.uni 	BB2_778;

BB2_775:
	setp.neu.f32	%p918, %f438, 0f7F800000;
	@%p918 bra 	BB2_778;

	selp.f32	%f3046, 0fFF800000, 0f7F800000, %p72;

BB2_778:
	mul.f32 	%f2037, %f3046, 0fBF000000;
	setp.eq.f32	%p919, %f437, 0f3F800000;
	selp.f32	%f2038, 0fBF000000, %f2037, %p919;
	mul.f32 	%f2039, %f2038, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2040, %f2039;
	fma.rn.f32 	%f2042, %f2040, %f1934, %f2038;
	fma.rn.f32 	%f2044, %f2040, %f1936, %f2042;
	mul.f32 	%f2045, %f2044, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2046, %f2045;
	add.f32 	%f2047, %f2040, 0f00000000;
	ex2.approx.f32 	%f2048, %f2047;
	mul.f32 	%f2049, %f2046, %f2048;
	setp.lt.f32	%p920, %f2038, 0fC2D20000;
	selp.f32	%f2050, 0f00000000, %f2049, %p920;
	setp.gt.f32	%p921, %f2038, 0f42D20000;
	selp.f32	%f2051, 0f7F800000, %f2050, %p921;
	sub.f32 	%f2052, %f436, %f2051;
	div.rn.f32 	%f455, %f350, %f388;
	mul.f32 	%f2053, %f455, %f2052;
	mul.f32 	%f456, %f417, %f2053;
	add.f32 	%f2054, %f403, 0f3F800000;
	sub.f32 	%f2055, %f2054, %f3018;
	div.rn.f32 	%f457, %f2055, %f390;
	abs.f32 	%f458, %f457;
	setp.lt.f32	%p922, %f458, 0f00800000;
	mul.f32 	%f2056, %f458, 0f4B800000;
	selp.f32	%f2057, 0fC3170000, 0fC2FE0000, %p922;
	selp.f32	%f2058, %f2056, %f458, %p922;
	mov.b32 	 %r1077, %f2058;
	and.b32  	%r1078, %r1077, 8388607;
	or.b32  	%r1079, %r1078, 1065353216;
	mov.b32 	 %f2059, %r1079;
	shr.u32 	%r1080, %r1077, 23;
	cvt.rn.f32.u32	%f2060, %r1080;
	add.f32 	%f2061, %f2057, %f2060;
	setp.gt.f32	%p923, %f2059, 0f3FB504F3;
	mul.f32 	%f2062, %f2059, 0f3F000000;
	add.f32 	%f2063, %f2061, 0f3F800000;
	selp.f32	%f2064, %f2062, %f2059, %p923;
	selp.f32	%f2065, %f2063, %f2061, %p923;
	add.f32 	%f459, %f2064, 0fBF800000;
	add.f32 	%f2036, %f2064, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2035,%f2036;
	// inline asm
	add.f32 	%f461, %f459, %f459;
	mul.f32 	%f2066, %f2035, %f461;
	mul.f32 	%f2067, %f2066, %f2066;
	fma.rn.f32 	%f2070, %f1890, %f2067, %f1889;
	fma.rn.f32 	%f2072, %f2070, %f2067, %f1892;
	mul.rn.f32 	%f2073, %f2072, %f2067;
	mul.rn.f32 	%f2074, %f2073, %f2066;
	sub.f32 	%f2075, %f459, %f2066;
	neg.f32 	%f2076, %f2066;
	add.f32 	%f2077, %f2075, %f2075;
	fma.rn.f32 	%f2078, %f2076, %f459, %f2077;
	mul.rn.f32 	%f2079, %f2035, %f2078;
	add.f32 	%f2080, %f2074, %f2066;
	sub.f32 	%f2081, %f2066, %f2080;
	add.f32 	%f2082, %f2074, %f2081;
	add.f32 	%f2083, %f2079, %f2082;
	add.f32 	%f2084, %f2080, %f2083;
	sub.f32 	%f2085, %f2080, %f2084;
	add.f32 	%f2086, %f2083, %f2085;
	mul.rn.f32 	%f462, %f2065, %f1908;
	mul.rn.f32 	%f463, %f2065, %f1909;
	add.f32 	%f2089, %f462, %f2084;
	sub.f32 	%f2090, %f462, %f2089;
	add.f32 	%f2091, %f2084, %f2090;
	add.f32 	%f2092, %f2086, %f2091;
	add.f32 	%f2093, %f463, %f2092;
	add.f32 	%f2094, %f2089, %f2093;
	sub.f32 	%f2095, %f2089, %f2094;
	add.f32 	%f2096, %f2093, %f2095;
	mul.rn.f32 	%f2098, %f1743, %f2094;
	neg.f32 	%f2099, %f2098;
	fma.rn.f32 	%f2100, %f1743, %f2094, %f2099;
	fma.rn.f32 	%f2101, %f1743, %f2096, %f2100;
	fma.rn.f32 	%f2103, %f1923, %f2094, %f2101;
	add.rn.f32 	%f2104, %f2098, %f2103;
	neg.f32 	%f2105, %f2104;
	add.rn.f32 	%f2106, %f2098, %f2105;
	add.rn.f32 	%f2107, %f2106, %f2103;
	mov.b32 	 %r1081, %f2104;
	setp.eq.s32	%p924, %r1081, 1118925336;
	add.s32 	%r1082, %r1081, -1;
	mov.b32 	 %f2108, %r1082;
	add.f32 	%f2109, %f2107, 0f37000000;
	selp.f32	%f2110, %f2108, %f2104, %p924;
	selp.f32	%f464, %f2109, %f2107, %p924;
	mul.f32 	%f2111, %f2110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2112, %f2111;
	fma.rn.f32 	%f2113, %f2112, %f1934, %f2110;
	fma.rn.f32 	%f2114, %f2112, %f1936, %f2113;
	mul.f32 	%f2115, %f2114, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2116, %f2115;
	add.f32 	%f2117, %f2112, 0f00000000;
	ex2.approx.f32 	%f2118, %f2117;
	mul.f32 	%f2119, %f2116, %f2118;
	setp.lt.f32	%p925, %f2110, 0fC2D20000;
	selp.f32	%f2120, 0f00000000, %f2119, %p925;
	setp.gt.f32	%p926, %f2110, 0f42D20000;
	selp.f32	%f3047, 0f7F800000, %f2120, %p926;
	setp.eq.f32	%p927, %f3047, 0f7F800000;
	@%p927 bra 	BB2_780;

	fma.rn.f32 	%f3047, %f3047, %f464, %f3047;

BB2_780:
	setp.lt.f32	%p928, %f457, 0f00000000;
	and.pred  	%p73, %p928, %p893;
	mov.b32 	 %r1083, %f3047;
	xor.b32  	%r1084, %r1083, -2147483648;
	mov.b32 	 %f2121, %r1084;
	selp.f32	%f3049, %f2121, %f3047, %p73;
	setp.eq.f32	%p930, %f457, 0f00000000;
	@%p930 bra 	BB2_783;
	bra.uni 	BB2_781;

BB2_783:
	add.f32 	%f2124, %f457, %f457;
	selp.f32	%f3049, %f2124, 0f00000000, %p893;
	bra.uni 	BB2_784;

BB2_781:
	setp.geu.f32	%p931, %f457, 0f00000000;
	@%p931 bra 	BB2_784;

	cvt.rzi.f32.f32	%f2123, %f1743;
	setp.neu.f32	%p932, %f2123, 0f40000000;
	selp.f32	%f3049, 0f7FFFFFFF, %f3049, %p932;

BB2_784:
	add.f32 	%f2125, %f458, 0f40000000;
	mov.b32 	 %r183, %f2125;
	setp.lt.s32	%p934, %r183, 2139095040;
	@%p934 bra 	BB2_789;

	setp.gtu.f32	%p935, %f458, 0f7F800000;
	@%p935 bra 	BB2_788;
	bra.uni 	BB2_786;

BB2_788:
	add.f32 	%f3049, %f457, 0f40000000;
	bra.uni 	BB2_789;

BB2_786:
	setp.neu.f32	%p936, %f458, 0f7F800000;
	@%p936 bra 	BB2_789;

	selp.f32	%f3049, 0fFF800000, 0f7F800000, %p73;

BB2_789:
	mul.f32 	%f2128, %f3049, 0fBF000000;
	setp.eq.f32	%p937, %f457, 0f3F800000;
	selp.f32	%f2129, 0fBF000000, %f2128, %p937;
	mul.f32 	%f2130, %f2129, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2131, %f2130;
	fma.rn.f32 	%f2133, %f2131, %f1934, %f2129;
	fma.rn.f32 	%f2135, %f2131, %f1936, %f2133;
	mul.f32 	%f2136, %f2135, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2137, %f2136;
	add.f32 	%f2138, %f2131, 0f00000000;
	ex2.approx.f32 	%f2139, %f2138;
	mul.f32 	%f2140, %f2137, %f2139;
	setp.lt.f32	%p938, %f2129, 0fC2D20000;
	selp.f32	%f2141, 0f00000000, %f2140, %p938;
	setp.gt.f32	%p939, %f2129, 0f42D20000;
	selp.f32	%f475, 0f7F800000, %f2141, %p939;
	div.rn.f32 	%f476, %f404, %f390;
	abs.f32 	%f477, %f476;
	setp.lt.f32	%p940, %f477, 0f00800000;
	mul.f32 	%f2142, %f477, 0f4B800000;
	selp.f32	%f2143, 0fC3170000, 0fC2FE0000, %p940;
	selp.f32	%f2144, %f2142, %f477, %p940;
	mov.b32 	 %r1085, %f2144;
	and.b32  	%r1086, %r1085, 8388607;
	or.b32  	%r1087, %r1086, 1065353216;
	mov.b32 	 %f2145, %r1087;
	shr.u32 	%r1088, %r1085, 23;
	cvt.rn.f32.u32	%f2146, %r1088;
	add.f32 	%f2147, %f2143, %f2146;
	setp.gt.f32	%p941, %f2145, 0f3FB504F3;
	mul.f32 	%f2148, %f2145, 0f3F000000;
	add.f32 	%f2149, %f2147, 0f3F800000;
	selp.f32	%f2150, %f2148, %f2145, %p941;
	selp.f32	%f2151, %f2149, %f2147, %p941;
	add.f32 	%f478, %f2150, 0fBF800000;
	add.f32 	%f2127, %f2150, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2126,%f2127;
	// inline asm
	add.f32 	%f480, %f478, %f478;
	mul.f32 	%f2152, %f2126, %f480;
	mul.f32 	%f2153, %f2152, %f2152;
	fma.rn.f32 	%f2156, %f1890, %f2153, %f1889;
	fma.rn.f32 	%f2158, %f2156, %f2153, %f1892;
	mul.rn.f32 	%f2159, %f2158, %f2153;
	mul.rn.f32 	%f2160, %f2159, %f2152;
	sub.f32 	%f2161, %f478, %f2152;
	neg.f32 	%f2162, %f2152;
	add.f32 	%f2163, %f2161, %f2161;
	fma.rn.f32 	%f2164, %f2162, %f478, %f2163;
	mul.rn.f32 	%f2165, %f2126, %f2164;
	add.f32 	%f2166, %f2160, %f2152;
	sub.f32 	%f2167, %f2152, %f2166;
	add.f32 	%f2168, %f2160, %f2167;
	add.f32 	%f2169, %f2165, %f2168;
	add.f32 	%f2170, %f2166, %f2169;
	sub.f32 	%f2171, %f2166, %f2170;
	add.f32 	%f2172, %f2169, %f2171;
	mul.rn.f32 	%f481, %f2151, %f1908;
	mul.rn.f32 	%f482, %f2151, %f1909;
	add.f32 	%f2175, %f481, %f2170;
	sub.f32 	%f2176, %f481, %f2175;
	add.f32 	%f2177, %f2170, %f2176;
	add.f32 	%f2178, %f2172, %f2177;
	add.f32 	%f2179, %f482, %f2178;
	add.f32 	%f2180, %f2175, %f2179;
	sub.f32 	%f2181, %f2175, %f2180;
	add.f32 	%f2182, %f2179, %f2181;
	mul.rn.f32 	%f2184, %f1743, %f2180;
	neg.f32 	%f2185, %f2184;
	fma.rn.f32 	%f2186, %f1743, %f2180, %f2185;
	fma.rn.f32 	%f2187, %f1743, %f2182, %f2186;
	fma.rn.f32 	%f2189, %f1923, %f2180, %f2187;
	add.rn.f32 	%f2190, %f2184, %f2189;
	neg.f32 	%f2191, %f2190;
	add.rn.f32 	%f2192, %f2184, %f2191;
	add.rn.f32 	%f2193, %f2192, %f2189;
	mov.b32 	 %r1089, %f2190;
	setp.eq.s32	%p942, %r1089, 1118925336;
	add.s32 	%r1090, %r1089, -1;
	mov.b32 	 %f2194, %r1090;
	add.f32 	%f2195, %f2193, 0f37000000;
	selp.f32	%f2196, %f2194, %f2190, %p942;
	selp.f32	%f483, %f2195, %f2193, %p942;
	mul.f32 	%f2197, %f2196, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2198, %f2197;
	fma.rn.f32 	%f2199, %f2198, %f1934, %f2196;
	fma.rn.f32 	%f2200, %f2198, %f1936, %f2199;
	mul.f32 	%f2201, %f2200, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2202, %f2201;
	add.f32 	%f2203, %f2198, 0f00000000;
	ex2.approx.f32 	%f2204, %f2203;
	mul.f32 	%f2205, %f2202, %f2204;
	setp.lt.f32	%p943, %f2196, 0fC2D20000;
	selp.f32	%f2206, 0f00000000, %f2205, %p943;
	setp.gt.f32	%p944, %f2196, 0f42D20000;
	selp.f32	%f3050, 0f7F800000, %f2206, %p944;
	setp.eq.f32	%p945, %f3050, 0f7F800000;
	@%p945 bra 	BB2_791;

	fma.rn.f32 	%f3050, %f3050, %f483, %f3050;

BB2_791:
	setp.lt.f32	%p946, %f476, 0f00000000;
	and.pred  	%p74, %p946, %p893;
	mov.b32 	 %r1091, %f3050;
	xor.b32  	%r1092, %r1091, -2147483648;
	mov.b32 	 %f2207, %r1092;
	selp.f32	%f3052, %f2207, %f3050, %p74;
	setp.eq.f32	%p948, %f476, 0f00000000;
	@%p948 bra 	BB2_794;
	bra.uni 	BB2_792;

BB2_794:
	add.f32 	%f2210, %f476, %f476;
	selp.f32	%f3052, %f2210, 0f00000000, %p893;
	bra.uni 	BB2_795;

BB2_792:
	setp.geu.f32	%p949, %f476, 0f00000000;
	@%p949 bra 	BB2_795;

	cvt.rzi.f32.f32	%f2209, %f1743;
	setp.neu.f32	%p950, %f2209, 0f40000000;
	selp.f32	%f3052, 0f7FFFFFFF, %f3052, %p950;

BB2_795:
	add.f32 	%f2211, %f477, 0f40000000;
	mov.b32 	 %r184, %f2211;
	setp.lt.s32	%p952, %r184, 2139095040;
	@%p952 bra 	BB2_800;

	setp.gtu.f32	%p953, %f477, 0f7F800000;
	@%p953 bra 	BB2_799;
	bra.uni 	BB2_797;

BB2_799:
	add.f32 	%f3052, %f476, 0f40000000;
	bra.uni 	BB2_800;

BB2_797:
	setp.neu.f32	%p954, %f477, 0f7F800000;
	@%p954 bra 	BB2_800;

	selp.f32	%f3052, 0fFF800000, 0f7F800000, %p74;

BB2_800:
	mul.f32 	%f2214, %f3052, 0fBF000000;
	setp.eq.f32	%p955, %f476, 0f3F800000;
	selp.f32	%f2215, 0fBF000000, %f2214, %p955;
	mul.f32 	%f2216, %f2215, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2217, %f2216;
	fma.rn.f32 	%f2219, %f2217, %f1934, %f2215;
	fma.rn.f32 	%f2221, %f2217, %f1936, %f2219;
	mul.f32 	%f2222, %f2221, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2223, %f2222;
	add.f32 	%f2224, %f2217, 0f00000000;
	ex2.approx.f32 	%f2225, %f2224;
	mul.f32 	%f2226, %f2223, %f2225;
	setp.lt.f32	%p956, %f2215, 0fC2D20000;
	selp.f32	%f2227, 0f00000000, %f2226, %p956;
	setp.gt.f32	%p957, %f2215, 0f42D20000;
	selp.f32	%f2228, 0f7F800000, %f2227, %p957;
	sub.f32 	%f2229, %f475, %f2228;
	div.rn.f32 	%f494, %f350, %f390;
	mul.f32 	%f2230, %f494, %f2229;
	mul.f32 	%f495, %f402, %f2230;
	// inline asm
	rcp.approx.ftz.f32 %f2212,%f1875;
	// inline asm
	mul.f32 	%f2231, %f2212, %f422;
	mul.f32 	%f2232, %f2231, %f2231;
	fma.rn.f32 	%f2235, %f1890, %f2232, %f1889;
	fma.rn.f32 	%f2237, %f2235, %f2232, %f1892;
	mul.rn.f32 	%f2238, %f2237, %f2232;
	mul.rn.f32 	%f2239, %f2238, %f2231;
	sub.f32 	%f2240, %f420, %f2231;
	neg.f32 	%f2241, %f2231;
	add.f32 	%f2242, %f2240, %f2240;
	fma.rn.f32 	%f2243, %f2241, %f420, %f2242;
	mul.rn.f32 	%f2244, %f2212, %f2243;
	add.f32 	%f2245, %f2239, %f2231;
	sub.f32 	%f2246, %f2231, %f2245;
	add.f32 	%f2247, %f2239, %f2246;
	add.f32 	%f2248, %f2244, %f2247;
	add.f32 	%f2249, %f2245, %f2248;
	sub.f32 	%f2250, %f2245, %f2249;
	add.f32 	%f2251, %f2248, %f2250;
	add.f32 	%f2252, %f423, %f2249;
	sub.f32 	%f2253, %f423, %f2252;
	add.f32 	%f2254, %f2249, %f2253;
	add.f32 	%f2255, %f2251, %f2254;
	add.f32 	%f2256, %f424, %f2255;
	add.f32 	%f2257, %f2252, %f2256;
	sub.f32 	%f2258, %f2252, %f2257;
	add.f32 	%f2259, %f2256, %f2258;
	mul.rn.f32 	%f2261, %f1743, %f2257;
	neg.f32 	%f2262, %f2261;
	fma.rn.f32 	%f2263, %f1743, %f2257, %f2262;
	fma.rn.f32 	%f2264, %f1743, %f2259, %f2263;
	fma.rn.f32 	%f2266, %f1923, %f2257, %f2264;
	add.rn.f32 	%f2267, %f2261, %f2266;
	neg.f32 	%f2268, %f2267;
	add.rn.f32 	%f2269, %f2261, %f2268;
	add.rn.f32 	%f2270, %f2269, %f2266;
	mov.b32 	 %r1093, %f2267;
	setp.eq.s32	%p958, %r1093, 1118925336;
	add.s32 	%r1094, %r1093, -1;
	mov.b32 	 %f2271, %r1094;
	add.f32 	%f2272, %f2270, 0f37000000;
	selp.f32	%f2273, %f2271, %f2267, %p958;
	selp.f32	%f496, %f2272, %f2270, %p958;
	mul.f32 	%f2274, %f2273, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2275, %f2274;
	fma.rn.f32 	%f2276, %f2275, %f1934, %f2273;
	fma.rn.f32 	%f2277, %f2275, %f1936, %f2276;
	mul.f32 	%f2278, %f2277, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2279, %f2278;
	add.f32 	%f2280, %f2275, 0f00000000;
	ex2.approx.f32 	%f2281, %f2280;
	mul.f32 	%f2282, %f2279, %f2281;
	setp.lt.f32	%p959, %f2273, 0fC2D20000;
	selp.f32	%f2283, 0f00000000, %f2282, %p959;
	setp.gt.f32	%p960, %f2273, 0f42D20000;
	selp.f32	%f3053, 0f7F800000, %f2283, %p960;
	setp.eq.f32	%p961, %f3053, 0f7F800000;
	@%p961 bra 	BB2_802;

	fma.rn.f32 	%f3053, %f3053, %f496, %f3053;

BB2_802:
	mov.b32 	 %r1095, %f3053;
	xor.b32  	%r1096, %r1095, -2147483648;
	mov.b32 	 %f2284, %r1096;
	selp.f32	%f3055, %f2284, %f3053, %p71;
	@%p894 bra 	BB2_805;
	bra.uni 	BB2_803;

BB2_805:
	add.f32 	%f2287, %f418, %f418;
	selp.f32	%f3055, %f2287, 0f00000000, %p893;
	bra.uni 	BB2_806;

BB2_803:
	setp.geu.f32	%p963, %f418, 0f00000000;
	@%p963 bra 	BB2_806;

	cvt.rzi.f32.f32	%f2286, %f1743;
	setp.neu.f32	%p964, %f2286, 0f40000000;
	selp.f32	%f3055, 0f7FFFFFFF, %f3055, %p964;

BB2_806:
	@%p898 bra 	BB2_811;

	setp.gtu.f32	%p967, %f419, 0f7F800000;
	@%p967 bra 	BB2_810;
	bra.uni 	BB2_808;

BB2_810:
	add.f32 	%f3055, %f418, 0f40000000;
	bra.uni 	BB2_811;

BB2_808:
	setp.neu.f32	%p968, %f419, 0f7F800000;
	@%p968 bra 	BB2_811;

	selp.f32	%f3055, 0fFF800000, 0f7F800000, %p71;

BB2_811:
	mul.f32 	%f2290, %f3055, 0fBF000000;
	selp.f32	%f2291, 0fBF000000, %f2290, %p901;
	mul.f32 	%f2292, %f2291, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2293, %f2292;
	fma.rn.f32 	%f2295, %f2293, %f1934, %f2291;
	fma.rn.f32 	%f2297, %f2293, %f1936, %f2295;
	mul.f32 	%f2298, %f2297, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2299, %f2298;
	add.f32 	%f2300, %f2293, 0f00000000;
	ex2.approx.f32 	%f2301, %f2300;
	mul.f32 	%f2302, %f2299, %f2301;
	setp.lt.f32	%p970, %f2291, 0fC2D20000;
	selp.f32	%f2303, 0f00000000, %f2302, %p970;
	setp.gt.f32	%p971, %f2291, 0f42D20000;
	selp.f32	%f507, 0f7F800000, %f2303, %p971;
	// inline asm
	rcp.approx.ftz.f32 %f2288,%f1950;
	// inline asm
	mul.f32 	%f2304, %f2288, %f441;
	mul.f32 	%f2305, %f2304, %f2304;
	fma.rn.f32 	%f2308, %f1890, %f2305, %f1889;
	fma.rn.f32 	%f2310, %f2308, %f2305, %f1892;
	mul.rn.f32 	%f2311, %f2310, %f2305;
	mul.rn.f32 	%f2312, %f2311, %f2304;
	sub.f32 	%f2313, %f439, %f2304;
	neg.f32 	%f2314, %f2304;
	add.f32 	%f2315, %f2313, %f2313;
	fma.rn.f32 	%f2316, %f2314, %f439, %f2315;
	mul.rn.f32 	%f2317, %f2288, %f2316;
	add.f32 	%f2318, %f2312, %f2304;
	sub.f32 	%f2319, %f2304, %f2318;
	add.f32 	%f2320, %f2312, %f2319;
	add.f32 	%f2321, %f2317, %f2320;
	add.f32 	%f2322, %f2318, %f2321;
	sub.f32 	%f2323, %f2318, %f2322;
	add.f32 	%f2324, %f2321, %f2323;
	add.f32 	%f2325, %f442, %f2322;
	sub.f32 	%f2326, %f442, %f2325;
	add.f32 	%f2327, %f2322, %f2326;
	add.f32 	%f2328, %f2324, %f2327;
	add.f32 	%f2329, %f443, %f2328;
	add.f32 	%f2330, %f2325, %f2329;
	sub.f32 	%f2331, %f2325, %f2330;
	add.f32 	%f2332, %f2329, %f2331;
	mul.rn.f32 	%f2334, %f1743, %f2330;
	neg.f32 	%f2335, %f2334;
	fma.rn.f32 	%f2336, %f1743, %f2330, %f2335;
	fma.rn.f32 	%f2337, %f1743, %f2332, %f2336;
	fma.rn.f32 	%f2339, %f1923, %f2330, %f2337;
	add.rn.f32 	%f2340, %f2334, %f2339;
	neg.f32 	%f2341, %f2340;
	add.rn.f32 	%f2342, %f2334, %f2341;
	add.rn.f32 	%f2343, %f2342, %f2339;
	mov.b32 	 %r1097, %f2340;
	setp.eq.s32	%p972, %r1097, 1118925336;
	add.s32 	%r1098, %r1097, -1;
	mov.b32 	 %f2344, %r1098;
	add.f32 	%f2345, %f2343, 0f37000000;
	selp.f32	%f2346, %f2344, %f2340, %p972;
	selp.f32	%f508, %f2345, %f2343, %p972;
	mul.f32 	%f2347, %f2346, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2348, %f2347;
	fma.rn.f32 	%f2349, %f2348, %f1934, %f2346;
	fma.rn.f32 	%f2350, %f2348, %f1936, %f2349;
	mul.f32 	%f2351, %f2350, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2352, %f2351;
	add.f32 	%f2353, %f2348, 0f00000000;
	ex2.approx.f32 	%f2354, %f2353;
	mul.f32 	%f2355, %f2352, %f2354;
	setp.lt.f32	%p973, %f2346, 0fC2D20000;
	selp.f32	%f2356, 0f00000000, %f2355, %p973;
	setp.gt.f32	%p974, %f2346, 0f42D20000;
	selp.f32	%f3056, 0f7F800000, %f2356, %p974;
	setp.eq.f32	%p975, %f3056, 0f7F800000;
	@%p975 bra 	BB2_813;

	fma.rn.f32 	%f3056, %f3056, %f508, %f3056;

BB2_813:
	mov.b32 	 %r1099, %f3056;
	xor.b32  	%r1100, %r1099, -2147483648;
	mov.b32 	 %f2357, %r1100;
	selp.f32	%f3058, %f2357, %f3056, %p72;
	@%p912 bra 	BB2_816;
	bra.uni 	BB2_814;

BB2_816:
	add.f32 	%f2360, %f437, %f437;
	selp.f32	%f3058, %f2360, 0f00000000, %p893;
	bra.uni 	BB2_817;

BB2_814:
	setp.geu.f32	%p977, %f437, 0f00000000;
	@%p977 bra 	BB2_817;

	cvt.rzi.f32.f32	%f2359, %f1743;
	setp.neu.f32	%p978, %f2359, 0f40000000;
	selp.f32	%f3058, 0f7FFFFFFF, %f3058, %p978;

BB2_817:
	@%p916 bra 	BB2_822;

	setp.gtu.f32	%p981, %f438, 0f7F800000;
	@%p981 bra 	BB2_821;
	bra.uni 	BB2_819;

BB2_821:
	add.f32 	%f3058, %f437, 0f40000000;
	bra.uni 	BB2_822;

BB2_819:
	setp.neu.f32	%p982, %f438, 0f7F800000;
	@%p982 bra 	BB2_822;

	selp.f32	%f3058, 0fFF800000, 0f7F800000, %p72;

BB2_822:
	mul.f32 	%f2363, %f3058, 0fBF000000;
	selp.f32	%f2364, 0fBF000000, %f2363, %p919;
	mul.f32 	%f2365, %f2364, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2366, %f2365;
	fma.rn.f32 	%f2368, %f2366, %f1934, %f2364;
	fma.rn.f32 	%f2370, %f2366, %f1936, %f2368;
	mul.f32 	%f2371, %f2370, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2372, %f2371;
	add.f32 	%f2373, %f2366, 0f00000000;
	ex2.approx.f32 	%f2374, %f2373;
	mul.f32 	%f2375, %f2372, %f2374;
	setp.lt.f32	%p984, %f2364, 0fC2D20000;
	selp.f32	%f2376, 0f00000000, %f2375, %p984;
	setp.gt.f32	%p985, %f2364, 0f42D20000;
	selp.f32	%f2377, 0f7F800000, %f2376, %p985;
	mul.f32 	%f2378, %f352, %f2377;
	mul.f32 	%f2379, %f353, %f507;
	sub.f32 	%f2380, %f2379, %f2378;
	div.rn.f32 	%f2381, %f455, %f388;
	mul.f32 	%f2382, %f2381, %f2380;
	mul.f32 	%f519, %f417, %f2382;
	// inline asm
	rcp.approx.ftz.f32 %f2361,%f2036;
	// inline asm
	mul.f32 	%f2383, %f2361, %f461;
	mul.f32 	%f2384, %f2383, %f2383;
	fma.rn.f32 	%f2387, %f1890, %f2384, %f1889;
	fma.rn.f32 	%f2389, %f2387, %f2384, %f1892;
	mul.rn.f32 	%f2390, %f2389, %f2384;
	mul.rn.f32 	%f2391, %f2390, %f2383;
	sub.f32 	%f2392, %f459, %f2383;
	neg.f32 	%f2393, %f2383;
	add.f32 	%f2394, %f2392, %f2392;
	fma.rn.f32 	%f2395, %f2393, %f459, %f2394;
	mul.rn.f32 	%f2396, %f2361, %f2395;
	add.f32 	%f2397, %f2391, %f2383;
	sub.f32 	%f2398, %f2383, %f2397;
	add.f32 	%f2399, %f2391, %f2398;
	add.f32 	%f2400, %f2396, %f2399;
	add.f32 	%f2401, %f2397, %f2400;
	sub.f32 	%f2402, %f2397, %f2401;
	add.f32 	%f2403, %f2400, %f2402;
	add.f32 	%f2404, %f462, %f2401;
	sub.f32 	%f2405, %f462, %f2404;
	add.f32 	%f2406, %f2401, %f2405;
	add.f32 	%f2407, %f2403, %f2406;
	add.f32 	%f2408, %f463, %f2407;
	add.f32 	%f2409, %f2404, %f2408;
	sub.f32 	%f2410, %f2404, %f2409;
	add.f32 	%f2411, %f2408, %f2410;
	mul.rn.f32 	%f2413, %f1743, %f2409;
	neg.f32 	%f2414, %f2413;
	fma.rn.f32 	%f2415, %f1743, %f2409, %f2414;
	fma.rn.f32 	%f2416, %f1743, %f2411, %f2415;
	fma.rn.f32 	%f2418, %f1923, %f2409, %f2416;
	add.rn.f32 	%f2419, %f2413, %f2418;
	neg.f32 	%f2420, %f2419;
	add.rn.f32 	%f2421, %f2413, %f2420;
	add.rn.f32 	%f2422, %f2421, %f2418;
	mov.b32 	 %r1101, %f2419;
	setp.eq.s32	%p986, %r1101, 1118925336;
	add.s32 	%r1102, %r1101, -1;
	mov.b32 	 %f2423, %r1102;
	add.f32 	%f2424, %f2422, 0f37000000;
	selp.f32	%f2425, %f2423, %f2419, %p986;
	selp.f32	%f520, %f2424, %f2422, %p986;
	mul.f32 	%f2426, %f2425, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2427, %f2426;
	fma.rn.f32 	%f2428, %f2427, %f1934, %f2425;
	fma.rn.f32 	%f2429, %f2427, %f1936, %f2428;
	mul.f32 	%f2430, %f2429, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2431, %f2430;
	add.f32 	%f2432, %f2427, 0f00000000;
	ex2.approx.f32 	%f2433, %f2432;
	mul.f32 	%f2434, %f2431, %f2433;
	setp.lt.f32	%p987, %f2425, 0fC2D20000;
	selp.f32	%f2435, 0f00000000, %f2434, %p987;
	setp.gt.f32	%p988, %f2425, 0f42D20000;
	selp.f32	%f3059, 0f7F800000, %f2435, %p988;
	setp.eq.f32	%p989, %f3059, 0f7F800000;
	@%p989 bra 	BB2_824;

	fma.rn.f32 	%f3059, %f3059, %f520, %f3059;

BB2_824:
	mov.b32 	 %r1103, %f3059;
	xor.b32  	%r1104, %r1103, -2147483648;
	mov.b32 	 %f2436, %r1104;
	selp.f32	%f3061, %f2436, %f3059, %p73;
	@%p930 bra 	BB2_827;
	bra.uni 	BB2_825;

BB2_827:
	add.f32 	%f2439, %f457, %f457;
	selp.f32	%f3061, %f2439, 0f00000000, %p893;
	bra.uni 	BB2_828;

BB2_825:
	setp.geu.f32	%p991, %f457, 0f00000000;
	@%p991 bra 	BB2_828;

	cvt.rzi.f32.f32	%f2438, %f1743;
	setp.neu.f32	%p992, %f2438, 0f40000000;
	selp.f32	%f3061, 0f7FFFFFFF, %f3061, %p992;

BB2_828:
	@%p934 bra 	BB2_833;

	setp.gtu.f32	%p995, %f458, 0f7F800000;
	@%p995 bra 	BB2_832;
	bra.uni 	BB2_830;

BB2_832:
	add.f32 	%f3061, %f457, 0f40000000;
	bra.uni 	BB2_833;

BB2_830:
	setp.neu.f32	%p996, %f458, 0f7F800000;
	@%p996 bra 	BB2_833;

	selp.f32	%f3061, 0fFF800000, 0f7F800000, %p73;

BB2_833:
	mul.f32 	%f2442, %f3061, 0fBF000000;
	selp.f32	%f2443, 0fBF000000, %f2442, %p937;
	mul.f32 	%f2444, %f2443, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2445, %f2444;
	fma.rn.f32 	%f2447, %f2445, %f1934, %f2443;
	fma.rn.f32 	%f2449, %f2445, %f1936, %f2447;
	mul.f32 	%f2450, %f2449, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2451, %f2450;
	add.f32 	%f2452, %f2445, 0f00000000;
	ex2.approx.f32 	%f2453, %f2452;
	mul.f32 	%f2454, %f2451, %f2453;
	setp.lt.f32	%p998, %f2443, 0fC2D20000;
	selp.f32	%f2455, 0f00000000, %f2454, %p998;
	setp.gt.f32	%p999, %f2443, 0f42D20000;
	selp.f32	%f531, 0f7F800000, %f2455, %p999;
	// inline asm
	rcp.approx.ftz.f32 %f2440,%f2127;
	// inline asm
	mul.f32 	%f2456, %f2440, %f480;
	mul.f32 	%f2457, %f2456, %f2456;
	fma.rn.f32 	%f2460, %f1890, %f2457, %f1889;
	fma.rn.f32 	%f2462, %f2460, %f2457, %f1892;
	mul.rn.f32 	%f2463, %f2462, %f2457;
	mul.rn.f32 	%f2464, %f2463, %f2456;
	sub.f32 	%f2465, %f478, %f2456;
	neg.f32 	%f2466, %f2456;
	add.f32 	%f2467, %f2465, %f2465;
	fma.rn.f32 	%f2468, %f2466, %f478, %f2467;
	mul.rn.f32 	%f2469, %f2440, %f2468;
	add.f32 	%f2470, %f2464, %f2456;
	sub.f32 	%f2471, %f2456, %f2470;
	add.f32 	%f2472, %f2464, %f2471;
	add.f32 	%f2473, %f2469, %f2472;
	add.f32 	%f2474, %f2470, %f2473;
	sub.f32 	%f2475, %f2470, %f2474;
	add.f32 	%f2476, %f2473, %f2475;
	add.f32 	%f2477, %f481, %f2474;
	sub.f32 	%f2478, %f481, %f2477;
	add.f32 	%f2479, %f2474, %f2478;
	add.f32 	%f2480, %f2476, %f2479;
	add.f32 	%f2481, %f482, %f2480;
	add.f32 	%f2482, %f2477, %f2481;
	sub.f32 	%f2483, %f2477, %f2482;
	add.f32 	%f2484, %f2481, %f2483;
	mul.rn.f32 	%f2486, %f1743, %f2482;
	neg.f32 	%f2487, %f2486;
	fma.rn.f32 	%f2488, %f1743, %f2482, %f2487;
	fma.rn.f32 	%f2489, %f1743, %f2484, %f2488;
	fma.rn.f32 	%f2491, %f1923, %f2482, %f2489;
	add.rn.f32 	%f2492, %f2486, %f2491;
	neg.f32 	%f2493, %f2492;
	add.rn.f32 	%f2494, %f2486, %f2493;
	add.rn.f32 	%f2495, %f2494, %f2491;
	mov.b32 	 %r1105, %f2492;
	setp.eq.s32	%p1000, %r1105, 1118925336;
	add.s32 	%r1106, %r1105, -1;
	mov.b32 	 %f2496, %r1106;
	add.f32 	%f2497, %f2495, 0f37000000;
	selp.f32	%f2498, %f2496, %f2492, %p1000;
	selp.f32	%f532, %f2497, %f2495, %p1000;
	mul.f32 	%f2499, %f2498, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2500, %f2499;
	fma.rn.f32 	%f2501, %f2500, %f1934, %f2498;
	fma.rn.f32 	%f2502, %f2500, %f1936, %f2501;
	mul.f32 	%f2503, %f2502, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2504, %f2503;
	add.f32 	%f2505, %f2500, 0f00000000;
	ex2.approx.f32 	%f2506, %f2505;
	mul.f32 	%f2507, %f2504, %f2506;
	setp.lt.f32	%p1001, %f2498, 0fC2D20000;
	selp.f32	%f2508, 0f00000000, %f2507, %p1001;
	setp.gt.f32	%p1002, %f2498, 0f42D20000;
	selp.f32	%f3062, 0f7F800000, %f2508, %p1002;
	setp.eq.f32	%p1003, %f3062, 0f7F800000;
	@%p1003 bra 	BB2_835;

	fma.rn.f32 	%f3062, %f3062, %f532, %f3062;

BB2_835:
	mov.b32 	 %r1107, %f3062;
	xor.b32  	%r1108, %r1107, -2147483648;
	mov.b32 	 %f2509, %r1108;
	selp.f32	%f3064, %f2509, %f3062, %p74;
	@%p948 bra 	BB2_838;
	bra.uni 	BB2_836;

BB2_838:
	add.f32 	%f2512, %f476, %f476;
	selp.f32	%f3064, %f2512, 0f00000000, %p893;
	bra.uni 	BB2_839;

BB2_836:
	setp.geu.f32	%p1005, %f476, 0f00000000;
	@%p1005 bra 	BB2_839;

	cvt.rzi.f32.f32	%f2511, %f1743;
	setp.neu.f32	%p1006, %f2511, 0f40000000;
	selp.f32	%f3064, 0f7FFFFFFF, %f3064, %p1006;

BB2_839:
	@%p952 bra 	BB2_844;

	setp.gtu.f32	%p1009, %f477, 0f7F800000;
	@%p1009 bra 	BB2_843;
	bra.uni 	BB2_841;

BB2_843:
	add.f32 	%f3064, %f476, 0f40000000;
	bra.uni 	BB2_844;

BB2_841:
	setp.neu.f32	%p1010, %f477, 0f7F800000;
	@%p1010 bra 	BB2_844;

	selp.f32	%f3064, 0fFF800000, 0f7F800000, %p74;

BB2_844:
	mul.f32 	%f2513, %f3064, 0fBF000000;
	selp.f32	%f2514, 0fBF000000, %f2513, %p955;
	mul.f32 	%f2515, %f2514, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2516, %f2515;
	fma.rn.f32 	%f2518, %f2516, %f1934, %f2514;
	fma.rn.f32 	%f2520, %f2516, %f1936, %f2518;
	mul.f32 	%f2521, %f2520, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2522, %f2521;
	add.f32 	%f2523, %f2516, 0f00000000;
	ex2.approx.f32 	%f2524, %f2523;
	mul.f32 	%f2525, %f2522, %f2524;
	setp.lt.f32	%p1012, %f2514, 0fC2D20000;
	selp.f32	%f2526, 0f00000000, %f2525, %p1012;
	setp.gt.f32	%p1013, %f2514, 0f42D20000;
	selp.f32	%f2527, 0f7F800000, %f2526, %p1013;
	mul.f32 	%f2528, %f404, %f2527;
	mul.f32 	%f2529, %f405, %f531;
	sub.f32 	%f2530, %f2529, %f2528;
	div.rn.f32 	%f2531, %f494, %f390;
	mul.f32 	%f543, %f2531, %f2530;
	mov.f64 	%fd1107, %fd432;
	@!%p55 bra 	BB2_846;
	bra.uni 	BB2_845;

BB2_845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1109}, %fd432;
	}
	xor.b32  	%r1110, %r1109, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1111, %temp}, %fd432;
	}
	mov.b64 	%fd1107, {%r1111, %r1110};

BB2_846:
	setp.eq.f32	%p1014, %f346, 0f00000000;
	@%p1014 bra 	BB2_849;
	bra.uni 	BB2_847;

BB2_849:
	mov.u32 	%r1112, 0;
	mov.b64 	%fd1107, {%r1112, %r155};
	bra.uni 	BB2_850;

BB2_847:
	setp.gt.s32	%p1015, %r154, -1;
	@%p1015 bra 	BB2_850;

	cvt.rzi.f64.f64	%fd925, %fd889;
	setp.neu.f64	%p1016, %fd925, 0d4000000000000000;
	selp.f64	%fd1107, 0dFFF8000000000000, %fd1107, %p1016;

BB2_850:
	selp.f64	%fd1108, %fd1107, %fd420, %p821;
	@%p66 bra 	BB2_858;

	setp.ne.s32	%p1018, %r126, 2146435072;
	@%p1018 bra 	BB2_853;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1113, %temp}, %fd889;
	}
	setp.eq.s32	%p1019, %r1113, 0;
	@%p1019 bra 	BB2_857;
	bra.uni 	BB2_853;

BB2_857:
	mov.u32 	%r1116, 0;
	mov.b64 	%fd1108, {%r1116, %r157};
	bra.uni 	BB2_858;

BB2_853:
	setp.ne.s32	%p1020, %r158, 2146435072;
	@%p1020 bra 	BB2_854;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1114, %temp}, %fd419;
	}
	setp.ne.s32	%p1021, %r1114, 0;
	mov.f64 	%fd1108, %fd1107;
	@%p1021 bra 	BB2_858;

	mov.u32 	%r1115, 0;
	mov.b64 	%fd1108, {%r1115, %r159};
	bra.uni 	BB2_858;

BB2_854:
	mov.f64 	%fd1108, %fd1107;

BB2_858:
	mov.f64 	%fd1110, %fd433;
	@!%p56 bra 	BB2_860;
	bra.uni 	BB2_859;

BB2_859:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1117}, %fd433;
	}
	xor.b32  	%r1118, %r1117, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1119, %temp}, %fd433;
	}
	mov.b64 	%fd1110, {%r1119, %r1118};

BB2_860:
	@%p1014 bra 	BB2_863;
	bra.uni 	BB2_861;

BB2_863:
	mov.u32 	%r1120, 0;
	mov.b64 	%fd1110, {%r1120, %r160};
	bra.uni 	BB2_864;

BB2_861:
	setp.gt.s32	%p1023, %r154, -1;
	@%p1023 bra 	BB2_864;

	cvt.rzi.f64.f64	%fd928, %fd891;
	setp.neu.f64	%p1024, %fd928, 0d4008000000000000;
	selp.f64	%fd1110, 0dFFF8000000000000, %fd1110, %p1024;

BB2_864:
	selp.f64	%fd1111, %fd1110, %fd421, %p822;
	@%p67 bra 	BB2_872;

	setp.ne.s32	%p1026, %r132, 2146435072;
	@%p1026 bra 	BB2_867;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1121, %temp}, %fd891;
	}
	setp.eq.s32	%p1027, %r1121, 0;
	@%p1027 bra 	BB2_871;
	bra.uni 	BB2_867;

BB2_871:
	mov.u32 	%r1124, 0;
	mov.b64 	%fd1111, {%r1124, %r162};
	bra.uni 	BB2_872;

BB2_867:
	setp.ne.s32	%p1028, %r158, 2146435072;
	@%p1028 bra 	BB2_868;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1122, %temp}, %fd419;
	}
	setp.ne.s32	%p1029, %r1122, 0;
	mov.f64 	%fd1111, %fd1110;
	@%p1029 bra 	BB2_872;

	mov.u32 	%r1123, 0;
	mov.b64 	%fd1111, {%r1123, %r163};
	bra.uni 	BB2_872;

BB2_868:
	mov.f64 	%fd1111, %fd1110;

BB2_872:
	mov.f64 	%fd1113, %fd434;
	@!%p57 bra 	BB2_874;
	bra.uni 	BB2_873;

BB2_873:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1125}, %fd434;
	}
	xor.b32  	%r1126, %r1125, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1127, %temp}, %fd434;
	}
	mov.b64 	%fd1113, {%r1127, %r1126};

BB2_874:
	setp.eq.f32	%p1030, %f616, 0f00000000;
	@%p1030 bra 	BB2_877;
	bra.uni 	BB2_875;

BB2_877:
	mov.u32 	%r1128, 0;
	mov.b64 	%fd1113, {%r1128, %r165};
	bra.uni 	BB2_878;

BB2_875:
	setp.gt.s32	%p1031, %r164, -1;
	@%p1031 bra 	BB2_878;

	cvt.rzi.f64.f64	%fd931, %fd892;
	setp.neu.f64	%p1032, %fd931, 0d4010000000000000;
	selp.f64	%fd1113, 0dFFF8000000000000, %fd1113, %p1032;

BB2_878:
	selp.f64	%fd1114, %fd1113, %fd407, %p823;
	@%p68 bra 	BB2_886;

	setp.ne.s32	%p1034, %r137, 2146435072;
	@%p1034 bra 	BB2_881;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1129, %temp}, %fd892;
	}
	setp.eq.s32	%p1035, %r1129, 0;
	@%p1035 bra 	BB2_885;
	bra.uni 	BB2_881;

BB2_885:
	mov.u32 	%r1132, 0;
	mov.b64 	%fd1114, {%r1132, %r167};
	bra.uni 	BB2_886;

BB2_881:
	setp.ne.s32	%p1036, %r168, 2146435072;
	@%p1036 bra 	BB2_882;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1130, %temp}, %fd406;
	}
	setp.ne.s32	%p1037, %r1130, 0;
	mov.f64 	%fd1114, %fd1113;
	@%p1037 bra 	BB2_886;

	mov.u32 	%r1131, 0;
	mov.b64 	%fd1114, {%r1131, %r169};
	bra.uni 	BB2_886;

BB2_882:
	mov.f64 	%fd1114, %fd1113;

BB2_886:
	setp.eq.f32	%p1038, %f616, 0f3F800000;
	selp.f64	%fd933, 0d3FF0000000000000, %fd1114, %p1038;
	setp.eq.f32	%p1039, %f346, 0f3F800000;
	selp.f64	%fd934, 0d3FF0000000000000, %fd1111, %p1039;
	mul.f64 	%fd935, %fd405, %fd934;
	div.rn.f64 	%fd936, %fd935, %fd933;
	selp.f64	%fd937, 0d3FF0000000000000, %fd1108, %p1039;
	mul.f64 	%fd938, %fd403, %fd937;
	div.rn.f64 	%fd939, %fd938, %fd404;
	add.f64 	%fd940, %fd418, %fd939;
	add.f64 	%fd941, %fd940, %fd936;
	cvt.rn.f32.f64	%f2532, %fd941;
	div.rn.f32 	%f2533, %f344, %f387;
	mul.f32 	%f544, %f2533, %f2532;
	mov.f64 	%fd1116, %fd435;
	@!%p58 bra 	BB2_888;
	bra.uni 	BB2_887;

BB2_887:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1133}, %fd435;
	}
	xor.b32  	%r1134, %r1133, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1135, %temp}, %fd435;
	}
	mov.b64 	%fd1116, {%r1135, %r1134};

BB2_888:
	setp.eq.f32	%p1040, %f348, 0f00000000;
	@%p1040 bra 	BB2_891;
	bra.uni 	BB2_889;

BB2_891:
	mov.u32 	%r1136, 0;
	mov.b64 	%fd1116, {%r1136, %r171};
	bra.uni 	BB2_892;

BB2_889:
	setp.gt.s32	%p1041, %r170, -1;
	@%p1041 bra 	BB2_892;

	cvt.rzi.f64.f64	%fd943, %fd889;
	setp.neu.f64	%p1042, %fd943, 0d4000000000000000;
	selp.f64	%fd1116, 0dFFF8000000000000, %fd1116, %p1042;

BB2_892:
	selp.f64	%fd1117, %fd1116, %fd424, %p824;
	@%p69 bra 	BB2_900;

	setp.ne.s32	%p1044, %r126, 2146435072;
	@%p1044 bra 	BB2_895;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1137, %temp}, %fd889;
	}
	setp.eq.s32	%p1045, %r1137, 0;
	@%p1045 bra 	BB2_899;
	bra.uni 	BB2_895;

BB2_899:
	mov.u32 	%r1140, 0;
	mov.b64 	%fd1117, {%r1140, %r173};
	bra.uni 	BB2_900;

BB2_895:
	setp.ne.s32	%p1046, %r174, 2146435072;
	@%p1046 bra 	BB2_896;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1138, %temp}, %fd423;
	}
	setp.ne.s32	%p1047, %r1138, 0;
	mov.f64 	%fd1117, %fd1116;
	@%p1047 bra 	BB2_900;

	mov.u32 	%r1139, 0;
	mov.b64 	%fd1117, {%r1139, %r175};
	bra.uni 	BB2_900;

BB2_896:
	mov.f64 	%fd1117, %fd1116;

BB2_900:
	mov.f64 	%fd1119, %fd436;
	@!%p59 bra 	BB2_902;
	bra.uni 	BB2_901;

BB2_901:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1141}, %fd436;
	}
	xor.b32  	%r1142, %r1141, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1143, %temp}, %fd436;
	}
	mov.b64 	%fd1119, {%r1143, %r1142};

BB2_902:
	@%p1040 bra 	BB2_905;
	bra.uni 	BB2_903;

BB2_905:
	mov.u32 	%r1144, 0;
	mov.b64 	%fd1119, {%r1144, %r176};
	bra.uni 	BB2_906;

BB2_903:
	setp.gt.s32	%p1049, %r170, -1;
	@%p1049 bra 	BB2_906;

	cvt.rzi.f64.f64	%fd946, %fd891;
	setp.neu.f64	%p1050, %fd946, 0d4008000000000000;
	selp.f64	%fd1119, 0dFFF8000000000000, %fd1119, %p1050;

BB2_906:
	selp.f64	%fd1120, %fd1119, %fd425, %p825;
	@%p70 bra 	BB2_914;

	setp.ne.s32	%p1052, %r132, 2146435072;
	@%p1052 bra 	BB2_909;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1145, %temp}, %fd891;
	}
	setp.eq.s32	%p1053, %r1145, 0;
	@%p1053 bra 	BB2_913;
	bra.uni 	BB2_909;

BB2_913:
	mov.u32 	%r1148, 0;
	mov.b64 	%fd1120, {%r1148, %r178};
	bra.uni 	BB2_914;

BB2_909:
	setp.ne.s32	%p1054, %r174, 2146435072;
	@%p1054 bra 	BB2_910;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1146, %temp}, %fd423;
	}
	setp.ne.s32	%p1055, %r1146, 0;
	mov.f64 	%fd1120, %fd1119;
	@%p1055 bra 	BB2_914;

	mov.u32 	%r1147, 0;
	mov.b64 	%fd1120, {%r1147, %r179};
	bra.uni 	BB2_914;

BB2_910:
	mov.f64 	%fd1120, %fd1119;

BB2_914:
	mov.f64 	%fd1122, %fd434;
	@!%p57 bra 	BB2_916;
	bra.uni 	BB2_915;

BB2_915:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1149}, %fd434;
	}
	xor.b32  	%r1150, %r1149, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1151, %temp}, %fd434;
	}
	mov.b64 	%fd1122, {%r1151, %r1150};

BB2_916:
	@%p1030 bra 	BB2_919;
	bra.uni 	BB2_917;

BB2_919:
	mov.u32 	%r1152, 0;
	mov.b64 	%fd1122, {%r1152, %r165};
	bra.uni 	BB2_920;

BB2_917:
	setp.gt.s32	%p1057, %r164, -1;
	@%p1057 bra 	BB2_920;

	cvt.rzi.f64.f64	%fd949, %fd892;
	setp.neu.f64	%p1058, %fd949, 0d4010000000000000;
	selp.f64	%fd1122, 0dFFF8000000000000, %fd1122, %p1058;

BB2_920:
	selp.f64	%fd1123, %fd1122, %fd407, %p823;
	@%p68 bra 	BB2_928;

	setp.ne.s32	%p1060, %r137, 2146435072;
	@%p1060 bra 	BB2_923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1153, %temp}, %fd892;
	}
	setp.eq.s32	%p1061, %r1153, 0;
	@%p1061 bra 	BB2_927;
	bra.uni 	BB2_923;

BB2_927:
	mov.u32 	%r1156, 0;
	mov.b64 	%fd1123, {%r1156, %r167};
	bra.uni 	BB2_928;

BB2_923:
	setp.ne.s32	%p1062, %r168, 2146435072;
	@%p1062 bra 	BB2_924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1154, %temp}, %fd406;
	}
	setp.ne.s32	%p1063, %r1154, 0;
	mov.f64 	%fd1123, %fd1122;
	@%p1063 bra 	BB2_928;

	mov.u32 	%r1155, 0;
	mov.b64 	%fd1123, {%r1155, %r169};
	bra.uni 	BB2_928;

BB2_924:
	mov.f64 	%fd1123, %fd1122;

BB2_928:
	selp.f64	%fd951, 0d3FF0000000000000, %fd1123, %p1038;
	setp.eq.f32	%p1065, %f348, 0f3F800000;
	selp.f64	%fd952, 0d3FF0000000000000, %fd1120, %p1065;
	mul.f64 	%fd953, %fd409, %fd952;
	div.rn.f64 	%fd954, %fd953, %fd951;
	selp.f64	%fd955, 0d3FF0000000000000, %fd1117, %p1065;
	mul.f64 	%fd956, %fd408, %fd955;
	div.rn.f64 	%fd957, %fd956, %fd404;
	add.f64 	%fd958, %fd422, %fd957;
	add.f64 	%fd959, %fd958, %fd954;
	cvt.rn.f32.f64	%f2534, %fd959;
	div.rn.f32 	%f2535, %f345, %f389;
	mul.f32 	%f2536, %f2535, %f2534;
	mul.f32 	%f2537, %f402, %f543;
	mul.f32 	%f2538, %f2537, %f2536;
	fma.rn.f32 	%f2539, %f519, %f544, %f2538;
	mul.f32 	%f2540, %f402, %f3017;
	fma.rn.f32 	%f545, %f417, %f2540, %f2936;
	mad.lo.s32 	%r1157, %r1233, %r199, %r1232;
	add.s32 	%r1158, %r1157, %r7;
	mul.wide.s32 	%rd87, %r1158, 4;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f32 	%f546, [%rd88];
	mul.f32 	%f2541, %f456, %f456;
	div.rn.f32 	%f2542, %f2541, %f545;
	add.f32 	%f3035, %f2542, %f3035;
	mul.f32 	%f2543, %f495, %f456;
	div.rn.f32 	%f2544, %f2543, %f545;
	add.f32 	%f3034, %f2544, %f3034;
	mul.f32 	%f2545, %f402, %f417;
	mul.f32 	%f2546, %f2545, %f456;
	div.rn.f32 	%f2547, %f2546, %f545;
	add.f32 	%f3033, %f2547, %f3033;
	div.rn.f32 	%f2548, %f456, %f545;
	add.f32 	%f3032, %f2548, %f3032;
	mul.f32 	%f2549, %f2539, %f456;
	div.rn.f32 	%f2550, %f2549, %f545;
	add.f32 	%f3031, %f2550, %f3031;
	mul.f32 	%f2551, %f495, %f495;
	div.rn.f32 	%f2552, %f2551, %f545;
	add.f32 	%f3030, %f2552, %f3030;
	mul.f32 	%f2553, %f2545, %f495;
	div.rn.f32 	%f2554, %f2553, %f545;
	add.f32 	%f3029, %f2554, %f3029;
	div.rn.f32 	%f2555, %f495, %f545;
	add.f32 	%f3028, %f2555, %f3028;
	mul.f32 	%f2556, %f2539, %f495;
	div.rn.f32 	%f2557, %f2556, %f545;
	add.f32 	%f3027, %f2557, %f3027;
	mul.f32 	%f2558, %f2545, %f2545;
	div.rn.f32 	%f2559, %f2558, %f545;
	add.f32 	%f3026, %f2559, %f3026;
	div.rn.f32 	%f2560, %f2545, %f545;
	add.f32 	%f3025, %f2560, %f3025;
	mul.f32 	%f2561, %f2539, %f2545;
	div.rn.f32 	%f2562, %f2561, %f545;
	add.f32 	%f3024, %f2562, %f3024;
	rcp.rn.f32 	%f2563, %f545;
	add.f32 	%f3023, %f2563, %f3023;
	div.rn.f32 	%f2564, %f2539, %f545;
	add.f32 	%f3022, %f2564, %f3022;
	mul.f32 	%f2565, %f2539, %f2539;
	div.rn.f32 	%f2566, %f2565, %f545;
	add.f32 	%f3021, %f2566, %f3021;
	setp.leu.f32	%p1066, %f545, 0f00000000;
	@%p1066 bra 	BB2_936;

	setp.gt.f32	%p1067, %f546, 0f00000000;
	@%p1067 bra 	BB2_931;
	bra.uni 	BB2_930;

BB2_931:
	setp.lt.f32	%p1068, %f545, 0f00800000;
	mul.f32 	%f2567, %f545, 0f4B000000;
	selp.f32	%f563, %f2567, %f545, %p1068;
	selp.f32	%f2568, 0fC1B80000, 0f00000000, %p1068;
	mov.b32 	 %r1159, %f563;
	add.s32 	%r1160, %r1159, -1059760811;
	and.b32  	%r1161, %r1160, -8388608;
	sub.s32 	%r1162, %r1159, %r1161;
	mov.b32 	 %f2569, %r1162;
	cvt.rn.f32.s32	%f2570, %r1161;
	mov.f32 	%f2571, 0f34000000;
	fma.rn.f32 	%f2572, %f2570, %f2571, %f2568;
	add.f32 	%f2573, %f2569, 0fBF800000;
	mov.f32 	%f2574, 0f3E1039F6;
	mov.f32 	%f2575, 0fBE055027;
	fma.rn.f32 	%f2576, %f2575, %f2573, %f2574;
	mov.f32 	%f2577, 0fBDF8CDCC;
	fma.rn.f32 	%f2578, %f2576, %f2573, %f2577;
	mov.f32 	%f2579, 0f3E0F2955;
	fma.rn.f32 	%f2580, %f2578, %f2573, %f2579;
	mov.f32 	%f2581, 0fBE2AD8B9;
	fma.rn.f32 	%f2582, %f2580, %f2573, %f2581;
	mov.f32 	%f2583, 0f3E4CED0B;
	fma.rn.f32 	%f2584, %f2582, %f2573, %f2583;
	mov.f32 	%f2585, 0fBE7FFF22;
	fma.rn.f32 	%f2586, %f2584, %f2573, %f2585;
	mov.f32 	%f2587, 0f3EAAAA78;
	fma.rn.f32 	%f2588, %f2586, %f2573, %f2587;
	mov.f32 	%f2589, 0fBF000000;
	fma.rn.f32 	%f2590, %f2588, %f2573, %f2589;
	mul.f32 	%f2591, %f2573, %f2590;
	fma.rn.f32 	%f2592, %f2591, %f2573, %f2573;
	mov.f32 	%f2593, 0f3F317218;
	fma.rn.f32 	%f3065, %f2572, %f2593, %f2592;
	setp.lt.u32	%p1069, %r1159, 2139095040;
	@%p1069 bra 	BB2_933;

	mov.f32 	%f2594, 0f7F800000;
	fma.rn.f32 	%f3065, %f563, %f2594, %f2594;

BB2_933:
	setp.eq.f32	%p1070, %f563, 0f00000000;
	selp.f32	%f2595, 0fFF800000, %f3065, %p1070;
	mul.f32 	%f2596, %f546, %f2595;
	sub.f32 	%f567, %f2596, %f545;
	mul.f32 	%f2597, %f546, 0f4B000000;
	setp.lt.f32	%p1071, %f546, 0f00800000;
	selp.f32	%f568, %f2597, %f546, %p1071;
	selp.f32	%f2598, 0fC1B80000, 0f00000000, %p1071;
	mov.b32 	 %r1163, %f568;
	add.s32 	%r1164, %r1163, -1059760811;
	and.b32  	%r1165, %r1164, -8388608;
	sub.s32 	%r1166, %r1163, %r1165;
	mov.b32 	 %f2599, %r1166;
	cvt.rn.f32.s32	%f2600, %r1165;
	fma.rn.f32 	%f2602, %f2600, %f2571, %f2598;
	add.f32 	%f2603, %f2599, 0fBF800000;
	fma.rn.f32 	%f2606, %f2575, %f2603, %f2574;
	fma.rn.f32 	%f2608, %f2606, %f2603, %f2577;
	fma.rn.f32 	%f2610, %f2608, %f2603, %f2579;
	fma.rn.f32 	%f2612, %f2610, %f2603, %f2581;
	fma.rn.f32 	%f2614, %f2612, %f2603, %f2583;
	fma.rn.f32 	%f2616, %f2614, %f2603, %f2585;
	fma.rn.f32 	%f2618, %f2616, %f2603, %f2587;
	fma.rn.f32 	%f2620, %f2618, %f2603, %f2589;
	mul.f32 	%f2621, %f2603, %f2620;
	fma.rn.f32 	%f2622, %f2621, %f2603, %f2603;
	fma.rn.f32 	%f3066, %f2602, %f2593, %f2622;
	setp.lt.u32	%p1072, %r1163, 2139095040;
	@%p1072 bra 	BB2_935;

	mov.f32 	%f2624, 0f7F800000;
	fma.rn.f32 	%f3066, %f568, %f2624, %f2624;

BB2_935:
	setp.eq.f32	%p1073, %f568, 0f00000000;
	selp.f32	%f2625, 0fFF800000, %f3066, %p1073;
	mul.f32 	%f2626, %f546, %f2625;
	sub.f32 	%f2627, %f567, %f2626;
	add.f32 	%f2628, %f546, %f2627;
	add.f32 	%f3067, %f3067, %f2628;
	bra.uni 	BB2_936;

BB2_930:
	sub.f32 	%f3067, %f3067, %f545;

BB2_936:
	add.s32 	%r1233, %r1233, 1;
	setp.lt.s32	%p1074, %r1233, %r199;
	@%p1074 bra 	BB2_660;

	st.local.f32 	[%rd2], %f3035;
	st.local.f32 	[%rd2+4], %f3034;
	st.local.f32 	[%rd2+20], %f3034;
	st.local.f32 	[%rd2+8], %f3033;
	st.local.f32 	[%rd2+40], %f3033;
	st.local.f32 	[%rd2+12], %f3032;
	st.local.f32 	[%rd2+60], %f3032;
	st.local.f32 	[%rd2+16], %f3031;
	st.local.f32 	[%rd2+80], %f3031;
	st.local.f32 	[%rd2+24], %f3030;
	st.local.f32 	[%rd2+28], %f3029;
	st.local.f32 	[%rd2+44], %f3029;
	st.local.f32 	[%rd2+32], %f3028;
	st.local.f32 	[%rd2+64], %f3028;
	st.local.f32 	[%rd2+36], %f3027;
	st.local.f32 	[%rd2+84], %f3027;
	st.local.f32 	[%rd2+48], %f3026;
	st.local.f32 	[%rd2+52], %f3025;
	st.local.f32 	[%rd2+68], %f3025;
	st.local.f32 	[%rd2+56], %f3024;
	st.local.f32 	[%rd2+88], %f3024;
	st.local.f32 	[%rd2+72], %f3023;
	st.local.f32 	[%rd2+76], %f3022;
	st.local.f32 	[%rd2+92], %f3022;
	st.local.f32 	[%rd2+96], %f3021;
	add.s32 	%r1232, %r1232, 1;
	setp.lt.s32	%p1075, %r1232, %r199;
	@%p1075 bra 	BB2_659;

BB2_938:
	mov.f32 	%f3069, 0f00000000;
	ld.local.f32 	%f2630, [%rd2];
	rcp.rn.f32 	%f575, %f2630;
	ld.local.f32 	%f2631, [%rd2+4];
	mul.f32 	%f576, %f575, %f2631;
	ld.local.f32 	%f2632, [%rd2+8];
	ld.local.f32 	%f2633, [%rd2+12];
	ld.local.f32 	%f2634, [%rd2+16];
	ld.local.f32 	%f2635, [%rd2+20];
	ld.local.f32 	%f2636, [%rd2+24];
	ld.local.f32 	%f2637, [%rd2+28];
	ld.local.f32 	%f2638, [%rd2+32];
	ld.local.f32 	%f2639, [%rd2+36];
	ld.local.f32 	%f2640, [%rd2+40];
	ld.local.f32 	%f2641, [%rd2+44];
	st.local.f32 	[%rd2+4], %f576;
	mul.f32 	%f577, %f575, %f2632;
	st.local.f32 	[%rd2+8], %f577;
	mul.f32 	%f578, %f575, %f2633;
	st.local.f32 	[%rd2+12], %f578;
	mul.f32 	%f579, %f575, %f2634;
	st.local.f32 	[%rd2+16], %f579;
	ld.local.f32 	%f2642, [%rd2+4];
	fma.rn.f32 	%f2643, %f2642, %f2635, 0f00000000;
	sub.f32 	%f2644, %f2636, %f2643;
	ld.local.f32 	%f580, [%rd2+20];
	st.local.f32 	[%rd2+24], %f2644;
	fma.rn.f32 	%f2645, %f577, %f580, 0f00000000;
	rcp.rn.f32 	%f581, %f2644;
	sub.f32 	%f2646, %f2637, %f2645;
	mul.f32 	%f582, %f581, %f2646;
	st.local.f32 	[%rd2+28], %f582;
	fma.rn.f32 	%f2647, %f578, %f580, 0f00000000;
	sub.f32 	%f2648, %f2638, %f2647;
	mul.f32 	%f583, %f581, %f2648;
	st.local.f32 	[%rd2+32], %f583;
	fma.rn.f32 	%f2649, %f579, %f580, 0f00000000;
	sub.f32 	%f2650, %f2639, %f2649;
	mul.f32 	%f584, %f581, %f2650;
	st.local.f32 	[%rd2+36], %f584;
	ld.local.f32 	%f2651, [%rd2+4];
	fma.rn.f32 	%f2652, %f2651, %f2640, 0f00000000;
	sub.f32 	%f585, %f2641, %f2652;
	st.local.f32 	[%rd2+44], %f585;
	add.s64 	%rd117, %rd2, 40;
	add.s64 	%rd116, %rd2, 8;
	mov.u32 	%r1234, -1;

BB2_939:
	ld.local.f32 	%f2653, [%rd117];
	ld.local.f32 	%f2654, [%rd116];
	fma.rn.f32 	%f3069, %f2654, %f2653, %f3069;
	add.s64 	%rd117, %rd117, 4;
	add.s64 	%rd116, %rd116, 20;
	add.s32 	%r1234, %r1234, 1;
	setp.lt.s32	%p1076, %r1234, 1;
	@%p1076 bra 	BB2_939;

	ld.local.f32 	%f2656, [%rd2+48];
	sub.f32 	%f2657, %f2656, %f3069;
	ld.local.f32 	%f588, [%rd2+40];
	ld.local.f32 	%f2658, [%rd2+52];
	ld.local.f32 	%f2659, [%rd2+56];
	ld.local.f32 	%f2660, [%rd2+60];
	ld.local.f32 	%f2661, [%rd2+4];
	ld.local.f32 	%f2662, [%rd2+64];
	st.local.f32 	[%rd2+48], %f2657;
	fma.rn.f32 	%f2663, %f578, %f588, 0f00000000;
	fma.rn.f32 	%f2664, %f583, %f585, %f2663;
	rcp.rn.f32 	%f589, %f2657;
	sub.f32 	%f2665, %f2658, %f2664;
	mul.f32 	%f590, %f589, %f2665;
	st.local.f32 	[%rd2+52], %f590;
	fma.rn.f32 	%f2666, %f579, %f588, 0f00000000;
	fma.rn.f32 	%f2667, %f584, %f585, %f2666;
	sub.f32 	%f2668, %f2659, %f2667;
	mul.f32 	%f591, %f589, %f2668;
	st.local.f32 	[%rd2+56], %f591;
	fma.rn.f32 	%f2669, %f2661, %f2660, 0f00000000;
	sub.f32 	%f592, %f2662, %f2669;
	st.local.f32 	[%rd2+64], %f592;
	add.s64 	%rd119, %rd2, 60;
	add.s64 	%rd118, %rd2, 8;
	mov.f32 	%f3070, 0f00000000;
	mov.u32 	%r1235, -1;

BB2_941:
	ld.local.f32 	%f2670, [%rd119];
	ld.local.f32 	%f2671, [%rd118];
	fma.rn.f32 	%f3070, %f2671, %f2670, %f3070;
	add.s64 	%rd119, %rd119, 4;
	add.s64 	%rd118, %rd118, 20;
	add.s32 	%r1235, %r1235, 1;
	setp.lt.s32	%p1077, %r1235, 1;
	@%p1077 bra 	BB2_941;

	ld.local.f32 	%f2673, [%rd2+68];
	sub.f32 	%f595, %f2673, %f3070;
	st.local.f32 	[%rd2+68], %f595;
	add.s64 	%rd121, %rd2, 60;
	add.s64 	%rd120, %rd2, 12;
	mov.f32 	%f3071, 0f00000000;
	mov.u32 	%r1236, -1;

BB2_943:
	ld.local.f32 	%f2674, [%rd121];
	ld.local.f32 	%f2675, [%rd120];
	fma.rn.f32 	%f3071, %f2675, %f2674, %f3071;
	add.s64 	%rd121, %rd121, 4;
	add.s64 	%rd120, %rd120, 20;
	add.s32 	%r1236, %r1236, 1;
	setp.lt.s32	%p1078, %r1236, 2;
	@%p1078 bra 	BB2_943;

	ld.local.f32 	%f2677, [%rd2+72];
	sub.f32 	%f2678, %f2677, %f3071;
	ld.local.f32 	%f598, [%rd2+60];
	ld.local.f32 	%f2679, [%rd2+76];
	ld.local.f32 	%f2680, [%rd2+80];
	ld.local.f32 	%f2681, [%rd2+4];
	ld.local.f32 	%f2682, [%rd2+84];
	st.local.f32 	[%rd2+72], %f2678;
	fma.rn.f32 	%f2683, %f579, %f598, 0f00000000;
	fma.rn.f32 	%f2684, %f584, %f592, %f2683;
	fma.rn.f32 	%f2685, %f591, %f595, %f2684;
	rcp.rn.f32 	%f599, %f2678;
	sub.f32 	%f2686, %f2679, %f2685;
	mul.f32 	%f600, %f599, %f2686;
	st.local.f32 	[%rd2+76], %f600;
	fma.rn.f32 	%f2687, %f2681, %f2680, 0f00000000;
	sub.f32 	%f601, %f2682, %f2687;
	st.local.f32 	[%rd2+84], %f601;
	add.s64 	%rd123, %rd2, 80;
	add.s64 	%rd122, %rd2, 8;
	mov.f32 	%f3072, 0f00000000;
	mov.u32 	%r1237, -1;

BB2_945:
	ld.local.f32 	%f2688, [%rd123];
	ld.local.f32 	%f2689, [%rd122];
	fma.rn.f32 	%f3072, %f2689, %f2688, %f3072;
	add.s64 	%rd123, %rd123, 4;
	add.s64 	%rd122, %rd122, 20;
	add.s32 	%r1237, %r1237, 1;
	setp.lt.s32	%p1079, %r1237, 1;
	@%p1079 bra 	BB2_945;

	ld.local.f32 	%f2691, [%rd2+88];
	sub.f32 	%f604, %f2691, %f3072;
	st.local.f32 	[%rd2+88], %f604;
	add.s64 	%rd125, %rd2, 80;
	add.s64 	%rd124, %rd2, 12;
	mov.f32 	%f3073, 0f00000000;
	mov.u32 	%r1238, -1;

BB2_947:
	ld.local.f32 	%f2692, [%rd125];
	ld.local.f32 	%f2693, [%rd124];
	fma.rn.f32 	%f3073, %f2693, %f2692, %f3073;
	add.s64 	%rd125, %rd125, 4;
	add.s64 	%rd124, %rd124, 20;
	add.s32 	%r1238, %r1238, 1;
	setp.lt.s32	%p1080, %r1238, 2;
	@%p1080 bra 	BB2_947;

	ld.local.f32 	%f2695, [%rd2+92];
	sub.f32 	%f607, %f2695, %f3073;
	st.local.f32 	[%rd2+92], %f607;
	add.s64 	%rd127, %rd2, 80;
	add.s64 	%rd126, %rd2, 16;
	mov.f32 	%f3074, 0f00000000;
	mov.u32 	%r1239, -1;

BB2_949:
	ld.local.f32 	%f2696, [%rd127];
	ld.local.f32 	%f2697, [%rd126];
	fma.rn.f32 	%f3074, %f2697, %f2696, %f3074;
	add.s64 	%rd127, %rd127, 4;
	add.s64 	%rd126, %rd126, 20;
	add.s32 	%r1239, %r1239, 1;
	setp.lt.s32	%p1081, %r1239, 3;
	@%p1081 bra 	BB2_949;

	ld.param.u64 	%rd111, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_13];
	ld.param.u64 	%rd110, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_12];
	ld.param.u32 	%r1199, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_14];
	ld.param.u64 	%rd109, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_11];
	mov.u32 	%r1198, %tid.x;
	mov.u32 	%r1197, %ctaid.x;
	mov.u32 	%r1196, %ntid.x;
	mad.lo.s32 	%r1195, %r1196, %r1197, %r1198;
	ld.local.f32 	%f2698, [%rd2+96];
	sub.f32 	%f2699, %f2698, %f3074;
	ld.local.f32 	%f2700, [%rd2+80];
	st.local.f32 	[%rd2+96], %f2699;
	add.f32 	%f2701, %f576, 0f00000000;
	mov.f32 	%f2702, 0f00000000;
	sub.f32 	%f2703, %f2702, %f2701;
	add.f32 	%f2704, %f577, 0f00000000;
	fma.rn.f32 	%f2705, %f582, %f2703, %f2704;
	sub.f32 	%f2706, %f2702, %f2705;
	add.f32 	%f2707, %f578, 0f00000000;
	fma.rn.f32 	%f2708, %f583, %f2703, %f2707;
	fma.rn.f32 	%f2709, %f590, %f2706, %f2708;
	sub.f32 	%f2710, %f2702, %f2709;
	add.f32 	%f2711, %f579, 0f00000000;
	fma.rn.f32 	%f2712, %f584, %f2703, %f2711;
	fma.rn.f32 	%f2713, %f591, %f2706, %f2712;
	fma.rn.f32 	%f2714, %f600, %f2710, %f2713;
	sub.f32 	%f2715, %f2702, %f2714;
	div.rn.f32 	%f2716, %f2715, %f2699;
	fma.rn.f32 	%f2717, %f607, %f2716, 0f00000000;
	sub.f32 	%f2718, %f2710, %f2717;
	mul.f32 	%f2719, %f599, %f2718;
	fma.rn.f32 	%f2720, %f595, %f2719, 0f00000000;
	fma.rn.f32 	%f2721, %f604, %f2716, %f2720;
	sub.f32 	%f2722, %f2706, %f2721;
	mul.f32 	%f2723, %f589, %f2722;
	fma.rn.f32 	%f2724, %f585, %f2723, 0f00000000;
	fma.rn.f32 	%f2725, %f592, %f2719, %f2724;
	fma.rn.f32 	%f2726, %f601, %f2716, %f2725;
	sub.f32 	%f2727, %f2703, %f2726;
	mul.f32 	%f2728, %f581, %f2727;
	fma.rn.f32 	%f2729, %f580, %f2728, 0f00000000;
	fma.rn.f32 	%f2730, %f588, %f2723, %f2729;
	fma.rn.f32 	%f2731, %f598, %f2719, %f2730;
	fma.rn.f32 	%f2732, %f2700, %f2716, %f2731;
	mov.f32 	%f2733, 0f3F800000;
	sub.f32 	%f2734, %f2733, %f2732;
	mul.f32 	%f2735, %f575, %f2734;
	fma.rn.f32 	%f2736, %f576, 0f00000000, 0f00000000;
	sub.f32 	%f2737, %f2733, %f2736;
	fma.rn.f32 	%f2738, %f577, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2739, %f582, %f2737, %f2738;
	sub.f32 	%f2740, %f2702, %f2739;
	fma.rn.f32 	%f2741, %f578, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2742, %f583, %f2737, %f2741;
	fma.rn.f32 	%f2743, %f590, %f2740, %f2742;
	sub.f32 	%f2744, %f2702, %f2743;
	fma.rn.f32 	%f2745, %f579, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2746, %f584, %f2737, %f2745;
	fma.rn.f32 	%f2747, %f591, %f2740, %f2746;
	fma.rn.f32 	%f2748, %f600, %f2744, %f2747;
	sub.f32 	%f2749, %f2702, %f2748;
	div.rn.f32 	%f2750, %f2749, %f2699;
	fma.rn.f32 	%f2751, %f607, %f2750, 0f00000000;
	sub.f32 	%f2752, %f2744, %f2751;
	mul.f32 	%f2753, %f599, %f2752;
	fma.rn.f32 	%f2754, %f595, %f2753, 0f00000000;
	fma.rn.f32 	%f2755, %f604, %f2750, %f2754;
	sub.f32 	%f2756, %f2740, %f2755;
	mul.f32 	%f2757, %f589, %f2756;
	fma.rn.f32 	%f2758, %f585, %f2757, 0f00000000;
	fma.rn.f32 	%f2759, %f592, %f2753, %f2758;
	fma.rn.f32 	%f2760, %f601, %f2750, %f2759;
	sub.f32 	%f2761, %f2737, %f2760;
	mul.f32 	%f2762, %f581, %f2761;
	sub.f32 	%f2763, %f2702, %f2736;
	fma.rn.f32 	%f2764, %f582, %f2763, %f2738;
	sub.f32 	%f2765, %f2733, %f2764;
	fma.rn.f32 	%f2766, %f583, %f2763, %f2741;
	fma.rn.f32 	%f2767, %f590, %f2765, %f2766;
	sub.f32 	%f2768, %f2702, %f2767;
	fma.rn.f32 	%f2769, %f584, %f2763, %f2745;
	fma.rn.f32 	%f2770, %f591, %f2765, %f2769;
	fma.rn.f32 	%f2771, %f600, %f2768, %f2770;
	sub.f32 	%f2772, %f2702, %f2771;
	div.rn.f32 	%f2773, %f2772, %f2699;
	fma.rn.f32 	%f2774, %f607, %f2773, 0f00000000;
	sub.f32 	%f2775, %f2768, %f2774;
	mul.f32 	%f2776, %f599, %f2775;
	fma.rn.f32 	%f2777, %f595, %f2776, 0f00000000;
	fma.rn.f32 	%f2778, %f604, %f2773, %f2777;
	sub.f32 	%f2779, %f2765, %f2778;
	mul.f32 	%f2780, %f589, %f2779;
	sub.f32 	%f2781, %f2702, %f2764;
	fma.rn.f32 	%f2782, %f590, %f2781, %f2766;
	sub.f32 	%f2783, %f2733, %f2782;
	fma.rn.f32 	%f2784, %f591, %f2781, %f2769;
	fma.rn.f32 	%f2785, %f600, %f2783, %f2784;
	sub.f32 	%f2786, %f2702, %f2785;
	div.rn.f32 	%f2787, %f2786, %f2699;
	fma.rn.f32 	%f2788, %f607, %f2787, 0f00000000;
	sub.f32 	%f2789, %f2783, %f2788;
	mul.f32 	%f2790, %f599, %f2789;
	sub.f32 	%f2791, %f2702, %f2782;
	fma.rn.f32 	%f2792, %f600, %f2791, %f2784;
	sub.f32 	%f2793, %f2733, %f2792;
	div.rn.f32 	%f2794, %f2793, %f2699;
	cvta.to.global.u64 	%rd89, %rd109;
	mul.wide.s32 	%rd90, %r1195, 4;
	add.s64 	%rd91, %rd89, %rd90;
	st.global.f32 	[%rd91], %f3019;
	shl.b32 	%r1177, %r1199, 2;
	cvt.s64.s32	%rd92, %r1177;
	add.s64 	%rd93, %rd91, %rd92;
	st.global.f32 	[%rd93], %f3018;
	add.s64 	%rd94, %rd93, %rd92;
	st.global.f32 	[%rd94], %f3017;
	add.s64 	%rd95, %rd94, %rd92;
	st.global.f32 	[%rd95], %f2936;
	add.s64 	%rd96, %rd95, %rd92;
	st.global.f32 	[%rd96], %f3015;
	cvta.to.global.u64 	%rd97, %rd110;
	add.s64 	%rd98, %rd97, %rd90;
	st.global.f32 	[%rd98], %f2735;
	add.s64 	%rd99, %rd98, %rd92;
	st.global.f32 	[%rd99], %f2762;
	add.s64 	%rd100, %rd99, %rd92;
	st.global.f32 	[%rd100], %f2780;
	add.s64 	%rd101, %rd100, %rd92;
	st.global.f32 	[%rd101], %f2790;
	add.s64 	%rd102, %rd101, %rd92;
	st.global.f32 	[%rd102], %f2794;
	cvta.to.global.u64 	%rd103, %rd111;
	add.s64 	%rd104, %rd103, %rd90;
	st.global.f32 	[%rd104], %f3067;

BB2_951:
	ret;
}

	// .globl	_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i
.visible .entry _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i(
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_0,
	.param .f32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_1,
	.param .u32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_2,
	.param .u32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_3,
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_4,
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_5,
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_6,
	.param .u32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_7
)
{
	.local .align 16 .b8 	__local_depot3[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<646>;
	.reg .f32 	%f<2986>;
	.reg .b32 	%r<730>;
	.reg .f64 	%fd<515>;
	.reg .b64 	%rd<157>;


	mov.u64 	%SPL, __local_depot3;
	ld.param.u64 	%rd76, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f2919, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_1];
	ld.param.u32 	%r124, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_2];
	ld.param.u32 	%r125, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_3];
	ld.param.u32 	%r126, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_7];
	cvta.to.global.u64 	%rd1, %rd76;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p36, %r4, %r126;
	@%p36 bra 	BB3_466;

	mov.u32 	%r127, 0;
	mov.u64 	%rd135, %rd2;
	mov.u32 	%r703, %r127;

BB3_2:
	st.local.u32 	[%rd135], %r127;
	add.s64 	%rd135, %rd135, 4;
	add.s32 	%r703, %r703, 1;
	setp.lt.u32	%p37, %r703, 36;
	@%p37 bra 	BB3_2;

	mul.lo.s32 	%r129, %r124, %r124;
	mul.lo.s32 	%r7, %r129, %r4;
	mov.f32 	%f588, 0f00000000;
	setp.lt.s32	%p38, %r124, 1;
	mov.f32 	%f2835, %f588;
	mov.f32 	%f2836, %f588;
	mov.f32 	%f2837, %f588;
	@%p38 bra 	BB3_18;

	and.b32  	%r8, %r124, 3;
	shl.b32 	%r9, %r124, 2;
	mov.f32 	%f591, 0f00000000;
	mov.u32 	%r130, 0;
	mov.u32 	%r704, %r130;
	mov.f32 	%f2835, %f591;
	mov.f32 	%f2836, %f591;
	mov.f32 	%f2837, %f591;

BB3_5:
	cvt.rn.f32.s32	%f4, %r704;
	setp.eq.s32	%p39, %r8, 0;
	@%p39 bra 	BB3_6;

	setp.eq.s32	%p40, %r8, 1;
	@%p40 bra 	BB3_8;
	bra.uni 	BB3_9;

BB3_8:
	mov.u32 	%r706, %r130;
	bra.uni 	BB3_13;

BB3_6:
	mov.u32 	%r709, %r130;
	mov.f32 	%f2826, %f2835;
	mov.f32 	%f2827, %f2836;
	mov.f32 	%f2828, %f2837;
	mov.f32 	%f2835, %f591;
	mov.f32 	%f2836, %f591;
	mov.f32 	%f2837, %f591;
	bra.uni 	BB3_14;

BB3_9:
	setp.eq.s32	%p41, %r8, 2;
	@%p41 bra 	BB3_10;
	bra.uni 	BB3_11;

BB3_10:
	mov.u32 	%r705, %r130;
	bra.uni 	BB3_12;

BB3_11:
	add.s32 	%r135, %r704, %r7;
	mul.wide.s32 	%rd82, %r135, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.f32 	%f595, [%rd83];
	fma.rn.f32 	%f2837, %f4, %f595, %f2837;
	fma.rn.f32 	%f2836, %f595, 0f00000000, %f2836;
	add.f32 	%f2835, %f2835, %f595;
	mov.u32 	%r705, 1;

BB3_12:
	neg.s32 	%r136, %r705;
	and.b32  	%r137, %r136, %r124;
	add.s32 	%r138, %r137, %r704;
	add.s32 	%r139, %r138, %r7;
	mul.wide.s32 	%rd84, %r139, 4;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.f32 	%f596, [%rd85];
	fma.rn.f32 	%f2837, %f4, %f596, %f2837;
	cvt.rn.f32.s32	%f597, %r705;
	fma.rn.f32 	%f2836, %f597, %f596, %f2836;
	add.f32 	%f2835, %f2835, %f596;
	add.s32 	%r706, %r705, 1;

BB3_13:
	mad.lo.s32 	%r140, %r706, %r124, %r704;
	add.s32 	%r141, %r140, %r7;
	mul.wide.s32 	%rd86, %r141, 4;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.f32 	%f598, [%rd87];
	fma.rn.f32 	%f2828, %f4, %f598, %f2837;
	cvt.rn.f32.s32	%f599, %r706;
	fma.rn.f32 	%f2827, %f599, %f598, %f2836;
	add.f32 	%f2826, %f2835, %f598;
	add.s32 	%r709, %r706, 1;
	mov.f32 	%f2835, %f2826;
	mov.f32 	%f2836, %f2827;
	mov.f32 	%f2837, %f2828;

BB3_14:
	setp.lt.u32	%p42, %r124, 4;
	@%p42 bra 	BB3_17;

	mad.lo.s32 	%r708, %r124, %r709, %r704;
	mov.f32 	%f2835, %f2826;
	mov.f32 	%f2836, %f2827;
	mov.f32 	%f2837, %f2828;

BB3_16:
	add.s32 	%r142, %r708, %r7;
	mul.wide.s32 	%rd88, %r142, 4;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.f32 	%f600, [%rd89];
	fma.rn.f32 	%f601, %f4, %f600, %f2837;
	cvt.rn.f32.s32	%f602, %r709;
	fma.rn.f32 	%f603, %f602, %f600, %f2836;
	add.f32 	%f604, %f2835, %f600;
	cvt.s64.s32	%rd90, %r9;
	add.s64 	%rd91, %rd89, %rd90;
	ld.global.f32 	%f605, [%rd91];
	fma.rn.f32 	%f606, %f4, %f605, %f601;
	add.s32 	%r143, %r709, 1;
	cvt.rn.f32.s32	%f607, %r143;
	fma.rn.f32 	%f608, %f607, %f605, %f603;
	add.f32 	%f609, %f604, %f605;
	add.s64 	%rd92, %rd91, %rd90;
	ld.global.f32 	%f610, [%rd92];
	fma.rn.f32 	%f611, %f4, %f610, %f606;
	add.s32 	%r144, %r709, 2;
	cvt.rn.f32.s32	%f612, %r144;
	fma.rn.f32 	%f613, %f612, %f610, %f608;
	add.f32 	%f614, %f609, %f610;
	add.s64 	%rd93, %rd92, %rd90;
	ld.global.f32 	%f615, [%rd93];
	fma.rn.f32 	%f2837, %f4, %f615, %f611;
	add.s32 	%r145, %r709, 3;
	cvt.rn.f32.s32	%f616, %r145;
	fma.rn.f32 	%f2836, %f616, %f615, %f613;
	add.f32 	%f2835, %f614, %f615;
	add.s32 	%r708, %r708, %r9;
	add.s32 	%r709, %r709, 4;
	setp.lt.s32	%p43, %r709, %r124;
	@%p43 bra 	BB3_16;

BB3_17:
	add.s32 	%r704, %r704, 1;
	setp.lt.s32	%p44, %r704, %r124;
	@%p44 bra 	BB3_5;

BB3_18:
	div.rn.f32 	%f2924, %f2837, %f2835;
	div.rn.f32 	%f2923, %f2836, %f2835;
	mov.f32 	%f2843, 0f51BA43B7;
	mov.f32 	%f2844, %f588;
	@%p38 bra 	BB3_63;

	mov.f32 	%f621, 0f3F000000;
	div.rn.f32 	%f622, %f621, %f2919;
	div.rn.f32 	%f623, %f622, %f2919;
	cvt.f64.f32	%fd1, %f623;
	mul.wide.s32 	%rd94, %r7, 4;
	add.s64 	%rd6, %rd1, %rd94;
	mov.f32 	%f2844, 0f00000000;
	mov.u32 	%r146, 0;
	mov.f32 	%f2843, 0f51BA43B7;
	mov.u32 	%r710, %r146;

BB3_20:
	mov.u32 	%r711, %r146;

BB3_21:
	mov.f32 	%f2847, 0f00000000;
	mov.f32 	%f2848, %f2847;
	mov.u32 	%r712, %r146;

BB3_22:
	sub.s32 	%r153, %r712, %r710;
	cvt.rn.f32.s32	%f46, %r153;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd2;
	}
	mov.f64 	%fd202, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd202;
	}
	bfe.u32 	%r154, %r27, 20, 11;
	add.s32 	%r155, %r154, -1012;
	mov.u64 	%rd95, 4611686018427387904;
	shl.b64 	%rd7, %rd95, %r155;
	setp.eq.s64	%p46, %rd7, -9223372036854775808;
	abs.f64 	%fd203, %fd2;
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd203;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd202;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 59
	setp.lt.s32	%p47, %r26, 0;
	and.pred  	%p1, %p47, %p46;
	selp.b32	%r156, %r26, 0, %p46;
	setp.lt.s32	%p48, %r27, 0;
	or.b32  	%r157, %r156, 2146435072;
	selp.b32	%r28, %r157, %r156, %p48;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd4;
	}
	and.b32  	%r29, %r158, 2146435072;
	setp.gtu.f64	%p49, %fd203, 0d7FF0000000000000;
	and.b32  	%r30, %r27, 2147483647;
	setp.gt.f64	%p50, %fd203, 0d3FF0000000000000;
	selp.b32	%r159, 2146435072, 0, %p50;
	xor.b32  	%r160, %r159, 2146435072;
	selp.b32	%r161, %r160, %r159, %p48;
	setp.eq.f32	%p51, %f46, 0fBF800000;
	selp.b32	%r31, 1072693248, %r161, %p51;
	and.b32  	%r32, %r26, 2147483647;
	shr.s32 	%r162, %r27, 31;
	and.b32  	%r163, %r162, -2146435072;
	add.s32 	%r33, %r163, 2146435072;
	or.b32  	%r34, %r33, -2147483648;
	selp.b32	%r35, %r34, %r33, %p1;
	setp.ne.s32	%p52, %r29, 2146435072;
	or.pred  	%p2, %p52, %p49;
	mul.lo.s32 	%r164, %r124, %r712;
	mul.wide.s32 	%rd96, %r164, 4;
	add.s64 	%rd136, %rd6, %rd96;
	mov.u32 	%r713, %r711;
	mov.u32 	%r714, %r146;
	bra.uni 	BB3_23;

BB3_51:
	and.b32  	%r195, %r41, 2147483647;
	setp.ne.s32	%p79, %r195, 2146435072;
	@%p79 bra 	BB3_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r196, %temp}, %fd19;
	}
	setp.ne.s32	%p80, %r196, 0;
	mov.f64 	%fd471, %fd470;
	@%p80 bra 	BB3_56;

	selp.b32	%r197, %r34, %r33, %p3;
	mov.u32 	%r198, 0;
	mov.b64 	%fd471, {%r198, %r197};
	bra.uni 	BB3_56;

BB3_52:
	mov.f64 	%fd471, %fd470;
	bra.uni 	BB3_56;

BB3_23:
	mov.f64 	%fd466, %fd3;
	@!%p1 bra 	BB3_25;
	bra.uni 	BB3_24;

BB3_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd3;
	}
	xor.b32  	%r166, %r165, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r167, %temp}, %fd3;
	}
	mov.b64 	%fd466, {%r167, %r166};

BB3_25:
	setp.eq.f32	%p53, %f46, 0f00000000;
	@%p53 bra 	BB3_28;
	bra.uni 	BB3_26;

BB3_28:
	mov.u32 	%r168, 0;
	mov.b64 	%fd466, {%r168, %r28};
	bra.uni 	BB3_29;

BB3_26:
	setp.gt.s32	%p54, %r26, -1;
	@%p54 bra 	BB3_29;

	cvt.rzi.f64.f64	%fd205, %fd202;
	setp.neu.f64	%p55, %fd205, 0d4000000000000000;
	selp.f64	%fd466, 0dFFF8000000000000, %fd466, %p55;

BB3_29:
	selp.f64	%fd467, %fd466, %fd4, %p52;
	@%p2 bra 	BB3_37;

	setp.ne.s32	%p57, %r30, 2146435072;
	@%p57 bra 	BB3_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r169, %temp}, %fd202;
	}
	setp.eq.s32	%p58, %r169, 0;
	@%p58 bra 	BB3_36;
	bra.uni 	BB3_32;

BB3_36:
	mov.u32 	%r172, 0;
	mov.b64 	%fd467, {%r172, %r31};
	bra.uni 	BB3_37;

BB3_32:
	setp.ne.s32	%p59, %r32, 2146435072;
	@%p59 bra 	BB3_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r170, %temp}, %fd2;
	}
	setp.ne.s32	%p60, %r170, 0;
	mov.f64 	%fd467, %fd466;
	@%p60 bra 	BB3_37;

	mov.u32 	%r171, 0;
	mov.b64 	%fd467, {%r171, %r35};
	bra.uni 	BB3_37;

BB3_33:
	mov.f64 	%fd467, %fd466;

BB3_37:
	setp.eq.f32	%p61, %f46, 0f3F800000;
	selp.f64	%fd207, 0d3FF0000000000000, %fd467, %p61;
	mul.f64 	%fd14, %fd1, %fd207;
	neg.f64 	%fd208, %fd14;
	mov.f64 	%fd209, 0d4338000000000000;
	mov.f64 	%fd210, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd211, %fd208, %fd210, %fd209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd211;
	}
	mov.f64 	%fd212, 0dC338000000000000;
	add.rn.f64 	%fd213, %fd211, %fd212;
	mov.f64 	%fd214, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd215, %fd213, %fd214, %fd208;
	mov.f64 	%fd216, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd217, %fd213, %fd216, %fd215;
	mov.f64 	%fd218, 0d3E928AF3FCA213EA;
	mov.f64 	%fd219, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd220, %fd219, %fd217, %fd218;
	mov.f64 	%fd221, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd222, %fd220, %fd217, %fd221;
	mov.f64 	%fd223, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd224, %fd222, %fd217, %fd223;
	mov.f64 	%fd225, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd226, %fd224, %fd217, %fd225;
	mov.f64 	%fd227, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd228, %fd226, %fd217, %fd227;
	mov.f64 	%fd229, 0d3F81111111122322;
	fma.rn.f64 	%fd230, %fd228, %fd217, %fd229;
	mov.f64 	%fd231, 0d3FA55555555502A1;
	fma.rn.f64 	%fd232, %fd230, %fd217, %fd231;
	mov.f64 	%fd233, 0d3FC5555555555511;
	fma.rn.f64 	%fd234, %fd232, %fd217, %fd233;
	mov.f64 	%fd235, 0d3FE000000000000B;
	fma.rn.f64 	%fd236, %fd234, %fd217, %fd235;
	mov.f64 	%fd237, 0d3FF0000000000000;
	fma.rn.f64 	%fd238, %fd236, %fd217, %fd237;
	fma.rn.f64 	%fd239, %fd238, %fd217, %fd237;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd239;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd239;
	}
	shl.b32 	%r173, %r38, 20;
	add.s32 	%r174, %r40, %r173;
	mov.b64 	%fd468, {%r39, %r174};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd208;
	}
	mov.b32 	 %f626, %r175;
	abs.f32 	%f49, %f626;
	setp.lt.f32	%p62, %f49, 0f4086232B;
	@%p62 bra 	BB3_40;

	setp.gt.f64	%p63, %fd14, 0d8000000000000000;
	mov.f64 	%fd240, 0d7FF0000000000000;
	sub.f64 	%fd241, %fd240, %fd14;
	selp.f64	%fd468, 0d0000000000000000, %fd241, %p63;
	setp.geu.f32	%p64, %f49, 0f40874800;
	@%p64 bra 	BB3_40;

	shr.u32 	%r176, %r38, 31;
	add.s32 	%r177, %r38, %r176;
	shr.s32 	%r178, %r177, 1;
	shl.b32 	%r179, %r178, 20;
	add.s32 	%r180, %r179, %r40;
	mov.b64 	%fd242, {%r39, %r180};
	sub.s32 	%r181, %r38, %r178;
	shl.b32 	%r182, %r181, 20;
	add.s32 	%r183, %r182, 1072693248;
	mov.u32 	%r184, 0;
	mov.b64 	%fd243, {%r184, %r183};
	mul.f64 	%fd468, %fd242, %fd243;

BB3_40:
	cvt.rn.f32.s32	%f50, %r713;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd202;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd470, [retval0+0];
	
	//{
	}// Callseq End 60
	setp.gt.s32	%p65, %r41, -1;
	setp.lt.s32	%p66, %r41, 0;
	setp.ne.s64	%p67, %rd7, -9223372036854775808;
	and.pred  	%p3, %p66, %p46;
	or.pred  	%p69, %p65, %p67;
	@%p69 bra 	BB3_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r185}, %fd470;
	}
	xor.b32  	%r186, %r185, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r187, %temp}, %fd470;
	}
	mov.b64 	%fd470, {%r187, %r186};

BB3_42:
	setp.eq.f32	%p70, %f50, 0f00000000;
	@%p70 bra 	BB3_45;
	bra.uni 	BB3_43;

BB3_45:
	mov.u32 	%r188, 0;
	selp.b32	%r189, %r41, 0, %p46;
	or.b32  	%r190, %r189, 2146435072;
	selp.b32	%r191, %r190, %r189, %p48;
	mov.b64 	%fd470, {%r188, %r191};
	bra.uni 	BB3_46;

BB3_43:
	@%p65 bra 	BB3_46;

	cvt.rzi.f64.f64	%fd246, %fd202;
	setp.neu.f64	%p72, %fd246, 0d4000000000000000;
	selp.f64	%fd470, 0dFFF8000000000000, %fd470, %p72;

BB3_46:
	add.f64 	%fd471, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd471;
	}
	and.b32  	%r193, %r192, 2146435072;
	setp.ne.s32	%p75, %r193, 2146435072;
	@%p75 bra 	BB3_47;

	setp.gtu.f64	%p76, %fd20, 0d7FF0000000000000;
	@%p76 bra 	BB3_56;

	setp.ne.s32	%p77, %r30, 2146435072;
	@%p77 bra 	BB3_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r194, %temp}, %fd202;
	}
	setp.eq.s32	%p78, %r194, 0;
	@%p78 bra 	BB3_55;
	bra.uni 	BB3_51;

BB3_55:
	mov.u32 	%r199, 0;
	setp.gt.f64	%p82, %fd20, 0d3FF0000000000000;
	selp.b32	%r200, 2146435072, 0, %p82;
	xor.b32  	%r201, %r200, 2146435072;
	selp.b32	%r202, %r201, %r200, %p48;
	setp.eq.f32	%p83, %f50, 0fBF800000;
	selp.b32	%r203, 1072693248, %r202, %p83;
	mov.b64 	%fd471, {%r199, %r203};
	bra.uni 	BB3_56;

BB3_47:
	mov.f64 	%fd471, %fd470;

BB3_56:
	setp.eq.f32	%p84, %f50, 0f3F800000;
	selp.f64	%fd248, 0d3FF0000000000000, %fd471, %p84;
	mul.f64 	%fd31, %fd1, %fd248;
	neg.f64 	%fd249, %fd31;
	fma.rn.f64 	%fd252, %fd249, %fd210, %fd209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd252;
	}
	add.rn.f64 	%fd254, %fd252, %fd212;
	fma.rn.f64 	%fd256, %fd254, %fd214, %fd249;
	fma.rn.f64 	%fd258, %fd254, %fd216, %fd256;
	fma.rn.f64 	%fd261, %fd219, %fd258, %fd218;
	fma.rn.f64 	%fd263, %fd261, %fd258, %fd221;
	fma.rn.f64 	%fd265, %fd263, %fd258, %fd223;
	fma.rn.f64 	%fd267, %fd265, %fd258, %fd225;
	fma.rn.f64 	%fd269, %fd267, %fd258, %fd227;
	fma.rn.f64 	%fd271, %fd269, %fd258, %fd229;
	fma.rn.f64 	%fd273, %fd271, %fd258, %fd231;
	fma.rn.f64 	%fd275, %fd273, %fd258, %fd233;
	fma.rn.f64 	%fd277, %fd275, %fd258, %fd235;
	fma.rn.f64 	%fd279, %fd277, %fd258, %fd237;
	fma.rn.f64 	%fd280, %fd279, %fd258, %fd237;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd280;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd280;
	}
	shl.b32 	%r204, %r42, 20;
	add.s32 	%r205, %r44, %r204;
	mov.b64 	%fd472, {%r43, %r205};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r206}, %fd249;
	}
	mov.b32 	 %f627, %r206;
	abs.f32 	%f51, %f627;
	setp.lt.f32	%p85, %f51, 0f4086232B;
	@%p85 bra 	BB3_59;

	setp.gt.f64	%p86, %fd31, 0d8000000000000000;
	mov.f64 	%fd281, 0d7FF0000000000000;
	sub.f64 	%fd282, %fd281, %fd31;
	selp.f64	%fd472, 0d0000000000000000, %fd282, %p86;
	setp.geu.f32	%p87, %f51, 0f40874800;
	@%p87 bra 	BB3_59;

	shr.u32 	%r207, %r42, 31;
	add.s32 	%r208, %r42, %r207;
	shr.s32 	%r209, %r208, 1;
	shl.b32 	%r210, %r209, 20;
	add.s32 	%r211, %r210, %r44;
	mov.b64 	%fd283, {%r43, %r211};
	sub.s32 	%r212, %r42, %r209;
	shl.b32 	%r213, %r212, 20;
	add.s32 	%r214, %r213, 1072693248;
	mov.u32 	%r215, 0;
	mov.b64 	%fd284, {%r215, %r214};
	mul.f64 	%fd472, %fd283, %fd284;

BB3_59:
	ld.global.f32 	%f628, [%rd136];
	cvt.f64.f32	%fd285, %f628;
	mul.f64 	%fd286, %fd468, %fd472;
	cvt.f64.f32	%fd287, %f2848;
	fma.rn.f64 	%fd288, %fd286, %fd285, %fd287;
	cvt.f64.f32	%fd289, %f2847;
	add.f64 	%fd290, %fd289, %fd286;
	cvt.rn.f32.f64	%f2847, %fd290;
	cvt.rn.f32.f64	%f2848, %fd288;
	add.s32 	%r713, %r713, -1;
	add.s64 	%rd136, %rd136, 4;
	add.s32 	%r714, %r714, 1;
	setp.lt.s32	%p88, %r714, %r124;
	@%p88 bra 	BB3_23;

	add.s32 	%r712, %r712, 1;
	setp.lt.s32	%p89, %r712, %r124;
	@%p89 bra 	BB3_22;

	div.rn.f32 	%f629, %f2848, %f2847;
	max.f32 	%f2844, %f2844, %f629;
	min.f32 	%f2843, %f2843, %f629;
	add.s32 	%r711, %r711, 1;
	setp.lt.s32	%p90, %r711, %r124;
	@%p90 bra 	BB3_21;

	add.s32 	%r710, %r710, 1;
	setp.lt.s32	%p91, %r710, %r124;
	@%p91 bra 	BB3_20;

BB3_63:
	sub.f32 	%f630, %f2844, %f2843;
	add.f32 	%f631, %f630, %f630;
	fma.rn.f32 	%f632, %f630, 0f40000000, %f631;
	mul.f32 	%f633, %f632, 0f40490FD8;
	mul.f32 	%f634, %f633, %f2919;
	mul.f32 	%f635, %f634, %f2919;
	max.f32 	%f2922, %f588, %f635;
	setp.lt.s32	%p92, %r125, 1;
	@%p92 bra 	BB3_64;

	cvt.rn.f32.s32	%f637, %r124;
	mul.f32 	%f59, %f637, 0f3F000000;
	mov.u32 	%r715, 0;
	mov.f32 	%f2920, %f2919;

BB3_66:
	mov.f32 	%f2869, 0f00000000;
	mov.f32 	%f2870, %f2869;
	mov.f32 	%f2871, %f2869;
	mov.f32 	%f2872, %f2869;
	mov.f32 	%f2873, %f2869;
	mov.f32 	%f2874, %f2869;
	mov.f32 	%f2875, %f2869;
	mov.f32 	%f2876, %f2869;
	mov.f32 	%f2877, %f2869;
	mov.f32 	%f2878, %f2869;
	mov.f32 	%f2879, %f2869;
	mov.f32 	%f2880, %f2869;
	@%p38 bra 	BB3_359;

	mov.f32 	%f662, 0f3F000000;
	div.rn.f32 	%f663, %f662, %f2920;
	div.rn.f32 	%f66, %f663, %f2920;
	div.rn.f32 	%f664, %f662, %f2919;
	div.rn.f32 	%f67, %f664, %f2919;
	neg.f32 	%f665, %f2922;
	div.rn.f32 	%f666, %f665, 0f40206C98;
	div.rn.f32 	%f68, %f666, %f2920;
	cvt.f64.f32	%fd36, %f666;
	div.rn.f32 	%f69, %f666, %f2919;
	div.rn.f32 	%f70, %f68, %f2920;
	mov.f32 	%f667, 0fC0000000;
	div.rn.f32 	%f71, %f667, %f2920;
	div.rn.f32 	%f668, %f2922, 0f40206C98;
	cvt.f64.f32	%fd37, %f668;
	div.rn.f32 	%f72, %f69, %f2919;
	div.rn.f32 	%f73, %f667, %f2919;
	mov.u32 	%r716, 0;
	mov.f32 	%f2869, 0f00000000;
	mov.f32 	%f2870, %f2869;
	mov.f32 	%f2871, %f2869;
	mov.f32 	%f2872, %f2869;
	mov.f32 	%f2873, %f2869;
	mov.f32 	%f2874, %f2869;
	mov.f32 	%f2875, %f2869;
	mov.f32 	%f2876, %f2869;
	mov.f32 	%f2877, %f2869;
	mov.f32 	%f2878, %f2869;
	mov.f32 	%f2879, %f2869;
	mov.f32 	%f2880, %f2869;

BB3_68:
	mov.u32 	%r717, 0;
	cvt.rn.f32.s32	%f669, %r716;
	sub.f32 	%f86, %f669, %f2924;
	add.f32 	%f87, %f86, 0f3F800000;
	sqrt.rn.f32 	%f670, %f66;
	mul.f32 	%f88, %f87, %f670;
	abs.f32 	%f89, %f88;
	mul.f32 	%f90, %f88, %f88;
	mul.f32 	%f91, %f86, %f670;
	abs.f32 	%f92, %f91;
	sqrt.rn.f32 	%f94, %f67;
	add.f32 	%f671, %f669, 0f3F800000;
	sub.f32 	%f95, %f671, %f2924;
	div.rn.f32 	%f96, %f95, %f2920;
	mov.f32 	%f672, 0f3F800000;
	cvt.rzi.f32.f32	%f673, %f672;
	add.f32 	%f674, %f673, %f673;
	mov.f32 	%f675, 0f40000000;
	sub.f32 	%f676, %f675, %f674;
	abs.f32 	%f97, %f676;
	setp.eq.f32	%p94, %f97, 0f3F800000;
	abs.f32 	%f98, %f96;
	setp.lt.f32	%p95, %f98, 0f00800000;
	mul.f32 	%f677, %f98, 0f4B800000;
	selp.f32	%f678, 0fC3170000, 0fC2FE0000, %p95;
	selp.f32	%f679, %f677, %f98, %p95;
	mov.b32 	 %r219, %f679;
	and.b32  	%r220, %r219, 8388607;
	or.b32  	%r221, %r220, 1065353216;
	mov.b32 	 %f680, %r221;
	shr.u32 	%r222, %r219, 23;
	cvt.rn.f32.u32	%f681, %r222;
	add.f32 	%f682, %f678, %f681;
	setp.gt.f32	%p96, %f680, 0f3FB504F3;
	mul.f32 	%f683, %f680, 0f3F000000;
	add.f32 	%f684, %f682, 0f3F800000;
	selp.f32	%f685, %f683, %f680, %p96;
	selp.f32	%f686, %f684, %f682, %p96;
	add.f32 	%f99, %f685, 0fBF800000;
	add.f32 	%f100, %f685, 0f3F800000;
	add.f32 	%f101, %f99, %f99;
	mov.f32 	%f687, 0f3F317200;
	mul.rn.f32 	%f102, %f686, %f687;
	mov.f32 	%f688, 0f35BFBE8E;
	mul.rn.f32 	%f103, %f686, %f688;
	setp.lt.f32	%p97, %f96, 0f00000000;
	and.pred  	%p4, %p97, %p94;
	add.f32 	%f689, %f96, %f96;
	selp.f32	%f104, %f689, 0f00000000, %p94;
	div.rn.f32 	%f105, %f86, %f2920;
	abs.f32 	%f106, %f105;
	setp.lt.f32	%p98, %f106, 0f00800000;
	mul.f32 	%f691, %f106, 0f4B800000;
	selp.f32	%f692, 0fC3170000, 0fC2FE0000, %p98;
	selp.f32	%f693, %f691, %f106, %p98;
	mov.b32 	 %r223, %f693;
	and.b32  	%r224, %r223, 8388607;
	or.b32  	%r225, %r224, 1065353216;
	mov.b32 	 %f694, %r225;
	shr.u32 	%r226, %r223, 23;
	cvt.rn.f32.u32	%f695, %r226;
	add.f32 	%f696, %f692, %f695;
	setp.gt.f32	%p99, %f694, 0f3FB504F3;
	mul.f32 	%f697, %f694, 0f3F000000;
	add.f32 	%f698, %f696, 0f3F800000;
	selp.f32	%f699, %f697, %f694, %p99;
	selp.f32	%f700, %f698, %f696, %p99;
	add.f32 	%f107, %f699, 0fBF800000;
	add.f32 	%f108, %f699, 0f3F800000;
	add.f32 	%f109, %f107, %f107;
	mul.rn.f32 	%f110, %f700, %f687;
	mul.rn.f32 	%f111, %f700, %f688;
	setp.lt.f32	%p100, %f105, 0f00000000;
	and.pred  	%p5, %p100, %p94;
	add.f32 	%f701, %f105, %f105;
	selp.f32	%f112, %f701, 0f00000000, %p94;
	cvt.f64.f32	%fd291, %f2920;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd291;
	}
	mov.f64 	%fd292, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd292;
	}
	bfe.u32 	%r227, %r55, 20, 11;
	add.s32 	%r228, %r227, -1012;
	mov.u64 	%rd97, 4613937818241073152;
	shl.b64 	%rd11, %rd97, %r228;
	setp.eq.s64	%p101, %rd11, -9223372036854775808;
	abs.f64 	%fd293, %fd291;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd293;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd38, [retval0+0];
	
	//{
	}// Callseq End 61
	setp.lt.s32	%p102, %r54, 0;
	and.pred  	%p6, %p102, %p101;
	setp.lt.s32	%p103, %r55, 0;
	add.f64 	%fd294, %fd291, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd294;
	}
	and.b32  	%r56, %r229, 2146435072;
	setp.gtu.f64	%p104, %fd293, 0d7FF0000000000000;
	setp.gt.f64	%p105, %fd293, 0d3FF0000000000000;
	selp.b32	%r230, 2146435072, 0, %p105;
	xor.b32  	%r231, %r230, 2146435072;
	selp.b32	%r232, %r231, %r230, %p103;
	setp.eq.f32	%p106, %f2920, 0fBF800000;
	selp.b32	%r57, 1072693248, %r232, %p106;
	shr.s32 	%r233, %r55, 31;
	and.b32  	%r234, %r233, -2146435072;
	add.s32 	%r58, %r234, 2146435072;
	or.b32  	%r59, %r58, -2147483648;
	cvt.f64.f32	%fd295, %f2919;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd295;
	}
	abs.f64 	%fd296, %fd295;
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd296;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 62
	setp.lt.s32	%p107, %r60, 0;
	and.pred  	%p7, %p107, %p101;
	add.f64 	%fd297, %fd295, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd297;
	}
	and.b32  	%r61, %r235, 2146435072;
	setp.gtu.f64	%p108, %fd296, 0d7FF0000000000000;
	setp.gt.f64	%p109, %fd296, 0d3FF0000000000000;
	selp.b32	%r236, 2146435072, 0, %p109;
	xor.b32  	%r237, %r236, 2146435072;
	selp.b32	%r238, %r237, %r236, %p103;
	setp.eq.f32	%p110, %f2919, 0fBF800000;
	selp.b32	%r62, 1072693248, %r238, %p110;
	mov.f64 	%fd298, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd298;
	}
	bfe.u32 	%r240, %r239, 20, 11;
	add.s32 	%r241, %r240, -1012;
	mov.u64 	%rd98, 4617315517961601024;
	shl.b64 	%rd99, %rd98, %r241;
	setp.eq.s64	%p111, %rd99, -9223372036854775808;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd293;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd298;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 63
	and.pred  	%p8, %p102, %p111;
	selp.b32	%r242, %r54, 0, %p111;
	setp.lt.s32	%p112, %r239, 0;
	or.b32  	%r243, %r242, 2146435072;
	selp.b32	%r63, %r243, %r242, %p112;
	add.f64 	%fd299, %fd291, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r244}, %fd299;
	}
	and.b32  	%r64, %r244, 2146435072;
	selp.b32	%r245, %r231, %r230, %p112;
	selp.b32	%r66, 1072693248, %r245, %p106;
	cvt.f64.f32	%fd41, %f87;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd41;
	}
	abs.f64 	%fd300, %fd41;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd300;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd42, [retval0+0];
	
	//{
	}// Callseq End 64
	setp.lt.s32	%p113, %r68, 0;
	and.pred  	%p9, %p113, %p101;
	add.f64 	%fd43, %fd41, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd43;
	}
	and.b32  	%r69, %r250, 2146435072;
	setp.gtu.f64	%p114, %fd300, 0d7FF0000000000000;
	setp.gt.f64	%p115, %fd300, 0d3FF0000000000000;
	selp.b32	%r251, 2146435072, 0, %p115;
	xor.b32  	%r252, %r251, 2146435072;
	selp.b32	%r253, %r252, %r251, %p103;
	setp.eq.f32	%p116, %f87, 0fBF800000;
	selp.b32	%r70, 1072693248, %r253, %p116;
	cvt.f64.f32	%fd44, %f86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd44;
	}
	abs.f64 	%fd301, %fd44;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd301;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd45, [retval0+0];
	
	//{
	}// Callseq End 65
	setp.lt.s32	%p117, %r71, 0;
	and.pred  	%p10, %p117, %p101;
	add.f64 	%fd46, %fd44, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r254}, %fd46;
	}
	and.b32  	%r72, %r254, 2146435072;
	setp.gtu.f64	%p118, %fd301, 0d7FF0000000000000;
	setp.gt.f64	%p119, %fd301, 0d3FF0000000000000;
	selp.b32	%r255, 2146435072, 0, %p119;
	xor.b32  	%r256, %r255, 2146435072;
	selp.b32	%r257, %r256, %r255, %p103;
	setp.eq.f32	%p120, %f86, 0fBF800000;
	selp.b32	%r73, 1072693248, %r257, %p120;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd296;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd298;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd47, [retval0+0];
	
	//{
	}// Callseq End 66
	and.pred  	%p11, %p107, %p111;
	selp.b32	%r258, %r60, 0, %p111;
	or.b32  	%r259, %r258, 2146435072;
	selp.b32	%r74, %r259, %r258, %p112;
	add.f64 	%fd302, %fd295, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r260}, %fd302;
	}
	and.b32  	%r75, %r260, 2146435072;
	selp.b32	%r261, %r237, %r236, %p112;
	selp.b32	%r76, 1072693248, %r261, %p110;
	mov.f64 	%fd303, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd303;
	}
	bfe.u32 	%r262, %r78, 20, 11;
	add.s32 	%r263, %r262, -1012;
	mov.u64 	%rd100, 4611686018427387904;
	shl.b64 	%rd12, %rd100, %r263;
	shr.s32 	%r264, %r78, 31;
	and.b32  	%r265, %r264, -2146435072;
	add.s32 	%r79, %r265, 2146435072;
	setp.ne.s32	%p121, %r56, 2146435072;
	or.pred  	%p14, %p121, %p104;
	setp.ne.s32	%p122, %r61, 2146435072;
	or.pred  	%p15, %p122, %p108;
	setp.ne.s32	%p123, %r64, 2146435072;
	or.pred  	%p16, %p123, %p104;
	setp.ne.s32	%p124, %r69, 2146435072;
	or.pred  	%p17, %p124, %p114;
	setp.ne.s32	%p125, %r72, 2146435072;
	or.pred  	%p18, %p125, %p118;
	setp.ne.s32	%p126, %r75, 2146435072;
	or.pred  	%p19, %p126, %p108;
	bra.uni 	BB3_69;

BB3_236:
	and.b32  	%r417, %r83, 2147483647;
	setp.ne.s32	%p322, %r417, 2146435072;
	@%p322 bra 	BB3_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r418, %temp}, %fd103;
	}
	setp.ne.s32	%p323, %r418, 0;
	mov.f64 	%fd493, %fd492;
	@%p323 bra 	BB3_241;

	selp.b32	%r419, %r59, %r58, %p22;
	mov.u32 	%r420, 0;
	mov.b64 	%fd493, {%r420, %r419};
	bra.uni 	BB3_241;

BB3_252:
	and.b32  	%r437, %r84, 2147483647;
	setp.ne.s32	%p342, %r437, 2146435072;
	@%p342 bra 	BB3_253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd116;
	}
	setp.ne.s32	%p343, %r438, 0;
	mov.f64 	%fd496, %fd495;
	@%p343 bra 	BB3_257;

	selp.b32	%r439, %r59, %r58, %p23;
	mov.u32 	%r440, 0;
	mov.b64 	%fd496, {%r440, %r439};
	bra.uni 	BB3_257;

BB3_288:
	and.b32  	%r478, %r86, 2147483647;
	setp.ne.s32	%p385, %r478, 2146435072;
	@%p385 bra 	BB3_289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r479, %temp}, %fd142;
	}
	setp.ne.s32	%p386, %r479, 0;
	mov.f64 	%fd502, %fd501;
	@%p386 bra 	BB3_293;

	or.b32  	%r480, %r79, -2147483648;
	selp.b32	%r481, %r480, %r79, %p25;
	mov.u32 	%r482, 0;
	mov.b64 	%fd502, {%r482, %r481};
	bra.uni 	BB3_293;

BB3_304:
	and.b32  	%r499, %r87, 2147483647;
	setp.ne.s32	%p405, %r499, 2146435072;
	@%p405 bra 	BB3_305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r500, %temp}, %fd154;
	}
	setp.ne.s32	%p406, %r500, 0;
	mov.f64 	%fd505, %fd504;
	@%p406 bra 	BB3_309;

	or.b32  	%r501, %r79, -2147483648;
	selp.b32	%r502, %r501, %r79, %p26;
	mov.u32 	%r503, 0;
	mov.b64 	%fd505, {%r503, %r502};
	bra.uni 	BB3_309;

BB3_320:
	and.b32  	%r520, %r88, 2147483647;
	setp.ne.s32	%p425, %r520, 2146435072;
	@%p425 bra 	BB3_321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r521, %temp}, %fd166;
	}
	setp.ne.s32	%p426, %r521, 0;
	mov.f64 	%fd508, %fd507;
	@%p426 bra 	BB3_325;

	or.b32  	%r522, %r79, -2147483648;
	selp.b32	%r523, %r522, %r79, %p27;
	mov.u32 	%r524, 0;
	mov.b64 	%fd508, {%r524, %r523};
	bra.uni 	BB3_325;

BB3_336:
	and.b32  	%r541, %r89, 2147483647;
	setp.ne.s32	%p445, %r541, 2146435072;
	@%p445 bra 	BB3_337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r542, %temp}, %fd178;
	}
	setp.ne.s32	%p446, %r542, 0;
	mov.f64 	%fd511, %fd510;
	@%p446 bra 	BB3_341;

	or.b32  	%r543, %r79, -2147483648;
	selp.b32	%r544, %r543, %r79, %p28;
	mov.u32 	%r545, 0;
	mov.b64 	%fd511, {%r545, %r544};
	bra.uni 	BB3_341;

BB3_352:
	and.b32  	%r562, %r90, 2147483647;
	setp.ne.s32	%p465, %r562, 2146435072;
	@%p465 bra 	BB3_353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r563, %temp}, %fd190;
	}
	setp.ne.s32	%p466, %r563, 0;
	mov.f64 	%fd514, %fd513;
	@%p466 bra 	BB3_357;

	or.b32  	%r564, %r79, -2147483648;
	selp.b32	%r565, %r564, %r79, %p29;
	mov.u32 	%r566, 0;
	mov.b64 	%fd514, {%r566, %r565};
	bra.uni 	BB3_357;

BB3_271:
	and.b32  	%r457, %r85, 2147483647;
	setp.ne.s32	%p365, %r457, 2146435072;
	@%p365 bra 	BB3_272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r458, %temp}, %fd129;
	}
	setp.ne.s32	%p366, %r458, 0;
	mov.f64 	%fd499, %fd498;
	@%p366 bra 	BB3_276;

	or.b32  	%r459, %r79, -2147483648;
	selp.b32	%r460, %r459, %r79, %p24;
	mov.u32 	%r461, 0;
	mov.b64 	%fd499, {%r461, %r460};
	bra.uni 	BB3_276;

BB3_237:
	mov.f64 	%fd493, %fd492;
	bra.uni 	BB3_241;

BB3_253:
	mov.f64 	%fd496, %fd495;
	bra.uni 	BB3_257;

BB3_289:
	mov.f64 	%fd502, %fd501;
	bra.uni 	BB3_293;

BB3_305:
	mov.f64 	%fd505, %fd504;
	bra.uni 	BB3_309;

BB3_321:
	mov.f64 	%fd508, %fd507;
	bra.uni 	BB3_325;

BB3_337:
	mov.f64 	%fd511, %fd510;
	bra.uni 	BB3_341;

BB3_353:
	mov.f64 	%fd514, %fd513;
	bra.uni 	BB3_357;

BB3_272:
	mov.f64 	%fd499, %fd498;
	bra.uni 	BB3_276;

BB3_69:
	setp.ltu.f32	%p127, %f89, 0f3F800000;
	@%p127 bra 	BB3_71;
	bra.uni 	BB3_70;

BB3_71:
	mov.f32 	%f721, 0f3BA0C9F8;
	mov.f32 	%f722, 0fBA1268FB;
	fma.rn.f32 	%f723, %f722, %f90, %f721;
	mov.f32 	%f724, 0fBCDABFD4;
	fma.rn.f32 	%f725, %f723, %f90, %f724;
	mov.f32 	%f726, 0f3DE70331;
	fma.rn.f32 	%f727, %f725, %f90, %f726;
	mov.f32 	%f728, 0fBEC09330;
	fma.rn.f32 	%f729, %f727, %f90, %f728;
	mov.f32 	%f730, 0f3F906EBA;
	fma.rn.f32 	%f731, %f729, %f90, %f730;
	mul.f32 	%f2881, %f88, %f731;
	bra.uni 	BB3_72;

BB3_70:
	mov.f32 	%f2771, 0f3F800000;
	setp.ltu.f32	%p128, %f89, 0f407AD445;
	mov.f32 	%f703, 0f3A03BB71;
	mov.f32 	%f704, 0fB7B730FB;
	fma.rn.f32 	%f705, %f704, %f89, %f703;
	mov.f32 	%f706, 0fBBACA3B3;
	fma.rn.f32 	%f707, %f705, %f89, %f706;
	mov.f32 	%f708, 0f3D0A7445;
	fma.rn.f32 	%f709, %f707, %f89, %f708;
	mov.f32 	%f710, 0fBE1B3B75;
	fma.rn.f32 	%f711, %f709, %f89, %f710;
	mov.f32 	%f712, 0fBF6B385A;
	fma.rn.f32 	%f713, %f711, %f89, %f712;
	mov.f32 	%f714, 0fBFD0316E;
	fma.rn.f32 	%f715, %f713, %f89, %f714;
	mov.f32 	%f716, 0fBA031CCE;
	fma.rn.f32 	%f717, %f715, %f89, %f716;
	ex2.approx.ftz.f32 	%f718, %f717;
	sub.f32 	%f720, %f2771, %f718;
	mov.b32 	 %r266, %f720;
	selp.b32	%r267, %r266, 1065353216, %p128;
	mov.b32 	 %r268, %f88;
	and.b32  	%r269, %r268, -2147483648;
	or.b32  	%r270, %r267, %r269;
	mov.b32 	 %f2881, %r270;

BB3_72:
	setp.ltu.f32	%p129, %f92, 0f3F800000;
	@%p129 bra 	BB3_74;
	bra.uni 	BB3_73;

BB3_74:
	cvt.rn.f32.s32	%f2805, %r716;
	sub.f32 	%f2804, %f2805, %f2924;
	mul.f32 	%f2803, %f2804, %f670;
	mul.f32 	%f2802, %f2803, %f2803;
	mov.f32 	%f750, 0f3BA0C9F8;
	mov.f32 	%f751, 0fBA1268FB;
	fma.rn.f32 	%f752, %f751, %f2802, %f750;
	mov.f32 	%f753, 0fBCDABFD4;
	fma.rn.f32 	%f754, %f752, %f2802, %f753;
	mov.f32 	%f755, 0f3DE70331;
	fma.rn.f32 	%f756, %f754, %f2802, %f755;
	mov.f32 	%f757, 0fBEC09330;
	fma.rn.f32 	%f758, %f756, %f2802, %f757;
	mov.f32 	%f759, 0f3F906EBA;
	fma.rn.f32 	%f760, %f758, %f2802, %f759;
	mul.f32 	%f2882, %f2803, %f760;
	bra.uni 	BB3_75;

BB3_73:
	cvt.rn.f32.s32	%f2814, %r716;
	sub.f32 	%f2813, %f2814, %f2924;
	mul.f32 	%f2812, %f2813, %f670;
	mov.f32 	%f2772, 0f3F800000;
	setp.ltu.f32	%p130, %f92, 0f407AD445;
	mov.f32 	%f732, 0f3A03BB71;
	mov.f32 	%f733, 0fB7B730FB;
	fma.rn.f32 	%f734, %f733, %f92, %f732;
	mov.f32 	%f735, 0fBBACA3B3;
	fma.rn.f32 	%f736, %f734, %f92, %f735;
	mov.f32 	%f737, 0f3D0A7445;
	fma.rn.f32 	%f738, %f736, %f92, %f737;
	mov.f32 	%f739, 0fBE1B3B75;
	fma.rn.f32 	%f740, %f738, %f92, %f739;
	mov.f32 	%f741, 0fBF6B385A;
	fma.rn.f32 	%f742, %f740, %f92, %f741;
	mov.f32 	%f743, 0fBFD0316E;
	fma.rn.f32 	%f744, %f742, %f92, %f743;
	mov.f32 	%f745, 0fBA031CCE;
	fma.rn.f32 	%f746, %f744, %f92, %f745;
	ex2.approx.ftz.f32 	%f747, %f746;
	sub.f32 	%f749, %f2772, %f747;
	mov.b32 	 %r271, %f749;
	selp.b32	%r272, %r271, 1065353216, %p130;
	mov.b32 	 %r273, %f2812;
	and.b32  	%r274, %r273, -2147483648;
	or.b32  	%r275, %r272, %r274;
	mov.b32 	 %f2882, %r275;

BB3_75:
	sub.f32 	%f761, %f2881, %f2882;
	mul.f32 	%f131, %f761, 0f3F000000;
	cvt.rn.f32.s32	%f132, %r717;
	sub.f32 	%f133, %f132, %f2923;
	add.f32 	%f134, %f133, 0f3F800000;
	mul.f32 	%f135, %f134, %f94;
	abs.f32 	%f136, %f135;
	setp.ltu.f32	%p131, %f136, 0f3F800000;
	@%p131 bra 	BB3_77;
	bra.uni 	BB3_76;

BB3_77:
	mul.f32 	%f780, %f135, %f135;
	mov.f32 	%f781, 0f3BA0C9F8;
	mov.f32 	%f782, 0fBA1268FB;
	fma.rn.f32 	%f783, %f782, %f780, %f781;
	mov.f32 	%f784, 0fBCDABFD4;
	fma.rn.f32 	%f785, %f783, %f780, %f784;
	mov.f32 	%f786, 0f3DE70331;
	fma.rn.f32 	%f787, %f785, %f780, %f786;
	mov.f32 	%f788, 0fBEC09330;
	fma.rn.f32 	%f789, %f787, %f780, %f788;
	mov.f32 	%f790, 0f3F906EBA;
	fma.rn.f32 	%f791, %f789, %f780, %f790;
	mul.f32 	%f2883, %f135, %f791;
	bra.uni 	BB3_78;

BB3_76:
	mov.f32 	%f2773, 0f3F800000;
	mov.f32 	%f762, 0f3A03BB71;
	mov.f32 	%f763, 0fB7B730FB;
	fma.rn.f32 	%f764, %f763, %f136, %f762;
	mov.f32 	%f765, 0fBBACA3B3;
	fma.rn.f32 	%f766, %f764, %f136, %f765;
	mov.f32 	%f767, 0f3D0A7445;
	fma.rn.f32 	%f768, %f766, %f136, %f767;
	mov.f32 	%f769, 0fBE1B3B75;
	fma.rn.f32 	%f770, %f768, %f136, %f769;
	mov.f32 	%f771, 0fBF6B385A;
	fma.rn.f32 	%f772, %f770, %f136, %f771;
	mov.f32 	%f773, 0fBFD0316E;
	fma.rn.f32 	%f774, %f772, %f136, %f773;
	mov.f32 	%f775, 0fBA031CCE;
	fma.rn.f32 	%f776, %f774, %f136, %f775;
	ex2.approx.ftz.f32 	%f777, %f776;
	sub.f32 	%f779, %f2773, %f777;
	mov.b32 	 %r276, %f779;
	setp.ltu.f32	%p132, %f136, 0f407AD445;
	selp.b32	%r277, %r276, 1065353216, %p132;
	mov.b32 	 %r278, %f135;
	and.b32  	%r279, %r278, -2147483648;
	or.b32  	%r280, %r277, %r279;
	mov.b32 	 %f2883, %r280;

BB3_78:
	mul.f32 	%f140, %f133, %f94;
	abs.f32 	%f141, %f140;
	setp.ltu.f32	%p133, %f141, 0f3F800000;
	@%p133 bra 	BB3_80;
	bra.uni 	BB3_79;

BB3_80:
	mul.f32 	%f810, %f140, %f140;
	mov.f32 	%f811, 0f3BA0C9F8;
	mov.f32 	%f812, 0fBA1268FB;
	fma.rn.f32 	%f813, %f812, %f810, %f811;
	mov.f32 	%f814, 0fBCDABFD4;
	fma.rn.f32 	%f815, %f813, %f810, %f814;
	mov.f32 	%f816, 0f3DE70331;
	fma.rn.f32 	%f817, %f815, %f810, %f816;
	mov.f32 	%f818, 0fBEC09330;
	fma.rn.f32 	%f819, %f817, %f810, %f818;
	mov.f32 	%f820, 0f3F906EBA;
	fma.rn.f32 	%f821, %f819, %f810, %f820;
	mul.f32 	%f2884, %f140, %f821;
	bra.uni 	BB3_81;

BB3_79:
	mov.f32 	%f2774, 0f3F800000;
	mov.f32 	%f792, 0f3A03BB71;
	mov.f32 	%f793, 0fB7B730FB;
	fma.rn.f32 	%f794, %f793, %f141, %f792;
	mov.f32 	%f795, 0fBBACA3B3;
	fma.rn.f32 	%f796, %f794, %f141, %f795;
	mov.f32 	%f797, 0f3D0A7445;
	fma.rn.f32 	%f798, %f796, %f141, %f797;
	mov.f32 	%f799, 0fBE1B3B75;
	fma.rn.f32 	%f800, %f798, %f141, %f799;
	mov.f32 	%f801, 0fBF6B385A;
	fma.rn.f32 	%f802, %f800, %f141, %f801;
	mov.f32 	%f803, 0fBFD0316E;
	fma.rn.f32 	%f804, %f802, %f141, %f803;
	mov.f32 	%f805, 0fBA031CCE;
	fma.rn.f32 	%f806, %f804, %f141, %f805;
	ex2.approx.ftz.f32 	%f807, %f806;
	sub.f32 	%f809, %f2774, %f807;
	mov.b32 	 %r281, %f809;
	setp.ltu.f32	%p134, %f141, 0f407AD445;
	selp.b32	%r282, %r281, 1065353216, %p134;
	mov.b32 	 %r283, %f140;
	and.b32  	%r284, %r283, -2147483648;
	or.b32  	%r285, %r282, %r284;
	mov.b32 	 %f2884, %r285;

BB3_81:
	sub.f32 	%f824, %f2883, %f2884;
	mul.f32 	%f145, %f824, 0f3F000000;
	mul.f32 	%f825, %f131, %f2922;
	fma.rn.f32 	%f146, %f145, %f825, %f2843;
	mad.lo.s32 	%r286, %r717, %r124, %r716;
	add.s32 	%r287, %r286, %r7;
	mul.wide.s32 	%rd102, %r287, 4;
	add.s64 	%rd103, %rd1, %rd102;
	ld.global.f32 	%f147, [%rd103];
	// inline asm
	rcp.approx.ftz.f32 %f822,%f100;
	// inline asm
	mul.f32 	%f826, %f822, %f101;
	mul.f32 	%f827, %f826, %f826;
	mov.f32 	%f828, 0f3C4CAF63;
	mov.f32 	%f829, 0f3B18F0FE;
	fma.rn.f32 	%f830, %f829, %f827, %f828;
	mov.f32 	%f831, 0f3DAAAABD;
	fma.rn.f32 	%f832, %f830, %f827, %f831;
	mul.rn.f32 	%f833, %f832, %f827;
	mul.rn.f32 	%f834, %f833, %f826;
	sub.f32 	%f835, %f99, %f826;
	neg.f32 	%f836, %f826;
	add.f32 	%f837, %f835, %f835;
	fma.rn.f32 	%f838, %f836, %f99, %f837;
	mul.rn.f32 	%f839, %f822, %f838;
	add.f32 	%f840, %f834, %f826;
	sub.f32 	%f841, %f826, %f840;
	add.f32 	%f842, %f834, %f841;
	add.f32 	%f843, %f839, %f842;
	add.f32 	%f844, %f840, %f843;
	sub.f32 	%f845, %f840, %f844;
	add.f32 	%f846, %f843, %f845;
	add.f32 	%f847, %f102, %f844;
	sub.f32 	%f848, %f102, %f847;
	add.f32 	%f849, %f844, %f848;
	add.f32 	%f850, %f846, %f849;
	add.f32 	%f851, %f103, %f850;
	add.f32 	%f852, %f847, %f851;
	sub.f32 	%f853, %f847, %f852;
	add.f32 	%f854, %f851, %f853;
	mul.rn.f32 	%f856, %f675, %f852;
	neg.f32 	%f857, %f856;
	fma.rn.f32 	%f858, %f675, %f852, %f857;
	fma.rn.f32 	%f859, %f675, %f854, %f858;
	mov.f32 	%f860, 0f00000000;
	fma.rn.f32 	%f861, %f860, %f852, %f859;
	add.rn.f32 	%f862, %f856, %f861;
	neg.f32 	%f863, %f862;
	add.rn.f32 	%f864, %f856, %f863;
	add.rn.f32 	%f865, %f864, %f861;
	mov.b32 	 %r288, %f862;
	setp.eq.s32	%p135, %r288, 1118925336;
	add.s32 	%r289, %r288, -1;
	mov.b32 	 %f866, %r289;
	add.f32 	%f867, %f865, 0f37000000;
	selp.f32	%f868, %f866, %f862, %p135;
	selp.f32	%f148, %f867, %f865, %p135;
	mul.f32 	%f869, %f868, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f870, %f869;
	mov.f32 	%f871, 0fBF317200;
	fma.rn.f32 	%f872, %f870, %f871, %f868;
	mov.f32 	%f873, 0fB5BFBE8E;
	fma.rn.f32 	%f874, %f870, %f873, %f872;
	mul.f32 	%f875, %f874, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f876, %f875;
	add.f32 	%f877, %f870, 0f00000000;
	ex2.approx.f32 	%f878, %f877;
	mul.f32 	%f879, %f876, %f878;
	setp.lt.f32	%p136, %f868, 0fC2D20000;
	selp.f32	%f880, 0f00000000, %f879, %p136;
	setp.gt.f32	%p137, %f868, 0f42D20000;
	selp.f32	%f2885, 0f7F800000, %f880, %p137;
	setp.eq.f32	%p138, %f2885, 0f7F800000;
	@%p138 bra 	BB3_83;

	fma.rn.f32 	%f2885, %f2885, %f148, %f2885;

BB3_83:
	setp.geu.f32	%p639, %f96, 0f00000000;
	mov.b32 	 %r290, %f2885;
	xor.b32  	%r291, %r290, -2147483648;
	mov.b32 	 %f881, %r291;
	selp.f32	%f152, %f881, %f2885, %p4;
	setp.eq.f32	%p139, %f96, 0f00000000;
	selp.f32	%f2886, %f104, %f152, %p139;
	@%p639 bra 	BB3_85;

	cvt.rzi.f32.f32	%f883, %f675;
	setp.neu.f32	%p140, %f883, 0f40000000;
	selp.f32	%f2886, 0f7FFFFFFF, %f152, %p140;

BB3_85:
	abs.f32 	%f2780, %f96;
	add.f32 	%f2779, %f2780, 0f40000000;
	mov.b32 	 %r697, %f2779;
	mov.f32 	%f2778, 0f00000000;
	mov.f32 	%f2777, 0f3DAAAABD;
	mov.f32 	%f2776, 0f3C4CAF63;
	mov.f32 	%f2775, 0f3B18F0FE;
	add.f32 	%f886, %f96, 0f40000000;
	setp.gtu.f32	%p141, %f2780, 0f7F800000;
	selp.f32	%f887, %f886, %f2886, %p141;
	selp.f32	%f888, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p142, %f2780, 0f7F800000;
	selp.f32	%f889, %f887, %f888, %p142;
	setp.gt.s32	%p143, %r697, 2139095039;
	selp.f32	%f890, %f889, %f2886, %p143;
	mul.f32 	%f891, %f890, 0fBF000000;
	setp.eq.f32	%p144, %f96, 0f3F800000;
	selp.f32	%f892, 0fBF000000, %f891, %p144;
	mul.f32 	%f893, %f892, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f894, %f893;
	fma.rn.f32 	%f896, %f894, %f871, %f892;
	fma.rn.f32 	%f898, %f894, %f873, %f896;
	mul.f32 	%f899, %f898, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f900, %f899;
	add.f32 	%f901, %f894, 0f00000000;
	ex2.approx.f32 	%f902, %f901;
	mul.f32 	%f903, %f900, %f902;
	setp.lt.f32	%p145, %f892, 0fC2D20000;
	selp.f32	%f904, 0f00000000, %f903, %p145;
	setp.gt.f32	%p146, %f892, 0f42D20000;
	selp.f32	%f156, 0f7F800000, %f904, %p146;
	// inline asm
	rcp.approx.ftz.f32 %f884,%f108;
	// inline asm
	mul.f32 	%f905, %f884, %f109;
	mul.f32 	%f906, %f905, %f905;
	fma.rn.f32 	%f909, %f2775, %f906, %f2776;
	fma.rn.f32 	%f911, %f909, %f906, %f2777;
	mul.rn.f32 	%f912, %f911, %f906;
	mul.rn.f32 	%f913, %f912, %f905;
	sub.f32 	%f914, %f107, %f905;
	neg.f32 	%f915, %f905;
	add.f32 	%f916, %f914, %f914;
	fma.rn.f32 	%f917, %f915, %f107, %f916;
	mul.rn.f32 	%f918, %f884, %f917;
	add.f32 	%f919, %f913, %f905;
	sub.f32 	%f920, %f905, %f919;
	add.f32 	%f921, %f913, %f920;
	add.f32 	%f922, %f918, %f921;
	add.f32 	%f923, %f919, %f922;
	sub.f32 	%f924, %f919, %f923;
	add.f32 	%f925, %f922, %f924;
	add.f32 	%f926, %f110, %f923;
	sub.f32 	%f927, %f110, %f926;
	add.f32 	%f928, %f923, %f927;
	add.f32 	%f929, %f925, %f928;
	add.f32 	%f930, %f111, %f929;
	add.f32 	%f931, %f926, %f930;
	sub.f32 	%f932, %f926, %f931;
	add.f32 	%f933, %f930, %f932;
	mul.rn.f32 	%f935, %f675, %f931;
	neg.f32 	%f936, %f935;
	fma.rn.f32 	%f937, %f675, %f931, %f936;
	fma.rn.f32 	%f938, %f675, %f933, %f937;
	fma.rn.f32 	%f940, %f2778, %f931, %f938;
	add.rn.f32 	%f941, %f935, %f940;
	neg.f32 	%f942, %f941;
	add.rn.f32 	%f943, %f935, %f942;
	add.rn.f32 	%f944, %f943, %f940;
	mov.b32 	 %r292, %f941;
	setp.eq.s32	%p147, %r292, 1118925336;
	add.s32 	%r293, %r292, -1;
	mov.b32 	 %f945, %r293;
	add.f32 	%f946, %f944, 0f37000000;
	selp.f32	%f947, %f945, %f941, %p147;
	selp.f32	%f157, %f946, %f944, %p147;
	mul.f32 	%f948, %f947, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f949, %f948;
	fma.rn.f32 	%f950, %f949, %f871, %f947;
	fma.rn.f32 	%f951, %f949, %f873, %f950;
	mul.f32 	%f952, %f951, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f953, %f952;
	add.f32 	%f954, %f949, 0f00000000;
	ex2.approx.f32 	%f955, %f954;
	mul.f32 	%f956, %f953, %f955;
	setp.lt.f32	%p148, %f947, 0fC2D20000;
	selp.f32	%f957, 0f00000000, %f956, %p148;
	setp.gt.f32	%p149, %f947, 0f42D20000;
	selp.f32	%f2887, 0f7F800000, %f957, %p149;
	setp.eq.f32	%p150, %f2887, 0f7F800000;
	@%p150 bra 	BB3_87;

	fma.rn.f32 	%f2887, %f2887, %f157, %f2887;

BB3_87:
	setp.geu.f32	%p640, %f105, 0f00000000;
	mov.b32 	 %r294, %f2887;
	xor.b32  	%r295, %r294, -2147483648;
	mov.b32 	 %f958, %r295;
	selp.f32	%f161, %f958, %f2887, %p5;
	setp.eq.f32	%p151, %f105, 0f00000000;
	selp.f32	%f2888, %f112, %f161, %p151;
	@%p640 bra 	BB3_89;

	cvt.rzi.f32.f32	%f960, %f675;
	setp.neu.f32	%p152, %f960, 0f40000000;
	selp.f32	%f2888, 0f7FFFFFFF, %f161, %p152;

BB3_89:
	abs.f32 	%f2782, %f105;
	add.f32 	%f2781, %f2782, 0f40000000;
	mov.b32 	 %r698, %f2781;
	add.f32 	%f961, %f105, 0f40000000;
	setp.gtu.f32	%p153, %f2782, 0f7F800000;
	selp.f32	%f962, %f961, %f2888, %p153;
	selp.f32	%f963, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p154, %f2782, 0f7F800000;
	selp.f32	%f964, %f962, %f963, %p154;
	setp.gt.s32	%p155, %r698, 2139095039;
	selp.f32	%f965, %f964, %f2888, %p155;
	mul.f32 	%f966, %f965, 0fBF000000;
	setp.eq.f32	%p156, %f105, 0f3F800000;
	selp.f32	%f967, 0fBF000000, %f966, %p156;
	mul.f32 	%f968, %f967, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f969, %f968;
	fma.rn.f32 	%f971, %f969, %f871, %f967;
	fma.rn.f32 	%f973, %f969, %f873, %f971;
	mul.f32 	%f974, %f973, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f975, %f974;
	add.f32 	%f976, %f969, 0f00000000;
	ex2.approx.f32 	%f977, %f976;
	mul.f32 	%f978, %f975, %f977;
	setp.lt.f32	%p157, %f967, 0fC2D20000;
	selp.f32	%f979, 0f00000000, %f978, %p157;
	setp.gt.f32	%p158, %f967, 0f42D20000;
	selp.f32	%f165, 0f7F800000, %f979, %p158;
	sub.f32 	%f980, %f156, %f165;
	mul.f32 	%f981, %f68, %f980;
	mul.f32 	%f166, %f145, %f981;
	mov.f64 	%fd474, %fd38;
	@!%p6 bra 	BB3_91;
	bra.uni 	BB3_90;

BB3_90:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r296}, %fd38;
	}
	xor.b32  	%r297, %r296, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r298, %temp}, %fd38;
	}
	mov.b64 	%fd474, {%r298, %r297};

BB3_91:
	setp.eq.f32	%p159, %f2920, 0f00000000;
	@%p159 bra 	BB3_94;
	bra.uni 	BB3_92;

BB3_94:
	mov.u32 	%r299, 0;
	selp.b32	%r300, %r54, 0, %p101;
	or.b32  	%r301, %r300, 2146435072;
	selp.b32	%r302, %r301, %r300, %p103;
	mov.b64 	%fd474, {%r299, %r302};
	bra.uni 	BB3_95;

BB3_92:
	setp.gt.s32	%p160, %r54, -1;
	@%p160 bra 	BB3_95;

	cvt.rzi.f64.f64	%fd305, %fd292;
	setp.neu.f64	%p161, %fd305, 0d4008000000000000;
	selp.f64	%fd474, 0dFFF8000000000000, %fd474, %p161;

BB3_95:
	cvt.f64.f32	%fd460, %f2920;
	add.f64 	%fd459, %fd460, 0d4008000000000000;
	selp.f64	%fd475, %fd474, %fd459, %p121;
	@%p14 bra 	BB3_103;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r699}, %fd292;
	}
	and.b32  	%r303, %r699, 2147483647;
	setp.ne.s32	%p165, %r303, 2146435072;
	@%p165 bra 	BB3_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r304, %temp}, %fd292;
	}
	setp.eq.s32	%p166, %r304, 0;
	@%p166 bra 	BB3_102;
	bra.uni 	BB3_98;

BB3_102:
	mov.u32 	%r310, 0;
	mov.b64 	%fd475, {%r310, %r57};
	bra.uni 	BB3_103;

BB3_98:
	and.b32  	%r305, %r54, 2147483647;
	setp.ne.s32	%p167, %r305, 2146435072;
	@%p167 bra 	BB3_99;

	cvt.f64.f32	%fd461, %f2920;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r306, %temp}, %fd461;
	}
	setp.ne.s32	%p168, %r306, 0;
	mov.f64 	%fd475, %fd474;
	@%p168 bra 	BB3_103;

	selp.b32	%r308, %r59, %r58, %p6;
	mov.u32 	%r309, 0;
	mov.b64 	%fd475, {%r309, %r308};
	bra.uni 	BB3_103;

BB3_99:
	mov.f64 	%fd475, %fd474;

BB3_103:
	cvt.rn.f32.s32	%f2792, %r717;
	mov.f32 	%f2791, 0f35BFBE8E;
	mov.f32 	%f2790, 0f3F317200;
	cvt.rn.f32.s32	%f2789, %r716;
	add.f32 	%f2788, %f2789, 0f3F800000;
	sub.f32 	%f2787, %f2788, %f2924;
	mov.f32 	%f2786, 0f00000000;
	mov.f32 	%f2785, 0f3DAAAABD;
	mov.f32 	%f2784, 0f3C4CAF63;
	mov.f32 	%f2783, 0f3B18F0FE;
	setp.eq.f32	%p169, %f2920, 0f3F800000;
	selp.f64	%fd310, 0d3FF0000000000000, %fd475, %p169;
	div.rn.f64 	%fd311, %fd36, %fd310;
	mul.f32 	%f984, %f86, %f165;
	mul.f32 	%f985, %f2787, %f156;
	sub.f32 	%f986, %f985, %f984;
	cvt.f64.f32	%fd312, %f986;
	mul.f64 	%fd313, %fd312, %fd311;
	cvt.f64.f32	%fd314, %f145;
	mul.f64 	%fd315, %fd314, %fd313;
	cvt.rn.f32.f64	%f167, %fd315;
	add.f32 	%f987, %f2792, 0f3F800000;
	sub.f32 	%f168, %f987, %f2923;
	div.rn.f32 	%f169, %f168, %f2919;
	abs.f32 	%f170, %f169;
	setp.lt.f32	%p170, %f170, 0f00800000;
	mul.f32 	%f988, %f170, 0f4B800000;
	selp.f32	%f989, 0fC3170000, 0fC2FE0000, %p170;
	selp.f32	%f990, %f988, %f170, %p170;
	mov.b32 	 %r311, %f990;
	and.b32  	%r312, %r311, 8388607;
	or.b32  	%r313, %r312, 1065353216;
	mov.b32 	 %f991, %r313;
	shr.u32 	%r314, %r311, 23;
	cvt.rn.f32.u32	%f992, %r314;
	add.f32 	%f993, %f989, %f992;
	setp.gt.f32	%p171, %f991, 0f3FB504F3;
	mul.f32 	%f994, %f991, 0f3F000000;
	add.f32 	%f995, %f993, 0f3F800000;
	selp.f32	%f996, %f994, %f991, %p171;
	selp.f32	%f997, %f995, %f993, %p171;
	add.f32 	%f171, %f996, 0fBF800000;
	add.f32 	%f983, %f996, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f982,%f983;
	// inline asm
	add.f32 	%f173, %f171, %f171;
	mul.f32 	%f998, %f982, %f173;
	mul.f32 	%f999, %f998, %f998;
	fma.rn.f32 	%f1002, %f2783, %f999, %f2784;
	fma.rn.f32 	%f1004, %f1002, %f999, %f2785;
	mul.rn.f32 	%f1005, %f1004, %f999;
	mul.rn.f32 	%f1006, %f1005, %f998;
	sub.f32 	%f1007, %f171, %f998;
	neg.f32 	%f1008, %f998;
	add.f32 	%f1009, %f1007, %f1007;
	fma.rn.f32 	%f1010, %f1008, %f171, %f1009;
	mul.rn.f32 	%f1011, %f982, %f1010;
	add.f32 	%f1012, %f1006, %f998;
	sub.f32 	%f1013, %f998, %f1012;
	add.f32 	%f1014, %f1006, %f1013;
	add.f32 	%f1015, %f1011, %f1014;
	add.f32 	%f1016, %f1012, %f1015;
	sub.f32 	%f1017, %f1012, %f1016;
	add.f32 	%f1018, %f1015, %f1017;
	mul.rn.f32 	%f174, %f997, %f2790;
	mul.rn.f32 	%f175, %f997, %f2791;
	add.f32 	%f1021, %f174, %f1016;
	sub.f32 	%f1022, %f174, %f1021;
	add.f32 	%f1023, %f1016, %f1022;
	add.f32 	%f1024, %f1018, %f1023;
	add.f32 	%f1025, %f175, %f1024;
	add.f32 	%f1026, %f1021, %f1025;
	sub.f32 	%f1027, %f1021, %f1026;
	add.f32 	%f1028, %f1025, %f1027;
	mul.rn.f32 	%f1030, %f675, %f1026;
	neg.f32 	%f1031, %f1030;
	fma.rn.f32 	%f1032, %f675, %f1026, %f1031;
	fma.rn.f32 	%f1033, %f675, %f1028, %f1032;
	fma.rn.f32 	%f1035, %f2786, %f1026, %f1033;
	add.rn.f32 	%f1036, %f1030, %f1035;
	neg.f32 	%f1037, %f1036;
	add.rn.f32 	%f1038, %f1030, %f1037;
	add.rn.f32 	%f1039, %f1038, %f1035;
	mov.b32 	 %r315, %f1036;
	setp.eq.s32	%p172, %r315, 1118925336;
	add.s32 	%r316, %r315, -1;
	mov.b32 	 %f1040, %r316;
	add.f32 	%f1041, %f1039, 0f37000000;
	selp.f32	%f1042, %f1040, %f1036, %p172;
	selp.f32	%f176, %f1041, %f1039, %p172;
	mul.f32 	%f1043, %f1042, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1044, %f1043;
	fma.rn.f32 	%f1046, %f1044, %f871, %f1042;
	fma.rn.f32 	%f1048, %f1044, %f873, %f1046;
	mul.f32 	%f1049, %f1048, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1050, %f1049;
	add.f32 	%f1051, %f1044, 0f00000000;
	ex2.approx.f32 	%f1052, %f1051;
	mul.f32 	%f1053, %f1050, %f1052;
	setp.lt.f32	%p173, %f1042, 0fC2D20000;
	selp.f32	%f1054, 0f00000000, %f1053, %p173;
	setp.gt.f32	%p174, %f1042, 0f42D20000;
	selp.f32	%f2889, 0f7F800000, %f1054, %p174;
	setp.eq.f32	%p175, %f2889, 0f7F800000;
	@%p175 bra 	BB3_105;

	fma.rn.f32 	%f2889, %f2889, %f176, %f2889;

BB3_105:
	setp.lt.f32	%p176, %f169, 0f00000000;
	and.pred  	%p20, %p176, %p94;
	mov.b32 	 %r317, %f2889;
	xor.b32  	%r318, %r317, -2147483648;
	mov.b32 	 %f1055, %r318;
	selp.f32	%f2891, %f1055, %f2889, %p20;
	setp.eq.f32	%p178, %f169, 0f00000000;
	@%p178 bra 	BB3_108;
	bra.uni 	BB3_106;

BB3_108:
	add.f32 	%f1058, %f169, %f169;
	selp.f32	%f2891, %f1058, 0f00000000, %p94;
	bra.uni 	BB3_109;

BB3_106:
	setp.geu.f32	%p179, %f169, 0f00000000;
	@%p179 bra 	BB3_109;

	cvt.rzi.f32.f32	%f1057, %f675;
	setp.neu.f32	%p180, %f1057, 0f40000000;
	selp.f32	%f2891, 0f7FFFFFFF, %f2891, %p180;

BB3_109:
	abs.f32 	%f2793, %f169;
	add.f32 	%f1059, %f2793, 0f40000000;
	mov.b32 	 %r81, %f1059;
	setp.lt.s32	%p182, %r81, 2139095040;
	@%p182 bra 	BB3_114;

	abs.f32 	%f2800, %f169;
	setp.gtu.f32	%p183, %f2800, 0f7F800000;
	@%p183 bra 	BB3_113;
	bra.uni 	BB3_111;

BB3_113:
	add.f32 	%f2891, %f169, 0f40000000;
	bra.uni 	BB3_114;

BB3_111:
	abs.f32 	%f2801, %f169;
	setp.neu.f32	%p184, %f2801, 0f7F800000;
	@%p184 bra 	BB3_114;

	selp.f32	%f2891, 0fFF800000, 0f7F800000, %p20;

BB3_114:
	mov.f32 	%f2799, 0f35BFBE8E;
	mov.f32 	%f2798, 0f3F317200;
	mov.f32 	%f2797, 0f00000000;
	mov.f32 	%f2796, 0f3DAAAABD;
	mov.f32 	%f2795, 0f3C4CAF63;
	mov.f32 	%f2794, 0f3B18F0FE;
	mul.f32 	%f1062, %f2891, 0fBF000000;
	setp.eq.f32	%p185, %f169, 0f3F800000;
	selp.f32	%f1063, 0fBF000000, %f1062, %p185;
	mul.f32 	%f1064, %f1063, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1065, %f1064;
	fma.rn.f32 	%f1067, %f1065, %f871, %f1063;
	fma.rn.f32 	%f1069, %f1065, %f873, %f1067;
	mul.f32 	%f1070, %f1069, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1071, %f1070;
	add.f32 	%f1072, %f1065, 0f00000000;
	ex2.approx.f32 	%f1073, %f1072;
	mul.f32 	%f1074, %f1071, %f1073;
	setp.lt.f32	%p186, %f1063, 0fC2D20000;
	selp.f32	%f1075, 0f00000000, %f1074, %p186;
	setp.gt.f32	%p187, %f1063, 0f42D20000;
	selp.f32	%f187, 0f7F800000, %f1075, %p187;
	div.rn.f32 	%f188, %f133, %f2919;
	abs.f32 	%f189, %f188;
	setp.lt.f32	%p188, %f189, 0f00800000;
	mul.f32 	%f1076, %f189, 0f4B800000;
	selp.f32	%f1077, 0fC3170000, 0fC2FE0000, %p188;
	selp.f32	%f1078, %f1076, %f189, %p188;
	mov.b32 	 %r319, %f1078;
	and.b32  	%r320, %r319, 8388607;
	or.b32  	%r321, %r320, 1065353216;
	mov.b32 	 %f1079, %r321;
	shr.u32 	%r322, %r319, 23;
	cvt.rn.f32.u32	%f1080, %r322;
	add.f32 	%f1081, %f1077, %f1080;
	setp.gt.f32	%p189, %f1079, 0f3FB504F3;
	mul.f32 	%f1082, %f1079, 0f3F000000;
	add.f32 	%f1083, %f1081, 0f3F800000;
	selp.f32	%f1084, %f1082, %f1079, %p189;
	selp.f32	%f1085, %f1083, %f1081, %p189;
	add.f32 	%f190, %f1084, 0fBF800000;
	add.f32 	%f1061, %f1084, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1060,%f1061;
	// inline asm
	add.f32 	%f192, %f190, %f190;
	mul.f32 	%f1086, %f1060, %f192;
	mul.f32 	%f1087, %f1086, %f1086;
	fma.rn.f32 	%f1090, %f2794, %f1087, %f2795;
	fma.rn.f32 	%f1092, %f1090, %f1087, %f2796;
	mul.rn.f32 	%f1093, %f1092, %f1087;
	mul.rn.f32 	%f1094, %f1093, %f1086;
	sub.f32 	%f1095, %f190, %f1086;
	neg.f32 	%f1096, %f1086;
	add.f32 	%f1097, %f1095, %f1095;
	fma.rn.f32 	%f1098, %f1096, %f190, %f1097;
	mul.rn.f32 	%f1099, %f1060, %f1098;
	add.f32 	%f1100, %f1094, %f1086;
	sub.f32 	%f1101, %f1086, %f1100;
	add.f32 	%f1102, %f1094, %f1101;
	add.f32 	%f1103, %f1099, %f1102;
	add.f32 	%f1104, %f1100, %f1103;
	sub.f32 	%f1105, %f1100, %f1104;
	add.f32 	%f1106, %f1103, %f1105;
	mul.rn.f32 	%f193, %f1085, %f2798;
	mul.rn.f32 	%f194, %f1085, %f2799;
	add.f32 	%f1109, %f193, %f1104;
	sub.f32 	%f1110, %f193, %f1109;
	add.f32 	%f1111, %f1104, %f1110;
	add.f32 	%f1112, %f1106, %f1111;
	add.f32 	%f1113, %f194, %f1112;
	add.f32 	%f1114, %f1109, %f1113;
	sub.f32 	%f1115, %f1109, %f1114;
	add.f32 	%f1116, %f1113, %f1115;
	mul.rn.f32 	%f1118, %f675, %f1114;
	neg.f32 	%f1119, %f1118;
	fma.rn.f32 	%f1120, %f675, %f1114, %f1119;
	fma.rn.f32 	%f1121, %f675, %f1116, %f1120;
	fma.rn.f32 	%f1123, %f2797, %f1114, %f1121;
	add.rn.f32 	%f1124, %f1118, %f1123;
	neg.f32 	%f1125, %f1124;
	add.rn.f32 	%f1126, %f1118, %f1125;
	add.rn.f32 	%f1127, %f1126, %f1123;
	mov.b32 	 %r323, %f1124;
	setp.eq.s32	%p190, %r323, 1118925336;
	add.s32 	%r324, %r323, -1;
	mov.b32 	 %f1128, %r324;
	add.f32 	%f1129, %f1127, 0f37000000;
	selp.f32	%f1130, %f1128, %f1124, %p190;
	selp.f32	%f195, %f1129, %f1127, %p190;
	mul.f32 	%f1131, %f1130, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1132, %f1131;
	fma.rn.f32 	%f1133, %f1132, %f871, %f1130;
	fma.rn.f32 	%f1134, %f1132, %f873, %f1133;
	mul.f32 	%f1135, %f1134, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1136, %f1135;
	add.f32 	%f1137, %f1132, 0f00000000;
	ex2.approx.f32 	%f1138, %f1137;
	mul.f32 	%f1139, %f1136, %f1138;
	setp.lt.f32	%p191, %f1130, 0fC2D20000;
	selp.f32	%f1140, 0f00000000, %f1139, %p191;
	setp.gt.f32	%p192, %f1130, 0f42D20000;
	selp.f32	%f2892, 0f7F800000, %f1140, %p192;
	setp.eq.f32	%p193, %f2892, 0f7F800000;
	@%p193 bra 	BB3_116;

	fma.rn.f32 	%f2892, %f2892, %f195, %f2892;

BB3_116:
	setp.lt.f32	%p194, %f188, 0f00000000;
	and.pred  	%p21, %p194, %p94;
	mov.b32 	 %r325, %f2892;
	xor.b32  	%r326, %r325, -2147483648;
	mov.b32 	 %f1141, %r326;
	selp.f32	%f2894, %f1141, %f2892, %p21;
	setp.eq.f32	%p196, %f188, 0f00000000;
	@%p196 bra 	BB3_119;
	bra.uni 	BB3_117;

BB3_119:
	add.f32 	%f1144, %f188, %f188;
	selp.f32	%f2894, %f1144, 0f00000000, %p94;
	bra.uni 	BB3_120;

BB3_117:
	setp.geu.f32	%p197, %f188, 0f00000000;
	@%p197 bra 	BB3_120;

	cvt.rzi.f32.f32	%f1143, %f675;
	setp.neu.f32	%p198, %f1143, 0f40000000;
	selp.f32	%f2894, 0f7FFFFFFF, %f2894, %p198;

BB3_120:
	abs.f32 	%f2732, %f188;
	add.f32 	%f1145, %f2732, 0f40000000;
	mov.b32 	 %r82, %f1145;
	setp.lt.s32	%p200, %r82, 2139095040;
	@%p200 bra 	BB3_125;

	abs.f32 	%f2810, %f188;
	setp.gtu.f32	%p201, %f2810, 0f7F800000;
	@%p201 bra 	BB3_124;
	bra.uni 	BB3_122;

BB3_124:
	add.f32 	%f2894, %f188, 0f40000000;
	bra.uni 	BB3_125;

BB3_122:
	abs.f32 	%f2811, %f188;
	setp.neu.f32	%p202, %f2811, 0f7F800000;
	@%p202 bra 	BB3_125;

	selp.f32	%f2894, 0fFF800000, 0f7F800000, %p21;

BB3_125:
	mul.f32 	%f1146, %f2894, 0fBF000000;
	setp.eq.f32	%p203, %f188, 0f3F800000;
	selp.f32	%f1147, 0fBF000000, %f1146, %p203;
	mul.f32 	%f1148, %f1147, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1149, %f1148;
	fma.rn.f32 	%f1151, %f1149, %f871, %f1147;
	fma.rn.f32 	%f1153, %f1149, %f873, %f1151;
	mul.f32 	%f1154, %f1153, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1155, %f1154;
	add.f32 	%f1156, %f1149, 0f00000000;
	ex2.approx.f32 	%f1157, %f1156;
	mul.f32 	%f1158, %f1155, %f1157;
	setp.lt.f32	%p204, %f1147, 0fC2D20000;
	selp.f32	%f1159, 0f00000000, %f1158, %p204;
	setp.gt.f32	%p205, %f1147, 0f42D20000;
	selp.f32	%f206, 0f7F800000, %f1159, %p205;
	sub.f32 	%f1160, %f187, %f206;
	mul.f32 	%f1161, %f69, %f1160;
	mul.f32 	%f207, %f131, %f1161;
	mov.f64 	%fd477, %fd39;
	@!%p7 bra 	BB3_127;
	bra.uni 	BB3_126;

BB3_126:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd39;
	}
	xor.b32  	%r328, %r327, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r329, %temp}, %fd39;
	}
	mov.b64 	%fd477, {%r329, %r328};

BB3_127:
	setp.eq.f32	%p206, %f2919, 0f00000000;
	@%p206 bra 	BB3_130;
	bra.uni 	BB3_128;

BB3_130:
	mov.u32 	%r330, 0;
	selp.b32	%r331, %r60, 0, %p101;
	or.b32  	%r332, %r331, 2146435072;
	selp.b32	%r333, %r332, %r331, %p103;
	mov.b64 	%fd477, {%r330, %r333};
	bra.uni 	BB3_131;

BB3_128:
	setp.gt.s32	%p207, %r60, -1;
	@%p207 bra 	BB3_131;

	cvt.rzi.f64.f64	%fd317, %fd292;
	setp.neu.f64	%p208, %fd317, 0d4008000000000000;
	selp.f64	%fd477, 0dFFF8000000000000, %fd477, %p208;

BB3_131:
	cvt.f64.f32	%fd440, %f2919;
	add.f64 	%fd439, %fd440, 0d4008000000000000;
	selp.f64	%fd478, %fd477, %fd439, %p122;
	@%p15 bra 	BB3_139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r665}, %fd292;
	}
	and.b32  	%r334, %r665, 2147483647;
	setp.ne.s32	%p212, %r334, 2146435072;
	@%p212 bra 	BB3_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r335, %temp}, %fd292;
	}
	setp.eq.s32	%p213, %r335, 0;
	@%p213 bra 	BB3_138;
	bra.uni 	BB3_134;

BB3_138:
	mov.u32 	%r341, 0;
	mov.b64 	%fd478, {%r341, %r62};
	bra.uni 	BB3_139;

BB3_134:
	and.b32  	%r336, %r60, 2147483647;
	setp.ne.s32	%p214, %r336, 2146435072;
	@%p214 bra 	BB3_135;

	cvt.f64.f32	%fd441, %f2919;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r337, %temp}, %fd441;
	}
	setp.ne.s32	%p215, %r337, 0;
	mov.f64 	%fd478, %fd477;
	@%p215 bra 	BB3_139;

	selp.b32	%r339, %r59, %r58, %p7;
	mov.u32 	%r340, 0;
	mov.b64 	%fd478, {%r340, %r339};
	bra.uni 	BB3_139;

BB3_135:
	mov.f64 	%fd478, %fd477;

BB3_139:
	cvt.rn.f32.s32	%f2739, %r717;
	add.f32 	%f2738, %f2739, 0f3F800000;
	sub.f32 	%f2737, %f2738, %f2923;
	mov.f32 	%f2736, 0f00000000;
	mov.f32 	%f2735, 0f3DAAAABD;
	mov.f32 	%f2734, 0f3C4CAF63;
	mov.f32 	%f2733, 0f3B18F0FE;
	setp.eq.f32	%p216, %f2919, 0f3F800000;
	selp.f64	%fd322, 0d3FF0000000000000, %fd478, %p216;
	div.rn.f64 	%fd323, %fd36, %fd322;
	mul.f32 	%f1164, %f133, %f206;
	mul.f32 	%f1165, %f2737, %f187;
	sub.f32 	%f1166, %f1165, %f1164;
	cvt.f64.f32	%fd324, %f1166;
	mul.f64 	%fd325, %fd324, %fd323;
	cvt.f64.f32	%fd326, %f131;
	mul.f64 	%fd327, %fd326, %fd325;
	cvt.rn.f32.f64	%f208, %fd327;
	// inline asm
	rcp.approx.ftz.f32 %f1162,%f100;
	// inline asm
	mul.f32 	%f1167, %f1162, %f101;
	mul.f32 	%f1168, %f1167, %f1167;
	fma.rn.f32 	%f1171, %f2733, %f1168, %f2734;
	fma.rn.f32 	%f1173, %f1171, %f1168, %f2735;
	mul.rn.f32 	%f1174, %f1173, %f1168;
	mul.rn.f32 	%f1175, %f1174, %f1167;
	sub.f32 	%f1176, %f99, %f1167;
	neg.f32 	%f1177, %f1167;
	add.f32 	%f1178, %f1176, %f1176;
	fma.rn.f32 	%f1179, %f1177, %f99, %f1178;
	mul.rn.f32 	%f1180, %f1162, %f1179;
	add.f32 	%f1181, %f1175, %f1167;
	sub.f32 	%f1182, %f1167, %f1181;
	add.f32 	%f1183, %f1175, %f1182;
	add.f32 	%f1184, %f1180, %f1183;
	add.f32 	%f1185, %f1181, %f1184;
	sub.f32 	%f1186, %f1181, %f1185;
	add.f32 	%f1187, %f1184, %f1186;
	add.f32 	%f1188, %f102, %f1185;
	sub.f32 	%f1189, %f102, %f1188;
	add.f32 	%f1190, %f1185, %f1189;
	add.f32 	%f1191, %f1187, %f1190;
	add.f32 	%f1192, %f103, %f1191;
	add.f32 	%f1193, %f1188, %f1192;
	sub.f32 	%f1194, %f1188, %f1193;
	add.f32 	%f1195, %f1192, %f1194;
	mul.rn.f32 	%f1197, %f675, %f1193;
	neg.f32 	%f1198, %f1197;
	fma.rn.f32 	%f1199, %f675, %f1193, %f1198;
	fma.rn.f32 	%f1200, %f675, %f1195, %f1199;
	fma.rn.f32 	%f1202, %f2736, %f1193, %f1200;
	add.rn.f32 	%f1203, %f1197, %f1202;
	neg.f32 	%f1204, %f1203;
	add.rn.f32 	%f1205, %f1197, %f1204;
	add.rn.f32 	%f1206, %f1205, %f1202;
	mov.b32 	 %r342, %f1203;
	setp.eq.s32	%p217, %r342, 1118925336;
	add.s32 	%r343, %r342, -1;
	mov.b32 	 %f1207, %r343;
	add.f32 	%f1208, %f1206, 0f37000000;
	selp.f32	%f1209, %f1207, %f1203, %p217;
	selp.f32	%f209, %f1208, %f1206, %p217;
	mul.f32 	%f1210, %f1209, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1211, %f1210;
	fma.rn.f32 	%f1213, %f1211, %f871, %f1209;
	fma.rn.f32 	%f1215, %f1211, %f873, %f1213;
	mul.f32 	%f1216, %f1215, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1217, %f1216;
	add.f32 	%f1218, %f1211, 0f00000000;
	ex2.approx.f32 	%f1219, %f1218;
	mul.f32 	%f1220, %f1217, %f1219;
	setp.lt.f32	%p218, %f1209, 0fC2D20000;
	selp.f32	%f1221, 0f00000000, %f1220, %p218;
	setp.gt.f32	%p219, %f1209, 0f42D20000;
	selp.f32	%f2895, 0f7F800000, %f1221, %p219;
	setp.eq.f32	%p220, %f2895, 0f7F800000;
	@%p220 bra 	BB3_141;

	fma.rn.f32 	%f2895, %f2895, %f209, %f2895;

BB3_141:
	setp.eq.f32	%p623, %f96, 0f00000000;
	setp.geu.f32	%p622, %f96, 0f00000000;
	mov.b32 	 %r344, %f2895;
	xor.b32  	%r345, %r344, -2147483648;
	mov.b32 	 %f1222, %r345;
	selp.f32	%f213, %f1222, %f2895, %p4;
	selp.f32	%f2896, %f104, %f213, %p623;
	@%p622 bra 	BB3_143;

	cvt.rzi.f32.f32	%f1224, %f675;
	setp.neu.f32	%p222, %f1224, 0f40000000;
	selp.f32	%f2896, 0f7FFFFFFF, %f213, %p222;

BB3_143:
	abs.f32 	%f2747, %f96;
	setp.eq.f32	%p627, %f96, 0f3F800000;
	add.f32 	%f2746, %f2747, 0f40000000;
	mov.b32 	 %r666, %f2746;
	setp.gt.s32	%p626, %r666, 2139095039;
	setp.neu.f32	%p625, %f2747, 0f7F800000;
	selp.f32	%f2745, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p624, %f2747, 0f7F800000;
	add.f32 	%f2744, %f96, 0f40000000;
	mov.f32 	%f2743, 0f00000000;
	mov.f32 	%f2742, 0f3DAAAABD;
	mov.f32 	%f2741, 0f3C4CAF63;
	mov.f32 	%f2740, 0f3B18F0FE;
	selp.f32	%f1228, %f2744, %f2896, %p624;
	selp.f32	%f1230, %f1228, %f2745, %p625;
	selp.f32	%f1231, %f1230, %f2896, %p626;
	mul.f32 	%f1232, %f1231, 0fBF000000;
	selp.f32	%f1233, 0fBF000000, %f1232, %p627;
	mul.f32 	%f1234, %f1233, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1235, %f1234;
	fma.rn.f32 	%f1237, %f1235, %f871, %f1233;
	fma.rn.f32 	%f1239, %f1235, %f873, %f1237;
	mul.f32 	%f1240, %f1239, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1241, %f1240;
	add.f32 	%f1242, %f1235, 0f00000000;
	ex2.approx.f32 	%f1243, %f1242;
	mul.f32 	%f1244, %f1241, %f1243;
	setp.lt.f32	%p227, %f1233, 0fC2D20000;
	selp.f32	%f1245, 0f00000000, %f1244, %p227;
	setp.gt.f32	%p228, %f1233, 0f42D20000;
	selp.f32	%f217, 0f7F800000, %f1245, %p228;
	// inline asm
	rcp.approx.ftz.f32 %f1225,%f108;
	// inline asm
	mul.f32 	%f1246, %f1225, %f109;
	mul.f32 	%f1247, %f1246, %f1246;
	fma.rn.f32 	%f1250, %f2740, %f1247, %f2741;
	fma.rn.f32 	%f1252, %f1250, %f1247, %f2742;
	mul.rn.f32 	%f1253, %f1252, %f1247;
	mul.rn.f32 	%f1254, %f1253, %f1246;
	sub.f32 	%f1255, %f107, %f1246;
	neg.f32 	%f1256, %f1246;
	add.f32 	%f1257, %f1255, %f1255;
	fma.rn.f32 	%f1258, %f1256, %f107, %f1257;
	mul.rn.f32 	%f1259, %f1225, %f1258;
	add.f32 	%f1260, %f1254, %f1246;
	sub.f32 	%f1261, %f1246, %f1260;
	add.f32 	%f1262, %f1254, %f1261;
	add.f32 	%f1263, %f1259, %f1262;
	add.f32 	%f1264, %f1260, %f1263;
	sub.f32 	%f1265, %f1260, %f1264;
	add.f32 	%f1266, %f1263, %f1265;
	add.f32 	%f1267, %f110, %f1264;
	sub.f32 	%f1268, %f110, %f1267;
	add.f32 	%f1269, %f1264, %f1268;
	add.f32 	%f1270, %f1266, %f1269;
	add.f32 	%f1271, %f111, %f1270;
	add.f32 	%f1272, %f1267, %f1271;
	sub.f32 	%f1273, %f1267, %f1272;
	add.f32 	%f1274, %f1271, %f1273;
	mul.rn.f32 	%f1276, %f675, %f1272;
	neg.f32 	%f1277, %f1276;
	fma.rn.f32 	%f1278, %f675, %f1272, %f1277;
	fma.rn.f32 	%f1279, %f675, %f1274, %f1278;
	fma.rn.f32 	%f1281, %f2743, %f1272, %f1279;
	add.rn.f32 	%f1282, %f1276, %f1281;
	neg.f32 	%f1283, %f1282;
	add.rn.f32 	%f1284, %f1276, %f1283;
	add.rn.f32 	%f1285, %f1284, %f1281;
	mov.b32 	 %r346, %f1282;
	setp.eq.s32	%p229, %r346, 1118925336;
	add.s32 	%r347, %r346, -1;
	mov.b32 	 %f1286, %r347;
	add.f32 	%f1287, %f1285, 0f37000000;
	selp.f32	%f1288, %f1286, %f1282, %p229;
	selp.f32	%f218, %f1287, %f1285, %p229;
	mul.f32 	%f1289, %f1288, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1290, %f1289;
	fma.rn.f32 	%f1291, %f1290, %f871, %f1288;
	fma.rn.f32 	%f1292, %f1290, %f873, %f1291;
	mul.f32 	%f1293, %f1292, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1294, %f1293;
	add.f32 	%f1295, %f1290, 0f00000000;
	ex2.approx.f32 	%f1296, %f1295;
	mul.f32 	%f1297, %f1294, %f1296;
	setp.lt.f32	%p230, %f1288, 0fC2D20000;
	selp.f32	%f1298, 0f00000000, %f1297, %p230;
	setp.gt.f32	%p231, %f1288, 0f42D20000;
	selp.f32	%f2897, 0f7F800000, %f1298, %p231;
	setp.eq.f32	%p232, %f2897, 0f7F800000;
	@%p232 bra 	BB3_145;

	fma.rn.f32 	%f2897, %f2897, %f218, %f2897;

BB3_145:
	setp.eq.f32	%p629, %f105, 0f00000000;
	setp.geu.f32	%p628, %f105, 0f00000000;
	mov.b32 	 %r348, %f2897;
	xor.b32  	%r349, %r348, -2147483648;
	mov.b32 	 %f1299, %r349;
	selp.f32	%f222, %f1299, %f2897, %p5;
	selp.f32	%f2898, %f112, %f222, %p629;
	@%p628 bra 	BB3_147;

	cvt.rzi.f32.f32	%f1301, %f675;
	setp.neu.f32	%p234, %f1301, 0f40000000;
	selp.f32	%f2898, 0f7FFFFFFF, %f222, %p234;

BB3_147:
	abs.f32 	%f2751, %f105;
	setp.eq.f32	%p633, %f105, 0f3F800000;
	add.f32 	%f2750, %f2751, 0f40000000;
	mov.b32 	 %r667, %f2750;
	setp.gt.s32	%p632, %r667, 2139095039;
	setp.neu.f32	%p631, %f2751, 0f7F800000;
	selp.f32	%f2749, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p630, %f2751, 0f7F800000;
	add.f32 	%f2748, %f105, 0f40000000;
	selp.f32	%f1303, %f2748, %f2898, %p630;
	selp.f32	%f1305, %f1303, %f2749, %p631;
	selp.f32	%f1306, %f1305, %f2898, %p632;
	mul.f32 	%f1307, %f1306, 0fBF000000;
	selp.f32	%f1308, 0fBF000000, %f1307, %p633;
	mul.f32 	%f1309, %f1308, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1310, %f1309;
	fma.rn.f32 	%f1312, %f1310, %f871, %f1308;
	fma.rn.f32 	%f1314, %f1310, %f873, %f1312;
	mul.f32 	%f1315, %f1314, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1316, %f1315;
	add.f32 	%f1317, %f1310, 0f00000000;
	ex2.approx.f32 	%f1318, %f1317;
	mul.f32 	%f1319, %f1316, %f1318;
	setp.lt.f32	%p239, %f1308, 0fC2D20000;
	selp.f32	%f1320, 0f00000000, %f1319, %p239;
	setp.gt.f32	%p240, %f1308, 0f42D20000;
	selp.f32	%f226, 0f7F800000, %f1320, %p240;
	mul.f32 	%f1321, %f86, %f226;
	mul.f32 	%f1322, %f87, %f217;
	sub.f32 	%f1323, %f1322, %f1321;
	mul.f32 	%f1324, %f70, %f1323;
	mul.f32 	%f227, %f145, %f1324;
	mov.f64 	%fd480, %fd40;
	@!%p8 bra 	BB3_149;
	bra.uni 	BB3_148;

BB3_148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r350}, %fd40;
	}
	xor.b32  	%r351, %r350, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r352, %temp}, %fd40;
	}
	mov.b64 	%fd480, {%r352, %r351};

BB3_149:
	setp.eq.f32	%p634, %f2920, 0f00000000;
	@%p634 bra 	BB3_152;
	bra.uni 	BB3_150;

BB3_152:
	mov.u32 	%r353, 0;
	mov.b64 	%fd480, {%r353, %r63};
	bra.uni 	BB3_153;

BB3_150:
	setp.gt.s32	%p242, %r54, -1;
	@%p242 bra 	BB3_153;

	mov.f64 	%fd463, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd329, %fd463;
	setp.neu.f64	%p243, %fd329, 0d4014000000000000;
	selp.f64	%fd480, 0dFFF8000000000000, %fd480, %p243;

BB3_153:
	cvt.f64.f32	%fd443, %f2920;
	add.f64 	%fd442, %fd443, 0d4014000000000000;
	selp.f64	%fd481, %fd480, %fd442, %p123;
	@%p16 bra 	BB3_161;

	mov.f64 	%fd444, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r669}, %fd444;
	}
	and.b32  	%r668, %r669, 2147483647;
	setp.ne.s32	%p245, %r668, 2146435072;
	@%p245 bra 	BB3_156;

	mov.f64 	%fd447, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd447;
	}
	setp.eq.s32	%p246, %r354, 0;
	@%p246 bra 	BB3_160;
	bra.uni 	BB3_156;

BB3_160:
	mov.u32 	%r358, 0;
	mov.b64 	%fd481, {%r358, %r66};
	bra.uni 	BB3_161;

BB3_156:
	and.b32  	%r355, %r54, 2147483647;
	setp.ne.s32	%p247, %r355, 2146435072;
	@%p247 bra 	BB3_157;

	cvt.f64.f32	%fd445, %f2920;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r356, %temp}, %fd445;
	}
	setp.ne.s32	%p248, %r356, 0;
	mov.f64 	%fd481, %fd480;
	@%p248 bra 	BB3_161;

	mov.f64 	%fd446, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r675}, %fd446;
	}
	shr.s32 	%r674, %r675, 31;
	and.b32  	%r673, %r674, -2146435072;
	add.s32 	%r672, %r673, 2146435072;
	or.b32  	%r671, %r672, -2147483648;
	selp.b32	%r670, %r671, %r672, %p8;
	mov.u32 	%r357, 0;
	mov.b64 	%fd481, {%r357, %r670};
	bra.uni 	BB3_161;

BB3_157:
	mov.f64 	%fd481, %fd480;

BB3_161:
	mov.f64 	%fd483, %fd42;
	@!%p9 bra 	BB3_163;
	bra.uni 	BB3_162;

BB3_162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r359}, %fd42;
	}
	xor.b32  	%r360, %r359, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd42;
	}
	mov.b64 	%fd483, {%r361, %r360};

BB3_163:
	setp.eq.f32	%p249, %f87, 0f00000000;
	@%p249 bra 	BB3_166;
	bra.uni 	BB3_164;

BB3_166:
	mov.u32 	%r362, 0;
	selp.b32	%r363, %r68, 0, %p101;
	or.b32  	%r364, %r363, 2146435072;
	selp.b32	%r365, %r364, %r363, %p103;
	mov.b64 	%fd483, {%r362, %r365};
	bra.uni 	BB3_167;

BB3_164:
	setp.gt.s32	%p250, %r68, -1;
	@%p250 bra 	BB3_167;

	cvt.rzi.f64.f64	%fd335, %fd292;
	setp.neu.f64	%p251, %fd335, 0d4008000000000000;
	selp.f64	%fd483, 0dFFF8000000000000, %fd483, %p251;

BB3_167:
	selp.f64	%fd484, %fd483, %fd43, %p124;
	@%p17 bra 	BB3_175;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r676}, %fd292;
	}
	and.b32  	%r366, %r676, 2147483647;
	setp.ne.s32	%p255, %r366, 2146435072;
	@%p255 bra 	BB3_170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd292;
	}
	setp.eq.s32	%p256, %r367, 0;
	@%p256 bra 	BB3_174;
	bra.uni 	BB3_170;

BB3_174:
	mov.u32 	%r373, 0;
	mov.b64 	%fd484, {%r373, %r70};
	bra.uni 	BB3_175;

BB3_170:
	and.b32  	%r368, %r68, 2147483647;
	setp.ne.s32	%p257, %r368, 2146435072;
	@%p257 bra 	BB3_171;

	cvt.rn.f32.s32	%f2754, %r716;
	sub.f32 	%f2753, %f2754, %f2924;
	add.f32 	%f2752, %f2753, 0f3F800000;
	cvt.f64.f32	%fd448, %f2752;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r369, %temp}, %fd448;
	}
	setp.ne.s32	%p258, %r369, 0;
	mov.f64 	%fd484, %fd483;
	@%p258 bra 	BB3_175;

	selp.b32	%r371, %r59, %r58, %p9;
	mov.u32 	%r372, 0;
	mov.b64 	%fd484, {%r372, %r371};
	bra.uni 	BB3_175;

BB3_171:
	mov.f64 	%fd484, %fd483;

BB3_175:
	setp.eq.f32	%p259, %f87, 0f3F800000;
	selp.f64	%fd337, 0d3FF0000000000000, %fd484, %p259;
	cvt.f64.f32	%fd338, %f217;
	mul.f64 	%fd84, %fd338, %fd337;
	mov.f64 	%fd486, %fd45;
	@!%p10 bra 	BB3_177;
	bra.uni 	BB3_176;

BB3_176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r374}, %fd45;
	}
	xor.b32  	%r375, %r374, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r376, %temp}, %fd45;
	}
	mov.b64 	%fd486, {%r376, %r375};

BB3_177:
	setp.eq.f32	%p260, %f86, 0f00000000;
	@%p260 bra 	BB3_180;
	bra.uni 	BB3_178;

BB3_180:
	mov.u32 	%r377, 0;
	selp.b32	%r378, %r71, 0, %p101;
	or.b32  	%r379, %r378, 2146435072;
	selp.b32	%r380, %r379, %r378, %p103;
	mov.b64 	%fd486, {%r377, %r380};
	bra.uni 	BB3_181;

BB3_178:
	setp.gt.s32	%p261, %r71, -1;
	@%p261 bra 	BB3_181;

	cvt.rzi.f64.f64	%fd340, %fd292;
	setp.neu.f64	%p262, %fd340, 0d4008000000000000;
	selp.f64	%fd486, 0dFFF8000000000000, %fd486, %p262;

BB3_181:
	cvt.rn.f32.s32	%f2756, %r716;
	sub.f32 	%f2755, %f2756, %f2924;
	cvt.f64.f32	%fd450, %f2755;
	add.f64 	%fd449, %fd450, 0d4008000000000000;
	selp.f64	%fd487, %fd486, %fd449, %p125;
	@%p18 bra 	BB3_189;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r677}, %fd292;
	}
	and.b32  	%r381, %r677, 2147483647;
	setp.ne.s32	%p266, %r381, 2146435072;
	@%p266 bra 	BB3_184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r382, %temp}, %fd292;
	}
	setp.eq.s32	%p267, %r382, 0;
	@%p267 bra 	BB3_188;
	bra.uni 	BB3_184;

BB3_188:
	mov.u32 	%r388, 0;
	mov.b64 	%fd487, {%r388, %r73};
	bra.uni 	BB3_189;

BB3_184:
	and.b32  	%r383, %r71, 2147483647;
	setp.ne.s32	%p268, %r383, 2146435072;
	@%p268 bra 	BB3_185;

	cvt.rn.f32.s32	%f2758, %r716;
	sub.f32 	%f2757, %f2758, %f2924;
	cvt.f64.f32	%fd451, %f2757;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd451;
	}
	setp.ne.s32	%p269, %r384, 0;
	mov.f64 	%fd487, %fd486;
	@%p269 bra 	BB3_189;

	selp.b32	%r386, %r59, %r58, %p10;
	mov.u32 	%r387, 0;
	mov.b64 	%fd487, {%r387, %r386};
	bra.uni 	BB3_189;

BB3_185:
	mov.f64 	%fd487, %fd486;

BB3_189:
	cvt.f64.f32	%fd452, %f145;
	setp.eq.f32	%p635, %f2920, 0f3F800000;
	mov.f32 	%f2762, 0f00000000;
	mov.f32 	%f2761, 0f3DAAAABD;
	mov.f32 	%f2760, 0f3C4CAF63;
	mov.f32 	%f2759, 0f3B18F0FE;
	setp.eq.f32	%p270, %f86, 0f3F800000;
	selp.f64	%fd342, 0d3FF0000000000000, %fd487, %p270;
	cvt.f64.f32	%fd343, %f226;
	mul.f64 	%fd344, %fd343, %fd342;
	sub.f64 	%fd345, %fd84, %fd344;
	selp.f64	%fd346, 0d3FF0000000000000, %fd481, %p635;
	div.rn.f64 	%fd347, %fd37, %fd346;
	mul.f64 	%fd348, %fd347, %fd345;
	mul.f64 	%fd350, %fd452, %fd348;
	mul.f32 	%f1327, %f71, %f227;
	cvt.f64.f32	%fd351, %f1327;
	sub.f64 	%fd352, %fd351, %fd350;
	cvt.rn.f32.f64	%f228, %fd352;
	// inline asm
	rcp.approx.ftz.f32 %f1325,%f983;
	// inline asm
	mul.f32 	%f1328, %f1325, %f173;
	mul.f32 	%f1329, %f1328, %f1328;
	fma.rn.f32 	%f1332, %f2759, %f1329, %f2760;
	fma.rn.f32 	%f1334, %f1332, %f1329, %f2761;
	mul.rn.f32 	%f1335, %f1334, %f1329;
	mul.rn.f32 	%f1336, %f1335, %f1328;
	sub.f32 	%f1337, %f171, %f1328;
	neg.f32 	%f1338, %f1328;
	add.f32 	%f1339, %f1337, %f1337;
	fma.rn.f32 	%f1340, %f1338, %f171, %f1339;
	mul.rn.f32 	%f1341, %f1325, %f1340;
	add.f32 	%f1342, %f1336, %f1328;
	sub.f32 	%f1343, %f1328, %f1342;
	add.f32 	%f1344, %f1336, %f1343;
	add.f32 	%f1345, %f1341, %f1344;
	add.f32 	%f1346, %f1342, %f1345;
	sub.f32 	%f1347, %f1342, %f1346;
	add.f32 	%f1348, %f1345, %f1347;
	add.f32 	%f1349, %f174, %f1346;
	sub.f32 	%f1350, %f174, %f1349;
	add.f32 	%f1351, %f1346, %f1350;
	add.f32 	%f1352, %f1348, %f1351;
	add.f32 	%f1353, %f175, %f1352;
	add.f32 	%f1354, %f1349, %f1353;
	sub.f32 	%f1355, %f1349, %f1354;
	add.f32 	%f1356, %f1353, %f1355;
	mul.rn.f32 	%f1358, %f675, %f1354;
	neg.f32 	%f1359, %f1358;
	fma.rn.f32 	%f1360, %f675, %f1354, %f1359;
	fma.rn.f32 	%f1361, %f675, %f1356, %f1360;
	fma.rn.f32 	%f1363, %f2762, %f1354, %f1361;
	add.rn.f32 	%f1364, %f1358, %f1363;
	neg.f32 	%f1365, %f1364;
	add.rn.f32 	%f1366, %f1358, %f1365;
	add.rn.f32 	%f1367, %f1366, %f1363;
	mov.b32 	 %r389, %f1364;
	setp.eq.s32	%p272, %r389, 1118925336;
	add.s32 	%r390, %r389, -1;
	mov.b32 	 %f1368, %r390;
	add.f32 	%f1369, %f1367, 0f37000000;
	selp.f32	%f1370, %f1368, %f1364, %p272;
	selp.f32	%f229, %f1369, %f1367, %p272;
	mul.f32 	%f1371, %f1370, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1372, %f1371;
	fma.rn.f32 	%f1374, %f1372, %f871, %f1370;
	fma.rn.f32 	%f1376, %f1372, %f873, %f1374;
	mul.f32 	%f1377, %f1376, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1378, %f1377;
	add.f32 	%f1379, %f1372, 0f00000000;
	ex2.approx.f32 	%f1380, %f1379;
	mul.f32 	%f1381, %f1378, %f1380;
	setp.lt.f32	%p273, %f1370, 0fC2D20000;
	selp.f32	%f1382, 0f00000000, %f1381, %p273;
	setp.gt.f32	%p274, %f1370, 0f42D20000;
	selp.f32	%f2899, 0f7F800000, %f1382, %p274;
	setp.eq.f32	%p275, %f2899, 0f7F800000;
	@%p275 bra 	BB3_191;

	fma.rn.f32 	%f2899, %f2899, %f229, %f2899;

BB3_191:
	setp.eq.f32	%p636, %f169, 0f00000000;
	mov.b32 	 %r391, %f2899;
	xor.b32  	%r392, %r391, -2147483648;
	mov.b32 	 %f1383, %r392;
	selp.f32	%f2901, %f1383, %f2899, %p20;
	@%p636 bra 	BB3_194;
	bra.uni 	BB3_192;

BB3_194:
	add.f32 	%f1386, %f169, %f169;
	selp.f32	%f2901, %f1386, 0f00000000, %p94;
	bra.uni 	BB3_195;

BB3_192:
	setp.geu.f32	%p277, %f169, 0f00000000;
	@%p277 bra 	BB3_195;

	cvt.rzi.f32.f32	%f1385, %f675;
	setp.neu.f32	%p278, %f1385, 0f40000000;
	selp.f32	%f2901, 0f7FFFFFFF, %f2901, %p278;

BB3_195:
	abs.f32 	%f2764, %f169;
	add.f32 	%f2763, %f2764, 0f40000000;
	mov.b32 	 %r678, %f2763;
	setp.lt.s32	%p637, %r678, 2139095040;
	@%p637 bra 	BB3_200;

	abs.f32 	%f2808, %f169;
	setp.gtu.f32	%p281, %f2808, 0f7F800000;
	@%p281 bra 	BB3_199;
	bra.uni 	BB3_197;

BB3_199:
	add.f32 	%f2901, %f169, 0f40000000;
	bra.uni 	BB3_200;

BB3_197:
	abs.f32 	%f2809, %f169;
	setp.neu.f32	%p282, %f2809, 0f7F800000;
	@%p282 bra 	BB3_200;

	selp.f32	%f2901, 0fFF800000, 0f7F800000, %p20;

BB3_200:
	setp.eq.f32	%p638, %f169, 0f3F800000;
	mov.f32 	%f2768, 0f00000000;
	mov.f32 	%f2767, 0f3DAAAABD;
	mov.f32 	%f2766, 0f3C4CAF63;
	mov.f32 	%f2765, 0f3B18F0FE;
	mul.f32 	%f1389, %f2901, 0fBF000000;
	selp.f32	%f1390, 0fBF000000, %f1389, %p638;
	mul.f32 	%f1391, %f1390, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1392, %f1391;
	fma.rn.f32 	%f1394, %f1392, %f871, %f1390;
	fma.rn.f32 	%f1396, %f1392, %f873, %f1394;
	mul.f32 	%f1397, %f1396, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1398, %f1397;
	add.f32 	%f1399, %f1392, 0f00000000;
	ex2.approx.f32 	%f1400, %f1399;
	mul.f32 	%f1401, %f1398, %f1400;
	setp.lt.f32	%p284, %f1390, 0fC2D20000;
	selp.f32	%f1402, 0f00000000, %f1401, %p284;
	setp.gt.f32	%p285, %f1390, 0f42D20000;
	selp.f32	%f240, 0f7F800000, %f1402, %p285;
	// inline asm
	rcp.approx.ftz.f32 %f1387,%f1061;
	// inline asm
	mul.f32 	%f1403, %f1387, %f192;
	mul.f32 	%f1404, %f1403, %f1403;
	fma.rn.f32 	%f1407, %f2765, %f1404, %f2766;
	fma.rn.f32 	%f1409, %f1407, %f1404, %f2767;
	mul.rn.f32 	%f1410, %f1409, %f1404;
	mul.rn.f32 	%f1411, %f1410, %f1403;
	sub.f32 	%f1412, %f190, %f1403;
	neg.f32 	%f1413, %f1403;
	add.f32 	%f1414, %f1412, %f1412;
	fma.rn.f32 	%f1415, %f1413, %f190, %f1414;
	mul.rn.f32 	%f1416, %f1387, %f1415;
	add.f32 	%f1417, %f1411, %f1403;
	sub.f32 	%f1418, %f1403, %f1417;
	add.f32 	%f1419, %f1411, %f1418;
	add.f32 	%f1420, %f1416, %f1419;
	add.f32 	%f1421, %f1417, %f1420;
	sub.f32 	%f1422, %f1417, %f1421;
	add.f32 	%f1423, %f1420, %f1422;
	add.f32 	%f1424, %f193, %f1421;
	sub.f32 	%f1425, %f193, %f1424;
	add.f32 	%f1426, %f1421, %f1425;
	add.f32 	%f1427, %f1423, %f1426;
	add.f32 	%f1428, %f194, %f1427;
	add.f32 	%f1429, %f1424, %f1428;
	sub.f32 	%f1430, %f1424, %f1429;
	add.f32 	%f1431, %f1428, %f1430;
	mul.rn.f32 	%f1433, %f675, %f1429;
	neg.f32 	%f1434, %f1433;
	fma.rn.f32 	%f1435, %f675, %f1429, %f1434;
	fma.rn.f32 	%f1436, %f675, %f1431, %f1435;
	fma.rn.f32 	%f1438, %f2768, %f1429, %f1436;
	add.rn.f32 	%f1439, %f1433, %f1438;
	neg.f32 	%f1440, %f1439;
	add.rn.f32 	%f1441, %f1433, %f1440;
	add.rn.f32 	%f1442, %f1441, %f1438;
	mov.b32 	 %r393, %f1439;
	setp.eq.s32	%p286, %r393, 1118925336;
	add.s32 	%r394, %r393, -1;
	mov.b32 	 %f1443, %r394;
	add.f32 	%f1444, %f1442, 0f37000000;
	selp.f32	%f1445, %f1443, %f1439, %p286;
	selp.f32	%f241, %f1444, %f1442, %p286;
	mul.f32 	%f1446, %f1445, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1447, %f1446;
	fma.rn.f32 	%f1448, %f1447, %f871, %f1445;
	fma.rn.f32 	%f1449, %f1447, %f873, %f1448;
	mul.f32 	%f1450, %f1449, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1451, %f1450;
	add.f32 	%f1452, %f1447, 0f00000000;
	ex2.approx.f32 	%f1453, %f1452;
	mul.f32 	%f1454, %f1451, %f1453;
	setp.lt.f32	%p287, %f1445, 0fC2D20000;
	selp.f32	%f1455, 0f00000000, %f1454, %p287;
	setp.gt.f32	%p288, %f1445, 0f42D20000;
	selp.f32	%f2902, 0f7F800000, %f1455, %p288;
	setp.eq.f32	%p289, %f2902, 0f7F800000;
	@%p289 bra 	BB3_202;

	fma.rn.f32 	%f2902, %f2902, %f241, %f2902;

BB3_202:
	setp.eq.f32	%p641, %f188, 0f00000000;
	mov.b32 	 %r395, %f2902;
	xor.b32  	%r396, %r395, -2147483648;
	mov.b32 	 %f1456, %r396;
	selp.f32	%f2904, %f1456, %f2902, %p21;
	@%p641 bra 	BB3_205;
	bra.uni 	BB3_203;

BB3_205:
	add.f32 	%f1459, %f188, %f188;
	selp.f32	%f2904, %f1459, 0f00000000, %p94;
	bra.uni 	BB3_206;

BB3_203:
	setp.geu.f32	%p291, %f188, 0f00000000;
	@%p291 bra 	BB3_206;

	cvt.rzi.f32.f32	%f1458, %f675;
	setp.neu.f32	%p292, %f1458, 0f40000000;
	selp.f32	%f2904, 0f7FFFFFFF, %f2904, %p292;

BB3_206:
	abs.f32 	%f2816, %f188;
	add.f32 	%f2815, %f2816, 0f40000000;
	mov.b32 	 %r702, %f2815;
	setp.lt.s32	%p642, %r702, 2139095040;
	@%p642 bra 	BB3_211;

	abs.f32 	%f2806, %f188;
	setp.gtu.f32	%p295, %f2806, 0f7F800000;
	@%p295 bra 	BB3_210;
	bra.uni 	BB3_208;

BB3_210:
	add.f32 	%f2904, %f188, 0f40000000;
	bra.uni 	BB3_211;

BB3_208:
	abs.f32 	%f2807, %f188;
	setp.neu.f32	%p296, %f2807, 0f7F800000;
	@%p296 bra 	BB3_211;

	selp.f32	%f2904, 0fFF800000, 0f7F800000, %p21;

BB3_211:
	setp.eq.f32	%p643, %f188, 0f3F800000;
	mul.f32 	%f1460, %f2904, 0fBF000000;
	selp.f32	%f1461, 0fBF000000, %f1460, %p643;
	mul.f32 	%f1462, %f1461, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1463, %f1462;
	fma.rn.f32 	%f1465, %f1463, %f871, %f1461;
	fma.rn.f32 	%f1467, %f1463, %f873, %f1465;
	mul.f32 	%f1468, %f1467, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1469, %f1468;
	add.f32 	%f1470, %f1463, 0f00000000;
	ex2.approx.f32 	%f1471, %f1470;
	mul.f32 	%f1472, %f1469, %f1471;
	setp.lt.f32	%p298, %f1461, 0fC2D20000;
	selp.f32	%f1473, 0f00000000, %f1472, %p298;
	setp.gt.f32	%p299, %f1461, 0f42D20000;
	selp.f32	%f252, 0f7F800000, %f1473, %p299;
	mul.f32 	%f1474, %f133, %f252;
	mul.f32 	%f1475, %f134, %f240;
	sub.f32 	%f1476, %f1475, %f1474;
	mul.f32 	%f1477, %f72, %f1476;
	mul.f32 	%f253, %f131, %f1477;
	mov.f64 	%fd489, %fd47;
	@!%p11 bra 	BB3_213;
	bra.uni 	BB3_212;

BB3_212:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r397}, %fd47;
	}
	xor.b32  	%r398, %r397, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd47;
	}
	mov.b64 	%fd489, {%r399, %r398};

BB3_213:
	setp.eq.f32	%p644, %f2919, 0f00000000;
	@%p644 bra 	BB3_216;
	bra.uni 	BB3_214;

BB3_216:
	mov.u32 	%r400, 0;
	mov.b64 	%fd489, {%r400, %r74};
	bra.uni 	BB3_217;

BB3_214:
	setp.gt.s32	%p301, %r60, -1;
	@%p301 bra 	BB3_217;

	mov.f64 	%fd462, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd354, %fd462;
	setp.neu.f64	%p302, %fd354, 0d4014000000000000;
	selp.f64	%fd489, 0dFFF8000000000000, %fd489, %p302;

BB3_217:
	cvt.f64.f32	%fd454, %f2919;
	add.f64 	%fd453, %fd454, 0d4014000000000000;
	selp.f64	%fd490, %fd489, %fd453, %p126;
	@%p19 bra 	BB3_225;

	mov.f64 	%fd455, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r680}, %fd455;
	}
	and.b32  	%r679, %r680, 2147483647;
	setp.ne.s32	%p304, %r679, 2146435072;
	@%p304 bra 	BB3_220;

	mov.f64 	%fd458, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r401, %temp}, %fd458;
	}
	setp.eq.s32	%p305, %r401, 0;
	@%p305 bra 	BB3_224;
	bra.uni 	BB3_220;

BB3_224:
	mov.u32 	%r405, 0;
	mov.b64 	%fd490, {%r405, %r76};
	bra.uni 	BB3_225;

BB3_220:
	and.b32  	%r402, %r60, 2147483647;
	setp.ne.s32	%p306, %r402, 2146435072;
	@%p306 bra 	BB3_221;

	cvt.f64.f32	%fd456, %f2919;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r403, %temp}, %fd456;
	}
	setp.ne.s32	%p307, %r403, 0;
	mov.f64 	%fd490, %fd489;
	@%p307 bra 	BB3_225;

	mov.f64 	%fd457, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r686}, %fd457;
	}
	shr.s32 	%r685, %r686, 31;
	and.b32  	%r684, %r685, -2146435072;
	add.s32 	%r683, %r684, 2146435072;
	or.b32  	%r682, %r683, -2147483648;
	selp.b32	%r681, %r682, %r683, %p11;
	mov.u32 	%r404, 0;
	mov.b64 	%fd490, {%r404, %r681};
	bra.uni 	BB3_225;

BB3_221:
	mov.f64 	%fd490, %fd489;

BB3_225:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r689}, %fd292;
	}
	bfe.u32 	%r688, %r689, 20, 11;
	add.s32 	%r687, %r688, -1012;
	mov.u64 	%rd131, 4613937818241073152;
	shl.b64 	%rd130, %rd131, %r687;
	cvt.f64.f32	%fd103, %f134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd103;
	}
	abs.f64 	%fd104, %fd103;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd104;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd492, [retval0+0];
	
	//{
	}// Callseq End 67
	setp.gt.s32	%p308, %r83, -1;
	setp.lt.s32	%p309, %r83, 0;
	setp.ne.s64	%p310, %rd130, -9223372036854775808;
	and.pred  	%p22, %p309, %p101;
	or.pred  	%p312, %p308, %p310;
	@%p312 bra 	BB3_227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r406}, %fd492;
	}
	xor.b32  	%r407, %r406, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r408, %temp}, %fd492;
	}
	mov.b64 	%fd492, {%r408, %r407};

BB3_227:
	setp.eq.f32	%p313, %f134, 0f00000000;
	@%p313 bra 	BB3_230;
	bra.uni 	BB3_228;

BB3_230:
	mov.u32 	%r409, 0;
	selp.b32	%r410, %r83, 0, %p101;
	or.b32  	%r411, %r410, 2146435072;
	selp.b32	%r412, %r411, %r410, %p103;
	mov.b64 	%fd492, {%r409, %r412};
	bra.uni 	BB3_231;

BB3_228:
	@%p308 bra 	BB3_231;

	cvt.rzi.f64.f64	%fd361, %fd292;
	setp.neu.f64	%p315, %fd361, 0d4008000000000000;
	selp.f64	%fd492, 0dFFF8000000000000, %fd492, %p315;

BB3_231:
	add.f64 	%fd493, %fd103, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r413}, %fd493;
	}
	and.b32  	%r414, %r413, 2146435072;
	setp.ne.s32	%p318, %r414, 2146435072;
	@%p318 bra 	BB3_232;

	setp.gtu.f64	%p319, %fd104, 0d7FF0000000000000;
	@%p319 bra 	BB3_241;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r701}, %fd292;
	}
	and.b32  	%r415, %r701, 2147483647;
	setp.ne.s32	%p320, %r415, 2146435072;
	@%p320 bra 	BB3_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r416, %temp}, %fd292;
	}
	setp.eq.s32	%p321, %r416, 0;
	@%p321 bra 	BB3_240;
	bra.uni 	BB3_236;

BB3_240:
	mov.u32 	%r421, 0;
	setp.gt.f64	%p325, %fd104, 0d3FF0000000000000;
	selp.b32	%r422, 2146435072, 0, %p325;
	xor.b32  	%r423, %r422, 2146435072;
	selp.b32	%r424, %r423, %r422, %p103;
	setp.eq.f32	%p326, %f134, 0fBF800000;
	selp.b32	%r425, 1072693248, %r424, %p326;
	mov.b64 	%fd493, {%r421, %r425};
	bra.uni 	BB3_241;

BB3_232:
	mov.f64 	%fd493, %fd492;

BB3_241:
	setp.eq.f32	%p327, %f134, 0f3F800000;
	selp.f64	%fd363, 0d3FF0000000000000, %fd493, %p327;
	cvt.f64.f32	%fd364, %f240;
	mul.f64 	%fd115, %fd364, %fd363;
	cvt.f64.f32	%fd116, %f133;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd116;
	}
	abs.f64 	%fd117, %fd116;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd495, [retval0+0];
	
	//{
	}// Callseq End 68
	setp.gt.s32	%p328, %r84, -1;
	setp.lt.s32	%p329, %r84, 0;
	and.pred  	%p23, %p329, %p101;
	or.pred  	%p332, %p328, %p310;
	@%p332 bra 	BB3_243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r426}, %fd495;
	}
	xor.b32  	%r427, %r426, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r428, %temp}, %fd495;
	}
	mov.b64 	%fd495, {%r428, %r427};

BB3_243:
	setp.eq.f32	%p333, %f133, 0f00000000;
	@%p333 bra 	BB3_246;
	bra.uni 	BB3_244;

BB3_246:
	mov.u32 	%r429, 0;
	selp.b32	%r430, %r84, 0, %p101;
	or.b32  	%r431, %r430, 2146435072;
	selp.b32	%r432, %r431, %r430, %p103;
	mov.b64 	%fd495, {%r429, %r432};
	bra.uni 	BB3_247;

BB3_244:
	@%p328 bra 	BB3_247;

	cvt.rzi.f64.f64	%fd367, %fd292;
	setp.neu.f64	%p335, %fd367, 0d4008000000000000;
	selp.f64	%fd495, 0dFFF8000000000000, %fd495, %p335;

BB3_247:
	add.f64 	%fd496, %fd116, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd496;
	}
	and.b32  	%r434, %r433, 2146435072;
	setp.ne.s32	%p338, %r434, 2146435072;
	@%p338 bra 	BB3_248;

	setp.gtu.f64	%p339, %fd117, 0d7FF0000000000000;
	@%p339 bra 	BB3_257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r700}, %fd292;
	}
	and.b32  	%r435, %r700, 2147483647;
	setp.ne.s32	%p340, %r435, 2146435072;
	@%p340 bra 	BB3_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r436, %temp}, %fd292;
	}
	setp.eq.s32	%p341, %r436, 0;
	@%p341 bra 	BB3_256;
	bra.uni 	BB3_252;

BB3_256:
	mov.u32 	%r441, 0;
	setp.gt.f64	%p345, %fd117, 0d3FF0000000000000;
	selp.b32	%r442, 2146435072, 0, %p345;
	xor.b32  	%r443, %r442, 2146435072;
	selp.b32	%r444, %r443, %r442, %p103;
	setp.eq.f32	%p346, %f133, 0fBF800000;
	selp.b32	%r445, 1072693248, %r444, %p346;
	mov.b64 	%fd496, {%r441, %r445};
	bra.uni 	BB3_257;

BB3_248:
	mov.f64 	%fd496, %fd495;

BB3_257:
	cvt.f64.f32	%fd464, %f131;
	setp.eq.f32	%p645, %f2919, 0f3F800000;
	mov.f32 	%f2905, 0f00000000;
	setp.eq.f32	%p347, %f133, 0f3F800000;
	selp.f64	%fd369, 0d3FF0000000000000, %fd496, %p347;
	cvt.f64.f32	%fd370, %f252;
	mul.f64 	%fd371, %fd370, %fd369;
	sub.f64 	%fd372, %fd115, %fd371;
	selp.f64	%fd373, 0d3FF0000000000000, %fd490, %p645;
	div.rn.f64 	%fd374, %fd37, %fd373;
	mul.f64 	%fd375, %fd374, %fd372;
	mul.f64 	%fd128, %fd464, %fd375;
	mul.f32 	%f254, %f131, %f145;
	setp.leu.f32	%p349, %f146, 0f3C23D70A;
	@%p349 bra 	BB3_259;

	div.rn.f32 	%f1479, %f147, %f146;
	add.f32 	%f2905, %f1479, 0fBF800000;

BB3_259:
	mov.f32 	%f2906, 0f00000000;
	@%p349 bra 	BB3_277;

	setp.ne.s64	%p351, %rd12, -9223372036854775808;
	setp.eq.s64	%p352, %rd12, -9223372036854775808;
	cvt.f64.f32	%fd129, %f146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd129;
	}
	abs.f64 	%fd130, %fd129;
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd130;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd498, [retval0+0];
	
	//{
	}// Callseq End 69
	setp.gt.s32	%p353, %r85, -1;
	setp.lt.s32	%p354, %r85, 0;
	and.pred  	%p24, %p354, %p352;
	or.pred  	%p355, %p353, %p351;
	@%p355 bra 	BB3_262;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r446}, %fd498;
	}
	xor.b32  	%r447, %r446, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd498;
	}
	mov.b64 	%fd498, {%r448, %r447};

BB3_262:
	setp.eq.f32	%p356, %f146, 0f00000000;
	@%p356 bra 	BB3_265;
	bra.uni 	BB3_263;

BB3_265:
	setp.lt.s32	%p359, %r78, 0;
	mov.u32 	%r449, 0;
	selp.b32	%r450, %r85, 0, %p352;
	or.b32  	%r451, %r450, 2146435072;
	selp.b32	%r452, %r451, %r450, %p359;
	mov.b64 	%fd498, {%r449, %r452};
	bra.uni 	BB3_266;

BB3_263:
	@%p353 bra 	BB3_266;

	cvt.rzi.f64.f64	%fd379, %fd303;
	setp.neu.f64	%p358, %fd379, 0d4000000000000000;
	selp.f64	%fd498, 0dFFF8000000000000, %fd498, %p358;

BB3_266:
	add.f64 	%fd499, %fd129, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r453}, %fd499;
	}
	and.b32  	%r454, %r453, 2146435072;
	setp.ne.s32	%p361, %r454, 2146435072;
	@%p361 bra 	BB3_267;

	setp.gtu.f64	%p362, %fd130, 0d7FF0000000000000;
	@%p362 bra 	BB3_276;

	and.b32  	%r455, %r78, 2147483647;
	setp.ne.s32	%p363, %r455, 2146435072;
	@%p363 bra 	BB3_271;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r456, %temp}, %fd303;
	}
	setp.eq.s32	%p364, %r456, 0;
	@%p364 bra 	BB3_275;
	bra.uni 	BB3_271;

BB3_275:
	setp.lt.s32	%p367, %r78, 0;
	mov.u32 	%r462, 0;
	setp.gt.f64	%p368, %fd130, 0d3FF0000000000000;
	selp.b32	%r463, 2146435072, 0, %p368;
	xor.b32  	%r464, %r463, 2146435072;
	selp.b32	%r465, %r464, %r463, %p367;
	setp.eq.f32	%p369, %f146, 0fBF800000;
	selp.b32	%r466, 1072693248, %r465, %p369;
	mov.b64 	%fd499, {%r462, %r466};
	bra.uni 	BB3_276;

BB3_267:
	mov.f64 	%fd499, %fd498;

BB3_276:
	setp.eq.f32	%p370, %f146, 0f3F800000;
	selp.f64	%fd381, 0d3FF0000000000000, %fd499, %p370;
	cvt.f64.f32	%fd382, %f147;
	div.rn.f64 	%fd383, %fd382, %fd381;
	cvt.rn.f32.f64	%f2906, %fd383;

BB3_277:
	mov.f32 	%f1481, 0f47C35000;
	min.f32 	%f1482, %f2906, %f1481;
	cvt.f64.f32	%fd141, %f1482;
	min.f32 	%f259, %f2905, %f1481;
	fma.rn.f32 	%f2874, %f259, %f166, %f2874;
	cvt.f64.f32	%fd142, %f166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd142;
	}
	abs.f64 	%fd143, %fd142;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd143;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd501, [retval0+0];
	
	//{
	}// Callseq End 70
	setp.gt.s32	%p371, %r86, -1;
	setp.lt.s32	%p372, %r86, 0;
	setp.ne.s64	%p373, %rd12, -9223372036854775808;
	setp.eq.s64	%p374, %rd12, -9223372036854775808;
	and.pred  	%p25, %p372, %p374;
	or.pred  	%p375, %p371, %p373;
	@%p375 bra 	BB3_279;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r467}, %fd501;
	}
	xor.b32  	%r468, %r467, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r469, %temp}, %fd501;
	}
	mov.b64 	%fd501, {%r469, %r468};

BB3_279:
	setp.eq.f32	%p376, %f166, 0f00000000;
	@%p376 bra 	BB3_282;
	bra.uni 	BB3_280;

BB3_282:
	setp.lt.s32	%p379, %r78, 0;
	mov.u32 	%r470, 0;
	selp.b32	%r471, %r86, 0, %p374;
	or.b32  	%r472, %r471, 2146435072;
	selp.b32	%r473, %r472, %r471, %p379;
	mov.b64 	%fd501, {%r470, %r473};
	bra.uni 	BB3_283;

BB3_280:
	@%p371 bra 	BB3_283;

	cvt.rzi.f64.f64	%fd386, %fd303;
	setp.neu.f64	%p378, %fd386, 0d4000000000000000;
	selp.f64	%fd501, 0dFFF8000000000000, %fd501, %p378;

BB3_283:
	add.f64 	%fd502, %fd142, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r474}, %fd502;
	}
	and.b32  	%r475, %r474, 2146435072;
	setp.ne.s32	%p381, %r475, 2146435072;
	@%p381 bra 	BB3_284;

	setp.gtu.f64	%p382, %fd143, 0d7FF0000000000000;
	@%p382 bra 	BB3_293;

	and.b32  	%r476, %r78, 2147483647;
	setp.ne.s32	%p383, %r476, 2146435072;
	@%p383 bra 	BB3_288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r477, %temp}, %fd303;
	}
	setp.eq.s32	%p384, %r477, 0;
	@%p384 bra 	BB3_292;
	bra.uni 	BB3_288;

BB3_292:
	setp.lt.s32	%p387, %r78, 0;
	mov.u32 	%r483, 0;
	setp.gt.f64	%p388, %fd143, 0d3FF0000000000000;
	selp.b32	%r484, 2146435072, 0, %p388;
	xor.b32  	%r485, %r484, 2146435072;
	selp.b32	%r486, %r485, %r484, %p387;
	setp.eq.f32	%p389, %f166, 0fBF800000;
	selp.b32	%r487, 1072693248, %r486, %p389;
	mov.b64 	%fd502, {%r483, %r487};
	bra.uni 	BB3_293;

BB3_284:
	mov.f64 	%fd502, %fd501;

BB3_293:
	setp.eq.f32	%p390, %f166, 0f3F800000;
	selp.f64	%fd388, 0d3FF0000000000000, %fd502, %p390;
	mul.f64 	%fd389, %fd141, %fd388;
	mul.f32 	%f1483, %f259, %f167;
	cvt.f64.f32	%fd390, %f1483;
	sub.f64 	%fd391, %fd390, %fd389;
	cvt.f64.f32	%fd392, %f2880;
	add.f64 	%fd393, %fd392, %fd391;
	cvt.rn.f32.f64	%f2880, %fd393;
	fma.rn.f32 	%f2873, %f259, %f207, %f2873;
	cvt.f64.f32	%fd154, %f207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd154;
	}
	abs.f64 	%fd155, %fd154;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd155;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd504, [retval0+0];
	
	//{
	}// Callseq End 71
	setp.gt.s32	%p391, %r87, -1;
	setp.lt.s32	%p392, %r87, 0;
	and.pred  	%p26, %p392, %p374;
	or.pred  	%p395, %p391, %p373;
	@%p395 bra 	BB3_295;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r488}, %fd504;
	}
	xor.b32  	%r489, %r488, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r490, %temp}, %fd504;
	}
	mov.b64 	%fd504, {%r490, %r489};

BB3_295:
	setp.eq.f32	%p396, %f207, 0f00000000;
	@%p396 bra 	BB3_298;
	bra.uni 	BB3_296;

BB3_298:
	setp.lt.s32	%p399, %r78, 0;
	mov.u32 	%r491, 0;
	selp.b32	%r492, %r87, 0, %p374;
	or.b32  	%r493, %r492, 2146435072;
	selp.b32	%r494, %r493, %r492, %p399;
	mov.b64 	%fd504, {%r491, %r494};
	bra.uni 	BB3_299;

BB3_296:
	@%p391 bra 	BB3_299;

	cvt.rzi.f64.f64	%fd396, %fd303;
	setp.neu.f64	%p398, %fd396, 0d4000000000000000;
	selp.f64	%fd504, 0dFFF8000000000000, %fd504, %p398;

BB3_299:
	add.f64 	%fd505, %fd154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r495}, %fd505;
	}
	and.b32  	%r496, %r495, 2146435072;
	setp.ne.s32	%p401, %r496, 2146435072;
	@%p401 bra 	BB3_300;

	setp.gtu.f64	%p402, %fd155, 0d7FF0000000000000;
	@%p402 bra 	BB3_309;

	and.b32  	%r497, %r78, 2147483647;
	setp.ne.s32	%p403, %r497, 2146435072;
	@%p403 bra 	BB3_304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r498, %temp}, %fd303;
	}
	setp.eq.s32	%p404, %r498, 0;
	@%p404 bra 	BB3_308;
	bra.uni 	BB3_304;

BB3_308:
	setp.lt.s32	%p407, %r78, 0;
	mov.u32 	%r504, 0;
	setp.gt.f64	%p408, %fd155, 0d3FF0000000000000;
	selp.b32	%r505, 2146435072, 0, %p408;
	xor.b32  	%r506, %r505, 2146435072;
	selp.b32	%r507, %r506, %r505, %p407;
	setp.eq.f32	%p409, %f207, 0fBF800000;
	selp.b32	%r508, 1072693248, %r507, %p409;
	mov.b64 	%fd505, {%r504, %r508};
	bra.uni 	BB3_309;

BB3_300:
	mov.f64 	%fd505, %fd504;

BB3_309:
	setp.eq.f32	%p410, %f207, 0f3F800000;
	selp.f64	%fd398, 0d3FF0000000000000, %fd505, %p410;
	mul.f64 	%fd399, %fd141, %fd398;
	mul.f32 	%f1484, %f259, %f208;
	cvt.f64.f32	%fd400, %f1484;
	sub.f64 	%fd401, %fd400, %fd399;
	cvt.f64.f32	%fd402, %f2879;
	add.f64 	%fd403, %fd402, %fd401;
	cvt.rn.f32.f64	%f2879, %fd403;
	fma.rn.f32 	%f2872, %f259, %f254, %f2872;
	cvt.f64.f32	%fd166, %f254;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd166;
	}
	abs.f64 	%fd167, %fd166;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd167;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd507, [retval0+0];
	
	//{
	}// Callseq End 72
	setp.gt.s32	%p411, %r88, -1;
	setp.lt.s32	%p412, %r88, 0;
	and.pred  	%p27, %p412, %p374;
	or.pred  	%p415, %p411, %p373;
	@%p415 bra 	BB3_311;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r509}, %fd507;
	}
	xor.b32  	%r510, %r509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd507;
	}
	mov.b64 	%fd507, {%r511, %r510};

BB3_311:
	setp.eq.f32	%p416, %f254, 0f00000000;
	@%p416 bra 	BB3_314;
	bra.uni 	BB3_312;

BB3_314:
	setp.lt.s32	%p419, %r78, 0;
	mov.u32 	%r512, 0;
	selp.b32	%r513, %r88, 0, %p374;
	or.b32  	%r514, %r513, 2146435072;
	selp.b32	%r515, %r514, %r513, %p419;
	mov.b64 	%fd507, {%r512, %r515};
	bra.uni 	BB3_315;

BB3_312:
	@%p411 bra 	BB3_315;

	cvt.rzi.f64.f64	%fd406, %fd303;
	setp.neu.f64	%p418, %fd406, 0d4000000000000000;
	selp.f64	%fd507, 0dFFF8000000000000, %fd507, %p418;

BB3_315:
	add.f64 	%fd508, %fd166, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r516}, %fd508;
	}
	and.b32  	%r517, %r516, 2146435072;
	setp.ne.s32	%p421, %r517, 2146435072;
	@%p421 bra 	BB3_316;

	setp.gtu.f64	%p422, %fd167, 0d7FF0000000000000;
	@%p422 bra 	BB3_325;

	and.b32  	%r518, %r78, 2147483647;
	setp.ne.s32	%p423, %r518, 2146435072;
	@%p423 bra 	BB3_320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r519, %temp}, %fd303;
	}
	setp.eq.s32	%p424, %r519, 0;
	@%p424 bra 	BB3_324;
	bra.uni 	BB3_320;

BB3_324:
	setp.lt.s32	%p427, %r78, 0;
	mov.u32 	%r525, 0;
	setp.gt.f64	%p428, %fd167, 0d3FF0000000000000;
	selp.b32	%r526, 2146435072, 0, %p428;
	xor.b32  	%r527, %r526, 2146435072;
	selp.b32	%r528, %r527, %r526, %p427;
	setp.eq.f32	%p429, %f254, 0fBF800000;
	selp.b32	%r529, 1072693248, %r528, %p429;
	mov.b64 	%fd508, {%r525, %r529};
	bra.uni 	BB3_325;

BB3_316:
	mov.f64 	%fd508, %fd507;

BB3_325:
	mul.f32 	%f1485, %f259, 0f00000000;
	cvt.f64.f32	%fd408, %f1485;
	setp.eq.f32	%p430, %f254, 0f3F800000;
	selp.f64	%fd409, 0d3FF0000000000000, %fd508, %p430;
	mul.f64 	%fd410, %fd141, %fd409;
	sub.f64 	%fd411, %fd408, %fd410;
	cvt.f64.f32	%fd412, %f2878;
	add.f64 	%fd413, %fd412, %fd411;
	cvt.rn.f32.f64	%f2878, %fd413;
	add.f32 	%f2871, %f2871, %f259;
	cvt.f64.f32	%fd414, %f2877;
	sub.f64 	%fd415, %fd408, %fd141;
	add.f64 	%fd416, %fd414, %fd415;
	cvt.rn.f32.f64	%f2877, %fd416;
	fma.rn.f32 	%f2870, %f259, %f227, %f2870;
	cvt.f64.f32	%fd178, %f227;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd178;
	}
	abs.f64 	%fd179, %fd178;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd179;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd510, [retval0+0];
	
	//{
	}// Callseq End 73
	setp.gt.s32	%p431, %r89, -1;
	setp.lt.s32	%p432, %r89, 0;
	and.pred  	%p28, %p432, %p374;
	or.pred  	%p435, %p431, %p373;
	@%p435 bra 	BB3_327;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r530}, %fd510;
	}
	xor.b32  	%r531, %r530, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r532, %temp}, %fd510;
	}
	mov.b64 	%fd510, {%r532, %r531};

BB3_327:
	setp.eq.f32	%p436, %f227, 0f00000000;
	@%p436 bra 	BB3_330;
	bra.uni 	BB3_328;

BB3_330:
	setp.lt.s32	%p439, %r78, 0;
	mov.u32 	%r533, 0;
	selp.b32	%r534, %r89, 0, %p374;
	or.b32  	%r535, %r534, 2146435072;
	selp.b32	%r536, %r535, %r534, %p439;
	mov.b64 	%fd510, {%r533, %r536};
	bra.uni 	BB3_331;

BB3_328:
	@%p431 bra 	BB3_331;

	cvt.rzi.f64.f64	%fd419, %fd303;
	setp.neu.f64	%p438, %fd419, 0d4000000000000000;
	selp.f64	%fd510, 0dFFF8000000000000, %fd510, %p438;

BB3_331:
	add.f64 	%fd511, %fd178, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r537}, %fd511;
	}
	and.b32  	%r538, %r537, 2146435072;
	setp.ne.s32	%p441, %r538, 2146435072;
	@%p441 bra 	BB3_332;

	setp.gtu.f64	%p442, %fd179, 0d7FF0000000000000;
	@%p442 bra 	BB3_341;

	and.b32  	%r539, %r78, 2147483647;
	setp.ne.s32	%p443, %r539, 2146435072;
	@%p443 bra 	BB3_336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r540, %temp}, %fd303;
	}
	setp.eq.s32	%p444, %r540, 0;
	@%p444 bra 	BB3_340;
	bra.uni 	BB3_336;

BB3_340:
	setp.lt.s32	%p447, %r78, 0;
	mov.u32 	%r546, 0;
	setp.gt.f64	%p448, %fd179, 0d3FF0000000000000;
	selp.b32	%r547, 2146435072, 0, %p448;
	xor.b32  	%r548, %r547, 2146435072;
	selp.b32	%r549, %r548, %r547, %p447;
	setp.eq.f32	%p449, %f227, 0fBF800000;
	selp.b32	%r550, 1072693248, %r549, %p449;
	mov.b64 	%fd511, {%r546, %r550};
	bra.uni 	BB3_341;

BB3_332:
	mov.f64 	%fd511, %fd510;

BB3_341:
	setp.eq.f32	%p450, %f227, 0f3F800000;
	selp.f64	%fd421, 0d3FF0000000000000, %fd511, %p450;
	mul.f64 	%fd422, %fd141, %fd421;
	mul.f32 	%f1486, %f259, %f228;
	cvt.f64.f32	%fd423, %f1486;
	sub.f64 	%fd424, %fd423, %fd422;
	cvt.f64.f32	%fd425, %f2876;
	add.f64 	%fd426, %fd425, %fd424;
	cvt.rn.f32.f64	%f2876, %fd426;
	fma.rn.f32 	%f2869, %f259, %f253, %f2869;
	mul.f32 	%f1487, %f73, %f253;
	cvt.f64.f32	%fd427, %f1487;
	sub.f64 	%fd428, %fd427, %fd128;
	cvt.rn.f32.f64	%f1488, %fd428;
	mul.f32 	%f271, %f259, %f1488;
	cvt.f64.f32	%fd190, %f253;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd190;
	}
	abs.f64 	%fd191, %fd190;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd191;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd513, [retval0+0];
	
	//{
	}// Callseq End 74
	setp.gt.s32	%p451, %r90, -1;
	setp.lt.s32	%p452, %r90, 0;
	and.pred  	%p29, %p452, %p374;
	or.pred  	%p455, %p451, %p373;
	@%p455 bra 	BB3_343;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r551}, %fd513;
	}
	xor.b32  	%r552, %r551, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r553, %temp}, %fd513;
	}
	mov.b64 	%fd513, {%r553, %r552};

BB3_343:
	setp.eq.f32	%p456, %f253, 0f00000000;
	@%p456 bra 	BB3_346;
	bra.uni 	BB3_344;

BB3_346:
	setp.lt.s32	%p459, %r78, 0;
	mov.u32 	%r554, 0;
	selp.b32	%r555, %r90, 0, %p374;
	or.b32  	%r556, %r555, 2146435072;
	selp.b32	%r557, %r556, %r555, %p459;
	mov.b64 	%fd513, {%r554, %r557};
	bra.uni 	BB3_347;

BB3_344:
	@%p451 bra 	BB3_347;

	cvt.rzi.f64.f64	%fd431, %fd303;
	setp.neu.f64	%p458, %fd431, 0d4000000000000000;
	selp.f64	%fd513, 0dFFF8000000000000, %fd513, %p458;

BB3_347:
	add.f64 	%fd514, %fd190, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r558}, %fd514;
	}
	and.b32  	%r559, %r558, 2146435072;
	setp.ne.s32	%p461, %r559, 2146435072;
	@%p461 bra 	BB3_348;

	setp.gtu.f64	%p462, %fd191, 0d7FF0000000000000;
	@%p462 bra 	BB3_357;

	and.b32  	%r560, %r78, 2147483647;
	setp.ne.s32	%p463, %r560, 2146435072;
	@%p463 bra 	BB3_352;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r561, %temp}, %fd303;
	}
	setp.eq.s32	%p464, %r561, 0;
	@%p464 bra 	BB3_356;
	bra.uni 	BB3_352;

BB3_356:
	setp.lt.s32	%p467, %r78, 0;
	mov.u32 	%r567, 0;
	setp.gt.f64	%p468, %fd191, 0d3FF0000000000000;
	selp.b32	%r568, 2146435072, 0, %p468;
	xor.b32  	%r569, %r568, 2146435072;
	selp.b32	%r570, %r569, %r568, %p467;
	setp.eq.f32	%p469, %f253, 0fBF800000;
	selp.b32	%r571, 1072693248, %r570, %p469;
	mov.b64 	%fd514, {%r567, %r571};
	bra.uni 	BB3_357;

BB3_348:
	mov.f64 	%fd514, %fd513;

BB3_357:
	setp.eq.f32	%p470, %f253, 0f3F800000;
	selp.f64	%fd433, 0d3FF0000000000000, %fd514, %p470;
	mul.f64 	%fd434, %fd141, %fd433;
	cvt.f64.f32	%fd435, %f271;
	sub.f64 	%fd436, %fd435, %fd434;
	cvt.f64.f32	%fd437, %f2875;
	add.f64 	%fd438, %fd437, %fd436;
	cvt.rn.f32.f64	%f2875, %fd438;
	add.s32 	%r717, %r717, 1;
	setp.lt.s32	%p471, %r717, %r124;
	@%p471 bra 	BB3_69;

	add.s32 	%r716, %r716, 1;
	setp.lt.s32	%p472, %r716, %r124;
	@%p472 bra 	BB3_68;

BB3_359:
	ld.param.u32 	%r690, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_3];
	div.rn.f32 	%f1489, %f2874, %f2880;
	mov.f32 	%f1490, 0fBF800000;
	max.f32 	%f1491, %f1489, %f1490;
	mov.f32 	%f1492, 0f3F800000;
	min.f32 	%f1493, %f1491, %f1492;
	sub.f32 	%f2924, %f2924, %f1493;
	div.rn.f32 	%f1494, %f2873, %f2879;
	max.f32 	%f1495, %f1494, %f1490;
	min.f32 	%f1496, %f1495, %f1492;
	sub.f32 	%f2923, %f2923, %f1496;
	neg.f32 	%f1497, %f2922;
	div.rn.f32 	%f1498, %f2872, %f2878;
	max.f32 	%f1499, %f1498, %f1497;
	min.f32 	%f1500, %f1499, %f2922;
	sub.f32 	%f1501, %f2922, %f1500;
	neg.f32 	%f1502, %f2843;
	div.rn.f32 	%f1503, %f2871, %f2877;
	max.f32 	%f1504, %f1503, %f1502;
	min.f32 	%f1505, %f1504, %f2843;
	sub.f32 	%f1506, %f2843, %f1505;
	neg.f32 	%f1507, %f2920;
	div.rn.f32 	%f1508, %f2870, %f2876;
	max.f32 	%f1509, %f1508, %f1507;
	min.f32 	%f1510, %f1509, %f2920;
	sub.f32 	%f1511, %f2920, %f1510;
	neg.f32 	%f1512, %f2919;
	div.rn.f32 	%f1513, %f2869, %f2875;
	max.f32 	%f1514, %f1513, %f1512;
	min.f32 	%f1515, %f1514, %f2919;
	sub.f32 	%f1516, %f2919, %f1515;
	max.f32 	%f2922, %f1501, %f1492;
	mov.f32 	%f1517, 0f3C23D70A;
	max.f32 	%f2843, %f1506, %f1517;
	mov.f32 	%f1518, 0f3F000000;
	max.f32 	%f1519, %f1511, %f1518;
	min.f32 	%f2920, %f1519, %f59;
	max.f32 	%f1520, %f1516, %f1518;
	min.f32 	%f2919, %f1520, %f59;
	add.s32 	%r715, %r715, 1;
	setp.lt.s32	%p473, %r715, %r690;
	@%p473 bra 	BB3_66;
	bra.uni 	BB3_360;

BB3_64:
	mov.f32 	%f2920, %f2919;

BB3_360:
	mov.f32 	%f2976, 0f00000000;
	mov.f32 	%f2974, %f2976;
	@%p38 bra 	BB3_445;

	mov.f32 	%f1523, 0f3F000000;
	div.rn.f32 	%f1524, %f1523, %f2920;
	div.rn.f32 	%f297, %f1524, %f2920;
	div.rn.f32 	%f1525, %f1523, %f2919;
	div.rn.f32 	%f298, %f1525, %f2919;
	div.rn.f32 	%f1526, %f2922, 0fC0206C98;
	div.rn.f32 	%f299, %f1526, %f2920;
	div.rn.f32 	%f300, %f1526, %f2919;
	div.rn.f32 	%f301, %f299, %f2920;
	div.rn.f32 	%f302, %f300, %f2919;
	mov.u32 	%r572, 0;
	mov.f32 	%f2974, 0f00000000;
	sqrt.rn.f32 	%f1528, %f297;
	sqrt.rn.f32 	%f312, %f298;
	mov.u32 	%r718, %r572;

BB3_362:
	cvt.rn.f32.s32	%f1527, %r718;
	sub.f32 	%f304, %f1527, %f2924;
	add.f32 	%f305, %f304, 0f3F800000;
	mul.f32 	%f306, %f305, %f1528;
	abs.f32 	%f307, %f306;
	mul.f32 	%f308, %f306, %f306;
	mul.f32 	%f309, %f304, %f1528;
	abs.f32 	%f310, %f309;
	mul.f32 	%f311, %f309, %f309;
	add.f32 	%f1529, %f1527, 0f3F800000;
	sub.f32 	%f1530, %f1529, %f2924;
	div.rn.f32 	%f313, %f1530, %f2920;
	mov.f32 	%f1531, 0f3F800000;
	cvt.rzi.f32.f32	%f1532, %f1531;
	add.f32 	%f1533, %f1532, %f1532;
	mov.f32 	%f1534, 0f40000000;
	sub.f32 	%f1535, %f1534, %f1533;
	abs.f32 	%f314, %f1535;
	setp.eq.f32	%p475, %f314, 0f3F800000;
	abs.f32 	%f315, %f313;
	setp.lt.f32	%p476, %f315, 0f00800000;
	mul.f32 	%f1536, %f315, 0f4B800000;
	selp.f32	%f1537, 0fC3170000, 0fC2FE0000, %p476;
	selp.f32	%f1538, %f1536, %f315, %p476;
	mov.b32 	 %r574, %f1538;
	and.b32  	%r575, %r574, 8388607;
	or.b32  	%r576, %r575, 1065353216;
	mov.b32 	 %f1539, %r576;
	shr.u32 	%r577, %r574, 23;
	cvt.rn.f32.u32	%f1540, %r577;
	add.f32 	%f1541, %f1537, %f1540;
	setp.gt.f32	%p477, %f1539, 0f3FB504F3;
	mul.f32 	%f1542, %f1539, 0f3F000000;
	add.f32 	%f1543, %f1541, 0f3F800000;
	selp.f32	%f1544, %f1542, %f1539, %p477;
	selp.f32	%f1545, %f1543, %f1541, %p477;
	add.f32 	%f316, %f1544, 0fBF800000;
	add.f32 	%f317, %f1544, 0f3F800000;
	add.f32 	%f318, %f316, %f316;
	mov.f32 	%f1546, 0f3F317200;
	mul.rn.f32 	%f319, %f1545, %f1546;
	mov.f32 	%f1547, 0f35BFBE8E;
	mul.rn.f32 	%f320, %f1545, %f1547;
	setp.lt.f32	%p478, %f313, 0f00000000;
	and.pred  	%p30, %p478, %p475;
	add.f32 	%f1548, %f313, %f313;
	selp.f32	%f321, %f1548, 0f00000000, %p475;
	add.f32 	%f1549, %f315, 0f40000000;
	mov.b32 	 %r95, %f1549;
	add.f32 	%f322, %f313, 0f40000000;
	selp.f32	%f323, 0fFF800000, 0f7F800000, %p30;
	div.rn.f32 	%f324, %f304, %f2920;
	abs.f32 	%f325, %f324;
	setp.lt.f32	%p479, %f325, 0f00800000;
	mul.f32 	%f1550, %f325, 0f4B800000;
	selp.f32	%f1551, 0fC3170000, 0fC2FE0000, %p479;
	selp.f32	%f1552, %f1550, %f325, %p479;
	mov.b32 	 %r578, %f1552;
	and.b32  	%r579, %r578, 8388607;
	or.b32  	%r580, %r579, 1065353216;
	mov.b32 	 %f1553, %r580;
	shr.u32 	%r581, %r578, 23;
	cvt.rn.f32.u32	%f1554, %r581;
	add.f32 	%f1555, %f1551, %f1554;
	setp.gt.f32	%p480, %f1553, 0f3FB504F3;
	mul.f32 	%f1556, %f1553, 0f3F000000;
	add.f32 	%f1557, %f1555, 0f3F800000;
	selp.f32	%f1558, %f1556, %f1553, %p480;
	selp.f32	%f1559, %f1557, %f1555, %p480;
	add.f32 	%f326, %f1558, 0fBF800000;
	add.f32 	%f327, %f1558, 0f3F800000;
	add.f32 	%f328, %f326, %f326;
	mul.rn.f32 	%f329, %f1559, %f1546;
	mul.rn.f32 	%f330, %f1559, %f1547;
	setp.lt.f32	%p481, %f324, 0f00000000;
	and.pred  	%p31, %p481, %p475;
	add.f32 	%f1560, %f324, %f324;
	selp.f32	%f331, %f1560, 0f00000000, %p475;
	add.f32 	%f1561, %f325, 0f40000000;
	mov.b32 	 %r96, %f1561;
	add.f32 	%f332, %f324, 0f40000000;
	selp.f32	%f333, 0fFF800000, 0f7F800000, %p31;
	mov.b32 	 %r582, %f309;
	and.b32  	%r97, %r582, -2147483648;
	mov.b32 	 %r583, %f306;
	and.b32  	%r98, %r583, -2147483648;
	setp.geu.f32	%p32, %f313, 0f00000000;
	setp.geu.f32	%p33, %f324, 0f00000000;
	ld.local.v4.f32 	{%f2946, %f2945, %f2944, %f2943}, [%rd2];
	ld.local.v4.f32 	{%f2942, %f2941, %f1568, %f2940}, [%rd2+16];
	ld.local.v4.f32 	{%f2939, %f2938, %f2937, %f2936}, [%rd2+32];
	ld.local.v2.f32 	{%f2935, %f2934}, [%rd2+56];
	ld.local.v2.f32 	{%f2933, %f2932}, [%rd2+64];
	ld.local.f32 	%f2931, [%rd2+84];
	ld.local.v2.f32 	{%f2930, %f2929}, [%rd2+88];
	ld.local.v2.f32 	{%f2928, %f2927}, [%rd2+112];
	ld.local.f32 	%f2926, [%rd2+140];
	mov.u32 	%r719, %r572;

BB3_363:
	setp.ltu.f32	%p482, %f307, 0f3F800000;
	@%p482 bra 	BB3_365;
	bra.uni 	BB3_364;

BB3_365:
	mov.f32 	%f1600, 0f3BA0C9F8;
	mov.f32 	%f1601, 0fBA1268FB;
	fma.rn.f32 	%f1602, %f1601, %f308, %f1600;
	mov.f32 	%f1603, 0fBCDABFD4;
	fma.rn.f32 	%f1604, %f1602, %f308, %f1603;
	mov.f32 	%f1605, 0f3DE70331;
	fma.rn.f32 	%f1606, %f1604, %f308, %f1605;
	mov.f32 	%f1607, 0fBEC09330;
	fma.rn.f32 	%f1608, %f1606, %f308, %f1607;
	mov.f32 	%f1609, 0f3F906EBA;
	fma.rn.f32 	%f1610, %f1608, %f308, %f1609;
	mul.f32 	%f2948, %f306, %f1610;
	bra.uni 	BB3_366;

BB3_364:
	setp.ltu.f32	%p483, %f307, 0f407AD445;
	mov.f32 	%f1582, 0f3A03BB71;
	mov.f32 	%f1583, 0fB7B730FB;
	fma.rn.f32 	%f1584, %f1583, %f307, %f1582;
	mov.f32 	%f1585, 0fBBACA3B3;
	fma.rn.f32 	%f1586, %f1584, %f307, %f1585;
	mov.f32 	%f1587, 0f3D0A7445;
	fma.rn.f32 	%f1588, %f1586, %f307, %f1587;
	mov.f32 	%f1589, 0fBE1B3B75;
	fma.rn.f32 	%f1590, %f1588, %f307, %f1589;
	mov.f32 	%f1591, 0fBF6B385A;
	fma.rn.f32 	%f1592, %f1590, %f307, %f1591;
	mov.f32 	%f1593, 0fBFD0316E;
	fma.rn.f32 	%f1594, %f1592, %f307, %f1593;
	mov.f32 	%f1595, 0fBA031CCE;
	fma.rn.f32 	%f1596, %f1594, %f307, %f1595;
	ex2.approx.ftz.f32 	%f1597, %f1596;
	sub.f32 	%f1599, %f1531, %f1597;
	mov.b32 	 %r584, %f1599;
	selp.b32	%r585, %r584, 1065353216, %p483;
	or.b32  	%r586, %r585, %r98;
	mov.b32 	 %f2948, %r586;

BB3_366:
	setp.ltu.f32	%p484, %f310, 0f3F800000;
	@%p484 bra 	BB3_368;
	bra.uni 	BB3_367;

BB3_368:
	mov.f32 	%f1629, 0f3BA0C9F8;
	mov.f32 	%f1630, 0fBA1268FB;
	fma.rn.f32 	%f1631, %f1630, %f311, %f1629;
	mov.f32 	%f1632, 0fBCDABFD4;
	fma.rn.f32 	%f1633, %f1631, %f311, %f1632;
	mov.f32 	%f1634, 0f3DE70331;
	fma.rn.f32 	%f1635, %f1633, %f311, %f1634;
	mov.f32 	%f1636, 0fBEC09330;
	fma.rn.f32 	%f1637, %f1635, %f311, %f1636;
	mov.f32 	%f1638, 0f3F906EBA;
	fma.rn.f32 	%f1639, %f1637, %f311, %f1638;
	mul.f32 	%f2949, %f309, %f1639;
	bra.uni 	BB3_369;

BB3_367:
	setp.ltu.f32	%p485, %f310, 0f407AD445;
	mov.f32 	%f1611, 0f3A03BB71;
	mov.f32 	%f1612, 0fB7B730FB;
	fma.rn.f32 	%f1613, %f1612, %f310, %f1611;
	mov.f32 	%f1614, 0fBBACA3B3;
	fma.rn.f32 	%f1615, %f1613, %f310, %f1614;
	mov.f32 	%f1616, 0f3D0A7445;
	fma.rn.f32 	%f1617, %f1615, %f310, %f1616;
	mov.f32 	%f1618, 0fBE1B3B75;
	fma.rn.f32 	%f1619, %f1617, %f310, %f1618;
	mov.f32 	%f1620, 0fBF6B385A;
	fma.rn.f32 	%f1621, %f1619, %f310, %f1620;
	mov.f32 	%f1622, 0fBFD0316E;
	fma.rn.f32 	%f1623, %f1621, %f310, %f1622;
	mov.f32 	%f1624, 0fBA031CCE;
	fma.rn.f32 	%f1625, %f1623, %f310, %f1624;
	ex2.approx.ftz.f32 	%f1626, %f1625;
	sub.f32 	%f1628, %f1531, %f1626;
	mov.b32 	 %r587, %f1628;
	selp.b32	%r588, %r587, 1065353216, %p485;
	or.b32  	%r589, %r588, %r97;
	mov.b32 	 %f2949, %r589;

BB3_369:
	sub.f32 	%f1640, %f2948, %f2949;
	mul.f32 	%f383, %f1640, 0f3F000000;
	cvt.rn.f32.s32	%f384, %r719;
	sub.f32 	%f385, %f384, %f2923;
	add.f32 	%f386, %f385, 0f3F800000;
	mul.f32 	%f387, %f386, %f312;
	abs.f32 	%f388, %f387;
	setp.ltu.f32	%p486, %f388, 0f3F800000;
	@%p486 bra 	BB3_371;
	bra.uni 	BB3_370;

BB3_371:
	mul.f32 	%f1659, %f387, %f387;
	mov.f32 	%f1660, 0f3BA0C9F8;
	mov.f32 	%f1661, 0fBA1268FB;
	fma.rn.f32 	%f1662, %f1661, %f1659, %f1660;
	mov.f32 	%f1663, 0fBCDABFD4;
	fma.rn.f32 	%f1664, %f1662, %f1659, %f1663;
	mov.f32 	%f1665, 0f3DE70331;
	fma.rn.f32 	%f1666, %f1664, %f1659, %f1665;
	mov.f32 	%f1667, 0fBEC09330;
	fma.rn.f32 	%f1668, %f1666, %f1659, %f1667;
	mov.f32 	%f1669, 0f3F906EBA;
	fma.rn.f32 	%f1670, %f1668, %f1659, %f1669;
	mul.f32 	%f2950, %f387, %f1670;
	bra.uni 	BB3_372;

BB3_370:
	mov.f32 	%f1641, 0f3A03BB71;
	mov.f32 	%f1642, 0fB7B730FB;
	fma.rn.f32 	%f1643, %f1642, %f388, %f1641;
	mov.f32 	%f1644, 0fBBACA3B3;
	fma.rn.f32 	%f1645, %f1643, %f388, %f1644;
	mov.f32 	%f1646, 0f3D0A7445;
	fma.rn.f32 	%f1647, %f1645, %f388, %f1646;
	mov.f32 	%f1648, 0fBE1B3B75;
	fma.rn.f32 	%f1649, %f1647, %f388, %f1648;
	mov.f32 	%f1650, 0fBF6B385A;
	fma.rn.f32 	%f1651, %f1649, %f388, %f1650;
	mov.f32 	%f1652, 0fBFD0316E;
	fma.rn.f32 	%f1653, %f1651, %f388, %f1652;
	mov.f32 	%f1654, 0fBA031CCE;
	fma.rn.f32 	%f1655, %f1653, %f388, %f1654;
	ex2.approx.ftz.f32 	%f1656, %f1655;
	sub.f32 	%f1658, %f1531, %f1656;
	mov.b32 	 %r590, %f1658;
	setp.ltu.f32	%p487, %f388, 0f407AD445;
	selp.b32	%r591, %r590, 1065353216, %p487;
	mov.b32 	 %r592, %f387;
	and.b32  	%r593, %r592, -2147483648;
	or.b32  	%r594, %r591, %r593;
	mov.b32 	 %f2950, %r594;

BB3_372:
	mul.f32 	%f392, %f385, %f312;
	abs.f32 	%f393, %f392;
	setp.ltu.f32	%p488, %f393, 0f3F800000;
	@%p488 bra 	BB3_374;
	bra.uni 	BB3_373;

BB3_374:
	mul.f32 	%f1689, %f392, %f392;
	mov.f32 	%f1690, 0f3BA0C9F8;
	mov.f32 	%f1691, 0fBA1268FB;
	fma.rn.f32 	%f1692, %f1691, %f1689, %f1690;
	mov.f32 	%f1693, 0fBCDABFD4;
	fma.rn.f32 	%f1694, %f1692, %f1689, %f1693;
	mov.f32 	%f1695, 0f3DE70331;
	fma.rn.f32 	%f1696, %f1694, %f1689, %f1695;
	mov.f32 	%f1697, 0fBEC09330;
	fma.rn.f32 	%f1698, %f1696, %f1689, %f1697;
	mov.f32 	%f1699, 0f3F906EBA;
	fma.rn.f32 	%f1700, %f1698, %f1689, %f1699;
	mul.f32 	%f2951, %f392, %f1700;
	bra.uni 	BB3_375;

BB3_373:
	mov.f32 	%f1671, 0f3A03BB71;
	mov.f32 	%f1672, 0fB7B730FB;
	fma.rn.f32 	%f1673, %f1672, %f393, %f1671;
	mov.f32 	%f1674, 0fBBACA3B3;
	fma.rn.f32 	%f1675, %f1673, %f393, %f1674;
	mov.f32 	%f1676, 0f3D0A7445;
	fma.rn.f32 	%f1677, %f1675, %f393, %f1676;
	mov.f32 	%f1678, 0fBE1B3B75;
	fma.rn.f32 	%f1679, %f1677, %f393, %f1678;
	mov.f32 	%f1680, 0fBF6B385A;
	fma.rn.f32 	%f1681, %f1679, %f393, %f1680;
	mov.f32 	%f1682, 0fBFD0316E;
	fma.rn.f32 	%f1683, %f1681, %f393, %f1682;
	mov.f32 	%f1684, 0fBA031CCE;
	fma.rn.f32 	%f1685, %f1683, %f393, %f1684;
	ex2.approx.ftz.f32 	%f1686, %f1685;
	sub.f32 	%f1688, %f1531, %f1686;
	mov.b32 	 %r595, %f1688;
	setp.ltu.f32	%p489, %f393, 0f407AD445;
	selp.b32	%r596, %r595, 1065353216, %p489;
	mov.b32 	 %r597, %f392;
	and.b32  	%r598, %r597, -2147483648;
	or.b32  	%r599, %r596, %r598;
	mov.b32 	 %f2951, %r599;

BB3_375:
	sub.f32 	%f1703, %f2950, %f2951;
	mul.f32 	%f397, %f1703, 0f3F000000;
	mul.f32 	%f1704, %f383, %f2922;
	fma.rn.f32 	%f398, %f397, %f1704, %f2843;
	mad.lo.s32 	%r600, %r719, %r124, %r718;
	add.s32 	%r601, %r600, %r7;
	mul.wide.s32 	%rd106, %r601, 4;
	add.s64 	%rd107, %rd1, %rd106;
	ld.global.f32 	%f399, [%rd107];
	// inline asm
	rcp.approx.ftz.f32 %f1701,%f317;
	// inline asm
	mul.f32 	%f1705, %f1701, %f318;
	mul.f32 	%f1706, %f1705, %f1705;
	mov.f32 	%f1707, 0f3C4CAF63;
	mov.f32 	%f1708, 0f3B18F0FE;
	fma.rn.f32 	%f1709, %f1708, %f1706, %f1707;
	mov.f32 	%f1710, 0f3DAAAABD;
	fma.rn.f32 	%f1711, %f1709, %f1706, %f1710;
	mul.rn.f32 	%f1712, %f1711, %f1706;
	mul.rn.f32 	%f1713, %f1712, %f1705;
	sub.f32 	%f1714, %f316, %f1705;
	neg.f32 	%f1715, %f1705;
	add.f32 	%f1716, %f1714, %f1714;
	fma.rn.f32 	%f1717, %f1715, %f316, %f1716;
	mul.rn.f32 	%f1718, %f1701, %f1717;
	add.f32 	%f1719, %f1713, %f1705;
	sub.f32 	%f1720, %f1705, %f1719;
	add.f32 	%f1721, %f1713, %f1720;
	add.f32 	%f1722, %f1718, %f1721;
	add.f32 	%f1723, %f1719, %f1722;
	sub.f32 	%f1724, %f1719, %f1723;
	add.f32 	%f1725, %f1722, %f1724;
	add.f32 	%f1726, %f319, %f1723;
	sub.f32 	%f1727, %f319, %f1726;
	add.f32 	%f1728, %f1723, %f1727;
	add.f32 	%f1729, %f1725, %f1728;
	add.f32 	%f1730, %f320, %f1729;
	add.f32 	%f1731, %f1726, %f1730;
	sub.f32 	%f1732, %f1726, %f1731;
	add.f32 	%f1733, %f1730, %f1732;
	mul.rn.f32 	%f1735, %f1534, %f1731;
	neg.f32 	%f1736, %f1735;
	fma.rn.f32 	%f1737, %f1534, %f1731, %f1736;
	fma.rn.f32 	%f1738, %f1534, %f1733, %f1737;
	mov.f32 	%f1739, 0f00000000;
	fma.rn.f32 	%f1740, %f1739, %f1731, %f1738;
	add.rn.f32 	%f1741, %f1735, %f1740;
	neg.f32 	%f1742, %f1741;
	add.rn.f32 	%f1743, %f1735, %f1742;
	add.rn.f32 	%f1744, %f1743, %f1740;
	mov.b32 	 %r602, %f1741;
	setp.eq.s32	%p490, %r602, 1118925336;
	add.s32 	%r603, %r602, -1;
	mov.b32 	 %f1745, %r603;
	add.f32 	%f1746, %f1744, 0f37000000;
	selp.f32	%f1747, %f1745, %f1741, %p490;
	selp.f32	%f400, %f1746, %f1744, %p490;
	mul.f32 	%f1748, %f1747, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1749, %f1748;
	mov.f32 	%f1750, 0fBF317200;
	fma.rn.f32 	%f1751, %f1749, %f1750, %f1747;
	mov.f32 	%f1752, 0fB5BFBE8E;
	fma.rn.f32 	%f1753, %f1749, %f1752, %f1751;
	mul.f32 	%f1754, %f1753, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1755, %f1754;
	add.f32 	%f1756, %f1749, 0f00000000;
	ex2.approx.f32 	%f1757, %f1756;
	mul.f32 	%f1758, %f1755, %f1757;
	setp.lt.f32	%p491, %f1747, 0fC2D20000;
	selp.f32	%f1759, 0f00000000, %f1758, %p491;
	setp.gt.f32	%p492, %f1747, 0f42D20000;
	selp.f32	%f2952, 0f7F800000, %f1759, %p492;
	setp.eq.f32	%p493, %f2952, 0f7F800000;
	@%p493 bra 	BB3_377;

	fma.rn.f32 	%f2952, %f2952, %f400, %f2952;

BB3_377:
	mov.b32 	 %r604, %f2952;
	xor.b32  	%r605, %r604, -2147483648;
	mov.b32 	 %f1760, %r605;
	selp.f32	%f404, %f1760, %f2952, %p30;
	setp.eq.f32	%p494, %f313, 0f00000000;
	selp.f32	%f2953, %f321, %f404, %p494;
	@%p32 bra 	BB3_379;

	cvt.rzi.f32.f32	%f1762, %f1534;
	setp.neu.f32	%p495, %f1762, 0f40000000;
	selp.f32	%f2953, 0f7FFFFFFF, %f404, %p495;

BB3_379:
	setp.gtu.f32	%p496, %f315, 0f7F800000;
	selp.f32	%f1765, %f322, %f2953, %p496;
	setp.neu.f32	%p497, %f315, 0f7F800000;
	selp.f32	%f1766, %f1765, %f323, %p497;
	setp.gt.s32	%p498, %r95, 2139095039;
	selp.f32	%f1767, %f1766, %f2953, %p498;
	mul.f32 	%f1768, %f1767, 0fBF000000;
	setp.eq.f32	%p499, %f313, 0f3F800000;
	selp.f32	%f1769, 0fBF000000, %f1768, %p499;
	mul.f32 	%f1770, %f1769, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1771, %f1770;
	fma.rn.f32 	%f1773, %f1771, %f1750, %f1769;
	fma.rn.f32 	%f1775, %f1771, %f1752, %f1773;
	mul.f32 	%f1776, %f1775, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1777, %f1776;
	add.f32 	%f1778, %f1771, 0f00000000;
	ex2.approx.f32 	%f1779, %f1778;
	mul.f32 	%f1780, %f1777, %f1779;
	setp.lt.f32	%p500, %f1769, 0fC2D20000;
	selp.f32	%f1781, 0f00000000, %f1780, %p500;
	setp.gt.f32	%p501, %f1769, 0f42D20000;
	selp.f32	%f408, 0f7F800000, %f1781, %p501;
	// inline asm
	rcp.approx.ftz.f32 %f1763,%f327;
	// inline asm
	mul.f32 	%f1782, %f1763, %f328;
	mul.f32 	%f1783, %f1782, %f1782;
	fma.rn.f32 	%f1786, %f1708, %f1783, %f1707;
	fma.rn.f32 	%f1788, %f1786, %f1783, %f1710;
	mul.rn.f32 	%f1789, %f1788, %f1783;
	mul.rn.f32 	%f1790, %f1789, %f1782;
	sub.f32 	%f1791, %f326, %f1782;
	neg.f32 	%f1792, %f1782;
	add.f32 	%f1793, %f1791, %f1791;
	fma.rn.f32 	%f1794, %f1792, %f326, %f1793;
	mul.rn.f32 	%f1795, %f1763, %f1794;
	add.f32 	%f1796, %f1790, %f1782;
	sub.f32 	%f1797, %f1782, %f1796;
	add.f32 	%f1798, %f1790, %f1797;
	add.f32 	%f1799, %f1795, %f1798;
	add.f32 	%f1800, %f1796, %f1799;
	sub.f32 	%f1801, %f1796, %f1800;
	add.f32 	%f1802, %f1799, %f1801;
	add.f32 	%f1803, %f329, %f1800;
	sub.f32 	%f1804, %f329, %f1803;
	add.f32 	%f1805, %f1800, %f1804;
	add.f32 	%f1806, %f1802, %f1805;
	add.f32 	%f1807, %f330, %f1806;
	add.f32 	%f1808, %f1803, %f1807;
	sub.f32 	%f1809, %f1803, %f1808;
	add.f32 	%f1810, %f1807, %f1809;
	mul.rn.f32 	%f1812, %f1534, %f1808;
	neg.f32 	%f1813, %f1812;
	fma.rn.f32 	%f1814, %f1534, %f1808, %f1813;
	fma.rn.f32 	%f1815, %f1534, %f1810, %f1814;
	fma.rn.f32 	%f1817, %f1739, %f1808, %f1815;
	add.rn.f32 	%f1818, %f1812, %f1817;
	neg.f32 	%f1819, %f1818;
	add.rn.f32 	%f1820, %f1812, %f1819;
	add.rn.f32 	%f1821, %f1820, %f1817;
	mov.b32 	 %r606, %f1818;
	setp.eq.s32	%p502, %r606, 1118925336;
	add.s32 	%r607, %r606, -1;
	mov.b32 	 %f1822, %r607;
	add.f32 	%f1823, %f1821, 0f37000000;
	selp.f32	%f1824, %f1822, %f1818, %p502;
	selp.f32	%f409, %f1823, %f1821, %p502;
	mul.f32 	%f1825, %f1824, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1826, %f1825;
	fma.rn.f32 	%f1827, %f1826, %f1750, %f1824;
	fma.rn.f32 	%f1828, %f1826, %f1752, %f1827;
	mul.f32 	%f1829, %f1828, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1830, %f1829;
	add.f32 	%f1831, %f1826, 0f00000000;
	ex2.approx.f32 	%f1832, %f1831;
	mul.f32 	%f1833, %f1830, %f1832;
	setp.lt.f32	%p503, %f1824, 0fC2D20000;
	selp.f32	%f1834, 0f00000000, %f1833, %p503;
	setp.gt.f32	%p504, %f1824, 0f42D20000;
	selp.f32	%f2954, 0f7F800000, %f1834, %p504;
	setp.eq.f32	%p505, %f2954, 0f7F800000;
	@%p505 bra 	BB3_381;

	fma.rn.f32 	%f2954, %f2954, %f409, %f2954;

BB3_381:
	mov.b32 	 %r608, %f2954;
	xor.b32  	%r609, %r608, -2147483648;
	mov.b32 	 %f1835, %r609;
	selp.f32	%f413, %f1835, %f2954, %p31;
	setp.eq.f32	%p506, %f324, 0f00000000;
	selp.f32	%f2955, %f331, %f413, %p506;
	@%p33 bra 	BB3_383;

	cvt.rzi.f32.f32	%f1837, %f1534;
	setp.neu.f32	%p507, %f1837, 0f40000000;
	selp.f32	%f2955, 0f7FFFFFFF, %f413, %p507;

BB3_383:
	setp.gtu.f32	%p508, %f325, 0f7F800000;
	selp.f32	%f1840, %f332, %f2955, %p508;
	setp.neu.f32	%p509, %f325, 0f7F800000;
	selp.f32	%f1841, %f1840, %f333, %p509;
	setp.gt.s32	%p510, %r96, 2139095039;
	selp.f32	%f1842, %f1841, %f2955, %p510;
	mul.f32 	%f1843, %f1842, 0fBF000000;
	setp.eq.f32	%p511, %f324, 0f3F800000;
	selp.f32	%f1844, 0fBF000000, %f1843, %p511;
	mul.f32 	%f1845, %f1844, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1846, %f1845;
	fma.rn.f32 	%f1848, %f1846, %f1750, %f1844;
	fma.rn.f32 	%f1850, %f1846, %f1752, %f1848;
	mul.f32 	%f1851, %f1850, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1852, %f1851;
	add.f32 	%f1853, %f1846, 0f00000000;
	ex2.approx.f32 	%f1854, %f1853;
	mul.f32 	%f1855, %f1852, %f1854;
	setp.lt.f32	%p512, %f1844, 0fC2D20000;
	selp.f32	%f1856, 0f00000000, %f1855, %p512;
	setp.gt.f32	%p513, %f1844, 0f42D20000;
	selp.f32	%f1857, 0f7F800000, %f1856, %p513;
	sub.f32 	%f1858, %f408, %f1857;
	mul.f32 	%f1859, %f299, %f1858;
	mul.f32 	%f417, %f397, %f1859;
	add.f32 	%f1860, %f384, 0f3F800000;
	sub.f32 	%f1861, %f1860, %f2923;
	div.rn.f32 	%f418, %f1861, %f2919;
	abs.f32 	%f419, %f418;
	setp.lt.f32	%p514, %f419, 0f00800000;
	mul.f32 	%f1862, %f419, 0f4B800000;
	selp.f32	%f1863, 0fC3170000, 0fC2FE0000, %p514;
	selp.f32	%f1864, %f1862, %f419, %p514;
	mov.b32 	 %r610, %f1864;
	and.b32  	%r611, %r610, 8388607;
	or.b32  	%r612, %r611, 1065353216;
	mov.b32 	 %f1865, %r612;
	shr.u32 	%r613, %r610, 23;
	cvt.rn.f32.u32	%f1866, %r613;
	add.f32 	%f1867, %f1863, %f1866;
	setp.gt.f32	%p515, %f1865, 0f3FB504F3;
	mul.f32 	%f1868, %f1865, 0f3F000000;
	add.f32 	%f1869, %f1867, 0f3F800000;
	selp.f32	%f1870, %f1868, %f1865, %p515;
	selp.f32	%f1871, %f1869, %f1867, %p515;
	add.f32 	%f420, %f1870, 0fBF800000;
	add.f32 	%f1839, %f1870, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1838,%f1839;
	// inline asm
	add.f32 	%f422, %f420, %f420;
	mul.f32 	%f1872, %f1838, %f422;
	mul.f32 	%f1873, %f1872, %f1872;
	fma.rn.f32 	%f1876, %f1708, %f1873, %f1707;
	fma.rn.f32 	%f1878, %f1876, %f1873, %f1710;
	mul.rn.f32 	%f1879, %f1878, %f1873;
	mul.rn.f32 	%f1880, %f1879, %f1872;
	sub.f32 	%f1881, %f420, %f1872;
	neg.f32 	%f1882, %f1872;
	add.f32 	%f1883, %f1881, %f1881;
	fma.rn.f32 	%f1884, %f1882, %f420, %f1883;
	mul.rn.f32 	%f1885, %f1838, %f1884;
	add.f32 	%f1886, %f1880, %f1872;
	sub.f32 	%f1887, %f1872, %f1886;
	add.f32 	%f1888, %f1880, %f1887;
	add.f32 	%f1889, %f1885, %f1888;
	add.f32 	%f1890, %f1886, %f1889;
	sub.f32 	%f1891, %f1886, %f1890;
	add.f32 	%f1892, %f1889, %f1891;
	mul.rn.f32 	%f423, %f1871, %f1546;
	mul.rn.f32 	%f424, %f1871, %f1547;
	add.f32 	%f1895, %f423, %f1890;
	sub.f32 	%f1896, %f423, %f1895;
	add.f32 	%f1897, %f1890, %f1896;
	add.f32 	%f1898, %f1892, %f1897;
	add.f32 	%f1899, %f424, %f1898;
	add.f32 	%f1900, %f1895, %f1899;
	sub.f32 	%f1901, %f1895, %f1900;
	add.f32 	%f1902, %f1899, %f1901;
	mul.rn.f32 	%f1904, %f1534, %f1900;
	neg.f32 	%f1905, %f1904;
	fma.rn.f32 	%f1906, %f1534, %f1900, %f1905;
	fma.rn.f32 	%f1907, %f1534, %f1902, %f1906;
	fma.rn.f32 	%f1909, %f1739, %f1900, %f1907;
	add.rn.f32 	%f1910, %f1904, %f1909;
	neg.f32 	%f1911, %f1910;
	add.rn.f32 	%f1912, %f1904, %f1911;
	add.rn.f32 	%f1913, %f1912, %f1909;
	mov.b32 	 %r614, %f1910;
	setp.eq.s32	%p516, %r614, 1118925336;
	add.s32 	%r615, %r614, -1;
	mov.b32 	 %f1914, %r615;
	add.f32 	%f1915, %f1913, 0f37000000;
	selp.f32	%f1916, %f1914, %f1910, %p516;
	selp.f32	%f425, %f1915, %f1913, %p516;
	mul.f32 	%f1917, %f1916, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1918, %f1917;
	fma.rn.f32 	%f1919, %f1918, %f1750, %f1916;
	fma.rn.f32 	%f1920, %f1918, %f1752, %f1919;
	mul.f32 	%f1921, %f1920, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1922, %f1921;
	add.f32 	%f1923, %f1918, 0f00000000;
	ex2.approx.f32 	%f1924, %f1923;
	mul.f32 	%f1925, %f1922, %f1924;
	setp.lt.f32	%p517, %f1916, 0fC2D20000;
	selp.f32	%f1926, 0f00000000, %f1925, %p517;
	setp.gt.f32	%p518, %f1916, 0f42D20000;
	selp.f32	%f2956, 0f7F800000, %f1926, %p518;
	setp.eq.f32	%p519, %f2956, 0f7F800000;
	@%p519 bra 	BB3_385;

	fma.rn.f32 	%f2956, %f2956, %f425, %f2956;

BB3_385:
	setp.lt.f32	%p520, %f418, 0f00000000;
	and.pred  	%p34, %p520, %p475;
	mov.b32 	 %r616, %f2956;
	xor.b32  	%r617, %r616, -2147483648;
	mov.b32 	 %f1927, %r617;
	selp.f32	%f2958, %f1927, %f2956, %p34;
	setp.eq.f32	%p522, %f418, 0f00000000;
	@%p522 bra 	BB3_388;
	bra.uni 	BB3_386;

BB3_388:
	add.f32 	%f1930, %f418, %f418;
	selp.f32	%f2958, %f1930, 0f00000000, %p475;
	bra.uni 	BB3_389;

BB3_386:
	setp.geu.f32	%p523, %f418, 0f00000000;
	@%p523 bra 	BB3_389;

	cvt.rzi.f32.f32	%f1929, %f1534;
	setp.neu.f32	%p524, %f1929, 0f40000000;
	selp.f32	%f2958, 0f7FFFFFFF, %f2958, %p524;

BB3_389:
	add.f32 	%f1931, %f419, 0f40000000;
	mov.b32 	 %r100, %f1931;
	setp.lt.s32	%p526, %r100, 2139095040;
	@%p526 bra 	BB3_394;

	setp.gtu.f32	%p527, %f419, 0f7F800000;
	@%p527 bra 	BB3_393;
	bra.uni 	BB3_391;

BB3_393:
	add.f32 	%f2958, %f418, 0f40000000;
	bra.uni 	BB3_394;

BB3_391:
	setp.neu.f32	%p528, %f419, 0f7F800000;
	@%p528 bra 	BB3_394;

	selp.f32	%f2958, 0fFF800000, 0f7F800000, %p34;

BB3_394:
	mul.f32 	%f1934, %f2958, 0fBF000000;
	setp.eq.f32	%p529, %f418, 0f3F800000;
	selp.f32	%f1935, 0fBF000000, %f1934, %p529;
	mul.f32 	%f1936, %f1935, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1937, %f1936;
	fma.rn.f32 	%f1939, %f1937, %f1750, %f1935;
	fma.rn.f32 	%f1941, %f1937, %f1752, %f1939;
	mul.f32 	%f1942, %f1941, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1943, %f1942;
	add.f32 	%f1944, %f1937, 0f00000000;
	ex2.approx.f32 	%f1945, %f1944;
	mul.f32 	%f1946, %f1943, %f1945;
	setp.lt.f32	%p530, %f1935, 0fC2D20000;
	selp.f32	%f1947, 0f00000000, %f1946, %p530;
	setp.gt.f32	%p531, %f1935, 0f42D20000;
	selp.f32	%f436, 0f7F800000, %f1947, %p531;
	div.rn.f32 	%f437, %f385, %f2919;
	abs.f32 	%f438, %f437;
	setp.lt.f32	%p532, %f438, 0f00800000;
	mul.f32 	%f1948, %f438, 0f4B800000;
	selp.f32	%f1949, 0fC3170000, 0fC2FE0000, %p532;
	selp.f32	%f1950, %f1948, %f438, %p532;
	mov.b32 	 %r618, %f1950;
	and.b32  	%r619, %r618, 8388607;
	or.b32  	%r620, %r619, 1065353216;
	mov.b32 	 %f1951, %r620;
	shr.u32 	%r621, %r618, 23;
	cvt.rn.f32.u32	%f1952, %r621;
	add.f32 	%f1953, %f1949, %f1952;
	setp.gt.f32	%p533, %f1951, 0f3FB504F3;
	mul.f32 	%f1954, %f1951, 0f3F000000;
	add.f32 	%f1955, %f1953, 0f3F800000;
	selp.f32	%f1956, %f1954, %f1951, %p533;
	selp.f32	%f1957, %f1955, %f1953, %p533;
	add.f32 	%f439, %f1956, 0fBF800000;
	add.f32 	%f1933, %f1956, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1932,%f1933;
	// inline asm
	add.f32 	%f441, %f439, %f439;
	mul.f32 	%f1958, %f1932, %f441;
	mul.f32 	%f1959, %f1958, %f1958;
	fma.rn.f32 	%f1962, %f1708, %f1959, %f1707;
	fma.rn.f32 	%f1964, %f1962, %f1959, %f1710;
	mul.rn.f32 	%f1965, %f1964, %f1959;
	mul.rn.f32 	%f1966, %f1965, %f1958;
	sub.f32 	%f1967, %f439, %f1958;
	neg.f32 	%f1968, %f1958;
	add.f32 	%f1969, %f1967, %f1967;
	fma.rn.f32 	%f1970, %f1968, %f439, %f1969;
	mul.rn.f32 	%f1971, %f1932, %f1970;
	add.f32 	%f1972, %f1966, %f1958;
	sub.f32 	%f1973, %f1958, %f1972;
	add.f32 	%f1974, %f1966, %f1973;
	add.f32 	%f1975, %f1971, %f1974;
	add.f32 	%f1976, %f1972, %f1975;
	sub.f32 	%f1977, %f1972, %f1976;
	add.f32 	%f1978, %f1975, %f1977;
	mul.rn.f32 	%f442, %f1957, %f1546;
	mul.rn.f32 	%f443, %f1957, %f1547;
	add.f32 	%f1981, %f442, %f1976;
	sub.f32 	%f1982, %f442, %f1981;
	add.f32 	%f1983, %f1976, %f1982;
	add.f32 	%f1984, %f1978, %f1983;
	add.f32 	%f1985, %f443, %f1984;
	add.f32 	%f1986, %f1981, %f1985;
	sub.f32 	%f1987, %f1981, %f1986;
	add.f32 	%f1988, %f1985, %f1987;
	mul.rn.f32 	%f1990, %f1534, %f1986;
	neg.f32 	%f1991, %f1990;
	fma.rn.f32 	%f1992, %f1534, %f1986, %f1991;
	fma.rn.f32 	%f1993, %f1534, %f1988, %f1992;
	fma.rn.f32 	%f1995, %f1739, %f1986, %f1993;
	add.rn.f32 	%f1996, %f1990, %f1995;
	neg.f32 	%f1997, %f1996;
	add.rn.f32 	%f1998, %f1990, %f1997;
	add.rn.f32 	%f1999, %f1998, %f1995;
	mov.b32 	 %r622, %f1996;
	setp.eq.s32	%p534, %r622, 1118925336;
	add.s32 	%r623, %r622, -1;
	mov.b32 	 %f2000, %r623;
	add.f32 	%f2001, %f1999, 0f37000000;
	selp.f32	%f2002, %f2000, %f1996, %p534;
	selp.f32	%f444, %f2001, %f1999, %p534;
	mul.f32 	%f2003, %f2002, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2004, %f2003;
	fma.rn.f32 	%f2005, %f2004, %f1750, %f2002;
	fma.rn.f32 	%f2006, %f2004, %f1752, %f2005;
	mul.f32 	%f2007, %f2006, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2008, %f2007;
	add.f32 	%f2009, %f2004, 0f00000000;
	ex2.approx.f32 	%f2010, %f2009;
	mul.f32 	%f2011, %f2008, %f2010;
	setp.lt.f32	%p535, %f2002, 0fC2D20000;
	selp.f32	%f2012, 0f00000000, %f2011, %p535;
	setp.gt.f32	%p536, %f2002, 0f42D20000;
	selp.f32	%f2959, 0f7F800000, %f2012, %p536;
	setp.eq.f32	%p537, %f2959, 0f7F800000;
	@%p537 bra 	BB3_396;

	fma.rn.f32 	%f2959, %f2959, %f444, %f2959;

BB3_396:
	setp.lt.f32	%p538, %f437, 0f00000000;
	and.pred  	%p35, %p538, %p475;
	mov.b32 	 %r624, %f2959;
	xor.b32  	%r625, %r624, -2147483648;
	mov.b32 	 %f2013, %r625;
	selp.f32	%f2961, %f2013, %f2959, %p35;
	setp.eq.f32	%p540, %f437, 0f00000000;
	@%p540 bra 	BB3_399;
	bra.uni 	BB3_397;

BB3_399:
	add.f32 	%f2016, %f437, %f437;
	selp.f32	%f2961, %f2016, 0f00000000, %p475;
	bra.uni 	BB3_400;

BB3_397:
	setp.geu.f32	%p541, %f437, 0f00000000;
	@%p541 bra 	BB3_400;

	cvt.rzi.f32.f32	%f2015, %f1534;
	setp.neu.f32	%p542, %f2015, 0f40000000;
	selp.f32	%f2961, 0f7FFFFFFF, %f2961, %p542;

BB3_400:
	add.f32 	%f2017, %f438, 0f40000000;
	mov.b32 	 %r101, %f2017;
	setp.lt.s32	%p544, %r101, 2139095040;
	@%p544 bra 	BB3_405;

	setp.gtu.f32	%p545, %f438, 0f7F800000;
	@%p545 bra 	BB3_404;
	bra.uni 	BB3_402;

BB3_404:
	add.f32 	%f2961, %f437, 0f40000000;
	bra.uni 	BB3_405;

BB3_402:
	setp.neu.f32	%p546, %f438, 0f7F800000;
	@%p546 bra 	BB3_405;

	selp.f32	%f2961, 0fFF800000, 0f7F800000, %p35;

BB3_405:
	mul.f32 	%f2020, %f2961, 0fBF000000;
	setp.eq.f32	%p547, %f437, 0f3F800000;
	selp.f32	%f2021, 0fBF000000, %f2020, %p547;
	mul.f32 	%f2022, %f2021, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2023, %f2022;
	fma.rn.f32 	%f2025, %f2023, %f1750, %f2021;
	fma.rn.f32 	%f2027, %f2023, %f1752, %f2025;
	mul.f32 	%f2028, %f2027, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2029, %f2028;
	add.f32 	%f2030, %f2023, 0f00000000;
	ex2.approx.f32 	%f2031, %f2030;
	mul.f32 	%f2032, %f2029, %f2031;
	setp.lt.f32	%p548, %f2021, 0fC2D20000;
	selp.f32	%f2033, 0f00000000, %f2032, %p548;
	setp.gt.f32	%p549, %f2021, 0f42D20000;
	selp.f32	%f2034, 0f7F800000, %f2033, %p549;
	sub.f32 	%f2035, %f436, %f2034;
	mul.f32 	%f2036, %f300, %f2035;
	mul.f32 	%f455, %f383, %f2036;
	// inline asm
	rcp.approx.ftz.f32 %f2018,%f317;
	// inline asm
	mul.f32 	%f2037, %f2018, %f318;
	mul.f32 	%f2038, %f2037, %f2037;
	fma.rn.f32 	%f2041, %f1708, %f2038, %f1707;
	fma.rn.f32 	%f2043, %f2041, %f2038, %f1710;
	mul.rn.f32 	%f2044, %f2043, %f2038;
	mul.rn.f32 	%f2045, %f2044, %f2037;
	sub.f32 	%f2046, %f316, %f2037;
	neg.f32 	%f2047, %f2037;
	add.f32 	%f2048, %f2046, %f2046;
	fma.rn.f32 	%f2049, %f2047, %f316, %f2048;
	mul.rn.f32 	%f2050, %f2018, %f2049;
	add.f32 	%f2051, %f2045, %f2037;
	sub.f32 	%f2052, %f2037, %f2051;
	add.f32 	%f2053, %f2045, %f2052;
	add.f32 	%f2054, %f2050, %f2053;
	add.f32 	%f2055, %f2051, %f2054;
	sub.f32 	%f2056, %f2051, %f2055;
	add.f32 	%f2057, %f2054, %f2056;
	add.f32 	%f2058, %f319, %f2055;
	sub.f32 	%f2059, %f319, %f2058;
	add.f32 	%f2060, %f2055, %f2059;
	add.f32 	%f2061, %f2057, %f2060;
	add.f32 	%f2062, %f320, %f2061;
	add.f32 	%f2063, %f2058, %f2062;
	sub.f32 	%f2064, %f2058, %f2063;
	add.f32 	%f2065, %f2062, %f2064;
	mul.rn.f32 	%f2067, %f1534, %f2063;
	neg.f32 	%f2068, %f2067;
	fma.rn.f32 	%f2069, %f1534, %f2063, %f2068;
	fma.rn.f32 	%f2070, %f1534, %f2065, %f2069;
	fma.rn.f32 	%f2072, %f1739, %f2063, %f2070;
	add.rn.f32 	%f2073, %f2067, %f2072;
	neg.f32 	%f2074, %f2073;
	add.rn.f32 	%f2075, %f2067, %f2074;
	add.rn.f32 	%f2076, %f2075, %f2072;
	mov.b32 	 %r626, %f2073;
	setp.eq.s32	%p550, %r626, 1118925336;
	add.s32 	%r627, %r626, -1;
	mov.b32 	 %f2077, %r627;
	add.f32 	%f2078, %f2076, 0f37000000;
	selp.f32	%f2079, %f2077, %f2073, %p550;
	selp.f32	%f456, %f2078, %f2076, %p550;
	mul.f32 	%f2080, %f2079, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2081, %f2080;
	fma.rn.f32 	%f2082, %f2081, %f1750, %f2079;
	fma.rn.f32 	%f2083, %f2081, %f1752, %f2082;
	mul.f32 	%f2084, %f2083, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2085, %f2084;
	add.f32 	%f2086, %f2081, 0f00000000;
	ex2.approx.f32 	%f2087, %f2086;
	mul.f32 	%f2088, %f2085, %f2087;
	setp.lt.f32	%p551, %f2079, 0fC2D20000;
	selp.f32	%f2089, 0f00000000, %f2088, %p551;
	setp.gt.f32	%p552, %f2079, 0f42D20000;
	selp.f32	%f2962, 0f7F800000, %f2089, %p552;
	setp.eq.f32	%p553, %f2962, 0f7F800000;
	@%p553 bra 	BB3_407;

	fma.rn.f32 	%f2962, %f2962, %f456, %f2962;

BB3_407:
	mov.b32 	 %r628, %f2962;
	xor.b32  	%r629, %r628, -2147483648;
	mov.b32 	 %f2090, %r629;
	selp.f32	%f460, %f2090, %f2962, %p30;
	selp.f32	%f2963, %f321, %f460, %p494;
	@%p32 bra 	BB3_409;

	cvt.rzi.f32.f32	%f2092, %f1534;
	setp.neu.f32	%p555, %f2092, 0f40000000;
	selp.f32	%f2963, 0f7FFFFFFF, %f460, %p555;

BB3_409:
	selp.f32	%f2095, %f322, %f2963, %p496;
	selp.f32	%f2096, %f2095, %f323, %p497;
	selp.f32	%f2097, %f2096, %f2963, %p498;
	mul.f32 	%f2098, %f2097, 0fBF000000;
	selp.f32	%f2099, 0fBF000000, %f2098, %p499;
	mul.f32 	%f2100, %f2099, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2101, %f2100;
	fma.rn.f32 	%f2103, %f2101, %f1750, %f2099;
	fma.rn.f32 	%f2105, %f2101, %f1752, %f2103;
	mul.f32 	%f2106, %f2105, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2107, %f2106;
	add.f32 	%f2108, %f2101, 0f00000000;
	ex2.approx.f32 	%f2109, %f2108;
	mul.f32 	%f2110, %f2107, %f2109;
	setp.lt.f32	%p560, %f2099, 0fC2D20000;
	selp.f32	%f2111, 0f00000000, %f2110, %p560;
	setp.gt.f32	%p561, %f2099, 0f42D20000;
	selp.f32	%f464, 0f7F800000, %f2111, %p561;
	// inline asm
	rcp.approx.ftz.f32 %f2093,%f327;
	// inline asm
	mul.f32 	%f2112, %f2093, %f328;
	mul.f32 	%f2113, %f2112, %f2112;
	fma.rn.f32 	%f2116, %f1708, %f2113, %f1707;
	fma.rn.f32 	%f2118, %f2116, %f2113, %f1710;
	mul.rn.f32 	%f2119, %f2118, %f2113;
	mul.rn.f32 	%f2120, %f2119, %f2112;
	sub.f32 	%f2121, %f326, %f2112;
	neg.f32 	%f2122, %f2112;
	add.f32 	%f2123, %f2121, %f2121;
	fma.rn.f32 	%f2124, %f2122, %f326, %f2123;
	mul.rn.f32 	%f2125, %f2093, %f2124;
	add.f32 	%f2126, %f2120, %f2112;
	sub.f32 	%f2127, %f2112, %f2126;
	add.f32 	%f2128, %f2120, %f2127;
	add.f32 	%f2129, %f2125, %f2128;
	add.f32 	%f2130, %f2126, %f2129;
	sub.f32 	%f2131, %f2126, %f2130;
	add.f32 	%f2132, %f2129, %f2131;
	add.f32 	%f2133, %f329, %f2130;
	sub.f32 	%f2134, %f329, %f2133;
	add.f32 	%f2135, %f2130, %f2134;
	add.f32 	%f2136, %f2132, %f2135;
	add.f32 	%f2137, %f330, %f2136;
	add.f32 	%f2138, %f2133, %f2137;
	sub.f32 	%f2139, %f2133, %f2138;
	add.f32 	%f2140, %f2137, %f2139;
	mul.rn.f32 	%f2142, %f1534, %f2138;
	neg.f32 	%f2143, %f2142;
	fma.rn.f32 	%f2144, %f1534, %f2138, %f2143;
	fma.rn.f32 	%f2145, %f1534, %f2140, %f2144;
	fma.rn.f32 	%f2147, %f1739, %f2138, %f2145;
	add.rn.f32 	%f2148, %f2142, %f2147;
	neg.f32 	%f2149, %f2148;
	add.rn.f32 	%f2150, %f2142, %f2149;
	add.rn.f32 	%f2151, %f2150, %f2147;
	mov.b32 	 %r630, %f2148;
	setp.eq.s32	%p562, %r630, 1118925336;
	add.s32 	%r631, %r630, -1;
	mov.b32 	 %f2152, %r631;
	add.f32 	%f2153, %f2151, 0f37000000;
	selp.f32	%f2154, %f2152, %f2148, %p562;
	selp.f32	%f465, %f2153, %f2151, %p562;
	mul.f32 	%f2155, %f2154, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2156, %f2155;
	fma.rn.f32 	%f2157, %f2156, %f1750, %f2154;
	fma.rn.f32 	%f2158, %f2156, %f1752, %f2157;
	mul.f32 	%f2159, %f2158, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2160, %f2159;
	add.f32 	%f2161, %f2156, 0f00000000;
	ex2.approx.f32 	%f2162, %f2161;
	mul.f32 	%f2163, %f2160, %f2162;
	setp.lt.f32	%p563, %f2154, 0fC2D20000;
	selp.f32	%f2164, 0f00000000, %f2163, %p563;
	setp.gt.f32	%p564, %f2154, 0f42D20000;
	selp.f32	%f2964, 0f7F800000, %f2164, %p564;
	setp.eq.f32	%p565, %f2964, 0f7F800000;
	@%p565 bra 	BB3_411;

	fma.rn.f32 	%f2964, %f2964, %f465, %f2964;

BB3_411:
	mov.b32 	 %r632, %f2964;
	xor.b32  	%r633, %r632, -2147483648;
	mov.b32 	 %f2165, %r633;
	selp.f32	%f469, %f2165, %f2964, %p31;
	selp.f32	%f2965, %f331, %f469, %p506;
	@%p33 bra 	BB3_413;

	cvt.rzi.f32.f32	%f2167, %f1534;
	setp.neu.f32	%p567, %f2167, 0f40000000;
	selp.f32	%f2965, 0f7FFFFFFF, %f469, %p567;

BB3_413:
	selp.f32	%f2170, %f332, %f2965, %p508;
	selp.f32	%f2171, %f2170, %f333, %p509;
	selp.f32	%f2172, %f2171, %f2965, %p510;
	mul.f32 	%f2173, %f2172, 0fBF000000;
	selp.f32	%f2174, 0fBF000000, %f2173, %p511;
	mul.f32 	%f2175, %f2174, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2176, %f2175;
	fma.rn.f32 	%f2178, %f2176, %f1750, %f2174;
	fma.rn.f32 	%f2180, %f2176, %f1752, %f2178;
	mul.f32 	%f2181, %f2180, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2182, %f2181;
	add.f32 	%f2183, %f2176, 0f00000000;
	ex2.approx.f32 	%f2184, %f2183;
	mul.f32 	%f2185, %f2182, %f2184;
	setp.lt.f32	%p572, %f2174, 0fC2D20000;
	selp.f32	%f2186, 0f00000000, %f2185, %p572;
	setp.gt.f32	%p573, %f2174, 0f42D20000;
	selp.f32	%f2187, 0f7F800000, %f2186, %p573;
	mul.f32 	%f2188, %f304, %f2187;
	mul.f32 	%f2189, %f305, %f464;
	sub.f32 	%f2190, %f2189, %f2188;
	mul.f32 	%f2191, %f301, %f2190;
	mul.f32 	%f473, %f397, %f2191;
	// inline asm
	rcp.approx.ftz.f32 %f2168,%f1839;
	// inline asm
	mul.f32 	%f2192, %f2168, %f422;
	mul.f32 	%f2193, %f2192, %f2192;
	fma.rn.f32 	%f2196, %f1708, %f2193, %f1707;
	fma.rn.f32 	%f2198, %f2196, %f2193, %f1710;
	mul.rn.f32 	%f2199, %f2198, %f2193;
	mul.rn.f32 	%f2200, %f2199, %f2192;
	sub.f32 	%f2201, %f420, %f2192;
	neg.f32 	%f2202, %f2192;
	add.f32 	%f2203, %f2201, %f2201;
	fma.rn.f32 	%f2204, %f2202, %f420, %f2203;
	mul.rn.f32 	%f2205, %f2168, %f2204;
	add.f32 	%f2206, %f2200, %f2192;
	sub.f32 	%f2207, %f2192, %f2206;
	add.f32 	%f2208, %f2200, %f2207;
	add.f32 	%f2209, %f2205, %f2208;
	add.f32 	%f2210, %f2206, %f2209;
	sub.f32 	%f2211, %f2206, %f2210;
	add.f32 	%f2212, %f2209, %f2211;
	add.f32 	%f2213, %f423, %f2210;
	sub.f32 	%f2214, %f423, %f2213;
	add.f32 	%f2215, %f2210, %f2214;
	add.f32 	%f2216, %f2212, %f2215;
	add.f32 	%f2217, %f424, %f2216;
	add.f32 	%f2218, %f2213, %f2217;
	sub.f32 	%f2219, %f2213, %f2218;
	add.f32 	%f2220, %f2217, %f2219;
	mul.rn.f32 	%f2222, %f1534, %f2218;
	neg.f32 	%f2223, %f2222;
	fma.rn.f32 	%f2224, %f1534, %f2218, %f2223;
	fma.rn.f32 	%f2225, %f1534, %f2220, %f2224;
	fma.rn.f32 	%f2227, %f1739, %f2218, %f2225;
	add.rn.f32 	%f2228, %f2222, %f2227;
	neg.f32 	%f2229, %f2228;
	add.rn.f32 	%f2230, %f2222, %f2229;
	add.rn.f32 	%f2231, %f2230, %f2227;
	mov.b32 	 %r634, %f2228;
	setp.eq.s32	%p574, %r634, 1118925336;
	add.s32 	%r635, %r634, -1;
	mov.b32 	 %f2232, %r635;
	add.f32 	%f2233, %f2231, 0f37000000;
	selp.f32	%f2234, %f2232, %f2228, %p574;
	selp.f32	%f474, %f2233, %f2231, %p574;
	mul.f32 	%f2235, %f2234, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2236, %f2235;
	fma.rn.f32 	%f2237, %f2236, %f1750, %f2234;
	fma.rn.f32 	%f2238, %f2236, %f1752, %f2237;
	mul.f32 	%f2239, %f2238, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2240, %f2239;
	add.f32 	%f2241, %f2236, 0f00000000;
	ex2.approx.f32 	%f2242, %f2241;
	mul.f32 	%f2243, %f2240, %f2242;
	setp.lt.f32	%p575, %f2234, 0fC2D20000;
	selp.f32	%f2244, 0f00000000, %f2243, %p575;
	setp.gt.f32	%p576, %f2234, 0f42D20000;
	selp.f32	%f2966, 0f7F800000, %f2244, %p576;
	setp.eq.f32	%p577, %f2966, 0f7F800000;
	@%p577 bra 	BB3_415;

	fma.rn.f32 	%f2966, %f2966, %f474, %f2966;

BB3_415:
	mov.b32 	 %r636, %f2966;
	xor.b32  	%r637, %r636, -2147483648;
	mov.b32 	 %f2245, %r637;
	selp.f32	%f2968, %f2245, %f2966, %p34;
	@%p522 bra 	BB3_418;
	bra.uni 	BB3_416;

BB3_418:
	add.f32 	%f2248, %f418, %f418;
	selp.f32	%f2968, %f2248, 0f00000000, %p475;
	bra.uni 	BB3_419;

BB3_416:
	setp.geu.f32	%p579, %f418, 0f00000000;
	@%p579 bra 	BB3_419;

	cvt.rzi.f32.f32	%f2247, %f1534;
	setp.neu.f32	%p580, %f2247, 0f40000000;
	selp.f32	%f2968, 0f7FFFFFFF, %f2968, %p580;

BB3_419:
	@%p526 bra 	BB3_424;

	setp.gtu.f32	%p583, %f419, 0f7F800000;
	@%p583 bra 	BB3_423;
	bra.uni 	BB3_421;

BB3_423:
	add.f32 	%f2968, %f418, 0f40000000;
	bra.uni 	BB3_424;

BB3_421:
	setp.neu.f32	%p584, %f419, 0f7F800000;
	@%p584 bra 	BB3_424;

	selp.f32	%f2968, 0fFF800000, 0f7F800000, %p34;

BB3_424:
	mul.f32 	%f2251, %f2968, 0fBF000000;
	selp.f32	%f2252, 0fBF000000, %f2251, %p529;
	mul.f32 	%f2253, %f2252, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2254, %f2253;
	fma.rn.f32 	%f2256, %f2254, %f1750, %f2252;
	fma.rn.f32 	%f2258, %f2254, %f1752, %f2256;
	mul.f32 	%f2259, %f2258, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2260, %f2259;
	add.f32 	%f2261, %f2254, 0f00000000;
	ex2.approx.f32 	%f2262, %f2261;
	mul.f32 	%f2263, %f2260, %f2262;
	setp.lt.f32	%p586, %f2252, 0fC2D20000;
	selp.f32	%f2264, 0f00000000, %f2263, %p586;
	setp.gt.f32	%p587, %f2252, 0f42D20000;
	selp.f32	%f485, 0f7F800000, %f2264, %p587;
	// inline asm
	rcp.approx.ftz.f32 %f2249,%f1933;
	// inline asm
	mul.f32 	%f2265, %f2249, %f441;
	mul.f32 	%f2266, %f2265, %f2265;
	fma.rn.f32 	%f2269, %f1708, %f2266, %f1707;
	fma.rn.f32 	%f2271, %f2269, %f2266, %f1710;
	mul.rn.f32 	%f2272, %f2271, %f2266;
	mul.rn.f32 	%f2273, %f2272, %f2265;
	sub.f32 	%f2274, %f439, %f2265;
	neg.f32 	%f2275, %f2265;
	add.f32 	%f2276, %f2274, %f2274;
	fma.rn.f32 	%f2277, %f2275, %f439, %f2276;
	mul.rn.f32 	%f2278, %f2249, %f2277;
	add.f32 	%f2279, %f2273, %f2265;
	sub.f32 	%f2280, %f2265, %f2279;
	add.f32 	%f2281, %f2273, %f2280;
	add.f32 	%f2282, %f2278, %f2281;
	add.f32 	%f2283, %f2279, %f2282;
	sub.f32 	%f2284, %f2279, %f2283;
	add.f32 	%f2285, %f2282, %f2284;
	add.f32 	%f2286, %f442, %f2283;
	sub.f32 	%f2287, %f442, %f2286;
	add.f32 	%f2288, %f2283, %f2287;
	add.f32 	%f2289, %f2285, %f2288;
	add.f32 	%f2290, %f443, %f2289;
	add.f32 	%f2291, %f2286, %f2290;
	sub.f32 	%f2292, %f2286, %f2291;
	add.f32 	%f2293, %f2290, %f2292;
	mul.rn.f32 	%f2295, %f1534, %f2291;
	neg.f32 	%f2296, %f2295;
	fma.rn.f32 	%f2297, %f1534, %f2291, %f2296;
	fma.rn.f32 	%f2298, %f1534, %f2293, %f2297;
	fma.rn.f32 	%f2300, %f1739, %f2291, %f2298;
	add.rn.f32 	%f2301, %f2295, %f2300;
	neg.f32 	%f2302, %f2301;
	add.rn.f32 	%f2303, %f2295, %f2302;
	add.rn.f32 	%f2304, %f2303, %f2300;
	mov.b32 	 %r638, %f2301;
	setp.eq.s32	%p588, %r638, 1118925336;
	add.s32 	%r639, %r638, -1;
	mov.b32 	 %f2305, %r639;
	add.f32 	%f2306, %f2304, 0f37000000;
	selp.f32	%f2307, %f2305, %f2301, %p588;
	selp.f32	%f486, %f2306, %f2304, %p588;
	mul.f32 	%f2308, %f2307, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2309, %f2308;
	fma.rn.f32 	%f2310, %f2309, %f1750, %f2307;
	fma.rn.f32 	%f2311, %f2309, %f1752, %f2310;
	mul.f32 	%f2312, %f2311, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2313, %f2312;
	add.f32 	%f2314, %f2309, 0f00000000;
	ex2.approx.f32 	%f2315, %f2314;
	mul.f32 	%f2316, %f2313, %f2315;
	setp.lt.f32	%p589, %f2307, 0fC2D20000;
	selp.f32	%f2317, 0f00000000, %f2316, %p589;
	setp.gt.f32	%p590, %f2307, 0f42D20000;
	selp.f32	%f2969, 0f7F800000, %f2317, %p590;
	setp.eq.f32	%p591, %f2969, 0f7F800000;
	@%p591 bra 	BB3_426;

	fma.rn.f32 	%f2969, %f2969, %f486, %f2969;

BB3_426:
	mov.b32 	 %r640, %f2969;
	xor.b32  	%r641, %r640, -2147483648;
	mov.b32 	 %f2318, %r641;
	selp.f32	%f2971, %f2318, %f2969, %p35;
	@%p540 bra 	BB3_429;
	bra.uni 	BB3_427;

BB3_429:
	add.f32 	%f2321, %f437, %f437;
	selp.f32	%f2971, %f2321, 0f00000000, %p475;
	bra.uni 	BB3_430;

BB3_427:
	setp.geu.f32	%p593, %f437, 0f00000000;
	@%p593 bra 	BB3_430;

	cvt.rzi.f32.f32	%f2320, %f1534;
	setp.neu.f32	%p594, %f2320, 0f40000000;
	selp.f32	%f2971, 0f7FFFFFFF, %f2971, %p594;

BB3_430:
	@%p544 bra 	BB3_435;

	setp.gtu.f32	%p597, %f438, 0f7F800000;
	@%p597 bra 	BB3_434;
	bra.uni 	BB3_432;

BB3_434:
	add.f32 	%f2971, %f437, 0f40000000;
	bra.uni 	BB3_435;

BB3_432:
	setp.neu.f32	%p598, %f438, 0f7F800000;
	@%p598 bra 	BB3_435;

	selp.f32	%f2971, 0fFF800000, 0f7F800000, %p35;

BB3_435:
	mul.f32 	%f2322, %f2971, 0fBF000000;
	selp.f32	%f2323, 0fBF000000, %f2322, %p547;
	mul.f32 	%f2324, %f2323, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2325, %f2324;
	fma.rn.f32 	%f2327, %f2325, %f1750, %f2323;
	fma.rn.f32 	%f2329, %f2325, %f1752, %f2327;
	mul.f32 	%f2330, %f2329, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2331, %f2330;
	add.f32 	%f2332, %f2325, 0f00000000;
	ex2.approx.f32 	%f2333, %f2332;
	mul.f32 	%f2334, %f2331, %f2333;
	setp.lt.f32	%p600, %f2323, 0fC2D20000;
	selp.f32	%f2335, 0f00000000, %f2334, %p600;
	setp.gt.f32	%p601, %f2323, 0f42D20000;
	selp.f32	%f2336, 0f7F800000, %f2335, %p601;
	mul.f32 	%f2337, %f385, %f2336;
	mul.f32 	%f2338, %f386, %f485;
	sub.f32 	%f2339, %f2338, %f2337;
	mul.f32 	%f2340, %f302, %f2339;
	mul.f32 	%f2341, %f383, %f2340;
	mul.f32 	%f2342, %f417, %f417;
	div.rn.f32 	%f2343, %f2342, %f398;
	add.f32 	%f2946, %f2343, %f2946;
	mul.f32 	%f2344, %f455, %f417;
	div.rn.f32 	%f2345, %f2344, %f398;
	add.f32 	%f2945, %f2345, %f2945;
	mul.f32 	%f2346, %f383, %f397;
	mul.f32 	%f2347, %f2346, %f417;
	div.rn.f32 	%f2348, %f2347, %f398;
	add.f32 	%f2944, %f2348, %f2944;
	div.rn.f32 	%f2349, %f417, %f398;
	add.f32 	%f2943, %f2349, %f2943;
	mul.f32 	%f2350, %f473, %f417;
	div.rn.f32 	%f2351, %f2350, %f398;
	add.f32 	%f2942, %f2351, %f2942;
	mul.f32 	%f2352, %f2341, %f417;
	div.rn.f32 	%f2353, %f2352, %f398;
	add.f32 	%f2941, %f2353, %f2941;
	mul.f32 	%f2354, %f455, %f455;
	div.rn.f32 	%f2355, %f2354, %f398;
	add.f32 	%f2940, %f2355, %f2940;
	mul.f32 	%f2356, %f2346, %f455;
	div.rn.f32 	%f2357, %f2356, %f398;
	add.f32 	%f2939, %f2357, %f2939;
	div.rn.f32 	%f2358, %f455, %f398;
	add.f32 	%f2938, %f2358, %f2938;
	mul.f32 	%f2359, %f473, %f455;
	div.rn.f32 	%f2360, %f2359, %f398;
	add.f32 	%f2937, %f2360, %f2937;
	mul.f32 	%f2361, %f2341, %f455;
	div.rn.f32 	%f2362, %f2361, %f398;
	add.f32 	%f2936, %f2362, %f2936;
	mul.f32 	%f2363, %f2346, %f2346;
	div.rn.f32 	%f2364, %f2363, %f398;
	add.f32 	%f2935, %f2364, %f2935;
	div.rn.f32 	%f2365, %f2346, %f398;
	add.f32 	%f2934, %f2365, %f2934;
	mul.f32 	%f2366, %f473, %f2346;
	div.rn.f32 	%f2367, %f2366, %f398;
	add.f32 	%f2933, %f2367, %f2933;
	mul.f32 	%f2368, %f2341, %f2346;
	div.rn.f32 	%f2369, %f2368, %f398;
	add.f32 	%f2932, %f2369, %f2932;
	rcp.rn.f32 	%f2370, %f398;
	add.f32 	%f2931, %f2370, %f2931;
	div.rn.f32 	%f2371, %f473, %f398;
	add.f32 	%f2930, %f2371, %f2930;
	div.rn.f32 	%f2372, %f2341, %f398;
	add.f32 	%f2929, %f2372, %f2929;
	mul.f32 	%f2373, %f473, %f473;
	div.rn.f32 	%f2374, %f2373, %f398;
	add.f32 	%f2928, %f2374, %f2928;
	mul.f32 	%f2375, %f2341, %f473;
	div.rn.f32 	%f2376, %f2375, %f398;
	add.f32 	%f2927, %f2376, %f2927;
	mul.f32 	%f2377, %f2341, %f2341;
	div.rn.f32 	%f2378, %f2377, %f398;
	add.f32 	%f2926, %f2378, %f2926;
	setp.leu.f32	%p602, %f398, 0f00000000;
	@%p602 bra 	BB3_443;

	setp.gt.f32	%p603, %f399, 0f00000000;
	@%p603 bra 	BB3_438;
	bra.uni 	BB3_437;

BB3_438:
	setp.lt.f32	%p604, %f398, 0f00800000;
	mul.f32 	%f2379, %f398, 0f4B000000;
	selp.f32	%f519, %f2379, %f398, %p604;
	selp.f32	%f2380, 0fC1B80000, 0f00000000, %p604;
	mov.b32 	 %r642, %f519;
	add.s32 	%r643, %r642, -1059760811;
	and.b32  	%r644, %r643, -8388608;
	sub.s32 	%r645, %r642, %r644;
	mov.b32 	 %f2381, %r645;
	cvt.rn.f32.s32	%f2382, %r644;
	mov.f32 	%f2383, 0f34000000;
	fma.rn.f32 	%f2384, %f2382, %f2383, %f2380;
	add.f32 	%f2385, %f2381, 0fBF800000;
	mov.f32 	%f2386, 0f3E1039F6;
	mov.f32 	%f2387, 0fBE055027;
	fma.rn.f32 	%f2388, %f2387, %f2385, %f2386;
	mov.f32 	%f2389, 0fBDF8CDCC;
	fma.rn.f32 	%f2390, %f2388, %f2385, %f2389;
	mov.f32 	%f2391, 0f3E0F2955;
	fma.rn.f32 	%f2392, %f2390, %f2385, %f2391;
	mov.f32 	%f2393, 0fBE2AD8B9;
	fma.rn.f32 	%f2394, %f2392, %f2385, %f2393;
	mov.f32 	%f2395, 0f3E4CED0B;
	fma.rn.f32 	%f2396, %f2394, %f2385, %f2395;
	mov.f32 	%f2397, 0fBE7FFF22;
	fma.rn.f32 	%f2398, %f2396, %f2385, %f2397;
	mov.f32 	%f2399, 0f3EAAAA78;
	fma.rn.f32 	%f2400, %f2398, %f2385, %f2399;
	mov.f32 	%f2401, 0fBF000000;
	fma.rn.f32 	%f2402, %f2400, %f2385, %f2401;
	mul.f32 	%f2403, %f2385, %f2402;
	fma.rn.f32 	%f2404, %f2403, %f2385, %f2385;
	mov.f32 	%f2405, 0f3F317218;
	fma.rn.f32 	%f2972, %f2384, %f2405, %f2404;
	setp.lt.u32	%p605, %r642, 2139095040;
	@%p605 bra 	BB3_440;

	mov.f32 	%f2406, 0f7F800000;
	fma.rn.f32 	%f2972, %f519, %f2406, %f2406;

BB3_440:
	setp.eq.f32	%p606, %f519, 0f00000000;
	selp.f32	%f2407, 0fFF800000, %f2972, %p606;
	mul.f32 	%f2408, %f399, %f2407;
	sub.f32 	%f523, %f2408, %f398;
	mul.f32 	%f2409, %f399, 0f4B000000;
	setp.lt.f32	%p607, %f399, 0f00800000;
	selp.f32	%f524, %f2409, %f399, %p607;
	selp.f32	%f2410, 0fC1B80000, 0f00000000, %p607;
	mov.b32 	 %r646, %f524;
	add.s32 	%r647, %r646, -1059760811;
	and.b32  	%r648, %r647, -8388608;
	sub.s32 	%r649, %r646, %r648;
	mov.b32 	 %f2411, %r649;
	cvt.rn.f32.s32	%f2412, %r648;
	fma.rn.f32 	%f2414, %f2412, %f2383, %f2410;
	add.f32 	%f2415, %f2411, 0fBF800000;
	fma.rn.f32 	%f2418, %f2387, %f2415, %f2386;
	fma.rn.f32 	%f2420, %f2418, %f2415, %f2389;
	fma.rn.f32 	%f2422, %f2420, %f2415, %f2391;
	fma.rn.f32 	%f2424, %f2422, %f2415, %f2393;
	fma.rn.f32 	%f2426, %f2424, %f2415, %f2395;
	fma.rn.f32 	%f2428, %f2426, %f2415, %f2397;
	fma.rn.f32 	%f2430, %f2428, %f2415, %f2399;
	fma.rn.f32 	%f2432, %f2430, %f2415, %f2401;
	mul.f32 	%f2433, %f2415, %f2432;
	fma.rn.f32 	%f2434, %f2433, %f2415, %f2415;
	fma.rn.f32 	%f2973, %f2414, %f2405, %f2434;
	setp.lt.u32	%p608, %r646, 2139095040;
	@%p608 bra 	BB3_442;

	mov.f32 	%f2436, 0f7F800000;
	fma.rn.f32 	%f2973, %f524, %f2436, %f2436;

BB3_442:
	setp.eq.f32	%p609, %f524, 0f00000000;
	selp.f32	%f2437, 0fFF800000, %f2973, %p609;
	mul.f32 	%f2438, %f399, %f2437;
	sub.f32 	%f2439, %f523, %f2438;
	add.f32 	%f2440, %f399, %f2439;
	add.f32 	%f2974, %f2974, %f2440;
	bra.uni 	BB3_443;

BB3_437:
	sub.f32 	%f2974, %f2974, %f398;

BB3_443:
	add.s32 	%r719, %r719, 1;
	setp.lt.s32	%p610, %r719, %r124;
	@%p610 bra 	BB3_363;

	st.local.v4.f32 	[%rd2], {%f2946, %f2945, %f2944, %f2943};
	st.local.v4.f32 	[%rd2+16], {%f2942, %f2941, %f2945, %f2940};
	st.local.v4.f32 	[%rd2+32], {%f2939, %f2938, %f2937, %f2936};
	st.local.v4.f32 	[%rd2+48], {%f2944, %f2939, %f2935, %f2934};
	st.local.v4.f32 	[%rd2+64], {%f2933, %f2932, %f2943, %f2938};
	st.local.v4.f32 	[%rd2+96], {%f2942, %f2937, %f2933, %f2930};
	st.local.v4.f32 	[%rd2+80], {%f2934, %f2931, %f2930, %f2929};
	st.local.v4.f32 	[%rd2+112], {%f2928, %f2927, %f2941, %f2936};
	st.local.v4.f32 	[%rd2+128], {%f2932, %f2929, %f2927, %f2926};
	add.s32 	%r718, %r718, 1;
	setp.lt.s32	%p611, %r718, %r124;
	@%p611 bra 	BB3_362;

BB3_445:
	ld.local.v4.f32 	{%f2442, %f2443, %f2444, %f2445}, [%rd2];
	rcp.rn.f32 	%f531, %f2442;
	mul.f32 	%f532, %f531, %f2443;
	st.local.f32 	[%rd2+4], %f532;
	mul.f32 	%f533, %f531, %f2444;
	mul.f32 	%f534, %f531, %f2445;
	st.local.v2.f32 	[%rd2+8], {%f533, %f534};
	ld.local.v4.f32 	{%f2450, %f2451, %f2452, %f2453}, [%rd2+16];
	mul.f32 	%f535, %f531, %f2450;
	mul.f32 	%f536, %f531, %f2451;
	st.local.v2.f32 	[%rd2+16], {%f535, %f536};
	ld.local.f32 	%f2458, [%rd2+4];
	fma.rn.f32 	%f2459, %f2458, %f2452, 0f00000000;
	sub.f32 	%f2460, %f2453, %f2459;
	ld.local.f32 	%f537, [%rd2+24];
	st.local.f32 	[%rd2+28], %f2460;
	fma.rn.f32 	%f2461, %f533, %f537, 0f00000000;
	rcp.rn.f32 	%f538, %f2460;
	ld.local.v4.f32 	{%f2462, %f2463, %f2464, %f2465}, [%rd2+32];
	sub.f32 	%f2470, %f2462, %f2461;
	mul.f32 	%f539, %f538, %f2470;
	fma.rn.f32 	%f2471, %f534, %f537, 0f00000000;
	sub.f32 	%f2472, %f2463, %f2471;
	mul.f32 	%f540, %f538, %f2472;
	fma.rn.f32 	%f2473, %f535, %f537, 0f00000000;
	sub.f32 	%f2474, %f2464, %f2473;
	mul.f32 	%f541, %f538, %f2474;
	fma.rn.f32 	%f2475, %f536, %f537, 0f00000000;
	sub.f32 	%f2476, %f2465, %f2475;
	mul.f32 	%f542, %f538, %f2476;
	st.local.v4.f32 	[%rd2+32], {%f539, %f540, %f541, %f542};
	ld.local.v2.f32 	{%f2477, %f2478}, [%rd2+48];
	ld.local.f32 	%f2481, [%rd2+4];
	fma.rn.f32 	%f2482, %f2481, %f2477, 0f00000000;
	sub.f32 	%f543, %f2478, %f2482;
	st.local.f32 	[%rd2+52], %f543;
	add.s64 	%rd138, %rd2, 48;
	add.s64 	%rd137, %rd2, 8;
	mov.u32 	%r720, -1;

BB3_446:
	ld.local.f32 	%f2483, [%rd138];
	ld.local.f32 	%f2484, [%rd137];
	fma.rn.f32 	%f2976, %f2484, %f2483, %f2976;
	add.s64 	%rd138, %rd138, 4;
	add.s64 	%rd137, %rd137, 24;
	add.s32 	%r720, %r720, 1;
	setp.lt.s32	%p612, %r720, 1;
	@%p612 bra 	BB3_446;

	add.s64 	%rd21, %rd2, 4;
	ld.local.v4.f32 	{%f2486, %f2487, %f2488, %f2489}, [%rd2+48];
	fma.rn.f32 	%f2490, %f534, %f2486, 0f00000000;
	fma.rn.f32 	%f2491, %f540, %f543, %f2490;
	sub.f32 	%f2493, %f2488, %f2976;
	rcp.rn.f32 	%f547, %f2493;
	sub.f32 	%f2495, %f2489, %f2491;
	mul.f32 	%f548, %f547, %f2495;
	ld.local.f32 	%f2496, [%rd2+4];
	st.local.v2.f32 	[%rd2+56], {%f2493, %f548};
	fma.rn.f32 	%f2497, %f535, %f2486, 0f00000000;
	fma.rn.f32 	%f2498, %f541, %f543, %f2497;
	ld.local.v4.f32 	{%f2499, %f2500, %f2501, %f2502}, [%rd2+64];
	sub.f32 	%f2507, %f2499, %f2498;
	mul.f32 	%f549, %f547, %f2507;
	fma.rn.f32 	%f2508, %f536, %f2486, 0f00000000;
	fma.rn.f32 	%f2509, %f542, %f543, %f2508;
	sub.f32 	%f2510, %f2500, %f2509;
	mul.f32 	%f550, %f547, %f2510;
	st.local.v2.f32 	[%rd2+64], {%f549, %f550};
	fma.rn.f32 	%f2511, %f2496, %f2501, 0f00000000;
	sub.f32 	%f551, %f2502, %f2511;
	st.local.f32 	[%rd2+76], %f551;
	add.s64 	%rd140, %rd2, 72;
	add.s64 	%rd139, %rd2, 8;
	mov.f32 	%f2977, 0f00000000;
	mov.u32 	%r721, -1;

BB3_448:
	ld.local.f32 	%f2512, [%rd140];
	ld.local.f32 	%f2513, [%rd139];
	fma.rn.f32 	%f2977, %f2513, %f2512, %f2977;
	add.s64 	%rd140, %rd140, 4;
	add.s64 	%rd139, %rd139, 24;
	add.s32 	%r721, %r721, 1;
	setp.lt.s32	%p613, %r721, 1;
	@%p613 bra 	BB3_448;

	ld.local.f32 	%f2515, [%rd2+80];
	sub.f32 	%f554, %f2515, %f2977;
	st.local.f32 	[%rd2+80], %f554;
	add.s64 	%rd142, %rd2, 72;
	add.s64 	%rd141, %rd2, 12;
	mov.f32 	%f2978, 0f00000000;
	mov.u32 	%r722, -1;

BB3_450:
	ld.local.f32 	%f2516, [%rd142];
	ld.local.f32 	%f2517, [%rd141];
	fma.rn.f32 	%f2978, %f2517, %f2516, %f2978;
	add.s64 	%rd142, %rd142, 4;
	add.s64 	%rd141, %rd141, 24;
	add.s32 	%r722, %r722, 1;
	setp.lt.s32	%p614, %r722, 2;
	@%p614 bra 	BB3_450;

	ld.local.v2.f32 	{%f2519, %f2520}, [%rd21+76];
	sub.f32 	%f2522, %f2520, %f2978;
	st.local.f32 	[%rd21+80], %f2522;
	ld.local.f32 	%f557, [%rd21+68];
	fma.rn.f32 	%f2523, %f535, %f557, 0f00000000;
	fma.rn.f32 	%f2524, %f541, %f551, %f2523;
	fma.rn.f32 	%f2525, %f549, %f554, %f2524;
	rcp.rn.f32 	%f558, %f2522;
	ld.local.v2.f32 	{%f2526, %f2527}, [%rd21+84];
	sub.f32 	%f2530, %f2526, %f2525;
	mul.f32 	%f559, %f558, %f2530;
	fma.rn.f32 	%f2531, %f536, %f557, 0f00000000;
	fma.rn.f32 	%f2532, %f542, %f551, %f2531;
	fma.rn.f32 	%f2533, %f550, %f554, %f2532;
	sub.f32 	%f2534, %f2527, %f2533;
	mul.f32 	%f560, %f558, %f2534;
	ld.local.f32 	%f2535, [%rd21];
	st.local.v2.f32 	[%rd21+84], {%f559, %f560};
	ld.local.v2.f32 	{%f2536, %f2537}, [%rd21+92];
	fma.rn.f32 	%f2540, %f2535, %f2536, 0f00000000;
	sub.f32 	%f561, %f2537, %f2540;
	st.local.f32 	[%rd21+96], %f561;
	add.s64 	%rd144, %rd2, 96;
	add.s64 	%rd143, %rd2, 8;
	mov.f32 	%f2979, 0f00000000;
	mov.u32 	%r723, -1;

BB3_452:
	ld.local.f32 	%f2541, [%rd144];
	ld.local.f32 	%f2542, [%rd143];
	fma.rn.f32 	%f2979, %f2542, %f2541, %f2979;
	add.s64 	%rd144, %rd144, 4;
	add.s64 	%rd143, %rd143, 24;
	add.s32 	%r723, %r723, 1;
	setp.lt.s32	%p615, %r723, 1;
	@%p615 bra 	BB3_452;

	ld.local.f32 	%f2544, [%rd2+104];
	sub.f32 	%f564, %f2544, %f2979;
	st.local.f32 	[%rd2+104], %f564;
	add.s64 	%rd146, %rd2, 96;
	add.s64 	%rd145, %rd2, 12;
	mov.f32 	%f2980, 0f00000000;
	mov.u32 	%r724, -1;

BB3_454:
	ld.local.f32 	%f2545, [%rd146];
	ld.local.f32 	%f2546, [%rd145];
	fma.rn.f32 	%f2980, %f2546, %f2545, %f2980;
	add.s64 	%rd146, %rd146, 4;
	add.s64 	%rd145, %rd145, 24;
	add.s32 	%r724, %r724, 1;
	setp.lt.s32	%p616, %r724, 2;
	@%p616 bra 	BB3_454;

	ld.local.f32 	%f2548, [%rd2+108];
	sub.f32 	%f567, %f2548, %f2980;
	st.local.f32 	[%rd2+108], %f567;
	add.s64 	%rd148, %rd2, 96;
	add.s64 	%rd147, %rd2, 16;
	mov.f32 	%f2981, 0f00000000;
	mov.u32 	%r725, -1;

BB3_456:
	ld.local.f32 	%f2549, [%rd148];
	ld.local.f32 	%f2550, [%rd147];
	fma.rn.f32 	%f2981, %f2550, %f2549, %f2981;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 24;
	add.s32 	%r725, %r725, 1;
	setp.lt.s32	%p617, %r725, 3;
	@%p617 bra 	BB3_456;

	ld.local.v4.f32 	{%f2552, %f2553, %f2554, %f2555}, [%rd21+108];
	ld.local.f32 	%f570, [%rd21+92];
	fma.rn.f32 	%f2560, %f536, %f570, 0f00000000;
	fma.rn.f32 	%f2561, %f542, %f561, %f2560;
	fma.rn.f32 	%f2562, %f550, %f564, %f2561;
	fma.rn.f32 	%f2563, %f560, %f567, %f2562;
	sub.f32 	%f2564, %f2552, %f2981;
	rcp.rn.f32 	%f571, %f2564;
	sub.f32 	%f2565, %f2553, %f2563;
	mul.f32 	%f572, %f571, %f2565;
	ld.local.f32 	%f2566, [%rd21];
	st.local.v2.f32 	[%rd21+108], {%f2564, %f572};
	fma.rn.f32 	%f2567, %f2566, %f2554, 0f00000000;
	sub.f32 	%f573, %f2555, %f2567;
	st.local.f32 	[%rd21+120], %f573;
	add.s64 	%rd150, %rd2, 120;
	add.s64 	%rd149, %rd2, 8;
	mov.f32 	%f2982, 0f00000000;
	mov.u32 	%r726, -1;

BB3_458:
	ld.local.f32 	%f2568, [%rd150];
	ld.local.f32 	%f2569, [%rd149];
	fma.rn.f32 	%f2982, %f2569, %f2568, %f2982;
	add.s64 	%rd150, %rd150, 4;
	add.s64 	%rd149, %rd149, 24;
	add.s32 	%r726, %r726, 1;
	setp.lt.s32	%p618, %r726, 1;
	@%p618 bra 	BB3_458;

	ld.local.f32 	%f2571, [%rd2+128];
	sub.f32 	%f576, %f2571, %f2982;
	st.local.f32 	[%rd2+128], %f576;
	add.s64 	%rd152, %rd2, 120;
	add.s64 	%rd151, %rd2, 12;
	mov.f32 	%f2983, 0f00000000;
	mov.u32 	%r727, -1;

BB3_460:
	ld.local.f32 	%f2572, [%rd152];
	ld.local.f32 	%f2573, [%rd151];
	fma.rn.f32 	%f2983, %f2573, %f2572, %f2983;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd151, %rd151, 24;
	add.s32 	%r727, %r727, 1;
	setp.lt.s32	%p619, %r727, 2;
	@%p619 bra 	BB3_460;

	ld.local.f32 	%f2575, [%rd2+132];
	sub.f32 	%f579, %f2575, %f2983;
	st.local.f32 	[%rd2+132], %f579;
	add.s64 	%rd154, %rd2, 120;
	add.s64 	%rd153, %rd2, 16;
	mov.f32 	%f2984, 0f00000000;
	mov.u32 	%r728, -1;

BB3_462:
	ld.local.f32 	%f2576, [%rd154];
	ld.local.f32 	%f2577, [%rd153];
	fma.rn.f32 	%f2984, %f2577, %f2576, %f2984;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd153, %rd153, 24;
	add.s32 	%r728, %r728, 1;
	setp.lt.s32	%p620, %r728, 3;
	@%p620 bra 	BB3_462;

	ld.local.f32 	%f2579, [%rd2+136];
	sub.f32 	%f582, %f2579, %f2984;
	st.local.f32 	[%rd2+136], %f582;
	add.s64 	%rd156, %rd2, 120;
	add.s64 	%rd155, %rd2, 20;
	mov.f32 	%f2985, 0f00000000;
	mov.u32 	%r729, -1;

BB3_464:
	ld.local.f32 	%f2580, [%rd156];
	ld.local.f32 	%f2581, [%rd155];
	fma.rn.f32 	%f2985, %f2581, %f2580, %f2985;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd155, %rd155, 24;
	add.s32 	%r729, %r729, 1;
	setp.lt.s32	%p621, %r729, 4;
	@%p621 bra 	BB3_464;

	ld.param.u64 	%rd134, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_6];
	ld.param.u64 	%rd133, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_5];
	ld.param.u32 	%r695, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_7];
	ld.param.u64 	%rd132, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_4];
	mov.u32 	%r694, %tid.x;
	mov.u32 	%r693, %ctaid.x;
	mov.u32 	%r692, %ntid.x;
	mad.lo.s32 	%r691, %r692, %r693, %r694;
	ld.local.f32 	%f2582, [%rd2+140];
	sub.f32 	%f2583, %f2582, %f2985;
	ld.local.f32 	%f2584, [%rd2+120];
	st.local.f32 	[%rd2+140], %f2583;
	add.f32 	%f2585, %f532, 0f00000000;
	mov.f32 	%f2586, 0f00000000;
	sub.f32 	%f2587, %f2586, %f2585;
	add.f32 	%f2588, %f533, 0f00000000;
	fma.rn.f32 	%f2589, %f539, %f2587, %f2588;
	sub.f32 	%f2590, %f2586, %f2589;
	add.f32 	%f2591, %f534, 0f00000000;
	fma.rn.f32 	%f2592, %f540, %f2587, %f2591;
	fma.rn.f32 	%f2593, %f548, %f2590, %f2592;
	sub.f32 	%f2594, %f2586, %f2593;
	add.f32 	%f2595, %f535, 0f00000000;
	fma.rn.f32 	%f2596, %f541, %f2587, %f2595;
	fma.rn.f32 	%f2597, %f549, %f2590, %f2596;
	fma.rn.f32 	%f2598, %f559, %f2594, %f2597;
	sub.f32 	%f2599, %f2586, %f2598;
	add.f32 	%f2600, %f536, 0f00000000;
	fma.rn.f32 	%f2601, %f542, %f2587, %f2600;
	fma.rn.f32 	%f2602, %f550, %f2590, %f2601;
	fma.rn.f32 	%f2603, %f560, %f2594, %f2602;
	fma.rn.f32 	%f2604, %f572, %f2599, %f2603;
	sub.f32 	%f2605, %f2586, %f2604;
	div.rn.f32 	%f2606, %f2605, %f2583;
	fma.rn.f32 	%f2607, %f582, %f2606, 0f00000000;
	sub.f32 	%f2608, %f2599, %f2607;
	mul.f32 	%f2609, %f571, %f2608;
	fma.rn.f32 	%f2610, %f567, %f2609, 0f00000000;
	fma.rn.f32 	%f2611, %f579, %f2606, %f2610;
	sub.f32 	%f2612, %f2594, %f2611;
	mul.f32 	%f2613, %f558, %f2612;
	fma.rn.f32 	%f2614, %f554, %f2613, 0f00000000;
	fma.rn.f32 	%f2615, %f564, %f2609, %f2614;
	fma.rn.f32 	%f2616, %f576, %f2606, %f2615;
	sub.f32 	%f2617, %f2590, %f2616;
	mul.f32 	%f2618, %f547, %f2617;
	fma.rn.f32 	%f2619, %f543, %f2618, 0f00000000;
	fma.rn.f32 	%f2620, %f551, %f2613, %f2619;
	fma.rn.f32 	%f2621, %f561, %f2609, %f2620;
	fma.rn.f32 	%f2622, %f573, %f2606, %f2621;
	sub.f32 	%f2623, %f2587, %f2622;
	mul.f32 	%f2624, %f538, %f2623;
	fma.rn.f32 	%f2625, %f537, %f2624, 0f00000000;
	fma.rn.f32 	%f2626, %f2486, %f2618, %f2625;
	fma.rn.f32 	%f2627, %f557, %f2613, %f2626;
	fma.rn.f32 	%f2628, %f570, %f2609, %f2627;
	fma.rn.f32 	%f2629, %f2584, %f2606, %f2628;
	mov.f32 	%f2630, 0f3F800000;
	sub.f32 	%f2631, %f2630, %f2629;
	mul.f32 	%f2632, %f531, %f2631;
	fma.rn.f32 	%f2633, %f532, 0f00000000, 0f00000000;
	sub.f32 	%f2634, %f2630, %f2633;
	fma.rn.f32 	%f2635, %f533, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2636, %f539, %f2634, %f2635;
	sub.f32 	%f2637, %f2586, %f2636;
	fma.rn.f32 	%f2638, %f534, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2639, %f540, %f2634, %f2638;
	fma.rn.f32 	%f2640, %f548, %f2637, %f2639;
	sub.f32 	%f2641, %f2586, %f2640;
	fma.rn.f32 	%f2642, %f535, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2643, %f541, %f2634, %f2642;
	fma.rn.f32 	%f2644, %f549, %f2637, %f2643;
	fma.rn.f32 	%f2645, %f559, %f2641, %f2644;
	sub.f32 	%f2646, %f2586, %f2645;
	fma.rn.f32 	%f2647, %f536, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2648, %f542, %f2634, %f2647;
	fma.rn.f32 	%f2649, %f550, %f2637, %f2648;
	fma.rn.f32 	%f2650, %f560, %f2641, %f2649;
	fma.rn.f32 	%f2651, %f572, %f2646, %f2650;
	sub.f32 	%f2652, %f2586, %f2651;
	div.rn.f32 	%f2653, %f2652, %f2583;
	fma.rn.f32 	%f2654, %f582, %f2653, 0f00000000;
	sub.f32 	%f2655, %f2646, %f2654;
	mul.f32 	%f2656, %f571, %f2655;
	fma.rn.f32 	%f2657, %f567, %f2656, 0f00000000;
	fma.rn.f32 	%f2658, %f579, %f2653, %f2657;
	sub.f32 	%f2659, %f2641, %f2658;
	mul.f32 	%f2660, %f558, %f2659;
	fma.rn.f32 	%f2661, %f554, %f2660, 0f00000000;
	fma.rn.f32 	%f2662, %f564, %f2656, %f2661;
	fma.rn.f32 	%f2663, %f576, %f2653, %f2662;
	sub.f32 	%f2664, %f2637, %f2663;
	mul.f32 	%f2665, %f547, %f2664;
	fma.rn.f32 	%f2666, %f543, %f2665, 0f00000000;
	fma.rn.f32 	%f2667, %f551, %f2660, %f2666;
	fma.rn.f32 	%f2668, %f561, %f2656, %f2667;
	fma.rn.f32 	%f2669, %f573, %f2653, %f2668;
	sub.f32 	%f2670, %f2634, %f2669;
	mul.f32 	%f2671, %f538, %f2670;
	sub.f32 	%f2672, %f2586, %f2633;
	fma.rn.f32 	%f2673, %f539, %f2672, %f2635;
	sub.f32 	%f2674, %f2630, %f2673;
	fma.rn.f32 	%f2675, %f540, %f2672, %f2638;
	fma.rn.f32 	%f2676, %f548, %f2674, %f2675;
	sub.f32 	%f2677, %f2586, %f2676;
	fma.rn.f32 	%f2678, %f541, %f2672, %f2642;
	fma.rn.f32 	%f2679, %f549, %f2674, %f2678;
	fma.rn.f32 	%f2680, %f559, %f2677, %f2679;
	sub.f32 	%f2681, %f2586, %f2680;
	fma.rn.f32 	%f2682, %f542, %f2672, %f2647;
	fma.rn.f32 	%f2683, %f550, %f2674, %f2682;
	fma.rn.f32 	%f2684, %f560, %f2677, %f2683;
	fma.rn.f32 	%f2685, %f572, %f2681, %f2684;
	sub.f32 	%f2686, %f2586, %f2685;
	div.rn.f32 	%f2687, %f2686, %f2583;
	fma.rn.f32 	%f2688, %f582, %f2687, 0f00000000;
	sub.f32 	%f2689, %f2681, %f2688;
	mul.f32 	%f2690, %f571, %f2689;
	fma.rn.f32 	%f2691, %f567, %f2690, 0f00000000;
	fma.rn.f32 	%f2692, %f579, %f2687, %f2691;
	sub.f32 	%f2693, %f2677, %f2692;
	mul.f32 	%f2694, %f558, %f2693;
	fma.rn.f32 	%f2695, %f554, %f2694, 0f00000000;
	fma.rn.f32 	%f2696, %f564, %f2690, %f2695;
	fma.rn.f32 	%f2697, %f576, %f2687, %f2696;
	sub.f32 	%f2698, %f2674, %f2697;
	mul.f32 	%f2699, %f547, %f2698;
	sub.f32 	%f2700, %f2586, %f2673;
	fma.rn.f32 	%f2701, %f548, %f2700, %f2675;
	sub.f32 	%f2702, %f2630, %f2701;
	fma.rn.f32 	%f2703, %f549, %f2700, %f2678;
	fma.rn.f32 	%f2704, %f559, %f2702, %f2703;
	sub.f32 	%f2705, %f2586, %f2704;
	fma.rn.f32 	%f2706, %f550, %f2700, %f2682;
	fma.rn.f32 	%f2707, %f560, %f2702, %f2706;
	fma.rn.f32 	%f2708, %f572, %f2705, %f2707;
	sub.f32 	%f2709, %f2586, %f2708;
	div.rn.f32 	%f2710, %f2709, %f2583;
	fma.rn.f32 	%f2711, %f582, %f2710, 0f00000000;
	sub.f32 	%f2712, %f2705, %f2711;
	mul.f32 	%f2713, %f571, %f2712;
	fma.rn.f32 	%f2714, %f567, %f2713, 0f00000000;
	fma.rn.f32 	%f2715, %f579, %f2710, %f2714;
	sub.f32 	%f2716, %f2702, %f2715;
	mul.f32 	%f2717, %f558, %f2716;
	sub.f32 	%f2718, %f2586, %f2701;
	fma.rn.f32 	%f2719, %f559, %f2718, %f2703;
	sub.f32 	%f2720, %f2630, %f2719;
	fma.rn.f32 	%f2721, %f560, %f2718, %f2706;
	fma.rn.f32 	%f2722, %f572, %f2720, %f2721;
	sub.f32 	%f2723, %f2586, %f2722;
	div.rn.f32 	%f2724, %f2723, %f2583;
	fma.rn.f32 	%f2725, %f582, %f2724, 0f00000000;
	sub.f32 	%f2726, %f2720, %f2725;
	mul.f32 	%f2727, %f571, %f2726;
	sub.f32 	%f2728, %f2586, %f2719;
	fma.rn.f32 	%f2729, %f572, %f2728, %f2721;
	sub.f32 	%f2730, %f2630, %f2729;
	div.rn.f32 	%f2731, %f2730, %f2583;
	cvta.to.global.u64 	%rd112, %rd132;
	mul.wide.s32 	%rd113, %r691, 4;
	add.s64 	%rd114, %rd112, %rd113;
	st.global.f32 	[%rd114], %f2924;
	shl.b32 	%r664, %r695, 2;
	cvt.s64.s32	%rd115, %r664;
	add.s64 	%rd116, %rd114, %rd115;
	st.global.f32 	[%rd116], %f2923;
	add.s64 	%rd117, %rd116, %rd115;
	st.global.f32 	[%rd117], %f2922;
	add.s64 	%rd118, %rd117, %rd115;
	st.global.f32 	[%rd118], %f2843;
	add.s64 	%rd119, %rd118, %rd115;
	st.global.f32 	[%rd119], %f2920;
	add.s64 	%rd120, %rd119, %rd115;
	st.global.f32 	[%rd120], %f2919;
	cvta.to.global.u64 	%rd121, %rd133;
	add.s64 	%rd122, %rd121, %rd113;
	st.global.f32 	[%rd122], %f2632;
	add.s64 	%rd123, %rd122, %rd115;
	st.global.f32 	[%rd123], %f2671;
	add.s64 	%rd124, %rd123, %rd115;
	st.global.f32 	[%rd124], %f2699;
	add.s64 	%rd125, %rd124, %rd115;
	st.global.f32 	[%rd125], %f2717;
	add.s64 	%rd126, %rd125, %rd115;
	st.global.f32 	[%rd126], %f2727;
	add.s64 	%rd127, %rd126, %rd115;
	st.global.f32 	[%rd127], %f2731;
	cvta.to.global.u64 	%rd128, %rd134;
	add.s64 	%rd129, %rd128, %rd113;
	st.global.f32 	[%rd129], %f2974;

BB3_466:
	ret;
}

	// .globl	_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i
.visible .entry _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i(
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_0,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_1,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_2,
	.param .f32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_3,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_4,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_5,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_6,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_7,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_8,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_9,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_10
)
{
	.local .align 16 .b8 	__local_depot4[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<350>;
	.reg .f32 	%f<1949>;
	.reg .b32 	%r<464>;
	.reg .f64 	%fd<294>;
	.reg .b64 	%rd<98>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd29, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd30, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_1];
	ld.param.f32 	%f380, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_3];
	ld.param.u32 	%r80, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_4];
	ld.param.u32 	%r82, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	ld.param.u32 	%r83, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd29;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p22, %r4, %r83;
	@%p22 bra 	BB4_256;

	mov.u32 	%r84, 0;
	st.local.v4.u32 	[%rd2], {%r84, %r84, %r84, %r84};
	st.local.v4.u32 	[%rd2+16], {%r84, %r84, %r84, %r84};
	st.local.v4.u32 	[%rd2+32], {%r84, %r84, %r84, %r84};
	st.local.v4.u32 	[%rd2+48], {%r84, %r84, %r84, %r84};
	mul.lo.s32 	%r85, %r80, %r80;
	mul.lo.s32 	%r5, %r85, %r4;
	mov.f32 	%f1857, 0f00000000;
	setp.lt.s32	%p23, %r80, 1;
	mov.f32 	%f1848, %f1857;
	mov.f32 	%f1849, %f1857;
	mov.f32 	%f1850, %f1857;
	@%p23 bra 	BB4_16;

	and.b32  	%r6, %r80, 3;
	shl.b32 	%r7, %r80, 2;
	mov.f32 	%f386, 0f00000000;
	mov.u32 	%r86, 0;
	mov.u32 	%r445, %r86;
	mov.f32 	%f1848, %f386;
	mov.f32 	%f1849, %f386;
	mov.f32 	%f1850, %f386;

BB4_3:
	cvt.rn.f32.s32	%f4, %r445;
	setp.eq.s32	%p24, %r6, 0;
	@%p24 bra 	BB4_4;

	setp.eq.s32	%p25, %r6, 1;
	@%p25 bra 	BB4_6;
	bra.uni 	BB4_7;

BB4_6:
	mov.u32 	%r447, %r86;
	bra.uni 	BB4_11;

BB4_4:
	mov.u32 	%r450, %r86;
	mov.f32 	%f1839, %f1848;
	mov.f32 	%f1840, %f1849;
	mov.f32 	%f1841, %f1850;
	mov.f32 	%f1848, %f386;
	mov.f32 	%f1849, %f386;
	mov.f32 	%f1850, %f386;
	bra.uni 	BB4_12;

BB4_7:
	setp.eq.s32	%p26, %r6, 2;
	@%p26 bra 	BB4_8;
	bra.uni 	BB4_9;

BB4_8:
	mov.u32 	%r446, %r86;
	bra.uni 	BB4_10;

BB4_9:
	add.s32 	%r91, %r445, %r5;
	mul.wide.s32 	%rd38, %r91, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.global.f32 	%f390, [%rd39];
	fma.rn.f32 	%f1850, %f4, %f390, %f1850;
	fma.rn.f32 	%f1849, %f390, 0f00000000, %f1849;
	add.f32 	%f1848, %f1848, %f390;
	mov.u32 	%r446, 1;

BB4_10:
	neg.s32 	%r92, %r446;
	and.b32  	%r93, %r92, %r80;
	add.s32 	%r94, %r93, %r445;
	add.s32 	%r95, %r94, %r5;
	mul.wide.s32 	%rd40, %r95, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.f32 	%f391, [%rd41];
	fma.rn.f32 	%f1850, %f4, %f391, %f1850;
	cvt.rn.f32.s32	%f392, %r446;
	fma.rn.f32 	%f1849, %f392, %f391, %f1849;
	add.f32 	%f1848, %f1848, %f391;
	add.s32 	%r447, %r446, 1;

BB4_11:
	mad.lo.s32 	%r96, %r447, %r80, %r445;
	add.s32 	%r97, %r96, %r5;
	mul.wide.s32 	%rd42, %r97, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.f32 	%f393, [%rd43];
	fma.rn.f32 	%f1841, %f4, %f393, %f1850;
	cvt.rn.f32.s32	%f394, %r447;
	fma.rn.f32 	%f1840, %f394, %f393, %f1849;
	add.f32 	%f1839, %f1848, %f393;
	add.s32 	%r450, %r447, 1;
	mov.f32 	%f1848, %f1839;
	mov.f32 	%f1849, %f1840;
	mov.f32 	%f1850, %f1841;

BB4_12:
	setp.lt.u32	%p27, %r80, 4;
	@%p27 bra 	BB4_15;

	mad.lo.s32 	%r449, %r80, %r450, %r445;
	mov.f32 	%f1848, %f1839;
	mov.f32 	%f1849, %f1840;
	mov.f32 	%f1850, %f1841;

BB4_14:
	add.s32 	%r98, %r449, %r5;
	mul.wide.s32 	%rd44, %r98, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.f32 	%f395, [%rd45];
	fma.rn.f32 	%f396, %f4, %f395, %f1850;
	cvt.rn.f32.s32	%f397, %r450;
	fma.rn.f32 	%f398, %f397, %f395, %f1849;
	add.f32 	%f399, %f1848, %f395;
	cvt.s64.s32	%rd46, %r7;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.f32 	%f400, [%rd47];
	fma.rn.f32 	%f401, %f4, %f400, %f396;
	add.s32 	%r99, %r450, 1;
	cvt.rn.f32.s32	%f402, %r99;
	fma.rn.f32 	%f403, %f402, %f400, %f398;
	add.f32 	%f404, %f399, %f400;
	add.s64 	%rd48, %rd47, %rd46;
	ld.global.f32 	%f405, [%rd48];
	fma.rn.f32 	%f406, %f4, %f405, %f401;
	add.s32 	%r100, %r450, 2;
	cvt.rn.f32.s32	%f407, %r100;
	fma.rn.f32 	%f408, %f407, %f405, %f403;
	add.f32 	%f409, %f404, %f405;
	add.s64 	%rd49, %rd48, %rd46;
	ld.global.f32 	%f410, [%rd49];
	fma.rn.f32 	%f1850, %f4, %f410, %f406;
	add.s32 	%r101, %r450, 3;
	cvt.rn.f32.s32	%f411, %r101;
	fma.rn.f32 	%f1849, %f411, %f410, %f408;
	add.f32 	%f1848, %f409, %f410;
	add.s32 	%r449, %r449, %r7;
	add.s32 	%r450, %r450, 4;
	setp.lt.s32	%p28, %r450, %r80;
	@%p28 bra 	BB4_14;

BB4_15:
	add.s32 	%r445, %r445, 1;
	setp.lt.s32	%p29, %r445, %r80;
	@%p29 bra 	BB4_3;

BB4_16:
	div.rn.f32 	%f1913, %f1850, %f1848;
	div.rn.f32 	%f1912, %f1849, %f1848;
	mov.f32 	%f414, 0f3F000000;
	div.rn.f32 	%f415, %f414, %f380;
	div.rn.f32 	%f40, %f415, %f380;
	mov.f32 	%f1856, 0f51BA43B7;
	@%p23 bra 	BB4_61;

	cvt.f64.f32	%fd1, %f40;
	mul.wide.s32 	%rd50, %r5, 4;
	add.s64 	%rd3, %rd1, %rd50;
	mov.f32 	%f1857, 0f00000000;
	mov.u32 	%r102, 0;
	mov.f32 	%f1856, 0f51BA43B7;
	mov.u32 	%r451, %r102;

BB4_18:
	mov.u32 	%r452, %r102;

BB4_19:
	mov.f32 	%f1860, 0f00000000;
	mov.f32 	%f1861, %f1860;
	mov.u32 	%r453, %r102;

BB4_20:
	sub.s32 	%r109, %r453, %r451;
	cvt.rn.f32.s32	%f47, %r109;
	cvt.f64.f32	%fd2, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd2;
	}
	mov.f64 	%fd98, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd98;
	}
	bfe.u32 	%r110, %r25, 20, 11;
	add.s32 	%r111, %r110, -1012;
	mov.u64 	%rd51, 4611686018427387904;
	shl.b64 	%rd4, %rd51, %r111;
	setp.eq.s64	%p31, %rd4, -9223372036854775808;
	abs.f64 	%fd99, %fd2;
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd99;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 75
	setp.lt.s32	%p32, %r24, 0;
	and.pred  	%p1, %p32, %p31;
	selp.b32	%r112, %r24, 0, %p31;
	setp.lt.s32	%p33, %r25, 0;
	or.b32  	%r113, %r112, 2146435072;
	selp.b32	%r26, %r113, %r112, %p33;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd4;
	}
	and.b32  	%r27, %r114, 2146435072;
	setp.gtu.f64	%p34, %fd99, 0d7FF0000000000000;
	and.b32  	%r28, %r25, 2147483647;
	setp.gt.f64	%p35, %fd99, 0d3FF0000000000000;
	selp.b32	%r115, 2146435072, 0, %p35;
	xor.b32  	%r116, %r115, 2146435072;
	selp.b32	%r117, %r116, %r115, %p33;
	setp.eq.f32	%p36, %f47, 0fBF800000;
	selp.b32	%r29, 1072693248, %r117, %p36;
	and.b32  	%r30, %r24, 2147483647;
	shr.s32 	%r118, %r25, 31;
	and.b32  	%r119, %r118, -2146435072;
	add.s32 	%r31, %r119, 2146435072;
	or.b32  	%r32, %r31, -2147483648;
	selp.b32	%r33, %r32, %r31, %p1;
	setp.ne.s32	%p37, %r27, 2146435072;
	or.pred  	%p2, %p37, %p34;
	mul.lo.s32 	%r120, %r80, %r453;
	mul.wide.s32 	%rd52, %r120, 4;
	add.s64 	%rd91, %rd3, %rd52;
	mov.u32 	%r454, %r452;
	mov.u32 	%r455, %r102;
	bra.uni 	BB4_21;

BB4_49:
	and.b32  	%r151, %r39, 2147483647;
	setp.ne.s32	%p64, %r151, 2146435072;
	@%p64 bra 	BB4_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r152, %temp}, %fd19;
	}
	setp.ne.s32	%p65, %r152, 0;
	mov.f64 	%fd277, %fd276;
	@%p65 bra 	BB4_54;

	selp.b32	%r153, %r32, %r31, %p3;
	mov.u32 	%r154, 0;
	mov.b64 	%fd277, {%r154, %r153};
	bra.uni 	BB4_54;

BB4_50:
	mov.f64 	%fd277, %fd276;
	bra.uni 	BB4_54;

BB4_21:
	mov.f64 	%fd272, %fd3;
	@!%p1 bra 	BB4_23;
	bra.uni 	BB4_22;

BB4_22:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd3;
	}
	xor.b32  	%r122, %r121, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd3;
	}
	mov.b64 	%fd272, {%r123, %r122};

BB4_23:
	setp.eq.f32	%p38, %f47, 0f00000000;
	@%p38 bra 	BB4_26;
	bra.uni 	BB4_24;

BB4_26:
	mov.u32 	%r124, 0;
	mov.b64 	%fd272, {%r124, %r26};
	bra.uni 	BB4_27;

BB4_24:
	setp.gt.s32	%p39, %r24, -1;
	@%p39 bra 	BB4_27;

	cvt.rzi.f64.f64	%fd101, %fd98;
	setp.neu.f64	%p40, %fd101, 0d4000000000000000;
	selp.f64	%fd272, 0dFFF8000000000000, %fd272, %p40;

BB4_27:
	selp.f64	%fd273, %fd272, %fd4, %p37;
	@%p2 bra 	BB4_35;

	setp.ne.s32	%p42, %r28, 2146435072;
	@%p42 bra 	BB4_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd98;
	}
	setp.eq.s32	%p43, %r125, 0;
	@%p43 bra 	BB4_34;
	bra.uni 	BB4_30;

BB4_34:
	mov.u32 	%r128, 0;
	mov.b64 	%fd273, {%r128, %r29};
	bra.uni 	BB4_35;

BB4_30:
	setp.ne.s32	%p44, %r30, 2146435072;
	@%p44 bra 	BB4_31;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r126, %temp}, %fd2;
	}
	setp.ne.s32	%p45, %r126, 0;
	mov.f64 	%fd273, %fd272;
	@%p45 bra 	BB4_35;

	mov.u32 	%r127, 0;
	mov.b64 	%fd273, {%r127, %r33};
	bra.uni 	BB4_35;

BB4_31:
	mov.f64 	%fd273, %fd272;

BB4_35:
	setp.eq.f32	%p46, %f47, 0f3F800000;
	selp.f64	%fd103, 0d3FF0000000000000, %fd273, %p46;
	mul.f64 	%fd14, %fd1, %fd103;
	neg.f64 	%fd104, %fd14;
	mov.f64 	%fd105, 0d4338000000000000;
	mov.f64 	%fd106, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd107, %fd104, %fd106, %fd105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd107;
	}
	mov.f64 	%fd108, 0dC338000000000000;
	add.rn.f64 	%fd109, %fd107, %fd108;
	mov.f64 	%fd110, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd111, %fd109, %fd110, %fd104;
	mov.f64 	%fd112, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd113, %fd109, %fd112, %fd111;
	mov.f64 	%fd114, 0d3E928AF3FCA213EA;
	mov.f64 	%fd115, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd116, %fd115, %fd113, %fd114;
	mov.f64 	%fd117, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd118, %fd116, %fd113, %fd117;
	mov.f64 	%fd119, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd120, %fd118, %fd113, %fd119;
	mov.f64 	%fd121, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd122, %fd120, %fd113, %fd121;
	mov.f64 	%fd123, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd124, %fd122, %fd113, %fd123;
	mov.f64 	%fd125, 0d3F81111111122322;
	fma.rn.f64 	%fd126, %fd124, %fd113, %fd125;
	mov.f64 	%fd127, 0d3FA55555555502A1;
	fma.rn.f64 	%fd128, %fd126, %fd113, %fd127;
	mov.f64 	%fd129, 0d3FC5555555555511;
	fma.rn.f64 	%fd130, %fd128, %fd113, %fd129;
	mov.f64 	%fd131, 0d3FE000000000000B;
	fma.rn.f64 	%fd132, %fd130, %fd113, %fd131;
	mov.f64 	%fd133, 0d3FF0000000000000;
	fma.rn.f64 	%fd134, %fd132, %fd113, %fd133;
	fma.rn.f64 	%fd135, %fd134, %fd113, %fd133;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd135;
	}
	shl.b32 	%r129, %r36, 20;
	add.s32 	%r130, %r38, %r129;
	mov.b64 	%fd274, {%r37, %r130};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd104;
	}
	mov.b32 	 %f420, %r131;
	abs.f32 	%f50, %f420;
	setp.lt.f32	%p47, %f50, 0f4086232B;
	@%p47 bra 	BB4_38;

	setp.gt.f64	%p48, %fd14, 0d8000000000000000;
	mov.f64 	%fd136, 0d7FF0000000000000;
	sub.f64 	%fd137, %fd136, %fd14;
	selp.f64	%fd274, 0d0000000000000000, %fd137, %p48;
	setp.geu.f32	%p49, %f50, 0f40874800;
	@%p49 bra 	BB4_38;

	shr.u32 	%r132, %r36, 31;
	add.s32 	%r133, %r36, %r132;
	shr.s32 	%r134, %r133, 1;
	shl.b32 	%r135, %r134, 20;
	add.s32 	%r136, %r135, %r38;
	mov.b64 	%fd138, {%r37, %r136};
	sub.s32 	%r137, %r36, %r134;
	shl.b32 	%r138, %r137, 20;
	add.s32 	%r139, %r138, 1072693248;
	mov.u32 	%r140, 0;
	mov.b64 	%fd139, {%r140, %r139};
	mul.f64 	%fd274, %fd138, %fd139;

BB4_38:
	cvt.rn.f32.s32	%f51, %r454;
	cvt.f64.f32	%fd19, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd276, [retval0+0];
	
	//{
	}// Callseq End 76
	setp.gt.s32	%p50, %r39, -1;
	setp.lt.s32	%p51, %r39, 0;
	setp.ne.s64	%p52, %rd4, -9223372036854775808;
	and.pred  	%p3, %p51, %p31;
	or.pred  	%p54, %p50, %p52;
	@%p54 bra 	BB4_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd276;
	}
	xor.b32  	%r142, %r141, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r143, %temp}, %fd276;
	}
	mov.b64 	%fd276, {%r143, %r142};

BB4_40:
	setp.eq.f32	%p55, %f51, 0f00000000;
	@%p55 bra 	BB4_43;
	bra.uni 	BB4_41;

BB4_43:
	mov.u32 	%r144, 0;
	selp.b32	%r145, %r39, 0, %p31;
	or.b32  	%r146, %r145, 2146435072;
	selp.b32	%r147, %r146, %r145, %p33;
	mov.b64 	%fd276, {%r144, %r147};
	bra.uni 	BB4_44;

BB4_41:
	@%p50 bra 	BB4_44;

	cvt.rzi.f64.f64	%fd142, %fd98;
	setp.neu.f64	%p57, %fd142, 0d4000000000000000;
	selp.f64	%fd276, 0dFFF8000000000000, %fd276, %p57;

BB4_44:
	add.f64 	%fd277, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd277;
	}
	and.b32  	%r149, %r148, 2146435072;
	setp.ne.s32	%p60, %r149, 2146435072;
	@%p60 bra 	BB4_45;

	setp.gtu.f64	%p61, %fd20, 0d7FF0000000000000;
	@%p61 bra 	BB4_54;

	setp.ne.s32	%p62, %r28, 2146435072;
	@%p62 bra 	BB4_49;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd98;
	}
	setp.eq.s32	%p63, %r150, 0;
	@%p63 bra 	BB4_53;
	bra.uni 	BB4_49;

BB4_53:
	mov.u32 	%r155, 0;
	setp.gt.f64	%p67, %fd20, 0d3FF0000000000000;
	selp.b32	%r156, 2146435072, 0, %p67;
	xor.b32  	%r157, %r156, 2146435072;
	selp.b32	%r158, %r157, %r156, %p33;
	setp.eq.f32	%p68, %f51, 0fBF800000;
	selp.b32	%r159, 1072693248, %r158, %p68;
	mov.b64 	%fd277, {%r155, %r159};
	bra.uni 	BB4_54;

BB4_45:
	mov.f64 	%fd277, %fd276;

BB4_54:
	mov.f64 	%fd261, 0d3FF0000000000000;
	mov.f64 	%fd260, 0d3FE000000000000B;
	mov.f64 	%fd259, 0d3FC5555555555511;
	mov.f64 	%fd258, 0d3FA55555555502A1;
	mov.f64 	%fd257, 0d3F81111111122322;
	mov.f64 	%fd256, 0d3F56C16C1852B7AF;
	mov.f64 	%fd255, 0d3F2A01A014761F65;
	mov.f64 	%fd254, 0d3EFA01997C89EB71;
	mov.f64 	%fd253, 0d3EC71DEE62401315;
	mov.f64 	%fd252, 0d3E928AF3FCA213EA;
	mov.f64 	%fd251, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd250, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd249, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd248, 0dC338000000000000;
	mov.f64 	%fd247, 0d4338000000000000;
	mov.f64 	%fd246, 0d3FF71547652B82FE;
	setp.eq.f32	%p69, %f51, 0f3F800000;
	selp.f64	%fd144, 0d3FF0000000000000, %fd277, %p69;
	mul.f64 	%fd31, %fd1, %fd144;
	neg.f64 	%fd145, %fd31;
	fma.rn.f64 	%fd148, %fd145, %fd246, %fd247;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd148;
	}
	add.rn.f64 	%fd150, %fd148, %fd248;
	fma.rn.f64 	%fd152, %fd150, %fd249, %fd145;
	fma.rn.f64 	%fd154, %fd150, %fd250, %fd152;
	fma.rn.f64 	%fd157, %fd251, %fd154, %fd252;
	fma.rn.f64 	%fd159, %fd157, %fd154, %fd253;
	fma.rn.f64 	%fd161, %fd159, %fd154, %fd254;
	fma.rn.f64 	%fd163, %fd161, %fd154, %fd255;
	fma.rn.f64 	%fd165, %fd163, %fd154, %fd256;
	fma.rn.f64 	%fd167, %fd165, %fd154, %fd257;
	fma.rn.f64 	%fd169, %fd167, %fd154, %fd258;
	fma.rn.f64 	%fd171, %fd169, %fd154, %fd259;
	fma.rn.f64 	%fd173, %fd171, %fd154, %fd260;
	fma.rn.f64 	%fd175, %fd173, %fd154, %fd261;
	fma.rn.f64 	%fd176, %fd175, %fd154, %fd261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd176;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd176;
	}
	shl.b32 	%r160, %r40, 20;
	add.s32 	%r161, %r42, %r160;
	mov.b64 	%fd278, {%r41, %r161};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd145;
	}
	mov.b32 	 %f421, %r162;
	abs.f32 	%f52, %f421;
	setp.lt.f32	%p70, %f52, 0f4086232B;
	@%p70 bra 	BB4_57;

	setp.gt.f64	%p71, %fd31, 0d8000000000000000;
	mov.f64 	%fd177, 0d7FF0000000000000;
	sub.f64 	%fd178, %fd177, %fd31;
	selp.f64	%fd278, 0d0000000000000000, %fd178, %p71;
	setp.geu.f32	%p72, %f52, 0f40874800;
	@%p72 bra 	BB4_57;

	shr.u32 	%r163, %r40, 31;
	add.s32 	%r164, %r40, %r163;
	shr.s32 	%r165, %r164, 1;
	shl.b32 	%r166, %r165, 20;
	add.s32 	%r167, %r166, %r42;
	mov.b64 	%fd179, {%r41, %r167};
	sub.s32 	%r168, %r40, %r165;
	shl.b32 	%r169, %r168, 20;
	add.s32 	%r170, %r169, 1072693248;
	mov.u32 	%r171, 0;
	mov.b64 	%fd180, {%r171, %r170};
	mul.f64 	%fd278, %fd179, %fd180;

BB4_57:
	ld.global.f32 	%f422, [%rd91];
	cvt.f64.f32	%fd181, %f422;
	mul.f64 	%fd182, %fd274, %fd278;
	cvt.f64.f32	%fd183, %f1861;
	fma.rn.f64 	%fd184, %fd182, %fd181, %fd183;
	cvt.f64.f32	%fd185, %f1860;
	add.f64 	%fd186, %fd185, %fd182;
	cvt.rn.f32.f64	%f1860, %fd186;
	cvt.rn.f32.f64	%f1861, %fd184;
	add.s32 	%r454, %r454, -1;
	add.s64 	%rd91, %rd91, 4;
	add.s32 	%r455, %r455, 1;
	setp.lt.s32	%p73, %r455, %r80;
	@%p73 bra 	BB4_21;

	add.s32 	%r453, %r453, 1;
	setp.lt.s32	%p74, %r453, %r80;
	@%p74 bra 	BB4_20;

	div.rn.f32 	%f423, %f1861, %f1860;
	max.f32 	%f1857, %f1857, %f423;
	min.f32 	%f1856, %f1856, %f423;
	add.s32 	%r452, %r452, 1;
	setp.lt.s32	%p75, %r452, %r80;
	@%p75 bra 	BB4_19;

	add.s32 	%r451, %r451, 1;
	setp.lt.s32	%p76, %r451, %r80;
	@%p76 bra 	BB4_18;

BB4_61:
	mov.f32 	%f1696, 0f00000000;
	sub.f32 	%f425, %f1857, %f1856;
	add.f32 	%f426, %f425, %f425;
	fma.rn.f32 	%f427, %f425, 0f40000000, %f426;
	mul.f32 	%f428, %f427, 0f40490FD8;
	mul.f32 	%f429, %f428, %f380;
	mul.f32 	%f430, %f429, %f380;
	max.f32 	%f1911, %f1696, %f430;
	setp.lt.s32	%p77, %r82, 1;
	@%p77 bra 	BB4_193;

	ld.param.u64 	%rd88, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_2];
	ld.param.u32 	%r422, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_5];
	cvt.rn.f32.s32	%f60, %r422;
	mov.u32 	%r456, 0;
	cvta.to.global.u64 	%rd53, %rd30;
	cvta.to.global.u64 	%rd62, %rd88;

BB4_63:
	mov.f32 	%f1877, 0f00000000;
	mov.f32 	%f1878, %f1877;
	mov.f32 	%f1879, %f1877;
	mov.f32 	%f1880, %f1877;
	mov.f32 	%f1881, %f1877;
	mov.f32 	%f1882, %f1877;
	mov.f32 	%f1883, %f1877;
	mov.f32 	%f1884, %f1877;
	@%p23 bra 	BB4_192;

	div.rn.f32 	%f449, %f1911, 0fC0206C98;
	div.rn.f32 	%f66, %f449, %f380;
	cvt.f64.f32	%fd36, %f449;
	mov.u32 	%r457, 0;
	mov.f32 	%f1877, 0f00000000;
	mov.f32 	%f1878, %f1877;
	mov.f32 	%f1879, %f1877;
	mov.f32 	%f1880, %f1877;
	mov.f32 	%f1881, %f1877;
	mov.f32 	%f1882, %f1877;
	mov.f32 	%f1883, %f1877;
	mov.f32 	%f1884, %f1877;

BB4_65:
	mov.u32 	%r458, 0;
	cvt.rn.f32.s32	%f75, %r457;
	sub.f32 	%f76, %f75, %f1913;
	add.f32 	%f450, %f76, 0f3F800000;
	sqrt.rn.f32 	%f77, %f40;
	mul.f32 	%f78, %f450, %f77;
	abs.f32 	%f79, %f78;
	mul.f32 	%f80, %f78, %f78;
	mul.f32 	%f81, %f76, %f77;
	abs.f32 	%f82, %f81;
	shl.b32 	%r179, %r4, 1;
	mul.wide.s32 	%rd54, %r179, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.f32 	%f84, [%rd55+4];
	ld.global.f32 	%f85, [%rd55];
	add.f32 	%f451, %f75, 0f3F800000;
	sub.f32 	%f86, %f451, %f1913;
	div.rn.f32 	%f87, %f86, %f380;
	mov.f32 	%f452, 0f3F800000;
	cvt.rzi.f32.f32	%f453, %f452;
	add.f32 	%f454, %f453, %f453;
	mov.f32 	%f455, 0f40000000;
	sub.f32 	%f456, %f455, %f454;
	abs.f32 	%f88, %f456;
	setp.eq.f32	%p79, %f88, 0f3F800000;
	abs.f32 	%f89, %f87;
	setp.lt.f32	%p80, %f89, 0f00800000;
	mul.f32 	%f457, %f89, 0f4B800000;
	selp.f32	%f458, 0fC3170000, 0fC2FE0000, %p80;
	selp.f32	%f459, %f457, %f89, %p80;
	mov.b32 	 %r180, %f459;
	and.b32  	%r181, %r180, 8388607;
	or.b32  	%r182, %r181, 1065353216;
	mov.b32 	 %f460, %r182;
	shr.u32 	%r183, %r180, 23;
	cvt.rn.f32.u32	%f461, %r183;
	add.f32 	%f462, %f458, %f461;
	setp.gt.f32	%p81, %f460, 0f3FB504F3;
	mul.f32 	%f463, %f460, 0f3F000000;
	add.f32 	%f464, %f462, 0f3F800000;
	selp.f32	%f465, %f463, %f460, %p81;
	selp.f32	%f466, %f464, %f462, %p81;
	add.f32 	%f90, %f465, 0fBF800000;
	add.f32 	%f91, %f465, 0f3F800000;
	add.f32 	%f92, %f90, %f90;
	mov.f32 	%f467, 0f3F317200;
	mul.rn.f32 	%f93, %f466, %f467;
	mov.f32 	%f468, 0f35BFBE8E;
	mul.rn.f32 	%f94, %f466, %f468;
	setp.lt.f32	%p82, %f87, 0f00000000;
	and.pred  	%p4, %p82, %p79;
	div.rn.f32 	%f95, %f76, %f380;
	abs.f32 	%f96, %f95;
	setp.lt.f32	%p83, %f96, 0f00800000;
	mul.f32 	%f469, %f96, 0f4B800000;
	selp.f32	%f470, 0fC3170000, 0fC2FE0000, %p83;
	selp.f32	%f471, %f469, %f96, %p83;
	mov.b32 	 %r184, %f471;
	and.b32  	%r185, %r184, 8388607;
	or.b32  	%r186, %r185, 1065353216;
	mov.b32 	 %f472, %r186;
	shr.u32 	%r187, %r184, 23;
	cvt.rn.f32.u32	%f473, %r187;
	add.f32 	%f474, %f470, %f473;
	setp.gt.f32	%p84, %f472, 0f3FB504F3;
	mul.f32 	%f475, %f472, 0f3F000000;
	add.f32 	%f476, %f474, 0f3F800000;
	selp.f32	%f477, %f475, %f472, %p84;
	selp.f32	%f478, %f476, %f474, %p84;
	add.f32 	%f97, %f477, 0fBF800000;
	add.f32 	%f98, %f477, 0f3F800000;
	add.f32 	%f99, %f97, %f97;
	mul.rn.f32 	%f100, %f478, %f467;
	mul.rn.f32 	%f101, %f478, %f468;
	setp.lt.f32	%p85, %f95, 0f00000000;
	and.pred  	%p5, %p85, %p79;
	cvt.f64.f32	%fd187, %f380;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd187;
	}
	mov.f64 	%fd188, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r188}, %fd188;
	}
	bfe.u32 	%r189, %r188, 20, 11;
	add.s32 	%r190, %r189, -1012;
	mov.u64 	%rd56, 4613937818241073152;
	shl.b64 	%rd57, %rd56, %r190;
	setp.eq.s64	%p86, %rd57, -9223372036854775808;
	abs.f64 	%fd189, %fd187;
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd37, [retval0+0];
	
	//{
	}// Callseq End 77
	setp.lt.s32	%p87, %r50, 0;
	and.pred  	%p6, %p87, %p86;
	selp.b32	%r191, %r50, 0, %p86;
	setp.lt.s32	%p88, %r188, 0;
	or.b32  	%r192, %r191, 2146435072;
	selp.b32	%r51, %r192, %r191, %p88;
	add.f64 	%fd190, %fd187, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r193}, %fd190;
	}
	and.b32  	%r52, %r193, 2146435072;
	setp.gtu.f64	%p89, %fd189, 0d7FF0000000000000;
	setp.gt.f64	%p90, %fd189, 0d3FF0000000000000;
	selp.b32	%r194, 2146435072, 0, %p90;
	xor.b32  	%r195, %r194, 2146435072;
	selp.b32	%r196, %r195, %r194, %p88;
	setp.eq.f32	%p91, %f380, 0fBF800000;
	selp.b32	%r54, 1072693248, %r196, %p91;
	mov.f64 	%fd191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd191;
	}
	bfe.u32 	%r201, %r56, 20, 11;
	add.s32 	%r202, %r201, -1012;
	mov.u64 	%rd58, 4611686018427387904;
	shl.b64 	%rd8, %rd58, %r202;
	shr.s32 	%r203, %r56, 31;
	and.b32  	%r204, %r203, -2146435072;
	add.s32 	%r57, %r204, 2146435072;
	setp.ne.s32	%p92, %r52, 2146435072;
	or.pred  	%p9, %p92, %p89;
	bra.uni 	BB4_66;

BB4_153:
	and.b32  	%r297, %r60, 2147483647;
	setp.ne.s32	%p208, %r297, 2146435072;
	@%p208 bra 	BB4_154;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r298, %temp}, %fd62;
	}
	setp.ne.s32	%p209, %r298, 0;
	mov.f64 	%fd287, %fd286;
	@%p209 bra 	BB4_158;

	or.b32  	%r299, %r57, -2147483648;
	selp.b32	%r300, %r299, %r57, %p13;
	mov.u32 	%r301, 0;
	mov.b64 	%fd287, {%r301, %r300};
	bra.uni 	BB4_158;

BB4_169:
	and.b32  	%r318, %r61, 2147483647;
	setp.ne.s32	%p228, %r318, 2146435072;
	@%p228 bra 	BB4_170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd74;
	}
	setp.ne.s32	%p229, %r319, 0;
	mov.f64 	%fd290, %fd289;
	@%p229 bra 	BB4_174;

	or.b32  	%r320, %r57, -2147483648;
	selp.b32	%r321, %r320, %r57, %p14;
	mov.u32 	%r322, 0;
	mov.b64 	%fd290, {%r322, %r321};
	bra.uni 	BB4_174;

BB4_185:
	and.b32  	%r339, %r62, 2147483647;
	setp.ne.s32	%p248, %r339, 2146435072;
	@%p248 bra 	BB4_186;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r340, %temp}, %fd86;
	}
	setp.ne.s32	%p249, %r340, 0;
	mov.f64 	%fd293, %fd292;
	@%p249 bra 	BB4_190;

	or.b32  	%r341, %r57, -2147483648;
	selp.b32	%r342, %r341, %r57, %p15;
	mov.u32 	%r343, 0;
	mov.b64 	%fd293, {%r343, %r342};
	bra.uni 	BB4_190;

BB4_136:
	and.b32  	%r276, %r59, 2147483647;
	setp.ne.s32	%p188, %r276, 2146435072;
	@%p188 bra 	BB4_137;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd49;
	}
	setp.ne.s32	%p189, %r277, 0;
	mov.f64 	%fd284, %fd283;
	@%p189 bra 	BB4_141;

	or.b32  	%r278, %r57, -2147483648;
	selp.b32	%r279, %r278, %r57, %p12;
	mov.u32 	%r280, 0;
	mov.b64 	%fd284, {%r280, %r279};
	bra.uni 	BB4_141;

BB4_154:
	mov.f64 	%fd287, %fd286;
	bra.uni 	BB4_158;

BB4_170:
	mov.f64 	%fd290, %fd289;
	bra.uni 	BB4_174;

BB4_186:
	mov.f64 	%fd293, %fd292;
	bra.uni 	BB4_190;

BB4_137:
	mov.f64 	%fd284, %fd283;
	bra.uni 	BB4_141;

BB4_66:
	setp.ltu.f32	%p93, %f79, 0f3F800000;
	@%p93 bra 	BB4_68;
	bra.uni 	BB4_67;

BB4_68:
	mov.f32 	%f497, 0f3BA0C9F8;
	mov.f32 	%f498, 0fBA1268FB;
	fma.rn.f32 	%f499, %f498, %f80, %f497;
	mov.f32 	%f500, 0fBCDABFD4;
	fma.rn.f32 	%f501, %f499, %f80, %f500;
	mov.f32 	%f502, 0f3DE70331;
	fma.rn.f32 	%f503, %f501, %f80, %f502;
	mov.f32 	%f504, 0fBEC09330;
	fma.rn.f32 	%f505, %f503, %f80, %f504;
	mov.f32 	%f506, 0f3F906EBA;
	fma.rn.f32 	%f507, %f505, %f80, %f506;
	mul.f32 	%f1885, %f78, %f507;
	bra.uni 	BB4_69;

BB4_67:
	mov.f32 	%f1717, 0f3F800000;
	setp.ltu.f32	%p94, %f79, 0f407AD445;
	mov.f32 	%f479, 0f3A03BB71;
	mov.f32 	%f480, 0fB7B730FB;
	fma.rn.f32 	%f481, %f480, %f79, %f479;
	mov.f32 	%f482, 0fBBACA3B3;
	fma.rn.f32 	%f483, %f481, %f79, %f482;
	mov.f32 	%f484, 0f3D0A7445;
	fma.rn.f32 	%f485, %f483, %f79, %f484;
	mov.f32 	%f486, 0fBE1B3B75;
	fma.rn.f32 	%f487, %f485, %f79, %f486;
	mov.f32 	%f488, 0fBF6B385A;
	fma.rn.f32 	%f489, %f487, %f79, %f488;
	mov.f32 	%f490, 0fBFD0316E;
	fma.rn.f32 	%f491, %f489, %f79, %f490;
	mov.f32 	%f492, 0fBA031CCE;
	fma.rn.f32 	%f493, %f491, %f79, %f492;
	ex2.approx.ftz.f32 	%f494, %f493;
	sub.f32 	%f496, %f1717, %f494;
	mov.b32 	 %r205, %f496;
	selp.b32	%r206, %r205, 1065353216, %p94;
	mov.b32 	 %r207, %f78;
	and.b32  	%r208, %r207, -2147483648;
	or.b32  	%r209, %r206, %r208;
	mov.b32 	 %f1885, %r209;

BB4_69:
	setp.ltu.f32	%p95, %f82, 0f3F800000;
	@%p95 bra 	BB4_71;
	bra.uni 	BB4_70;

BB4_71:
	cvt.rn.f32.s32	%f1755, %r457;
	sub.f32 	%f1754, %f1755, %f1913;
	mul.f32 	%f1753, %f1754, %f77;
	mul.f32 	%f1752, %f1753, %f1753;
	mov.f32 	%f526, 0f3BA0C9F8;
	mov.f32 	%f527, 0fBA1268FB;
	fma.rn.f32 	%f528, %f527, %f1752, %f526;
	mov.f32 	%f529, 0fBCDABFD4;
	fma.rn.f32 	%f530, %f528, %f1752, %f529;
	mov.f32 	%f531, 0f3DE70331;
	fma.rn.f32 	%f532, %f530, %f1752, %f531;
	mov.f32 	%f533, 0fBEC09330;
	fma.rn.f32 	%f534, %f532, %f1752, %f533;
	mov.f32 	%f535, 0f3F906EBA;
	fma.rn.f32 	%f536, %f534, %f1752, %f535;
	mul.f32 	%f1886, %f1753, %f536;
	bra.uni 	BB4_72;

BB4_70:
	cvt.rn.f32.s32	%f1763, %r457;
	sub.f32 	%f1762, %f1763, %f1913;
	mul.f32 	%f1761, %f1762, %f77;
	mov.f32 	%f1718, 0f3F800000;
	setp.ltu.f32	%p96, %f82, 0f407AD445;
	mov.f32 	%f508, 0f3A03BB71;
	mov.f32 	%f509, 0fB7B730FB;
	fma.rn.f32 	%f510, %f509, %f82, %f508;
	mov.f32 	%f511, 0fBBACA3B3;
	fma.rn.f32 	%f512, %f510, %f82, %f511;
	mov.f32 	%f513, 0f3D0A7445;
	fma.rn.f32 	%f514, %f512, %f82, %f513;
	mov.f32 	%f515, 0fBE1B3B75;
	fma.rn.f32 	%f516, %f514, %f82, %f515;
	mov.f32 	%f517, 0fBF6B385A;
	fma.rn.f32 	%f518, %f516, %f82, %f517;
	mov.f32 	%f519, 0fBFD0316E;
	fma.rn.f32 	%f520, %f518, %f82, %f519;
	mov.f32 	%f521, 0fBA031CCE;
	fma.rn.f32 	%f522, %f520, %f82, %f521;
	ex2.approx.ftz.f32 	%f523, %f522;
	sub.f32 	%f525, %f1718, %f523;
	mov.b32 	 %r210, %f525;
	selp.b32	%r211, %r210, 1065353216, %p96;
	mov.b32 	 %r212, %f1761;
	and.b32  	%r213, %r212, -2147483648;
	or.b32  	%r214, %r211, %r213;
	mov.b32 	 %f1886, %r214;

BB4_72:
	sub.f32 	%f537, %f1885, %f1886;
	mul.f32 	%f116, %f537, 0f3F000000;
	cvt.rn.f32.s32	%f117, %r458;
	sub.f32 	%f118, %f117, %f1912;
	add.f32 	%f538, %f118, 0f3F800000;
	mul.f32 	%f119, %f538, %f77;
	abs.f32 	%f120, %f119;
	setp.ltu.f32	%p97, %f120, 0f3F800000;
	@%p97 bra 	BB4_74;
	bra.uni 	BB4_73;

BB4_74:
	mul.f32 	%f557, %f119, %f119;
	mov.f32 	%f558, 0f3BA0C9F8;
	mov.f32 	%f559, 0fBA1268FB;
	fma.rn.f32 	%f560, %f559, %f557, %f558;
	mov.f32 	%f561, 0fBCDABFD4;
	fma.rn.f32 	%f562, %f560, %f557, %f561;
	mov.f32 	%f563, 0f3DE70331;
	fma.rn.f32 	%f564, %f562, %f557, %f563;
	mov.f32 	%f565, 0fBEC09330;
	fma.rn.f32 	%f566, %f564, %f557, %f565;
	mov.f32 	%f567, 0f3F906EBA;
	fma.rn.f32 	%f568, %f566, %f557, %f567;
	mul.f32 	%f1887, %f119, %f568;
	bra.uni 	BB4_75;

BB4_73:
	mov.f32 	%f1719, 0f3F800000;
	mov.f32 	%f539, 0f3A03BB71;
	mov.f32 	%f540, 0fB7B730FB;
	fma.rn.f32 	%f541, %f540, %f120, %f539;
	mov.f32 	%f542, 0fBBACA3B3;
	fma.rn.f32 	%f543, %f541, %f120, %f542;
	mov.f32 	%f544, 0f3D0A7445;
	fma.rn.f32 	%f545, %f543, %f120, %f544;
	mov.f32 	%f546, 0fBE1B3B75;
	fma.rn.f32 	%f547, %f545, %f120, %f546;
	mov.f32 	%f548, 0fBF6B385A;
	fma.rn.f32 	%f549, %f547, %f120, %f548;
	mov.f32 	%f550, 0fBFD0316E;
	fma.rn.f32 	%f551, %f549, %f120, %f550;
	mov.f32 	%f552, 0fBA031CCE;
	fma.rn.f32 	%f553, %f551, %f120, %f552;
	ex2.approx.ftz.f32 	%f554, %f553;
	sub.f32 	%f556, %f1719, %f554;
	mov.b32 	 %r215, %f556;
	setp.ltu.f32	%p98, %f120, 0f407AD445;
	selp.b32	%r216, %r215, 1065353216, %p98;
	mov.b32 	 %r217, %f119;
	and.b32  	%r218, %r217, -2147483648;
	or.b32  	%r219, %r216, %r218;
	mov.b32 	 %f1887, %r219;

BB4_75:
	cvt.rn.f32.s32	%f1721, %r458;
	sub.f32 	%f1720, %f1721, %f1912;
	mul.f32 	%f124, %f1720, %f77;
	abs.f32 	%f125, %f124;
	setp.ltu.f32	%p99, %f125, 0f3F800000;
	@%p99 bra 	BB4_77;
	bra.uni 	BB4_76;

BB4_77:
	mul.f32 	%f587, %f124, %f124;
	mov.f32 	%f588, 0f3BA0C9F8;
	mov.f32 	%f589, 0fBA1268FB;
	fma.rn.f32 	%f590, %f589, %f587, %f588;
	mov.f32 	%f591, 0fBCDABFD4;
	fma.rn.f32 	%f592, %f590, %f587, %f591;
	mov.f32 	%f593, 0f3DE70331;
	fma.rn.f32 	%f594, %f592, %f587, %f593;
	mov.f32 	%f595, 0fBEC09330;
	fma.rn.f32 	%f596, %f594, %f587, %f595;
	mov.f32 	%f597, 0f3F906EBA;
	fma.rn.f32 	%f598, %f596, %f587, %f597;
	mul.f32 	%f1888, %f124, %f598;
	bra.uni 	BB4_78;

BB4_76:
	mov.f32 	%f1722, 0f3F800000;
	mov.f32 	%f569, 0f3A03BB71;
	mov.f32 	%f570, 0fB7B730FB;
	fma.rn.f32 	%f571, %f570, %f125, %f569;
	mov.f32 	%f572, 0fBBACA3B3;
	fma.rn.f32 	%f573, %f571, %f125, %f572;
	mov.f32 	%f574, 0f3D0A7445;
	fma.rn.f32 	%f575, %f573, %f125, %f574;
	mov.f32 	%f576, 0fBE1B3B75;
	fma.rn.f32 	%f577, %f575, %f125, %f576;
	mov.f32 	%f578, 0fBF6B385A;
	fma.rn.f32 	%f579, %f577, %f125, %f578;
	mov.f32 	%f580, 0fBFD0316E;
	fma.rn.f32 	%f581, %f579, %f125, %f580;
	mov.f32 	%f582, 0fBA031CCE;
	fma.rn.f32 	%f583, %f581, %f125, %f582;
	ex2.approx.ftz.f32 	%f584, %f583;
	sub.f32 	%f586, %f1722, %f584;
	mov.b32 	 %r220, %f586;
	setp.ltu.f32	%p100, %f125, 0f407AD445;
	selp.b32	%r221, %r220, 1065353216, %p100;
	mov.b32 	 %r222, %f124;
	and.b32  	%r223, %r222, -2147483648;
	or.b32  	%r224, %r221, %r223;
	mov.b32 	 %f1888, %r224;

BB4_78:
	mov.f32 	%f1724, 0f40000000;
	cvt.rn.f32.s32	%f1723, %r457;
	sub.f32 	%f601, %f1887, %f1888;
	mul.f32 	%f129, %f601, 0f3F000000;
	mul.f32 	%f602, %f116, %f1911;
	fma.rn.f32 	%f130, %f129, %f602, %f1856;
	mad.lo.s32 	%r225, %r458, %r80, %r457;
	add.s32 	%r226, %r225, %r5;
	mul.wide.s32 	%rd60, %r226, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.f32 	%f131, [%rd61];
	add.f32 	%f603, %f117, %f84;
	fma.rn.f32 	%f604, %f60, %f603, %f85;
	add.f32 	%f605, %f1723, %f604;
	cvt.rzi.s32.f32	%r227, %f605;
	mul.wide.s32 	%rd63, %r227, 4;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.f32 	%f1909, [%rd64];
	// inline asm
	rcp.approx.ftz.f32 %f599,%f91;
	// inline asm
	mul.f32 	%f606, %f599, %f92;
	mul.f32 	%f607, %f606, %f606;
	mov.f32 	%f608, 0f3C4CAF63;
	mov.f32 	%f609, 0f3B18F0FE;
	fma.rn.f32 	%f610, %f609, %f607, %f608;
	mov.f32 	%f611, 0f3DAAAABD;
	fma.rn.f32 	%f612, %f610, %f607, %f611;
	mul.rn.f32 	%f613, %f612, %f607;
	mul.rn.f32 	%f614, %f613, %f606;
	sub.f32 	%f615, %f90, %f606;
	neg.f32 	%f616, %f606;
	add.f32 	%f617, %f615, %f615;
	fma.rn.f32 	%f618, %f616, %f90, %f617;
	mul.rn.f32 	%f619, %f599, %f618;
	add.f32 	%f620, %f614, %f606;
	sub.f32 	%f621, %f606, %f620;
	add.f32 	%f622, %f614, %f621;
	add.f32 	%f623, %f619, %f622;
	add.f32 	%f624, %f620, %f623;
	sub.f32 	%f625, %f620, %f624;
	add.f32 	%f626, %f623, %f625;
	add.f32 	%f627, %f93, %f624;
	sub.f32 	%f628, %f93, %f627;
	add.f32 	%f629, %f624, %f628;
	add.f32 	%f630, %f626, %f629;
	add.f32 	%f631, %f94, %f630;
	add.f32 	%f632, %f627, %f631;
	sub.f32 	%f633, %f627, %f632;
	add.f32 	%f634, %f631, %f633;
	mul.rn.f32 	%f636, %f1724, %f632;
	neg.f32 	%f637, %f636;
	fma.rn.f32 	%f638, %f1724, %f632, %f637;
	fma.rn.f32 	%f639, %f1724, %f634, %f638;
	mov.f32 	%f640, 0f00000000;
	fma.rn.f32 	%f641, %f640, %f632, %f639;
	add.rn.f32 	%f642, %f636, %f641;
	neg.f32 	%f643, %f642;
	add.rn.f32 	%f644, %f636, %f643;
	add.rn.f32 	%f645, %f644, %f641;
	mov.b32 	 %r228, %f642;
	setp.eq.s32	%p101, %r228, 1118925336;
	add.s32 	%r229, %r228, -1;
	mov.b32 	 %f646, %r229;
	add.f32 	%f647, %f645, 0f37000000;
	selp.f32	%f648, %f646, %f642, %p101;
	selp.f32	%f133, %f647, %f645, %p101;
	mul.f32 	%f649, %f648, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f650, %f649;
	mov.f32 	%f651, 0fBF317200;
	fma.rn.f32 	%f652, %f650, %f651, %f648;
	mov.f32 	%f653, 0fB5BFBE8E;
	fma.rn.f32 	%f654, %f650, %f653, %f652;
	mul.f32 	%f655, %f654, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f656, %f655;
	add.f32 	%f657, %f650, 0f00000000;
	ex2.approx.f32 	%f658, %f657;
	mul.f32 	%f659, %f656, %f658;
	setp.lt.f32	%p102, %f648, 0fC2D20000;
	selp.f32	%f660, 0f00000000, %f659, %p102;
	setp.gt.f32	%p103, %f648, 0f42D20000;
	selp.f32	%f1889, 0f7F800000, %f660, %p103;
	setp.eq.f32	%p104, %f1889, 0f7F800000;
	@%p104 bra 	BB4_80;

	fma.rn.f32 	%f1889, %f1889, %f133, %f1889;

BB4_80:
	setp.geu.f32	%p346, %f87, 0f00000000;
	mov.b32 	 %r230, %f1889;
	xor.b32  	%r231, %r230, -2147483648;
	mov.b32 	 %f661, %r231;
	selp.f32	%f137, %f661, %f1889, %p4;
	add.f32 	%f662, %f87, %f87;
	selp.f32	%f663, %f662, 0f00000000, %p79;
	setp.eq.f32	%p106, %f87, 0f00000000;
	selp.f32	%f1890, %f663, %f137, %p106;
	@%p346 bra 	BB4_82;

	mov.f32 	%f1725, 0f40000000;
	cvt.rzi.f32.f32	%f665, %f1725;
	setp.neu.f32	%p107, %f665, 0f40000000;
	selp.f32	%f1890, 0f7FFFFFFF, %f137, %p107;

BB4_82:
	mov.f32 	%f1733, 0f00000000;
	mov.f32 	%f1732, 0f3DAAAABD;
	mov.f32 	%f1731, 0f3C4CAF63;
	mov.f32 	%f1730, 0f3B18F0FE;
	mov.f32 	%f1729, 0fB5BFBE8E;
	mov.f32 	%f1728, 0fBF317200;
	abs.f32 	%f1727, %f87;
	mov.f32 	%f1726, 0f40000000;
	add.f32 	%f668, %f1727, 0f40000000;
	mov.b32 	 %r232, %f668;
	setp.gt.s32	%p108, %r232, 2139095039;
	add.f32 	%f669, %f87, 0f40000000;
	setp.gtu.f32	%p109, %f1727, 0f7F800000;
	selp.f32	%f670, %f669, %f1890, %p109;
	selp.f32	%f671, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p110, %f1727, 0f7F800000;
	selp.f32	%f672, %f670, %f671, %p110;
	selp.f32	%f673, %f672, %f1890, %p108;
	mul.f32 	%f674, %f673, 0fBF000000;
	setp.eq.f32	%p111, %f87, 0f3F800000;
	selp.f32	%f675, 0fBF000000, %f674, %p111;
	mul.f32 	%f676, %f675, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f677, %f676;
	fma.rn.f32 	%f679, %f677, %f1728, %f675;
	fma.rn.f32 	%f681, %f677, %f1729, %f679;
	mul.f32 	%f682, %f681, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f683, %f682;
	add.f32 	%f684, %f677, 0f00000000;
	ex2.approx.f32 	%f685, %f684;
	mul.f32 	%f686, %f683, %f685;
	setp.lt.f32	%p112, %f675, 0fC2D20000;
	selp.f32	%f687, 0f00000000, %f686, %p112;
	setp.gt.f32	%p113, %f675, 0f42D20000;
	selp.f32	%f141, 0f7F800000, %f687, %p113;
	// inline asm
	rcp.approx.ftz.f32 %f666,%f98;
	// inline asm
	mul.f32 	%f688, %f666, %f99;
	mul.f32 	%f689, %f688, %f688;
	fma.rn.f32 	%f692, %f1730, %f689, %f1731;
	fma.rn.f32 	%f694, %f692, %f689, %f1732;
	mul.rn.f32 	%f695, %f694, %f689;
	mul.rn.f32 	%f696, %f695, %f688;
	sub.f32 	%f697, %f97, %f688;
	neg.f32 	%f698, %f688;
	add.f32 	%f699, %f697, %f697;
	fma.rn.f32 	%f700, %f698, %f97, %f699;
	mul.rn.f32 	%f701, %f666, %f700;
	add.f32 	%f702, %f696, %f688;
	sub.f32 	%f703, %f688, %f702;
	add.f32 	%f704, %f696, %f703;
	add.f32 	%f705, %f701, %f704;
	add.f32 	%f706, %f702, %f705;
	sub.f32 	%f707, %f702, %f706;
	add.f32 	%f708, %f705, %f707;
	add.f32 	%f709, %f100, %f706;
	sub.f32 	%f710, %f100, %f709;
	add.f32 	%f711, %f706, %f710;
	add.f32 	%f712, %f708, %f711;
	add.f32 	%f713, %f101, %f712;
	add.f32 	%f714, %f709, %f713;
	sub.f32 	%f715, %f709, %f714;
	add.f32 	%f716, %f713, %f715;
	mul.rn.f32 	%f718, %f1726, %f714;
	neg.f32 	%f719, %f718;
	fma.rn.f32 	%f720, %f1726, %f714, %f719;
	fma.rn.f32 	%f721, %f1726, %f716, %f720;
	fma.rn.f32 	%f723, %f1733, %f714, %f721;
	add.rn.f32 	%f724, %f718, %f723;
	neg.f32 	%f725, %f724;
	add.rn.f32 	%f726, %f718, %f725;
	add.rn.f32 	%f727, %f726, %f723;
	mov.b32 	 %r233, %f724;
	setp.eq.s32	%p114, %r233, 1118925336;
	add.s32 	%r234, %r233, -1;
	mov.b32 	 %f728, %r234;
	add.f32 	%f729, %f727, 0f37000000;
	selp.f32	%f730, %f728, %f724, %p114;
	selp.f32	%f142, %f729, %f727, %p114;
	mul.f32 	%f731, %f730, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f732, %f731;
	fma.rn.f32 	%f733, %f732, %f1728, %f730;
	fma.rn.f32 	%f734, %f732, %f1729, %f733;
	mul.f32 	%f735, %f734, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f736, %f735;
	add.f32 	%f737, %f732, 0f00000000;
	ex2.approx.f32 	%f738, %f737;
	mul.f32 	%f739, %f736, %f738;
	setp.lt.f32	%p115, %f730, 0fC2D20000;
	selp.f32	%f740, 0f00000000, %f739, %p115;
	setp.gt.f32	%p116, %f730, 0f42D20000;
	selp.f32	%f1891, 0f7F800000, %f740, %p116;
	setp.eq.f32	%p117, %f1891, 0f7F800000;
	@%p117 bra 	BB4_84;

	fma.rn.f32 	%f1891, %f1891, %f142, %f1891;

BB4_84:
	setp.geu.f32	%p347, %f95, 0f00000000;
	mov.b32 	 %r235, %f1891;
	xor.b32  	%r236, %r235, -2147483648;
	mov.b32 	 %f741, %r236;
	selp.f32	%f146, %f741, %f1891, %p5;
	add.f32 	%f742, %f95, %f95;
	selp.f32	%f743, %f742, 0f00000000, %p79;
	setp.eq.f32	%p119, %f95, 0f00000000;
	selp.f32	%f1892, %f743, %f146, %p119;
	@%p347 bra 	BB4_86;

	mov.f32 	%f1734, 0f40000000;
	cvt.rzi.f32.f32	%f745, %f1734;
	setp.neu.f32	%p120, %f745, 0f40000000;
	selp.f32	%f1892, 0f7FFFFFFF, %f146, %p120;

BB4_86:
	abs.f32 	%f1737, %f95;
	mov.f32 	%f1736, 0fB5BFBE8E;
	mov.f32 	%f1735, 0fBF317200;
	add.f32 	%f746, %f1737, 0f40000000;
	mov.b32 	 %r237, %f746;
	setp.gt.s32	%p121, %r237, 2139095039;
	add.f32 	%f747, %f95, 0f40000000;
	setp.gtu.f32	%p122, %f1737, 0f7F800000;
	selp.f32	%f748, %f747, %f1892, %p122;
	selp.f32	%f749, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p123, %f1737, 0f7F800000;
	selp.f32	%f750, %f748, %f749, %p123;
	selp.f32	%f751, %f750, %f1892, %p121;
	mul.f32 	%f752, %f751, 0fBF000000;
	setp.eq.f32	%p124, %f95, 0f3F800000;
	selp.f32	%f753, 0fBF000000, %f752, %p124;
	mul.f32 	%f754, %f753, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f755, %f754;
	fma.rn.f32 	%f757, %f755, %f1735, %f753;
	fma.rn.f32 	%f759, %f755, %f1736, %f757;
	mul.f32 	%f760, %f759, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f761, %f760;
	add.f32 	%f762, %f755, 0f00000000;
	ex2.approx.f32 	%f763, %f762;
	mul.f32 	%f764, %f761, %f763;
	setp.lt.f32	%p125, %f753, 0fC2D20000;
	selp.f32	%f765, 0f00000000, %f764, %p125;
	setp.gt.f32	%p126, %f753, 0f42D20000;
	selp.f32	%f150, 0f7F800000, %f765, %p126;
	sub.f32 	%f766, %f141, %f150;
	mul.f32 	%f767, %f66, %f766;
	mul.f32 	%f151, %f129, %f767;
	mov.f64 	%fd280, %fd37;
	@!%p6 bra 	BB4_88;
	bra.uni 	BB4_87;

BB4_87:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd37;
	}
	xor.b32  	%r239, %r238, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r240, %temp}, %fd37;
	}
	mov.b64 	%fd280, {%r240, %r239};

BB4_88:
	setp.eq.f32	%p127, %f380, 0f00000000;
	@%p127 bra 	BB4_91;
	bra.uni 	BB4_89;

BB4_91:
	mov.u32 	%r241, 0;
	mov.b64 	%fd280, {%r241, %r51};
	bra.uni 	BB4_92;

BB4_89:
	cvt.f64.f32	%fd262, %f380;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r425}, %fd262;
	}
	setp.gt.s32	%p128, %r425, -1;
	@%p128 bra 	BB4_92;

	mov.f64 	%fd270, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd193, %fd270;
	setp.neu.f64	%p129, %fd193, 0d4008000000000000;
	selp.f64	%fd280, 0dFFF8000000000000, %fd280, %p129;

BB4_92:
	cvt.f64.f32	%fd264, %f380;
	add.f64 	%fd263, %fd264, 0d4008000000000000;
	selp.f64	%fd281, %fd280, %fd263, %p92;
	@%p9 bra 	BB4_100;

	mov.f64 	%fd265, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r427}, %fd265;
	}
	and.b32  	%r426, %r427, 2147483647;
	setp.ne.s32	%p131, %r426, 2146435072;
	@%p131 bra 	BB4_95;

	mov.f64 	%fd269, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd269;
	}
	setp.eq.s32	%p132, %r242, 0;
	@%p132 bra 	BB4_99;
	bra.uni 	BB4_95;

BB4_99:
	mov.u32 	%r246, 0;
	mov.b64 	%fd281, {%r246, %r54};
	bra.uni 	BB4_100;

BB4_95:
	cvt.f64.f32	%fd266, %f380;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r428}, %fd266;
	}
	and.b32  	%r243, %r428, 2147483647;
	setp.ne.s32	%p133, %r243, 2146435072;
	@%p133 bra 	BB4_96;

	cvt.f64.f32	%fd267, %f380;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r244, %temp}, %fd267;
	}
	setp.ne.s32	%p134, %r244, 0;
	mov.f64 	%fd281, %fd280;
	@%p134 bra 	BB4_100;

	mov.f64 	%fd268, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd268;
	}
	shr.s32 	%r433, %r434, 31;
	and.b32  	%r432, %r433, -2146435072;
	add.s32 	%r431, %r432, 2146435072;
	or.b32  	%r430, %r431, -2147483648;
	selp.b32	%r429, %r430, %r431, %p6;
	mov.u32 	%r245, 0;
	mov.b64 	%fd281, {%r245, %r429};
	bra.uni 	BB4_100;

BB4_96:
	mov.f64 	%fd281, %fd280;

BB4_100:
	cvt.rn.f32.s32	%f1751, %r457;
	cvt.rn.f32.s32	%f1750, %r458;
	mov.f32 	%f1749, 0f35BFBE8E;
	mov.f32 	%f1748, 0f3F317200;
	add.f32 	%f1747, %f1751, 0f3F800000;
	sub.f32 	%f1746, %f1747, %f1913;
	sub.f32 	%f1745, %f1751, %f1913;
	mov.f32 	%f1744, 0f00000000;
	mov.f32 	%f1743, 0f3DAAAABD;
	mov.f32 	%f1742, 0f3C4CAF63;
	mov.f32 	%f1741, 0f3B18F0FE;
	mov.f32 	%f1740, 0fB5BFBE8E;
	mov.f32 	%f1739, 0fBF317200;
	mov.f32 	%f1738, 0f40000000;
	setp.eq.f32	%p135, %f380, 0f3F800000;
	selp.f64	%fd198, 0d3FF0000000000000, %fd281, %p135;
	div.rn.f64 	%fd47, %fd36, %fd198;
	mul.f32 	%f770, %f1745, %f150;
	mul.f32 	%f771, %f1746, %f141;
	sub.f32 	%f772, %f771, %f770;
	cvt.f64.f32	%fd199, %f772;
	mul.f64 	%fd200, %fd199, %fd47;
	cvt.f64.f32	%fd201, %f129;
	mul.f64 	%fd202, %fd201, %fd200;
	cvt.rn.f32.f64	%f152, %fd202;
	add.f32 	%f773, %f1750, 0f3F800000;
	sub.f32 	%f153, %f773, %f1912;
	div.rn.f32 	%f154, %f153, %f380;
	abs.f32 	%f155, %f154;
	setp.lt.f32	%p136, %f155, 0f00800000;
	mul.f32 	%f774, %f155, 0f4B800000;
	selp.f32	%f775, 0fC3170000, 0fC2FE0000, %p136;
	selp.f32	%f776, %f774, %f155, %p136;
	mov.b32 	 %r247, %f776;
	and.b32  	%r248, %r247, 8388607;
	or.b32  	%r249, %r248, 1065353216;
	mov.b32 	 %f777, %r249;
	shr.u32 	%r250, %r247, 23;
	cvt.rn.f32.u32	%f778, %r250;
	add.f32 	%f779, %f775, %f778;
	setp.gt.f32	%p137, %f777, 0f3FB504F3;
	mul.f32 	%f780, %f777, 0f3F000000;
	add.f32 	%f781, %f779, 0f3F800000;
	selp.f32	%f782, %f780, %f777, %p137;
	selp.f32	%f783, %f781, %f779, %p137;
	add.f32 	%f784, %f782, 0fBF800000;
	add.f32 	%f769, %f782, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f768,%f769;
	// inline asm
	add.f32 	%f785, %f784, %f784;
	mul.f32 	%f786, %f768, %f785;
	mul.f32 	%f787, %f786, %f786;
	fma.rn.f32 	%f790, %f1741, %f787, %f1742;
	fma.rn.f32 	%f792, %f790, %f787, %f1743;
	mul.rn.f32 	%f793, %f792, %f787;
	mul.rn.f32 	%f794, %f793, %f786;
	sub.f32 	%f795, %f784, %f786;
	neg.f32 	%f796, %f786;
	add.f32 	%f797, %f795, %f795;
	fma.rn.f32 	%f798, %f796, %f784, %f797;
	mul.rn.f32 	%f799, %f768, %f798;
	add.f32 	%f800, %f794, %f786;
	sub.f32 	%f801, %f786, %f800;
	add.f32 	%f802, %f794, %f801;
	add.f32 	%f803, %f799, %f802;
	add.f32 	%f804, %f800, %f803;
	sub.f32 	%f805, %f800, %f804;
	add.f32 	%f806, %f803, %f805;
	mul.rn.f32 	%f808, %f783, %f1748;
	mul.rn.f32 	%f810, %f783, %f1749;
	add.f32 	%f811, %f808, %f804;
	sub.f32 	%f812, %f808, %f811;
	add.f32 	%f813, %f804, %f812;
	add.f32 	%f814, %f806, %f813;
	add.f32 	%f815, %f810, %f814;
	add.f32 	%f816, %f811, %f815;
	sub.f32 	%f817, %f811, %f816;
	add.f32 	%f818, %f815, %f817;
	mul.rn.f32 	%f820, %f1738, %f816;
	neg.f32 	%f821, %f820;
	fma.rn.f32 	%f822, %f1738, %f816, %f821;
	fma.rn.f32 	%f823, %f1738, %f818, %f822;
	fma.rn.f32 	%f825, %f1744, %f816, %f823;
	add.rn.f32 	%f826, %f820, %f825;
	neg.f32 	%f827, %f826;
	add.rn.f32 	%f828, %f820, %f827;
	add.rn.f32 	%f829, %f828, %f825;
	mov.b32 	 %r251, %f826;
	setp.eq.s32	%p138, %r251, 1118925336;
	add.s32 	%r252, %r251, -1;
	mov.b32 	 %f830, %r252;
	add.f32 	%f831, %f829, 0f37000000;
	selp.f32	%f832, %f830, %f826, %p138;
	selp.f32	%f156, %f831, %f829, %p138;
	mul.f32 	%f833, %f832, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f834, %f833;
	fma.rn.f32 	%f836, %f834, %f1739, %f832;
	fma.rn.f32 	%f838, %f834, %f1740, %f836;
	mul.f32 	%f839, %f838, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f840, %f839;
	add.f32 	%f841, %f834, 0f00000000;
	ex2.approx.f32 	%f842, %f841;
	mul.f32 	%f843, %f840, %f842;
	setp.lt.f32	%p139, %f832, 0fC2D20000;
	selp.f32	%f844, 0f00000000, %f843, %p139;
	setp.gt.f32	%p140, %f832, 0f42D20000;
	selp.f32	%f1893, 0f7F800000, %f844, %p140;
	setp.eq.f32	%p141, %f1893, 0f7F800000;
	@%p141 bra 	BB4_102;

	fma.rn.f32 	%f1893, %f1893, %f156, %f1893;

BB4_102:
	setp.lt.f32	%p142, %f154, 0f00000000;
	and.pred  	%p10, %p142, %p79;
	mov.b32 	 %r253, %f1893;
	xor.b32  	%r254, %r253, -2147483648;
	mov.b32 	 %f845, %r254;
	selp.f32	%f1895, %f845, %f1893, %p10;
	setp.eq.f32	%p144, %f154, 0f00000000;
	@%p144 bra 	BB4_105;
	bra.uni 	BB4_103;

BB4_105:
	add.f32 	%f848, %f154, %f154;
	selp.f32	%f1895, %f848, 0f00000000, %p79;
	bra.uni 	BB4_106;

BB4_103:
	setp.geu.f32	%p145, %f154, 0f00000000;
	@%p145 bra 	BB4_106;

	mov.f32 	%f1759, 0f40000000;
	cvt.rzi.f32.f32	%f847, %f1759;
	setp.neu.f32	%p146, %f847, 0f40000000;
	selp.f32	%f1895, 0f7FFFFFFF, %f1895, %p146;

BB4_106:
	abs.f32 	%f1697, %f154;
	add.f32 	%f849, %f1697, 0f40000000;
	mov.b32 	 %r255, %f849;
	setp.lt.s32	%p148, %r255, 2139095040;
	@%p148 bra 	BB4_111;

	abs.f32 	%f1757, %f154;
	setp.gtu.f32	%p149, %f1757, 0f7F800000;
	@%p149 bra 	BB4_110;
	bra.uni 	BB4_108;

BB4_110:
	add.f32 	%f1895, %f154, 0f40000000;
	bra.uni 	BB4_111;

BB4_108:
	abs.f32 	%f1758, %f154;
	setp.neu.f32	%p150, %f1758, 0f7F800000;
	@%p150 bra 	BB4_111;

	selp.f32	%f1895, 0fFF800000, 0f7F800000, %p10;

BB4_111:
	mov.f32 	%f1708, 0f35BFBE8E;
	mov.f32 	%f1707, 0f3F317200;
	mov.f32 	%f1706, 0f00000000;
	mov.f32 	%f1705, 0f3DAAAABD;
	mov.f32 	%f1704, 0f3C4CAF63;
	mov.f32 	%f1703, 0f3B18F0FE;
	mov.f32 	%f1702, 0fB5BFBE8E;
	mov.f32 	%f1701, 0fBF317200;
	mov.f32 	%f1700, 0f40000000;
	cvt.rn.f32.s32	%f1699, %r458;
	sub.f32 	%f1698, %f1699, %f1912;
	mul.f32 	%f852, %f1895, 0fBF000000;
	setp.eq.f32	%p151, %f154, 0f3F800000;
	selp.f32	%f853, 0fBF000000, %f852, %p151;
	mul.f32 	%f854, %f853, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f855, %f854;
	fma.rn.f32 	%f857, %f855, %f1701, %f853;
	fma.rn.f32 	%f859, %f855, %f1702, %f857;
	mul.f32 	%f860, %f859, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f861, %f860;
	add.f32 	%f862, %f855, 0f00000000;
	ex2.approx.f32 	%f863, %f862;
	mul.f32 	%f864, %f861, %f863;
	setp.lt.f32	%p152, %f853, 0fC2D20000;
	selp.f32	%f865, 0f00000000, %f864, %p152;
	setp.gt.f32	%p153, %f853, 0f42D20000;
	selp.f32	%f167, 0f7F800000, %f865, %p153;
	div.rn.f32 	%f168, %f1698, %f380;
	abs.f32 	%f169, %f168;
	setp.lt.f32	%p154, %f169, 0f00800000;
	mul.f32 	%f866, %f169, 0f4B800000;
	selp.f32	%f867, 0fC3170000, 0fC2FE0000, %p154;
	selp.f32	%f868, %f866, %f169, %p154;
	mov.b32 	 %r256, %f868;
	and.b32  	%r257, %r256, 8388607;
	or.b32  	%r258, %r257, 1065353216;
	mov.b32 	 %f869, %r258;
	shr.u32 	%r259, %r256, 23;
	cvt.rn.f32.u32	%f870, %r259;
	add.f32 	%f871, %f867, %f870;
	setp.gt.f32	%p155, %f869, 0f3FB504F3;
	mul.f32 	%f872, %f869, 0f3F000000;
	add.f32 	%f873, %f871, 0f3F800000;
	selp.f32	%f874, %f872, %f869, %p155;
	selp.f32	%f875, %f873, %f871, %p155;
	add.f32 	%f876, %f874, 0fBF800000;
	add.f32 	%f851, %f874, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f850,%f851;
	// inline asm
	add.f32 	%f877, %f876, %f876;
	mul.f32 	%f878, %f850, %f877;
	mul.f32 	%f879, %f878, %f878;
	fma.rn.f32 	%f882, %f1703, %f879, %f1704;
	fma.rn.f32 	%f884, %f882, %f879, %f1705;
	mul.rn.f32 	%f885, %f884, %f879;
	mul.rn.f32 	%f886, %f885, %f878;
	sub.f32 	%f887, %f876, %f878;
	neg.f32 	%f888, %f878;
	add.f32 	%f889, %f887, %f887;
	fma.rn.f32 	%f890, %f888, %f876, %f889;
	mul.rn.f32 	%f891, %f850, %f890;
	add.f32 	%f892, %f886, %f878;
	sub.f32 	%f893, %f878, %f892;
	add.f32 	%f894, %f886, %f893;
	add.f32 	%f895, %f891, %f894;
	add.f32 	%f896, %f892, %f895;
	sub.f32 	%f897, %f892, %f896;
	add.f32 	%f898, %f895, %f897;
	mul.rn.f32 	%f900, %f875, %f1707;
	mul.rn.f32 	%f902, %f875, %f1708;
	add.f32 	%f903, %f900, %f896;
	sub.f32 	%f904, %f900, %f903;
	add.f32 	%f905, %f896, %f904;
	add.f32 	%f906, %f898, %f905;
	add.f32 	%f907, %f902, %f906;
	add.f32 	%f908, %f903, %f907;
	sub.f32 	%f909, %f903, %f908;
	add.f32 	%f910, %f907, %f909;
	mul.rn.f32 	%f912, %f1700, %f908;
	neg.f32 	%f913, %f912;
	fma.rn.f32 	%f914, %f1700, %f908, %f913;
	fma.rn.f32 	%f915, %f1700, %f910, %f914;
	fma.rn.f32 	%f917, %f1706, %f908, %f915;
	add.rn.f32 	%f918, %f912, %f917;
	neg.f32 	%f919, %f918;
	add.rn.f32 	%f920, %f912, %f919;
	add.rn.f32 	%f921, %f920, %f917;
	mov.b32 	 %r260, %f918;
	setp.eq.s32	%p156, %r260, 1118925336;
	add.s32 	%r261, %r260, -1;
	mov.b32 	 %f922, %r261;
	add.f32 	%f923, %f921, 0f37000000;
	selp.f32	%f924, %f922, %f918, %p156;
	selp.f32	%f170, %f923, %f921, %p156;
	mul.f32 	%f925, %f924, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f926, %f925;
	fma.rn.f32 	%f927, %f926, %f1701, %f924;
	fma.rn.f32 	%f928, %f926, %f1702, %f927;
	mul.f32 	%f929, %f928, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f930, %f929;
	add.f32 	%f931, %f926, 0f00000000;
	ex2.approx.f32 	%f932, %f931;
	mul.f32 	%f933, %f930, %f932;
	setp.lt.f32	%p157, %f924, 0fC2D20000;
	selp.f32	%f934, 0f00000000, %f933, %p157;
	setp.gt.f32	%p158, %f924, 0f42D20000;
	selp.f32	%f1896, 0f7F800000, %f934, %p158;
	setp.eq.f32	%p159, %f1896, 0f7F800000;
	@%p159 bra 	BB4_113;

	fma.rn.f32 	%f1896, %f1896, %f170, %f1896;

BB4_113:
	setp.lt.f32	%p160, %f168, 0f00000000;
	and.pred  	%p11, %p160, %p79;
	mov.b32 	 %r262, %f1896;
	xor.b32  	%r263, %r262, -2147483648;
	mov.b32 	 %f935, %r263;
	selp.f32	%f1898, %f935, %f1896, %p11;
	setp.eq.f32	%p162, %f168, 0f00000000;
	@%p162 bra 	BB4_116;
	bra.uni 	BB4_114;

BB4_116:
	add.f32 	%f938, %f168, %f168;
	selp.f32	%f1898, %f938, 0f00000000, %p79;
	bra.uni 	BB4_117;

BB4_114:
	setp.geu.f32	%p163, %f168, 0f00000000;
	@%p163 bra 	BB4_117;

	mov.f32 	%f1756, 0f40000000;
	cvt.rzi.f32.f32	%f937, %f1756;
	setp.neu.f32	%p164, %f937, 0f40000000;
	selp.f32	%f1898, 0f7FFFFFFF, %f1898, %p164;

BB4_117:
	abs.f32 	%f1760, %f168;
	add.f32 	%f939, %f1760, 0f40000000;
	mov.b32 	 %r264, %f939;
	setp.lt.s32	%p166, %r264, 2139095040;
	@%p166 bra 	BB4_122;

	abs.f32 	%f1764, %f168;
	setp.gtu.f32	%p167, %f1764, 0f7F800000;
	@%p167 bra 	BB4_121;
	bra.uni 	BB4_119;

BB4_121:
	add.f32 	%f1898, %f168, 0f40000000;
	bra.uni 	BB4_122;

BB4_119:
	abs.f32 	%f1765, %f168;
	setp.neu.f32	%p168, %f1765, 0f7F800000;
	@%p168 bra 	BB4_122;

	selp.f32	%f1898, 0fFF800000, 0f7F800000, %p11;

BB4_122:
	cvt.rn.f32.s32	%f1715, %r458;
	add.f32 	%f1714, %f1715, 0f3F800000;
	sub.f32 	%f1713, %f1714, %f1912;
	mov.f32 	%f1899, 0f00000000;
	mov.f32 	%f1711, 0fB5BFBE8E;
	mov.f32 	%f1710, 0fBF317200;
	sub.f32 	%f1709, %f1715, %f1912;
	mul.f32 	%f941, %f1898, 0fBF000000;
	setp.eq.f32	%p169, %f168, 0f3F800000;
	selp.f32	%f942, 0fBF000000, %f941, %p169;
	mul.f32 	%f943, %f942, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f944, %f943;
	fma.rn.f32 	%f946, %f944, %f1710, %f942;
	fma.rn.f32 	%f948, %f944, %f1711, %f946;
	mul.f32 	%f949, %f948, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f950, %f949;
	add.f32 	%f951, %f944, 0f00000000;
	ex2.approx.f32 	%f952, %f951;
	mul.f32 	%f953, %f950, %f952;
	setp.lt.f32	%p170, %f942, 0fC2D20000;
	selp.f32	%f954, 0f00000000, %f953, %p170;
	setp.gt.f32	%p171, %f942, 0f42D20000;
	selp.f32	%f955, 0f7F800000, %f954, %p171;
	sub.f32 	%f956, %f167, %f955;
	mul.f32 	%f957, %f66, %f956;
	mul.f32 	%f181, %f116, %f957;
	mul.f32 	%f958, %f1709, %f955;
	mul.f32 	%f959, %f1713, %f167;
	sub.f32 	%f960, %f959, %f958;
	cvt.f64.f32	%fd203, %f960;
	mul.f64 	%fd204, %fd47, %fd203;
	cvt.f64.f32	%fd205, %f116;
	mul.f64 	%fd48, %fd205, %fd204;
	mul.f32 	%f182, %f116, %f129;
	setp.leu.f32	%p172, %f130, 0f3C23D70A;
	@%p172 bra 	BB4_124;

	sub.f32 	%f961, %f131, %f130;
	add.f32 	%f962, %f130, %f1909;
	div.rn.f32 	%f1899, %f961, %f962;

BB4_124:
	mov.f32 	%f1900, 0f00000000;
	@%p172 bra 	BB4_142;

	setp.ne.s64	%p174, %rd8, -9223372036854775808;
	setp.eq.s64	%p175, %rd8, -9223372036854775808;
	add.f32 	%f185, %f130, %f1909;
	cvt.f64.f32	%fd49, %f185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd49;
	}
	abs.f64 	%fd50, %fd49;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd50;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd283, [retval0+0];
	
	//{
	}// Callseq End 78
	setp.gt.s32	%p176, %r59, -1;
	setp.lt.s32	%p177, %r59, 0;
	and.pred  	%p12, %p177, %p175;
	or.pred  	%p178, %p176, %p174;
	@%p178 bra 	BB4_127;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r265}, %fd283;
	}
	xor.b32  	%r266, %r265, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r267, %temp}, %fd283;
	}
	mov.b64 	%fd283, {%r267, %r266};

BB4_127:
	setp.eq.f32	%p179, %f185, 0f00000000;
	@%p179 bra 	BB4_130;
	bra.uni 	BB4_128;

BB4_130:
	setp.lt.s32	%p182, %r56, 0;
	mov.u32 	%r268, 0;
	selp.b32	%r269, %r59, 0, %p175;
	or.b32  	%r270, %r269, 2146435072;
	selp.b32	%r271, %r270, %r269, %p182;
	mov.b64 	%fd283, {%r268, %r271};
	bra.uni 	BB4_131;

BB4_128:
	@%p176 bra 	BB4_131;

	cvt.rzi.f64.f64	%fd208, %fd191;
	setp.neu.f64	%p181, %fd208, 0d4000000000000000;
	selp.f64	%fd283, 0dFFF8000000000000, %fd283, %p181;

BB4_131:
	add.f64 	%fd284, %fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r272}, %fd284;
	}
	and.b32  	%r273, %r272, 2146435072;
	setp.ne.s32	%p184, %r273, 2146435072;
	@%p184 bra 	BB4_132;

	setp.gtu.f64	%p185, %fd50, 0d7FF0000000000000;
	@%p185 bra 	BB4_141;

	and.b32  	%r274, %r56, 2147483647;
	setp.ne.s32	%p186, %r274, 2146435072;
	@%p186 bra 	BB4_136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r275, %temp}, %fd191;
	}
	setp.eq.s32	%p187, %r275, 0;
	@%p187 bra 	BB4_140;
	bra.uni 	BB4_136;

BB4_140:
	setp.lt.s32	%p190, %r56, 0;
	mov.u32 	%r281, 0;
	setp.gt.f64	%p191, %fd50, 0d3FF0000000000000;
	selp.b32	%r282, 2146435072, 0, %p191;
	xor.b32  	%r283, %r282, 2146435072;
	selp.b32	%r284, %r283, %r282, %p190;
	setp.eq.f32	%p192, %f185, 0fBF800000;
	selp.b32	%r285, 1072693248, %r284, %p192;
	mov.b64 	%fd284, {%r281, %r285};
	bra.uni 	BB4_141;

BB4_132:
	mov.f64 	%fd284, %fd283;

BB4_141:
	setp.eq.f32	%p193, %f185, 0f3F800000;
	selp.f64	%fd210, 0d3FF0000000000000, %fd284, %p193;
	add.f32 	%f964, %f131, %f1909;
	cvt.f64.f32	%fd211, %f964;
	div.rn.f64 	%fd212, %fd211, %fd210;
	cvt.rn.f32.f64	%f1900, %fd212;

BB4_142:
	mov.f32 	%f965, 0f47C35000;
	min.f32 	%f966, %f1900, %f965;
	cvt.f64.f32	%fd61, %f966;
	min.f32 	%f188, %f1899, %f965;
	fma.rn.f32 	%f1880, %f188, %f151, %f1880;
	cvt.f64.f32	%fd62, %f151;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd62;
	}
	abs.f64 	%fd63, %fd62;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd63;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd286, [retval0+0];
	
	//{
	}// Callseq End 79
	setp.gt.s32	%p194, %r60, -1;
	setp.lt.s32	%p195, %r60, 0;
	setp.ne.s64	%p196, %rd8, -9223372036854775808;
	setp.eq.s64	%p197, %rd8, -9223372036854775808;
	and.pred  	%p13, %p195, %p197;
	or.pred  	%p198, %p194, %p196;
	@%p198 bra 	BB4_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd286;
	}
	xor.b32  	%r287, %r286, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r288, %temp}, %fd286;
	}
	mov.b64 	%fd286, {%r288, %r287};

BB4_144:
	setp.eq.f32	%p199, %f151, 0f00000000;
	@%p199 bra 	BB4_147;
	bra.uni 	BB4_145;

BB4_147:
	setp.lt.s32	%p202, %r56, 0;
	mov.u32 	%r289, 0;
	selp.b32	%r290, %r60, 0, %p197;
	or.b32  	%r291, %r290, 2146435072;
	selp.b32	%r292, %r291, %r290, %p202;
	mov.b64 	%fd286, {%r289, %r292};
	bra.uni 	BB4_148;

BB4_145:
	@%p194 bra 	BB4_148;

	cvt.rzi.f64.f64	%fd215, %fd191;
	setp.neu.f64	%p201, %fd215, 0d4000000000000000;
	selp.f64	%fd286, 0dFFF8000000000000, %fd286, %p201;

BB4_148:
	add.f64 	%fd287, %fd62, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r293}, %fd287;
	}
	and.b32  	%r294, %r293, 2146435072;
	setp.ne.s32	%p204, %r294, 2146435072;
	@%p204 bra 	BB4_149;

	setp.gtu.f64	%p205, %fd63, 0d7FF0000000000000;
	@%p205 bra 	BB4_158;

	and.b32  	%r295, %r56, 2147483647;
	setp.ne.s32	%p206, %r295, 2146435072;
	@%p206 bra 	BB4_153;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r296, %temp}, %fd191;
	}
	setp.eq.s32	%p207, %r296, 0;
	@%p207 bra 	BB4_157;
	bra.uni 	BB4_153;

BB4_157:
	setp.lt.s32	%p210, %r56, 0;
	mov.u32 	%r302, 0;
	setp.gt.f64	%p211, %fd63, 0d3FF0000000000000;
	selp.b32	%r303, 2146435072, 0, %p211;
	xor.b32  	%r304, %r303, 2146435072;
	selp.b32	%r305, %r304, %r303, %p210;
	setp.eq.f32	%p212, %f151, 0fBF800000;
	selp.b32	%r306, 1072693248, %r305, %p212;
	mov.b64 	%fd287, {%r302, %r306};
	bra.uni 	BB4_158;

BB4_149:
	mov.f64 	%fd287, %fd286;

BB4_158:
	setp.eq.f32	%p213, %f151, 0f3F800000;
	selp.f64	%fd217, 0d3FF0000000000000, %fd287, %p213;
	mul.f64 	%fd218, %fd61, %fd217;
	mul.f32 	%f967, %f188, %f152;
	cvt.f64.f32	%fd219, %f967;
	sub.f64 	%fd220, %fd219, %fd218;
	cvt.f64.f32	%fd221, %f1884;
	add.f64 	%fd222, %fd221, %fd220;
	cvt.rn.f32.f64	%f1884, %fd222;
	fma.rn.f32 	%f1879, %f188, %f181, %f1879;
	cvt.f64.f32	%fd74, %f181;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd74;
	}
	abs.f64 	%fd75, %fd74;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd75;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd289, [retval0+0];
	
	//{
	}// Callseq End 80
	setp.gt.s32	%p214, %r61, -1;
	setp.lt.s32	%p215, %r61, 0;
	and.pred  	%p14, %p215, %p197;
	or.pred  	%p218, %p214, %p196;
	@%p218 bra 	BB4_160;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd289;
	}
	xor.b32  	%r308, %r307, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r309, %temp}, %fd289;
	}
	mov.b64 	%fd289, {%r309, %r308};

BB4_160:
	setp.eq.f32	%p219, %f181, 0f00000000;
	@%p219 bra 	BB4_163;
	bra.uni 	BB4_161;

BB4_163:
	setp.lt.s32	%p222, %r56, 0;
	mov.u32 	%r310, 0;
	selp.b32	%r311, %r61, 0, %p197;
	or.b32  	%r312, %r311, 2146435072;
	selp.b32	%r313, %r312, %r311, %p222;
	mov.b64 	%fd289, {%r310, %r313};
	bra.uni 	BB4_164;

BB4_161:
	@%p214 bra 	BB4_164;

	cvt.rzi.f64.f64	%fd225, %fd191;
	setp.neu.f64	%p221, %fd225, 0d4000000000000000;
	selp.f64	%fd289, 0dFFF8000000000000, %fd289, %p221;

BB4_164:
	add.f64 	%fd290, %fd74, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r314}, %fd290;
	}
	and.b32  	%r315, %r314, 2146435072;
	setp.ne.s32	%p224, %r315, 2146435072;
	@%p224 bra 	BB4_165;

	setp.gtu.f64	%p225, %fd75, 0d7FF0000000000000;
	@%p225 bra 	BB4_174;

	and.b32  	%r316, %r56, 2147483647;
	setp.ne.s32	%p226, %r316, 2146435072;
	@%p226 bra 	BB4_169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r317, %temp}, %fd191;
	}
	setp.eq.s32	%p227, %r317, 0;
	@%p227 bra 	BB4_173;
	bra.uni 	BB4_169;

BB4_173:
	setp.lt.s32	%p230, %r56, 0;
	mov.u32 	%r323, 0;
	setp.gt.f64	%p231, %fd75, 0d3FF0000000000000;
	selp.b32	%r324, 2146435072, 0, %p231;
	xor.b32  	%r325, %r324, 2146435072;
	selp.b32	%r326, %r325, %r324, %p230;
	setp.eq.f32	%p232, %f181, 0fBF800000;
	selp.b32	%r327, 1072693248, %r326, %p232;
	mov.b64 	%fd290, {%r323, %r327};
	bra.uni 	BB4_174;

BB4_165:
	mov.f64 	%fd290, %fd289;

BB4_174:
	setp.eq.f32	%p233, %f181, 0f3F800000;
	selp.f64	%fd227, 0d3FF0000000000000, %fd290, %p233;
	mul.f64 	%fd228, %fd61, %fd227;
	cvt.rn.f32.f64	%f968, %fd48;
	mul.f32 	%f969, %f188, %f968;
	cvt.f64.f32	%fd229, %f969;
	sub.f64 	%fd230, %fd229, %fd228;
	cvt.f64.f32	%fd231, %f1883;
	add.f64 	%fd232, %fd231, %fd230;
	cvt.rn.f32.f64	%f1883, %fd232;
	fma.rn.f32 	%f1878, %f188, %f182, %f1878;
	cvt.f64.f32	%fd86, %f182;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd86;
	}
	abs.f64 	%fd87, %fd86;
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd87;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd292, [retval0+0];
	
	//{
	}// Callseq End 81
	setp.gt.s32	%p234, %r62, -1;
	setp.lt.s32	%p235, %r62, 0;
	and.pred  	%p15, %p235, %p197;
	or.pred  	%p238, %p234, %p196;
	@%p238 bra 	BB4_176;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r328}, %fd292;
	}
	xor.b32  	%r329, %r328, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r330, %temp}, %fd292;
	}
	mov.b64 	%fd292, {%r330, %r329};

BB4_176:
	setp.eq.f32	%p239, %f182, 0f00000000;
	@%p239 bra 	BB4_179;
	bra.uni 	BB4_177;

BB4_179:
	setp.lt.s32	%p242, %r56, 0;
	mov.u32 	%r331, 0;
	selp.b32	%r332, %r62, 0, %p197;
	or.b32  	%r333, %r332, 2146435072;
	selp.b32	%r334, %r333, %r332, %p242;
	mov.b64 	%fd292, {%r331, %r334};
	bra.uni 	BB4_180;

BB4_177:
	@%p234 bra 	BB4_180;

	cvt.rzi.f64.f64	%fd235, %fd191;
	setp.neu.f64	%p241, %fd235, 0d4000000000000000;
	selp.f64	%fd292, 0dFFF8000000000000, %fd292, %p241;

BB4_180:
	add.f64 	%fd293, %fd86, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r335}, %fd293;
	}
	and.b32  	%r336, %r335, 2146435072;
	setp.ne.s32	%p244, %r336, 2146435072;
	@%p244 bra 	BB4_181;

	setp.gtu.f64	%p245, %fd87, 0d7FF0000000000000;
	@%p245 bra 	BB4_190;

	and.b32  	%r337, %r56, 2147483647;
	setp.ne.s32	%p246, %r337, 2146435072;
	@%p246 bra 	BB4_185;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd191;
	}
	setp.eq.s32	%p247, %r338, 0;
	@%p247 bra 	BB4_189;
	bra.uni 	BB4_185;

BB4_189:
	setp.lt.s32	%p250, %r56, 0;
	mov.u32 	%r344, 0;
	setp.gt.f64	%p251, %fd87, 0d3FF0000000000000;
	selp.b32	%r345, 2146435072, 0, %p251;
	xor.b32  	%r346, %r345, 2146435072;
	selp.b32	%r347, %r346, %r345, %p250;
	setp.eq.f32	%p252, %f182, 0fBF800000;
	selp.b32	%r348, 1072693248, %r347, %p252;
	mov.b64 	%fd293, {%r344, %r348};
	bra.uni 	BB4_190;

BB4_181:
	mov.f64 	%fd293, %fd292;

BB4_190:
	mul.f32 	%f970, %f188, 0f00000000;
	cvt.f64.f32	%fd237, %f970;
	setp.eq.f32	%p253, %f182, 0f3F800000;
	selp.f64	%fd238, 0d3FF0000000000000, %fd293, %p253;
	mul.f64 	%fd239, %fd61, %fd238;
	sub.f64 	%fd240, %fd237, %fd239;
	cvt.f64.f32	%fd241, %f1882;
	add.f64 	%fd242, %fd241, %fd240;
	cvt.rn.f32.f64	%f1882, %fd242;
	add.f32 	%f1877, %f1877, %f188;
	cvt.f64.f32	%fd243, %f1881;
	sub.f64 	%fd244, %fd237, %fd61;
	add.f64 	%fd245, %fd243, %fd244;
	cvt.rn.f32.f64	%f1881, %fd245;
	add.s32 	%r458, %r458, 1;
	setp.lt.s32	%p254, %r458, %r80;
	@%p254 bra 	BB4_66;

	add.s32 	%r457, %r457, 1;
	setp.lt.s32	%p255, %r457, %r80;
	@%p255 bra 	BB4_65;

BB4_192:
	ld.param.u32 	%r423, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	div.rn.f32 	%f971, %f1880, %f1884;
	mov.f32 	%f972, 0fBF800000;
	max.f32 	%f973, %f971, %f972;
	mov.f32 	%f974, 0f3F800000;
	min.f32 	%f975, %f973, %f974;
	sub.f32 	%f1913, %f1913, %f975;
	div.rn.f32 	%f976, %f1879, %f1883;
	max.f32 	%f977, %f976, %f972;
	min.f32 	%f978, %f977, %f974;
	sub.f32 	%f1912, %f1912, %f978;
	neg.f32 	%f979, %f1911;
	div.rn.f32 	%f980, %f1878, %f1882;
	max.f32 	%f981, %f980, %f979;
	min.f32 	%f982, %f981, %f1911;
	sub.f32 	%f983, %f1911, %f982;
	neg.f32 	%f984, %f1856;
	div.rn.f32 	%f985, %f1877, %f1881;
	max.f32 	%f986, %f985, %f984;
	min.f32 	%f987, %f986, %f1856;
	sub.f32 	%f988, %f1856, %f987;
	max.f32 	%f1911, %f983, %f974;
	mov.f32 	%f989, 0f3C23D70A;
	max.f32 	%f1856, %f988, %f989;
	add.s32 	%r456, %r456, 1;
	setp.lt.s32	%p256, %r456, %r423;
	@%p256 bra 	BB4_63;

BB4_193:
	mov.f32 	%f1926, 0f00000000;
	@%p23 bra 	BB4_249;

	mov.u32 	%r459, 0;
	div.rn.f32 	%f992, %f1911, 0fC0206C98;
	div.rn.f32 	%f215, %f992, %f380;
	mov.f32 	%f1926, 0f00000000;

BB4_195:
	mov.u32 	%r460, 0;
	cvt.rn.f32.s32	%f993, %r459;
	sub.f32 	%f994, %f993, %f1913;
	add.f32 	%f995, %f994, 0f3F800000;
	sqrt.rn.f32 	%f217, %f40;
	mul.f32 	%f218, %f995, %f217;
	abs.f32 	%f219, %f218;
	mul.f32 	%f220, %f218, %f218;
	mul.f32 	%f221, %f994, %f217;
	abs.f32 	%f222, %f221;
	add.f32 	%f996, %f993, 0f3F800000;
	sub.f32 	%f997, %f996, %f1913;
	div.rn.f32 	%f224, %f997, %f380;
	mov.f32 	%f998, 0f3F800000;
	cvt.rzi.f32.f32	%f999, %f998;
	add.f32 	%f1000, %f999, %f999;
	mov.f32 	%f1001, 0f40000000;
	sub.f32 	%f1002, %f1001, %f1000;
	abs.f32 	%f225, %f1002;
	setp.eq.f32	%p258, %f225, 0f3F800000;
	abs.f32 	%f226, %f224;
	setp.lt.f32	%p259, %f226, 0f00800000;
	mul.f32 	%f1003, %f226, 0f4B800000;
	selp.f32	%f1004, 0fC3170000, 0fC2FE0000, %p259;
	selp.f32	%f1005, %f1003, %f226, %p259;
	mov.b32 	 %r351, %f1005;
	and.b32  	%r352, %r351, 8388607;
	or.b32  	%r353, %r352, 1065353216;
	mov.b32 	 %f1006, %r353;
	shr.u32 	%r354, %r351, 23;
	cvt.rn.f32.u32	%f1007, %r354;
	add.f32 	%f1008, %f1004, %f1007;
	setp.gt.f32	%p260, %f1006, 0f3FB504F3;
	mul.f32 	%f1009, %f1006, 0f3F000000;
	add.f32 	%f1010, %f1008, 0f3F800000;
	selp.f32	%f1011, %f1009, %f1006, %p260;
	selp.f32	%f1012, %f1010, %f1008, %p260;
	add.f32 	%f227, %f1011, 0fBF800000;
	add.f32 	%f228, %f1011, 0f3F800000;
	add.f32 	%f229, %f227, %f227;
	mov.f32 	%f1013, 0f3F317200;
	mul.rn.f32 	%f230, %f1012, %f1013;
	mov.f32 	%f1014, 0f35BFBE8E;
	mul.rn.f32 	%f231, %f1012, %f1014;
	setp.lt.f32	%p261, %f224, 0f00000000;
	and.pred  	%p16, %p261, %p258;
	add.f32 	%f1015, %f224, %f224;
	selp.f32	%f232, %f1015, 0f00000000, %p258;
	div.rn.f32 	%f235, %f994, %f380;
	abs.f32 	%f236, %f235;
	setp.lt.f32	%p262, %f236, 0f00800000;
	mul.f32 	%f1017, %f236, 0f4B800000;
	selp.f32	%f1018, 0fC3170000, 0fC2FE0000, %p262;
	selp.f32	%f1019, %f1017, %f236, %p262;
	mov.b32 	 %r355, %f1019;
	and.b32  	%r356, %r355, 8388607;
	or.b32  	%r357, %r356, 1065353216;
	mov.b32 	 %f1020, %r357;
	shr.u32 	%r358, %r355, 23;
	cvt.rn.f32.u32	%f1021, %r358;
	add.f32 	%f1022, %f1018, %f1021;
	setp.gt.f32	%p263, %f1020, 0f3FB504F3;
	mul.f32 	%f1023, %f1020, 0f3F000000;
	add.f32 	%f1024, %f1022, 0f3F800000;
	selp.f32	%f1025, %f1023, %f1020, %p263;
	selp.f32	%f1026, %f1024, %f1022, %p263;
	add.f32 	%f237, %f1025, 0fBF800000;
	add.f32 	%f238, %f1025, 0f3F800000;
	add.f32 	%f239, %f237, %f237;
	mul.rn.f32 	%f240, %f1026, %f1013;
	mul.rn.f32 	%f241, %f1026, %f1014;
	setp.lt.f32	%p264, %f235, 0f00000000;
	and.pred  	%p17, %p264, %p258;
	add.f32 	%f1027, %f235, %f235;
	selp.f32	%f242, %f1027, 0f00000000, %p258;
	mov.b32 	 %r360, %f218;
	and.b32  	%r70, %r360, -2147483648;
	ld.local.v4.f32 	{%f1925, %f1924, %f1923, %f1922}, [%rd2];
	ld.local.f32 	%f1921, [%rd2+20];
	ld.local.v2.f32 	{%f1920, %f1919}, [%rd2+24];
	ld.local.v2.f32 	{%f1918, %f1917}, [%rd2+40];
	ld.local.f32 	%f1916, [%rd2+60];

BB4_196:
	setp.ltu.f32	%p265, %f219, 0f3F800000;
	@%p265 bra 	BB4_198;
	bra.uni 	BB4_197;

BB4_198:
	cvt.rn.f32.s32	%f1825, %r459;
	sub.f32 	%f1824, %f1825, %f1913;
	add.f32 	%f1823, %f1824, 0f3F800000;
	mul.f32 	%f1822, %f1823, %f217;
	mov.f32 	%f1055, 0f3BA0C9F8;
	mov.f32 	%f1056, 0fBA1268FB;
	fma.rn.f32 	%f1057, %f1056, %f220, %f1055;
	mov.f32 	%f1058, 0fBCDABFD4;
	fma.rn.f32 	%f1059, %f1057, %f220, %f1058;
	mov.f32 	%f1060, 0f3DE70331;
	fma.rn.f32 	%f1061, %f1059, %f220, %f1060;
	mov.f32 	%f1062, 0fBEC09330;
	fma.rn.f32 	%f1063, %f1061, %f220, %f1062;
	mov.f32 	%f1064, 0f3F906EBA;
	fma.rn.f32 	%f1065, %f1063, %f220, %f1064;
	mul.f32 	%f1927, %f1822, %f1065;
	bra.uni 	BB4_199;

BB4_197:
	mov.f32 	%f1781, 0f3F800000;
	setp.ltu.f32	%p266, %f219, 0f407AD445;
	mov.f32 	%f1037, 0f3A03BB71;
	mov.f32 	%f1038, 0fB7B730FB;
	fma.rn.f32 	%f1039, %f1038, %f219, %f1037;
	mov.f32 	%f1040, 0fBBACA3B3;
	fma.rn.f32 	%f1041, %f1039, %f219, %f1040;
	mov.f32 	%f1042, 0f3D0A7445;
	fma.rn.f32 	%f1043, %f1041, %f219, %f1042;
	mov.f32 	%f1044, 0fBE1B3B75;
	fma.rn.f32 	%f1045, %f1043, %f219, %f1044;
	mov.f32 	%f1046, 0fBF6B385A;
	fma.rn.f32 	%f1047, %f1045, %f219, %f1046;
	mov.f32 	%f1048, 0fBFD0316E;
	fma.rn.f32 	%f1049, %f1047, %f219, %f1048;
	mov.f32 	%f1050, 0fBA031CCE;
	fma.rn.f32 	%f1051, %f1049, %f219, %f1050;
	ex2.approx.ftz.f32 	%f1052, %f1051;
	sub.f32 	%f1054, %f1781, %f1052;
	mov.b32 	 %r361, %f1054;
	selp.b32	%r362, %r361, 1065353216, %p266;
	or.b32  	%r363, %r362, %r70;
	mov.b32 	 %f1927, %r363;

BB4_199:
	setp.ltu.f32	%p267, %f222, 0f3F800000;
	@%p267 bra 	BB4_201;
	bra.uni 	BB4_200;

BB4_201:
	cvt.rn.f32.s32	%f1820, %r459;
	sub.f32 	%f1819, %f1820, %f1913;
	mul.f32 	%f1818, %f1819, %f217;
	mul.f32 	%f1817, %f1818, %f1818;
	mov.f32 	%f1084, 0f3BA0C9F8;
	mov.f32 	%f1085, 0fBA1268FB;
	fma.rn.f32 	%f1086, %f1085, %f1817, %f1084;
	mov.f32 	%f1087, 0fBCDABFD4;
	fma.rn.f32 	%f1088, %f1086, %f1817, %f1087;
	mov.f32 	%f1089, 0f3DE70331;
	fma.rn.f32 	%f1090, %f1088, %f1817, %f1089;
	mov.f32 	%f1091, 0fBEC09330;
	fma.rn.f32 	%f1092, %f1090, %f1817, %f1091;
	mov.f32 	%f1093, 0f3F906EBA;
	fma.rn.f32 	%f1094, %f1092, %f1817, %f1093;
	mul.f32 	%f1928, %f1818, %f1094;
	bra.uni 	BB4_202;

BB4_200:
	cvt.rn.f32.s32	%f1785, %r459;
	sub.f32 	%f1784, %f1785, %f1913;
	mul.f32 	%f1783, %f1784, %f217;
	mov.b32 	 %r441, %f1783;
	and.b32  	%r440, %r441, -2147483648;
	mov.f32 	%f1782, 0f3F800000;
	setp.ltu.f32	%p268, %f222, 0f407AD445;
	mov.f32 	%f1066, 0f3A03BB71;
	mov.f32 	%f1067, 0fB7B730FB;
	fma.rn.f32 	%f1068, %f1067, %f222, %f1066;
	mov.f32 	%f1069, 0fBBACA3B3;
	fma.rn.f32 	%f1070, %f1068, %f222, %f1069;
	mov.f32 	%f1071, 0f3D0A7445;
	fma.rn.f32 	%f1072, %f1070, %f222, %f1071;
	mov.f32 	%f1073, 0fBE1B3B75;
	fma.rn.f32 	%f1074, %f1072, %f222, %f1073;
	mov.f32 	%f1075, 0fBF6B385A;
	fma.rn.f32 	%f1076, %f1074, %f222, %f1075;
	mov.f32 	%f1077, 0fBFD0316E;
	fma.rn.f32 	%f1078, %f1076, %f222, %f1077;
	mov.f32 	%f1079, 0fBA031CCE;
	fma.rn.f32 	%f1080, %f1078, %f222, %f1079;
	ex2.approx.ftz.f32 	%f1081, %f1080;
	sub.f32 	%f1083, %f1782, %f1081;
	mov.b32 	 %r364, %f1083;
	selp.b32	%r365, %r364, 1065353216, %p268;
	or.b32  	%r366, %r365, %r440;
	mov.b32 	 %f1928, %r366;

BB4_202:
	sub.f32 	%f1095, %f1927, %f1928;
	mul.f32 	%f272, %f1095, 0f3F000000;
	cvt.rn.f32.s32	%f273, %r460;
	sub.f32 	%f274, %f273, %f1912;
	add.f32 	%f1096, %f274, 0f3F800000;
	mul.f32 	%f275, %f1096, %f217;
	abs.f32 	%f276, %f275;
	setp.ltu.f32	%p269, %f276, 0f3F800000;
	@%p269 bra 	BB4_204;
	bra.uni 	BB4_203;

BB4_204:
	mul.f32 	%f1115, %f275, %f275;
	mov.f32 	%f1116, 0f3BA0C9F8;
	mov.f32 	%f1117, 0fBA1268FB;
	fma.rn.f32 	%f1118, %f1117, %f1115, %f1116;
	mov.f32 	%f1119, 0fBCDABFD4;
	fma.rn.f32 	%f1120, %f1118, %f1115, %f1119;
	mov.f32 	%f1121, 0f3DE70331;
	fma.rn.f32 	%f1122, %f1120, %f1115, %f1121;
	mov.f32 	%f1123, 0fBEC09330;
	fma.rn.f32 	%f1124, %f1122, %f1115, %f1123;
	mov.f32 	%f1125, 0f3F906EBA;
	fma.rn.f32 	%f1126, %f1124, %f1115, %f1125;
	mul.f32 	%f1929, %f275, %f1126;
	bra.uni 	BB4_205;

BB4_203:
	mov.f32 	%f1786, 0f3F800000;
	mov.f32 	%f1097, 0f3A03BB71;
	mov.f32 	%f1098, 0fB7B730FB;
	fma.rn.f32 	%f1099, %f1098, %f276, %f1097;
	mov.f32 	%f1100, 0fBBACA3B3;
	fma.rn.f32 	%f1101, %f1099, %f276, %f1100;
	mov.f32 	%f1102, 0f3D0A7445;
	fma.rn.f32 	%f1103, %f1101, %f276, %f1102;
	mov.f32 	%f1104, 0fBE1B3B75;
	fma.rn.f32 	%f1105, %f1103, %f276, %f1104;
	mov.f32 	%f1106, 0fBF6B385A;
	fma.rn.f32 	%f1107, %f1105, %f276, %f1106;
	mov.f32 	%f1108, 0fBFD0316E;
	fma.rn.f32 	%f1109, %f1107, %f276, %f1108;
	mov.f32 	%f1110, 0fBA031CCE;
	fma.rn.f32 	%f1111, %f1109, %f276, %f1110;
	ex2.approx.ftz.f32 	%f1112, %f1111;
	sub.f32 	%f1114, %f1786, %f1112;
	mov.b32 	 %r367, %f1114;
	setp.ltu.f32	%p270, %f276, 0f407AD445;
	selp.b32	%r368, %r367, 1065353216, %p270;
	mov.b32 	 %r369, %f275;
	and.b32  	%r370, %r369, -2147483648;
	or.b32  	%r371, %r368, %r370;
	mov.b32 	 %f1929, %r371;

BB4_205:
	cvt.rn.f32.s32	%f1788, %r460;
	sub.f32 	%f1787, %f1788, %f1912;
	mul.f32 	%f280, %f1787, %f217;
	abs.f32 	%f281, %f280;
	setp.ltu.f32	%p271, %f281, 0f3F800000;
	@%p271 bra 	BB4_207;
	bra.uni 	BB4_206;

BB4_207:
	mul.f32 	%f1145, %f280, %f280;
	mov.f32 	%f1146, 0f3BA0C9F8;
	mov.f32 	%f1147, 0fBA1268FB;
	fma.rn.f32 	%f1148, %f1147, %f1145, %f1146;
	mov.f32 	%f1149, 0fBCDABFD4;
	fma.rn.f32 	%f1150, %f1148, %f1145, %f1149;
	mov.f32 	%f1151, 0f3DE70331;
	fma.rn.f32 	%f1152, %f1150, %f1145, %f1151;
	mov.f32 	%f1153, 0fBEC09330;
	fma.rn.f32 	%f1154, %f1152, %f1145, %f1153;
	mov.f32 	%f1155, 0f3F906EBA;
	fma.rn.f32 	%f1156, %f1154, %f1145, %f1155;
	mul.f32 	%f1930, %f280, %f1156;
	bra.uni 	BB4_208;

BB4_206:
	mov.f32 	%f1789, 0f3F800000;
	mov.f32 	%f1127, 0f3A03BB71;
	mov.f32 	%f1128, 0fB7B730FB;
	fma.rn.f32 	%f1129, %f1128, %f281, %f1127;
	mov.f32 	%f1130, 0fBBACA3B3;
	fma.rn.f32 	%f1131, %f1129, %f281, %f1130;
	mov.f32 	%f1132, 0f3D0A7445;
	fma.rn.f32 	%f1133, %f1131, %f281, %f1132;
	mov.f32 	%f1134, 0fBE1B3B75;
	fma.rn.f32 	%f1135, %f1133, %f281, %f1134;
	mov.f32 	%f1136, 0fBF6B385A;
	fma.rn.f32 	%f1137, %f1135, %f281, %f1136;
	mov.f32 	%f1138, 0fBFD0316E;
	fma.rn.f32 	%f1139, %f1137, %f281, %f1138;
	mov.f32 	%f1140, 0fBA031CCE;
	fma.rn.f32 	%f1141, %f1139, %f281, %f1140;
	ex2.approx.ftz.f32 	%f1142, %f1141;
	sub.f32 	%f1144, %f1789, %f1142;
	mov.b32 	 %r372, %f1144;
	setp.ltu.f32	%p272, %f281, 0f407AD445;
	selp.b32	%r373, %r372, 1065353216, %p272;
	mov.b32 	 %r374, %f280;
	and.b32  	%r375, %r374, -2147483648;
	or.b32  	%r376, %r373, %r375;
	mov.b32 	 %f1930, %r376;

BB4_208:
	mov.f32 	%f1790, 0f40000000;
	sub.f32 	%f1159, %f1929, %f1930;
	mul.f32 	%f285, %f1159, 0f3F000000;
	mul.f32 	%f1160, %f272, %f1911;
	fma.rn.f32 	%f286, %f285, %f1160, %f1856;
	mad.lo.s32 	%r377, %r460, %r80, %r459;
	add.s32 	%r378, %r377, %r5;
	mul.wide.s32 	%rd67, %r378, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.f32 	%f287, [%rd68];
	// inline asm
	rcp.approx.ftz.f32 %f1157,%f228;
	// inline asm
	mul.f32 	%f1161, %f1157, %f229;
	mul.f32 	%f1162, %f1161, %f1161;
	mov.f32 	%f1163, 0f3C4CAF63;
	mov.f32 	%f1164, 0f3B18F0FE;
	fma.rn.f32 	%f1165, %f1164, %f1162, %f1163;
	mov.f32 	%f1166, 0f3DAAAABD;
	fma.rn.f32 	%f1167, %f1165, %f1162, %f1166;
	mul.rn.f32 	%f1168, %f1167, %f1162;
	mul.rn.f32 	%f1169, %f1168, %f1161;
	sub.f32 	%f1170, %f227, %f1161;
	neg.f32 	%f1171, %f1161;
	add.f32 	%f1172, %f1170, %f1170;
	fma.rn.f32 	%f1173, %f1171, %f227, %f1172;
	mul.rn.f32 	%f1174, %f1157, %f1173;
	add.f32 	%f1175, %f1169, %f1161;
	sub.f32 	%f1176, %f1161, %f1175;
	add.f32 	%f1177, %f1169, %f1176;
	add.f32 	%f1178, %f1174, %f1177;
	add.f32 	%f1179, %f1175, %f1178;
	sub.f32 	%f1180, %f1175, %f1179;
	add.f32 	%f1181, %f1178, %f1180;
	add.f32 	%f1182, %f230, %f1179;
	sub.f32 	%f1183, %f230, %f1182;
	add.f32 	%f1184, %f1179, %f1183;
	add.f32 	%f1185, %f1181, %f1184;
	add.f32 	%f1186, %f231, %f1185;
	add.f32 	%f1187, %f1182, %f1186;
	sub.f32 	%f1188, %f1182, %f1187;
	add.f32 	%f1189, %f1186, %f1188;
	mul.rn.f32 	%f1191, %f1790, %f1187;
	neg.f32 	%f1192, %f1191;
	fma.rn.f32 	%f1193, %f1790, %f1187, %f1192;
	fma.rn.f32 	%f1194, %f1790, %f1189, %f1193;
	mov.f32 	%f1195, 0f00000000;
	fma.rn.f32 	%f1196, %f1195, %f1187, %f1194;
	add.rn.f32 	%f1197, %f1191, %f1196;
	neg.f32 	%f1198, %f1197;
	add.rn.f32 	%f1199, %f1191, %f1198;
	add.rn.f32 	%f1200, %f1199, %f1196;
	mov.b32 	 %r379, %f1197;
	setp.eq.s32	%p273, %r379, 1118925336;
	add.s32 	%r380, %r379, -1;
	mov.b32 	 %f1201, %r380;
	add.f32 	%f1202, %f1200, 0f37000000;
	selp.f32	%f1203, %f1201, %f1197, %p273;
	selp.f32	%f288, %f1202, %f1200, %p273;
	mul.f32 	%f1204, %f1203, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1205, %f1204;
	mov.f32 	%f1206, 0fBF317200;
	fma.rn.f32 	%f1207, %f1205, %f1206, %f1203;
	mov.f32 	%f1208, 0fB5BFBE8E;
	fma.rn.f32 	%f1209, %f1205, %f1208, %f1207;
	mul.f32 	%f1210, %f1209, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1211, %f1210;
	add.f32 	%f1212, %f1205, 0f00000000;
	ex2.approx.f32 	%f1213, %f1212;
	mul.f32 	%f1214, %f1211, %f1213;
	setp.lt.f32	%p274, %f1203, 0fC2D20000;
	selp.f32	%f1215, 0f00000000, %f1214, %p274;
	setp.gt.f32	%p275, %f1203, 0f42D20000;
	selp.f32	%f1931, 0f7F800000, %f1215, %p275;
	setp.eq.f32	%p276, %f1931, 0f7F800000;
	@%p276 bra 	BB4_210;

	fma.rn.f32 	%f1931, %f1931, %f288, %f1931;

BB4_210:
	setp.geu.f32	%p348, %f224, 0f00000000;
	mov.b32 	 %r381, %f1931;
	xor.b32  	%r382, %r381, -2147483648;
	mov.b32 	 %f1216, %r382;
	selp.f32	%f292, %f1216, %f1931, %p16;
	setp.eq.f32	%p277, %f224, 0f00000000;
	selp.f32	%f1932, %f232, %f292, %p277;
	@%p348 bra 	BB4_212;

	mov.f32 	%f1791, 0f40000000;
	cvt.rzi.f32.f32	%f1218, %f1791;
	setp.neu.f32	%p278, %f1218, 0f40000000;
	selp.f32	%f1932, 0f7FFFFFFF, %f292, %p278;

BB4_212:
	abs.f32 	%f1802, %f224;
	mov.f32 	%f1801, 0f00000000;
	mov.f32 	%f1800, 0f3DAAAABD;
	mov.f32 	%f1799, 0f3C4CAF63;
	mov.f32 	%f1798, 0f3B18F0FE;
	mov.f32 	%f1797, 0fB5BFBE8E;
	mov.f32 	%f1796, 0fBF317200;
	add.f32 	%f1795, %f1802, 0f40000000;
	mov.b32 	 %r442, %f1795;
	selp.f32	%f1794, 0fFF800000, 0f7F800000, %p16;
	add.f32 	%f1793, %f224, 0f40000000;
	mov.f32 	%f1792, 0f40000000;
	setp.gtu.f32	%p279, %f1802, 0f7F800000;
	selp.f32	%f1221, %f1793, %f1932, %p279;
	setp.neu.f32	%p280, %f1802, 0f7F800000;
	selp.f32	%f1222, %f1221, %f1794, %p280;
	setp.gt.s32	%p281, %r442, 2139095039;
	selp.f32	%f1223, %f1222, %f1932, %p281;
	mul.f32 	%f1224, %f1223, 0fBF000000;
	setp.eq.f32	%p282, %f224, 0f3F800000;
	selp.f32	%f1225, 0fBF000000, %f1224, %p282;
	mul.f32 	%f1226, %f1225, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1227, %f1226;
	fma.rn.f32 	%f1229, %f1227, %f1796, %f1225;
	fma.rn.f32 	%f1231, %f1227, %f1797, %f1229;
	mul.f32 	%f1232, %f1231, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1233, %f1232;
	add.f32 	%f1234, %f1227, 0f00000000;
	ex2.approx.f32 	%f1235, %f1234;
	mul.f32 	%f1236, %f1233, %f1235;
	setp.lt.f32	%p283, %f1225, 0fC2D20000;
	selp.f32	%f1237, 0f00000000, %f1236, %p283;
	setp.gt.f32	%p284, %f1225, 0f42D20000;
	selp.f32	%f296, 0f7F800000, %f1237, %p284;
	// inline asm
	rcp.approx.ftz.f32 %f1219,%f238;
	// inline asm
	mul.f32 	%f1238, %f1219, %f239;
	mul.f32 	%f1239, %f1238, %f1238;
	fma.rn.f32 	%f1242, %f1798, %f1239, %f1799;
	fma.rn.f32 	%f1244, %f1242, %f1239, %f1800;
	mul.rn.f32 	%f1245, %f1244, %f1239;
	mul.rn.f32 	%f1246, %f1245, %f1238;
	sub.f32 	%f1247, %f237, %f1238;
	neg.f32 	%f1248, %f1238;
	add.f32 	%f1249, %f1247, %f1247;
	fma.rn.f32 	%f1250, %f1248, %f237, %f1249;
	mul.rn.f32 	%f1251, %f1219, %f1250;
	add.f32 	%f1252, %f1246, %f1238;
	sub.f32 	%f1253, %f1238, %f1252;
	add.f32 	%f1254, %f1246, %f1253;
	add.f32 	%f1255, %f1251, %f1254;
	add.f32 	%f1256, %f1252, %f1255;
	sub.f32 	%f1257, %f1252, %f1256;
	add.f32 	%f1258, %f1255, %f1257;
	add.f32 	%f1259, %f240, %f1256;
	sub.f32 	%f1260, %f240, %f1259;
	add.f32 	%f1261, %f1256, %f1260;
	add.f32 	%f1262, %f1258, %f1261;
	add.f32 	%f1263, %f241, %f1262;
	add.f32 	%f1264, %f1259, %f1263;
	sub.f32 	%f1265, %f1259, %f1264;
	add.f32 	%f1266, %f1263, %f1265;
	mul.rn.f32 	%f1268, %f1792, %f1264;
	neg.f32 	%f1269, %f1268;
	fma.rn.f32 	%f1270, %f1792, %f1264, %f1269;
	fma.rn.f32 	%f1271, %f1792, %f1266, %f1270;
	fma.rn.f32 	%f1273, %f1801, %f1264, %f1271;
	add.rn.f32 	%f1274, %f1268, %f1273;
	neg.f32 	%f1275, %f1274;
	add.rn.f32 	%f1276, %f1268, %f1275;
	add.rn.f32 	%f1277, %f1276, %f1273;
	mov.b32 	 %r383, %f1274;
	setp.eq.s32	%p285, %r383, 1118925336;
	add.s32 	%r384, %r383, -1;
	mov.b32 	 %f1278, %r384;
	add.f32 	%f1279, %f1277, 0f37000000;
	selp.f32	%f1280, %f1278, %f1274, %p285;
	selp.f32	%f297, %f1279, %f1277, %p285;
	mul.f32 	%f1281, %f1280, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1282, %f1281;
	fma.rn.f32 	%f1283, %f1282, %f1796, %f1280;
	fma.rn.f32 	%f1284, %f1282, %f1797, %f1283;
	mul.f32 	%f1285, %f1284, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1286, %f1285;
	add.f32 	%f1287, %f1282, 0f00000000;
	ex2.approx.f32 	%f1288, %f1287;
	mul.f32 	%f1289, %f1286, %f1288;
	setp.lt.f32	%p286, %f1280, 0fC2D20000;
	selp.f32	%f1290, 0f00000000, %f1289, %p286;
	setp.gt.f32	%p287, %f1280, 0f42D20000;
	selp.f32	%f1933, 0f7F800000, %f1290, %p287;
	setp.eq.f32	%p288, %f1933, 0f7F800000;
	@%p288 bra 	BB4_214;

	fma.rn.f32 	%f1933, %f1933, %f297, %f1933;

BB4_214:
	setp.geu.f32	%p349, %f235, 0f00000000;
	mov.b32 	 %r385, %f1933;
	xor.b32  	%r386, %r385, -2147483648;
	mov.b32 	 %f1291, %r386;
	selp.f32	%f301, %f1291, %f1933, %p17;
	setp.eq.f32	%p289, %f235, 0f00000000;
	selp.f32	%f1934, %f242, %f301, %p289;
	@%p349 bra 	BB4_216;

	mov.f32 	%f1803, 0f40000000;
	cvt.rzi.f32.f32	%f1293, %f1803;
	setp.neu.f32	%p290, %f1293, 0f40000000;
	selp.f32	%f1934, 0f7FFFFFFF, %f301, %p290;

BB4_216:
	abs.f32 	%f1816, %f235;
	mov.f32 	%f1815, 0f35BFBE8E;
	mov.f32 	%f1814, 0f3F317200;
	add.f32 	%f1813, %f1816, 0f40000000;
	mov.b32 	 %r443, %f1813;
	selp.f32	%f1812, 0fFF800000, 0f7F800000, %p17;
	add.f32 	%f1811, %f235, 0f40000000;
	mov.f32 	%f1810, 0f00000000;
	mov.f32 	%f1809, 0f3DAAAABD;
	mov.f32 	%f1808, 0f3C4CAF63;
	mov.f32 	%f1807, 0f3B18F0FE;
	mov.f32 	%f1806, 0fB5BFBE8E;
	mov.f32 	%f1805, 0fBF317200;
	mov.f32 	%f1804, 0f40000000;
	setp.gtu.f32	%p291, %f1816, 0f7F800000;
	selp.f32	%f1296, %f1811, %f1934, %p291;
	setp.neu.f32	%p292, %f1816, 0f7F800000;
	selp.f32	%f1297, %f1296, %f1812, %p292;
	setp.gt.s32	%p293, %r443, 2139095039;
	selp.f32	%f1298, %f1297, %f1934, %p293;
	mul.f32 	%f1299, %f1298, 0fBF000000;
	setp.eq.f32	%p294, %f235, 0f3F800000;
	selp.f32	%f1300, 0fBF000000, %f1299, %p294;
	mul.f32 	%f1301, %f1300, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1302, %f1301;
	fma.rn.f32 	%f1304, %f1302, %f1805, %f1300;
	fma.rn.f32 	%f1306, %f1302, %f1806, %f1304;
	mul.f32 	%f1307, %f1306, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1308, %f1307;
	add.f32 	%f1309, %f1302, 0f00000000;
	ex2.approx.f32 	%f1310, %f1309;
	mul.f32 	%f1311, %f1308, %f1310;
	setp.lt.f32	%p295, %f1300, 0fC2D20000;
	selp.f32	%f1312, 0f00000000, %f1311, %p295;
	setp.gt.f32	%p296, %f1300, 0f42D20000;
	selp.f32	%f1313, 0f7F800000, %f1312, %p296;
	sub.f32 	%f1314, %f296, %f1313;
	mul.f32 	%f1315, %f215, %f1314;
	mul.f32 	%f305, %f285, %f1315;
	add.f32 	%f1316, %f273, 0f3F800000;
	sub.f32 	%f1317, %f1316, %f1912;
	div.rn.f32 	%f306, %f1317, %f380;
	abs.f32 	%f307, %f306;
	setp.lt.f32	%p297, %f307, 0f00800000;
	mul.f32 	%f1318, %f307, 0f4B800000;
	selp.f32	%f1319, 0fC3170000, 0fC2FE0000, %p297;
	selp.f32	%f1320, %f1318, %f307, %p297;
	mov.b32 	 %r387, %f1320;
	and.b32  	%r388, %r387, 8388607;
	or.b32  	%r389, %r388, 1065353216;
	mov.b32 	 %f1321, %r389;
	shr.u32 	%r390, %r387, 23;
	cvt.rn.f32.u32	%f1322, %r390;
	add.f32 	%f1323, %f1319, %f1322;
	setp.gt.f32	%p298, %f1321, 0f3FB504F3;
	mul.f32 	%f1324, %f1321, 0f3F000000;
	add.f32 	%f1325, %f1323, 0f3F800000;
	selp.f32	%f1326, %f1324, %f1321, %p298;
	selp.f32	%f1327, %f1325, %f1323, %p298;
	add.f32 	%f1328, %f1326, 0fBF800000;
	add.f32 	%f1295, %f1326, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1294,%f1295;
	// inline asm
	add.f32 	%f1329, %f1328, %f1328;
	mul.f32 	%f1330, %f1294, %f1329;
	mul.f32 	%f1331, %f1330, %f1330;
	fma.rn.f32 	%f1334, %f1807, %f1331, %f1808;
	fma.rn.f32 	%f1336, %f1334, %f1331, %f1809;
	mul.rn.f32 	%f1337, %f1336, %f1331;
	mul.rn.f32 	%f1338, %f1337, %f1330;
	sub.f32 	%f1339, %f1328, %f1330;
	neg.f32 	%f1340, %f1330;
	add.f32 	%f1341, %f1339, %f1339;
	fma.rn.f32 	%f1342, %f1340, %f1328, %f1341;
	mul.rn.f32 	%f1343, %f1294, %f1342;
	add.f32 	%f1344, %f1338, %f1330;
	sub.f32 	%f1345, %f1330, %f1344;
	add.f32 	%f1346, %f1338, %f1345;
	add.f32 	%f1347, %f1343, %f1346;
	add.f32 	%f1348, %f1344, %f1347;
	sub.f32 	%f1349, %f1344, %f1348;
	add.f32 	%f1350, %f1347, %f1349;
	mul.rn.f32 	%f1352, %f1327, %f1814;
	mul.rn.f32 	%f1354, %f1327, %f1815;
	add.f32 	%f1355, %f1352, %f1348;
	sub.f32 	%f1356, %f1352, %f1355;
	add.f32 	%f1357, %f1348, %f1356;
	add.f32 	%f1358, %f1350, %f1357;
	add.f32 	%f1359, %f1354, %f1358;
	add.f32 	%f1360, %f1355, %f1359;
	sub.f32 	%f1361, %f1355, %f1360;
	add.f32 	%f1362, %f1359, %f1361;
	mul.rn.f32 	%f1364, %f1804, %f1360;
	neg.f32 	%f1365, %f1364;
	fma.rn.f32 	%f1366, %f1804, %f1360, %f1365;
	fma.rn.f32 	%f1367, %f1804, %f1362, %f1366;
	fma.rn.f32 	%f1369, %f1810, %f1360, %f1367;
	add.rn.f32 	%f1370, %f1364, %f1369;
	neg.f32 	%f1371, %f1370;
	add.rn.f32 	%f1372, %f1364, %f1371;
	add.rn.f32 	%f1373, %f1372, %f1369;
	mov.b32 	 %r391, %f1370;
	setp.eq.s32	%p299, %r391, 1118925336;
	add.s32 	%r392, %r391, -1;
	mov.b32 	 %f1374, %r392;
	add.f32 	%f1375, %f1373, 0f37000000;
	selp.f32	%f1376, %f1374, %f1370, %p299;
	selp.f32	%f308, %f1375, %f1373, %p299;
	mul.f32 	%f1377, %f1376, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1378, %f1377;
	fma.rn.f32 	%f1379, %f1378, %f1805, %f1376;
	fma.rn.f32 	%f1380, %f1378, %f1806, %f1379;
	mul.f32 	%f1381, %f1380, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1382, %f1381;
	add.f32 	%f1383, %f1378, 0f00000000;
	ex2.approx.f32 	%f1384, %f1383;
	mul.f32 	%f1385, %f1382, %f1384;
	setp.lt.f32	%p300, %f1376, 0fC2D20000;
	selp.f32	%f1386, 0f00000000, %f1385, %p300;
	setp.gt.f32	%p301, %f1376, 0f42D20000;
	selp.f32	%f1935, 0f7F800000, %f1386, %p301;
	setp.eq.f32	%p302, %f1935, 0f7F800000;
	@%p302 bra 	BB4_218;

	fma.rn.f32 	%f1935, %f1935, %f308, %f1935;

BB4_218:
	setp.lt.f32	%p303, %f306, 0f00000000;
	and.pred  	%p20, %p303, %p258;
	mov.b32 	 %r393, %f1935;
	xor.b32  	%r394, %r393, -2147483648;
	mov.b32 	 %f1387, %r394;
	selp.f32	%f1937, %f1387, %f1935, %p20;
	setp.eq.f32	%p305, %f306, 0f00000000;
	@%p305 bra 	BB4_221;
	bra.uni 	BB4_219;

BB4_221:
	add.f32 	%f1390, %f306, %f306;
	selp.f32	%f1937, %f1390, 0f00000000, %p258;
	bra.uni 	BB4_222;

BB4_219:
	setp.geu.f32	%p306, %f306, 0f00000000;
	@%p306 bra 	BB4_222;

	mov.f32 	%f1829, 0f40000000;
	cvt.rzi.f32.f32	%f1389, %f1829;
	setp.neu.f32	%p307, %f1389, 0f40000000;
	selp.f32	%f1937, 0f7FFFFFFF, %f1937, %p307;

BB4_222:
	abs.f32 	%f1766, %f306;
	add.f32 	%f1391, %f1766, 0f40000000;
	mov.b32 	 %r395, %f1391;
	setp.lt.s32	%p309, %r395, 2139095040;
	@%p309 bra 	BB4_227;

	abs.f32 	%f1827, %f306;
	setp.gtu.f32	%p310, %f1827, 0f7F800000;
	@%p310 bra 	BB4_226;
	bra.uni 	BB4_224;

BB4_226:
	add.f32 	%f1937, %f306, 0f40000000;
	bra.uni 	BB4_227;

BB4_224:
	abs.f32 	%f1828, %f306;
	setp.neu.f32	%p311, %f1828, 0f7F800000;
	@%p311 bra 	BB4_227;

	selp.f32	%f1937, 0fFF800000, 0f7F800000, %p20;

BB4_227:
	mov.f32 	%f1777, 0f35BFBE8E;
	mov.f32 	%f1776, 0f3F317200;
	mov.f32 	%f1775, 0f00000000;
	mov.f32 	%f1774, 0f3DAAAABD;
	mov.f32 	%f1773, 0f3C4CAF63;
	mov.f32 	%f1772, 0f3B18F0FE;
	mov.f32 	%f1771, 0fB5BFBE8E;
	mov.f32 	%f1770, 0fBF317200;
	mov.f32 	%f1769, 0f40000000;
	cvt.rn.f32.s32	%f1768, %r460;
	sub.f32 	%f1767, %f1768, %f1912;
	mul.f32 	%f1394, %f1937, 0fBF000000;
	setp.eq.f32	%p312, %f306, 0f3F800000;
	selp.f32	%f1395, 0fBF000000, %f1394, %p312;
	mul.f32 	%f1396, %f1395, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1397, %f1396;
	fma.rn.f32 	%f1399, %f1397, %f1770, %f1395;
	fma.rn.f32 	%f1401, %f1397, %f1771, %f1399;
	mul.f32 	%f1402, %f1401, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1403, %f1402;
	add.f32 	%f1404, %f1397, 0f00000000;
	ex2.approx.f32 	%f1405, %f1404;
	mul.f32 	%f1406, %f1403, %f1405;
	setp.lt.f32	%p313, %f1395, 0fC2D20000;
	selp.f32	%f1407, 0f00000000, %f1406, %p313;
	setp.gt.f32	%p314, %f1395, 0f42D20000;
	selp.f32	%f319, 0f7F800000, %f1407, %p314;
	div.rn.f32 	%f320, %f1767, %f380;
	abs.f32 	%f321, %f320;
	setp.lt.f32	%p315, %f321, 0f00800000;
	mul.f32 	%f1408, %f321, 0f4B800000;
	selp.f32	%f1409, 0fC3170000, 0fC2FE0000, %p315;
	selp.f32	%f1410, %f1408, %f321, %p315;
	mov.b32 	 %r396, %f1410;
	and.b32  	%r397, %r396, 8388607;
	or.b32  	%r398, %r397, 1065353216;
	mov.b32 	 %f1411, %r398;
	shr.u32 	%r399, %r396, 23;
	cvt.rn.f32.u32	%f1412, %r399;
	add.f32 	%f1413, %f1409, %f1412;
	setp.gt.f32	%p316, %f1411, 0f3FB504F3;
	mul.f32 	%f1414, %f1411, 0f3F000000;
	add.f32 	%f1415, %f1413, 0f3F800000;
	selp.f32	%f1416, %f1414, %f1411, %p316;
	selp.f32	%f1417, %f1415, %f1413, %p316;
	add.f32 	%f1418, %f1416, 0fBF800000;
	add.f32 	%f1393, %f1416, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1392,%f1393;
	// inline asm
	add.f32 	%f1419, %f1418, %f1418;
	mul.f32 	%f1420, %f1392, %f1419;
	mul.f32 	%f1421, %f1420, %f1420;
	fma.rn.f32 	%f1424, %f1772, %f1421, %f1773;
	fma.rn.f32 	%f1426, %f1424, %f1421, %f1774;
	mul.rn.f32 	%f1427, %f1426, %f1421;
	mul.rn.f32 	%f1428, %f1427, %f1420;
	sub.f32 	%f1429, %f1418, %f1420;
	neg.f32 	%f1430, %f1420;
	add.f32 	%f1431, %f1429, %f1429;
	fma.rn.f32 	%f1432, %f1430, %f1418, %f1431;
	mul.rn.f32 	%f1433, %f1392, %f1432;
	add.f32 	%f1434, %f1428, %f1420;
	sub.f32 	%f1435, %f1420, %f1434;
	add.f32 	%f1436, %f1428, %f1435;
	add.f32 	%f1437, %f1433, %f1436;
	add.f32 	%f1438, %f1434, %f1437;
	sub.f32 	%f1439, %f1434, %f1438;
	add.f32 	%f1440, %f1437, %f1439;
	mul.rn.f32 	%f1442, %f1417, %f1776;
	mul.rn.f32 	%f1444, %f1417, %f1777;
	add.f32 	%f1445, %f1442, %f1438;
	sub.f32 	%f1446, %f1442, %f1445;
	add.f32 	%f1447, %f1438, %f1446;
	add.f32 	%f1448, %f1440, %f1447;
	add.f32 	%f1449, %f1444, %f1448;
	add.f32 	%f1450, %f1445, %f1449;
	sub.f32 	%f1451, %f1445, %f1450;
	add.f32 	%f1452, %f1449, %f1451;
	mul.rn.f32 	%f1454, %f1769, %f1450;
	neg.f32 	%f1455, %f1454;
	fma.rn.f32 	%f1456, %f1769, %f1450, %f1455;
	fma.rn.f32 	%f1457, %f1769, %f1452, %f1456;
	fma.rn.f32 	%f1459, %f1775, %f1450, %f1457;
	add.rn.f32 	%f1460, %f1454, %f1459;
	neg.f32 	%f1461, %f1460;
	add.rn.f32 	%f1462, %f1454, %f1461;
	add.rn.f32 	%f1463, %f1462, %f1459;
	mov.b32 	 %r400, %f1460;
	setp.eq.s32	%p317, %r400, 1118925336;
	add.s32 	%r401, %r400, -1;
	mov.b32 	 %f1464, %r401;
	add.f32 	%f1465, %f1463, 0f37000000;
	selp.f32	%f1466, %f1464, %f1460, %p317;
	selp.f32	%f322, %f1465, %f1463, %p317;
	mul.f32 	%f1467, %f1466, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1468, %f1467;
	fma.rn.f32 	%f1469, %f1468, %f1770, %f1466;
	fma.rn.f32 	%f1470, %f1468, %f1771, %f1469;
	mul.f32 	%f1471, %f1470, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1472, %f1471;
	add.f32 	%f1473, %f1468, 0f00000000;
	ex2.approx.f32 	%f1474, %f1473;
	mul.f32 	%f1475, %f1472, %f1474;
	setp.lt.f32	%p318, %f1466, 0fC2D20000;
	selp.f32	%f1476, 0f00000000, %f1475, %p318;
	setp.gt.f32	%p319, %f1466, 0f42D20000;
	selp.f32	%f1938, 0f7F800000, %f1476, %p319;
	setp.eq.f32	%p320, %f1938, 0f7F800000;
	@%p320 bra 	BB4_229;

	fma.rn.f32 	%f1938, %f1938, %f322, %f1938;

BB4_229:
	setp.lt.f32	%p321, %f320, 0f00000000;
	and.pred  	%p21, %p321, %p258;
	mov.b32 	 %r402, %f1938;
	xor.b32  	%r403, %r402, -2147483648;
	mov.b32 	 %f1477, %r403;
	selp.f32	%f1940, %f1477, %f1938, %p21;
	setp.eq.f32	%p323, %f320, 0f00000000;
	@%p323 bra 	BB4_232;
	bra.uni 	BB4_230;

BB4_232:
	add.f32 	%f1480, %f320, %f320;
	selp.f32	%f1940, %f1480, 0f00000000, %p258;
	bra.uni 	BB4_233;

BB4_230:
	setp.geu.f32	%p324, %f320, 0f00000000;
	@%p324 bra 	BB4_233;

	mov.f32 	%f1826, 0f40000000;
	cvt.rzi.f32.f32	%f1479, %f1826;
	setp.neu.f32	%p325, %f1479, 0f40000000;
	selp.f32	%f1940, 0f7FFFFFFF, %f1940, %p325;

BB4_233:
	add.f32 	%f1481, %f321, 0f40000000;
	mov.b32 	 %r404, %f1481;
	setp.lt.s32	%p327, %r404, 2139095040;
	@%p327 bra 	BB4_238;

	setp.gtu.f32	%p328, %f321, 0f7F800000;
	@%p328 bra 	BB4_237;
	bra.uni 	BB4_235;

BB4_237:
	add.f32 	%f1940, %f320, 0f40000000;
	bra.uni 	BB4_238;

BB4_235:
	setp.neu.f32	%p329, %f321, 0f7F800000;
	@%p329 bra 	BB4_238;

	selp.f32	%f1940, 0fFF800000, 0f7F800000, %p21;

BB4_238:
	mov.f32 	%f1779, 0fB5BFBE8E;
	mov.f32 	%f1778, 0fBF317200;
	mul.f32 	%f1482, %f1940, 0fBF000000;
	setp.eq.f32	%p330, %f320, 0f3F800000;
	selp.f32	%f1483, 0fBF000000, %f1482, %p330;
	mul.f32 	%f1484, %f1483, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1485, %f1484;
	fma.rn.f32 	%f1487, %f1485, %f1778, %f1483;
	fma.rn.f32 	%f1489, %f1485, %f1779, %f1487;
	mul.f32 	%f1490, %f1489, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1491, %f1490;
	add.f32 	%f1492, %f1485, 0f00000000;
	ex2.approx.f32 	%f1493, %f1492;
	mul.f32 	%f1494, %f1491, %f1493;
	setp.lt.f32	%p331, %f1483, 0fC2D20000;
	selp.f32	%f1495, 0f00000000, %f1494, %p331;
	setp.gt.f32	%p332, %f1483, 0f42D20000;
	selp.f32	%f1496, 0f7F800000, %f1495, %p332;
	sub.f32 	%f1497, %f319, %f1496;
	mul.f32 	%f1498, %f215, %f1497;
	mul.f32 	%f1499, %f272, %f1498;
	mul.f32 	%f1500, %f305, %f305;
	add.f32 	%f333, %f1909, %f286;
	div.rn.f32 	%f1501, %f1500, %f333;
	add.f32 	%f1925, %f1501, %f1925;
	mul.f32 	%f1502, %f1499, %f305;
	div.rn.f32 	%f1503, %f1502, %f333;
	add.f32 	%f1924, %f1503, %f1924;
	mul.f32 	%f1504, %f272, %f285;
	mul.f32 	%f1505, %f1504, %f305;
	div.rn.f32 	%f1506, %f1505, %f333;
	add.f32 	%f1923, %f1506, %f1923;
	div.rn.f32 	%f1507, %f305, %f333;
	add.f32 	%f1922, %f1507, %f1922;
	mul.f32 	%f1508, %f1499, %f1499;
	div.rn.f32 	%f1509, %f1508, %f333;
	add.f32 	%f1921, %f1509, %f1921;
	mul.f32 	%f1510, %f1504, %f1499;
	div.rn.f32 	%f1511, %f1510, %f333;
	add.f32 	%f1920, %f1511, %f1920;
	div.rn.f32 	%f1512, %f1499, %f333;
	add.f32 	%f1919, %f1512, %f1919;
	mul.f32 	%f1513, %f1504, %f1504;
	div.rn.f32 	%f1514, %f1513, %f333;
	add.f32 	%f1918, %f1514, %f1918;
	div.rn.f32 	%f1515, %f1504, %f333;
	add.f32 	%f1917, %f1515, %f1917;
	rcp.rn.f32 	%f1516, %f333;
	add.f32 	%f1916, %f1516, %f1916;
	setp.leu.f32	%p333, %f333, 0f00000000;
	@%p333 bra 	BB4_247;

	add.f32 	%f344, %f1909, %f287;
	setp.gt.f32	%p334, %f344, 0f00000000;
	@%p334 bra 	BB4_241;
	bra.uni 	BB4_240;

BB4_241:
	setp.lt.f32	%p335, %f333, 0f00800000;
	mul.f32 	%f1518, %f333, 0f4B000000;
	selp.f32	%f346, %f1518, %f333, %p335;
	selp.f32	%f1519, 0fC1B80000, 0f00000000, %p335;
	mov.b32 	 %r405, %f346;
	add.s32 	%r406, %r405, -1059760811;
	and.b32  	%r407, %r406, -8388608;
	sub.s32 	%r408, %r405, %r407;
	mov.b32 	 %f1520, %r408;
	cvt.rn.f32.s32	%f1521, %r407;
	mov.f32 	%f1522, 0f34000000;
	fma.rn.f32 	%f1523, %f1521, %f1522, %f1519;
	add.f32 	%f1524, %f1520, 0fBF800000;
	mov.f32 	%f1525, 0f3E1039F6;
	mov.f32 	%f1526, 0fBE055027;
	fma.rn.f32 	%f1527, %f1526, %f1524, %f1525;
	mov.f32 	%f1528, 0fBDF8CDCC;
	fma.rn.f32 	%f1529, %f1527, %f1524, %f1528;
	mov.f32 	%f1530, 0f3E0F2955;
	fma.rn.f32 	%f1531, %f1529, %f1524, %f1530;
	mov.f32 	%f1532, 0fBE2AD8B9;
	fma.rn.f32 	%f1533, %f1531, %f1524, %f1532;
	mov.f32 	%f1534, 0f3E4CED0B;
	fma.rn.f32 	%f1535, %f1533, %f1524, %f1534;
	mov.f32 	%f1536, 0fBE7FFF22;
	fma.rn.f32 	%f1537, %f1535, %f1524, %f1536;
	mov.f32 	%f1538, 0f3EAAAA78;
	fma.rn.f32 	%f1539, %f1537, %f1524, %f1538;
	mov.f32 	%f1540, 0fBF000000;
	fma.rn.f32 	%f1541, %f1539, %f1524, %f1540;
	mul.f32 	%f1542, %f1524, %f1541;
	fma.rn.f32 	%f1543, %f1542, %f1524, %f1524;
	mov.f32 	%f1544, 0f3F317218;
	fma.rn.f32 	%f1941, %f1523, %f1544, %f1543;
	setp.lt.u32	%p336, %r405, 2139095040;
	@%p336 bra 	BB4_243;

	mov.f32 	%f1545, 0f7F800000;
	fma.rn.f32 	%f1941, %f346, %f1545, %f1545;

BB4_243:
	setp.eq.f32	%p337, %f346, 0f00000000;
	selp.f32	%f1546, 0fFF800000, %f1941, %p337;
	mul.f32 	%f1547, %f344, %f1546;
	sub.f32 	%f350, %f1547, %f286;
	mul.f32 	%f1548, %f344, 0f4B000000;
	setp.lt.f32	%p338, %f344, 0f00800000;
	selp.f32	%f351, %f1548, %f344, %p338;
	selp.f32	%f1549, 0fC1B80000, 0f00000000, %p338;
	mov.b32 	 %r409, %f351;
	add.s32 	%r410, %r409, -1059760811;
	and.b32  	%r411, %r410, -8388608;
	sub.s32 	%r412, %r409, %r411;
	mov.b32 	 %f1550, %r412;
	cvt.rn.f32.s32	%f1551, %r411;
	fma.rn.f32 	%f1553, %f1551, %f1522, %f1549;
	add.f32 	%f1554, %f1550, 0fBF800000;
	fma.rn.f32 	%f1557, %f1526, %f1554, %f1525;
	fma.rn.f32 	%f1559, %f1557, %f1554, %f1528;
	fma.rn.f32 	%f1561, %f1559, %f1554, %f1530;
	fma.rn.f32 	%f1563, %f1561, %f1554, %f1532;
	fma.rn.f32 	%f1565, %f1563, %f1554, %f1534;
	fma.rn.f32 	%f1567, %f1565, %f1554, %f1536;
	fma.rn.f32 	%f1569, %f1567, %f1554, %f1538;
	fma.rn.f32 	%f1571, %f1569, %f1554, %f1540;
	mul.f32 	%f1572, %f1554, %f1571;
	fma.rn.f32 	%f1573, %f1572, %f1554, %f1554;
	fma.rn.f32 	%f1942, %f1553, %f1544, %f1573;
	setp.lt.u32	%p339, %r409, 2139095040;
	@%p339 bra 	BB4_245;

	mov.f32 	%f1575, 0f7F800000;
	fma.rn.f32 	%f1942, %f351, %f1575, %f1575;

BB4_245:
	setp.eq.f32	%p340, %f351, 0f00000000;
	selp.f32	%f1576, 0fFF800000, %f1942, %p340;
	mul.f32 	%f1577, %f344, %f1576;
	sub.f32 	%f1578, %f350, %f1577;
	add.f32 	%f1943, %f287, %f1578;
	bra.uni 	BB4_246;

BB4_240:
	neg.f32 	%f1517, %f286;
	sub.f32 	%f1943, %f1517, %f1909;

BB4_246:
	add.f32 	%f1926, %f1926, %f1943;

BB4_247:
	add.s32 	%r460, %r460, 1;
	setp.lt.s32	%p341, %r460, %r80;
	@%p341 bra 	BB4_196;

	st.local.v4.f32 	[%rd2], {%f1925, %f1924, %f1923, %f1922};
	st.local.v4.f32 	[%rd2+16], {%f1924, %f1921, %f1920, %f1919};
	st.local.v4.f32 	[%rd2+32], {%f1923, %f1920, %f1918, %f1917};
	st.local.v4.f32 	[%rd2+48], {%f1922, %f1919, %f1917, %f1916};
	add.s32 	%r459, %r459, 1;
	setp.lt.s32	%p342, %r459, %r80;
	@%p342 bra 	BB4_195;

BB4_249:
	mov.f32 	%f1946, 0f00000000;
	ld.local.v4.f32 	{%f1580, %f1581, %f1582, %f1583}, [%rd2];
	rcp.rn.f32 	%f360, %f1580;
	mul.f32 	%f361, %f360, %f1581;
	st.local.f32 	[%rd2+4], %f361;
	mul.f32 	%f362, %f360, %f1582;
	mul.f32 	%f363, %f360, %f1583;
	st.local.v2.f32 	[%rd2+8], {%f362, %f363};
	ld.local.v4.f32 	{%f1588, %f1589, %f1590, %f1591}, [%rd2+16];
	ld.local.f32 	%f1596, [%rd2+4];
	fma.rn.f32 	%f1597, %f1596, %f1588, 0f00000000;
	sub.f32 	%f1598, %f1589, %f1597;
	ld.local.f32 	%f364, [%rd2+16];
	st.local.f32 	[%rd2+20], %f1598;
	fma.rn.f32 	%f1599, %f362, %f364, 0f00000000;
	rcp.rn.f32 	%f365, %f1598;
	sub.f32 	%f1600, %f1590, %f1599;
	mul.f32 	%f366, %f365, %f1600;
	fma.rn.f32 	%f1601, %f363, %f364, 0f00000000;
	sub.f32 	%f1602, %f1591, %f1601;
	mul.f32 	%f367, %f365, %f1602;
	st.local.v2.f32 	[%rd2+24], {%f366, %f367};
	ld.local.v2.f32 	{%f1603, %f1604}, [%rd2+32];
	ld.local.f32 	%f1607, [%rd2+4];
	fma.rn.f32 	%f1608, %f1607, %f1603, 0f00000000;
	sub.f32 	%f368, %f1604, %f1608;
	st.local.f32 	[%rd2+36], %f368;
	add.s64 	%rd93, %rd2, 32;
	add.s64 	%rd92, %rd2, 8;
	mov.u32 	%r461, -1;

BB4_250:
	ld.local.f32 	%f1609, [%rd93];
	ld.local.f32 	%f1610, [%rd92];
	fma.rn.f32 	%f1946, %f1610, %f1609, %f1946;
	add.s64 	%rd93, %rd93, 4;
	add.s64 	%rd92, %rd92, 16;
	add.s32 	%r461, %r461, 1;
	setp.lt.s32	%p343, %r461, 1;
	@%p343 bra 	BB4_250;

	ld.local.v4.f32 	{%f1612, %f1613, %f1614, %f1615}, [%rd2+32];
	fma.rn.f32 	%f1616, %f363, %f1612, 0f00000000;
	fma.rn.f32 	%f1617, %f367, %f368, %f1616;
	sub.f32 	%f1619, %f1614, %f1946;
	rcp.rn.f32 	%f372, %f1619;
	sub.f32 	%f1621, %f1615, %f1617;
	mul.f32 	%f373, %f372, %f1621;
	ld.local.f32 	%f1622, [%rd2+4];
	st.local.v2.f32 	[%rd2+40], {%f1619, %f373};
	ld.local.v2.f32 	{%f1623, %f1624}, [%rd2+48];
	fma.rn.f32 	%f1627, %f1622, %f1623, 0f00000000;
	sub.f32 	%f374, %f1624, %f1627;
	st.local.f32 	[%rd2+52], %f374;
	add.s64 	%rd95, %rd2, 48;
	add.s64 	%rd94, %rd2, 8;
	mov.f32 	%f1947, 0f00000000;
	mov.u32 	%r462, -1;

BB4_252:
	ld.local.f32 	%f1628, [%rd95];
	ld.local.f32 	%f1629, [%rd94];
	fma.rn.f32 	%f1947, %f1629, %f1628, %f1947;
	add.s64 	%rd95, %rd95, 4;
	add.s64 	%rd94, %rd94, 16;
	add.s32 	%r462, %r462, 1;
	setp.lt.s32	%p344, %r462, 1;
	@%p344 bra 	BB4_252;

	ld.local.f32 	%f1631, [%rd2+56];
	sub.f32 	%f377, %f1631, %f1947;
	st.local.f32 	[%rd2+56], %f377;
	add.s64 	%rd97, %rd2, 48;
	add.s64 	%rd96, %rd2, 12;
	mov.f32 	%f1948, 0f00000000;
	mov.u32 	%r463, -1;

BB4_254:
	ld.local.f32 	%f1632, [%rd97];
	ld.local.f32 	%f1633, [%rd96];
	fma.rn.f32 	%f1948, %f1633, %f1632, %f1948;
	add.s64 	%rd97, %rd97, 4;
	add.s64 	%rd96, %rd96, 16;
	add.s32 	%r463, %r463, 1;
	setp.lt.s32	%p345, %r463, 2;
	@%p345 bra 	BB4_254;

	mov.u32 	%r438, %tid.x;
	mov.u32 	%r437, %ctaid.x;
	mov.u32 	%r436, %ntid.x;
	mad.lo.s32 	%r435, %r436, %r437, %r438;
	ld.param.u64 	%rd90, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_9];
	ld.param.u64 	%rd89, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_8];
	ld.param.u32 	%r421, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	ld.param.u64 	%rd87, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_7];
	ld.local.v4.f32 	{%f1634, %f1635, %f1636, %f1637}, [%rd2+48];
	sub.f32 	%f1640, %f1637, %f1948;
	st.local.f32 	[%rd2+60], %f1640;
	add.f32 	%f1641, %f361, 0f00000000;
	mov.f32 	%f1642, 0f00000000;
	sub.f32 	%f1643, %f1642, %f1641;
	add.f32 	%f1644, %f362, 0f00000000;
	fma.rn.f32 	%f1645, %f366, %f1643, %f1644;
	sub.f32 	%f1646, %f1642, %f1645;
	add.f32 	%f1647, %f363, 0f00000000;
	fma.rn.f32 	%f1648, %f367, %f1643, %f1647;
	fma.rn.f32 	%f1649, %f373, %f1646, %f1648;
	sub.f32 	%f1650, %f1642, %f1649;
	div.rn.f32 	%f1651, %f1650, %f1640;
	fma.rn.f32 	%f1652, %f377, %f1651, 0f00000000;
	sub.f32 	%f1653, %f1646, %f1652;
	mul.f32 	%f1654, %f372, %f1653;
	fma.rn.f32 	%f1655, %f368, %f1654, 0f00000000;
	fma.rn.f32 	%f1656, %f374, %f1651, %f1655;
	sub.f32 	%f1657, %f1643, %f1656;
	mul.f32 	%f1658, %f365, %f1657;
	fma.rn.f32 	%f1659, %f364, %f1658, 0f00000000;
	fma.rn.f32 	%f1660, %f1612, %f1654, %f1659;
	fma.rn.f32 	%f1661, %f1634, %f1651, %f1660;
	mov.f32 	%f1662, 0f3F800000;
	sub.f32 	%f1663, %f1662, %f1661;
	mul.f32 	%f1664, %f360, %f1663;
	fma.rn.f32 	%f1665, %f361, 0f00000000, 0f00000000;
	sub.f32 	%f1666, %f1662, %f1665;
	fma.rn.f32 	%f1667, %f362, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1668, %f366, %f1666, %f1667;
	sub.f32 	%f1669, %f1642, %f1668;
	fma.rn.f32 	%f1670, %f363, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1671, %f367, %f1666, %f1670;
	fma.rn.f32 	%f1672, %f373, %f1669, %f1671;
	sub.f32 	%f1673, %f1642, %f1672;
	div.rn.f32 	%f1674, %f1673, %f1640;
	fma.rn.f32 	%f1675, %f377, %f1674, 0f00000000;
	sub.f32 	%f1676, %f1669, %f1675;
	mul.f32 	%f1677, %f372, %f1676;
	fma.rn.f32 	%f1678, %f368, %f1677, 0f00000000;
	fma.rn.f32 	%f1679, %f374, %f1674, %f1678;
	sub.f32 	%f1680, %f1666, %f1679;
	mul.f32 	%f1681, %f365, %f1680;
	sub.f32 	%f1682, %f1642, %f1665;
	fma.rn.f32 	%f1683, %f366, %f1682, %f1667;
	sub.f32 	%f1684, %f1662, %f1683;
	fma.rn.f32 	%f1685, %f367, %f1682, %f1670;
	fma.rn.f32 	%f1686, %f373, %f1684, %f1685;
	sub.f32 	%f1687, %f1642, %f1686;
	div.rn.f32 	%f1688, %f1687, %f1640;
	fma.rn.f32 	%f1689, %f377, %f1688, 0f00000000;
	sub.f32 	%f1690, %f1684, %f1689;
	mul.f32 	%f1691, %f372, %f1690;
	sub.f32 	%f1692, %f1642, %f1683;
	fma.rn.f32 	%f1693, %f373, %f1692, %f1685;
	sub.f32 	%f1694, %f1662, %f1693;
	div.rn.f32 	%f1695, %f1694, %f1640;
	cvta.to.global.u64 	%rd73, %rd87;
	mul.wide.s32 	%rd74, %r435, 4;
	add.s64 	%rd75, %rd73, %rd74;
	st.global.f32 	[%rd75], %f1913;
	shl.b32 	%r420, %r421, 2;
	cvt.s64.s32	%rd76, %r420;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.f32 	[%rd77], %f1912;
	add.s64 	%rd78, %rd77, %rd76;
	st.global.f32 	[%rd78], %f1911;
	add.s64 	%rd79, %rd78, %rd76;
	st.global.f32 	[%rd79], %f1856;
	cvta.to.global.u64 	%rd80, %rd89;
	add.s64 	%rd81, %rd80, %rd74;
	st.global.f32 	[%rd81], %f1664;
	add.s64 	%rd82, %rd81, %rd76;
	st.global.f32 	[%rd82], %f1681;
	add.s64 	%rd83, %rd82, %rd76;
	st.global.f32 	[%rd83], %f1691;
	add.s64 	%rd84, %rd83, %rd76;
	st.global.f32 	[%rd84], %f1695;
	cvta.to.global.u64 	%rd85, %rd90;
	add.s64 	%rd86, %rd85, %rd74;
	st.global.f32 	[%rd86], %f1926;

BB4_256:
	ret;
}

	// .globl	_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i
.visible .entry _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i(
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_0,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_1,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_2,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_3,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_4,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_5,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_6,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_7,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_8,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_9,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_10
)
{
	.local .align 4 .b8 	__local_depot5[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<598>;
	.reg .f32 	%f<2769>;
	.reg .b32 	%r<662>;
	.reg .f64 	%fd<464>;
	.reg .b64 	%rd<126>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd51, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_0];
	ld.param.f32 	%f2711, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_3];
	ld.param.u32 	%r109, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_4];
	ld.param.u32 	%r112, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd51;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p31, %r4, %r112;
	@%p31 bra 	BB5_428;

	mov.u32 	%r113, 0;
	mov.u64 	%rd112, %rd2;
	mov.u32 	%r639, %r113;

BB5_2:
	st.local.u32 	[%rd112], %r113;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r639, %r639, 1;
	setp.lt.u32	%p32, %r639, 25;
	@%p32 bra 	BB5_2;

	mul.lo.s32 	%r115, %r109, %r109;
	mul.lo.s32 	%r7, %r115, %r4;
	mov.f32 	%f2641, 0f00000000;
	setp.lt.s32	%p33, %r109, 1;
	mov.f32 	%f2632, %f2641;
	mov.f32 	%f2633, %f2641;
	mov.f32 	%f2634, %f2641;
	@%p33 bra 	BB5_18;

	and.b32  	%r8, %r109, 3;
	shl.b32 	%r9, %r109, 2;
	mov.f32 	%f551, 0f00000000;
	mov.u32 	%r116, 0;
	mov.u32 	%r640, %r116;
	mov.f32 	%f2632, %f551;
	mov.f32 	%f2633, %f551;
	mov.f32 	%f2634, %f551;

BB5_5:
	cvt.rn.f32.s32	%f4, %r640;
	setp.eq.s32	%p34, %r8, 0;
	@%p34 bra 	BB5_6;

	setp.eq.s32	%p35, %r8, 1;
	@%p35 bra 	BB5_8;
	bra.uni 	BB5_9;

BB5_8:
	mov.u32 	%r642, %r116;
	bra.uni 	BB5_13;

BB5_6:
	mov.u32 	%r645, %r116;
	mov.f32 	%f2623, %f2632;
	mov.f32 	%f2624, %f2633;
	mov.f32 	%f2625, %f2634;
	mov.f32 	%f2632, %f551;
	mov.f32 	%f2633, %f551;
	mov.f32 	%f2634, %f551;
	bra.uni 	BB5_14;

BB5_9:
	setp.eq.s32	%p36, %r8, 2;
	@%p36 bra 	BB5_10;
	bra.uni 	BB5_11;

BB5_10:
	mov.u32 	%r641, %r116;
	bra.uni 	BB5_12;

BB5_11:
	add.s32 	%r121, %r640, %r7;
	mul.wide.s32 	%rd59, %r121, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.global.f32 	%f555, [%rd60];
	fma.rn.f32 	%f2634, %f4, %f555, %f2634;
	fma.rn.f32 	%f2633, %f555, 0f00000000, %f2633;
	add.f32 	%f2632, %f2632, %f555;
	mov.u32 	%r641, 1;

BB5_12:
	neg.s32 	%r122, %r641;
	and.b32  	%r123, %r122, %r109;
	add.s32 	%r124, %r123, %r640;
	add.s32 	%r125, %r124, %r7;
	mul.wide.s32 	%rd61, %r125, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.f32 	%f556, [%rd62];
	fma.rn.f32 	%f2634, %f4, %f556, %f2634;
	cvt.rn.f32.s32	%f557, %r641;
	fma.rn.f32 	%f2633, %f557, %f556, %f2633;
	add.f32 	%f2632, %f2632, %f556;
	add.s32 	%r642, %r641, 1;

BB5_13:
	mad.lo.s32 	%r126, %r642, %r109, %r640;
	add.s32 	%r127, %r126, %r7;
	mul.wide.s32 	%rd63, %r127, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.f32 	%f558, [%rd64];
	fma.rn.f32 	%f2625, %f4, %f558, %f2634;
	cvt.rn.f32.s32	%f559, %r642;
	fma.rn.f32 	%f2624, %f559, %f558, %f2633;
	add.f32 	%f2623, %f2632, %f558;
	add.s32 	%r645, %r642, 1;
	mov.f32 	%f2632, %f2623;
	mov.f32 	%f2633, %f2624;
	mov.f32 	%f2634, %f2625;

BB5_14:
	setp.lt.u32	%p37, %r109, 4;
	@%p37 bra 	BB5_17;

	mad.lo.s32 	%r644, %r109, %r645, %r640;
	mov.f32 	%f2632, %f2623;
	mov.f32 	%f2633, %f2624;
	mov.f32 	%f2634, %f2625;

BB5_16:
	add.s32 	%r128, %r644, %r7;
	mul.wide.s32 	%rd65, %r128, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.f32 	%f560, [%rd66];
	fma.rn.f32 	%f561, %f4, %f560, %f2634;
	cvt.rn.f32.s32	%f562, %r645;
	fma.rn.f32 	%f563, %f562, %f560, %f2633;
	add.f32 	%f564, %f2632, %f560;
	cvt.s64.s32	%rd67, %r9;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.f32 	%f565, [%rd68];
	fma.rn.f32 	%f566, %f4, %f565, %f561;
	add.s32 	%r129, %r645, 1;
	cvt.rn.f32.s32	%f567, %r129;
	fma.rn.f32 	%f568, %f567, %f565, %f563;
	add.f32 	%f569, %f564, %f565;
	add.s64 	%rd69, %rd68, %rd67;
	ld.global.f32 	%f570, [%rd69];
	fma.rn.f32 	%f571, %f4, %f570, %f566;
	add.s32 	%r130, %r645, 2;
	cvt.rn.f32.s32	%f572, %r130;
	fma.rn.f32 	%f573, %f572, %f570, %f568;
	add.f32 	%f574, %f569, %f570;
	add.s64 	%rd70, %rd69, %rd67;
	ld.global.f32 	%f575, [%rd70];
	fma.rn.f32 	%f2634, %f4, %f575, %f571;
	add.s32 	%r131, %r645, 3;
	cvt.rn.f32.s32	%f576, %r131;
	fma.rn.f32 	%f2633, %f576, %f575, %f573;
	add.f32 	%f2632, %f574, %f575;
	add.s32 	%r644, %r644, %r9;
	add.s32 	%r645, %r645, 4;
	setp.lt.s32	%p38, %r645, %r109;
	@%p38 bra 	BB5_16;

BB5_17:
	add.s32 	%r640, %r640, 1;
	setp.lt.s32	%p39, %r640, %r109;
	@%p39 bra 	BB5_5;

BB5_18:
	div.rn.f32 	%f2715, %f2634, %f2632;
	div.rn.f32 	%f2714, %f2633, %f2632;
	mov.f32 	%f2640, 0f51BA43B7;
	@%p33 bra 	BB5_63;

	mov.f32 	%f581, 0f3F000000;
	div.rn.f32 	%f582, %f581, %f2711;
	div.rn.f32 	%f583, %f582, %f2711;
	cvt.f64.f32	%fd1, %f583;
	mul.wide.s32 	%rd71, %r7, 4;
	add.s64 	%rd6, %rd1, %rd71;
	mov.f32 	%f2641, 0f00000000;
	mov.u32 	%r132, 0;
	mov.f32 	%f2640, 0f51BA43B7;
	mov.u32 	%r646, %r132;

BB5_20:
	mov.u32 	%r647, %r132;

BB5_21:
	mov.f32 	%f2644, 0f00000000;
	mov.f32 	%f2645, %f2644;
	mov.u32 	%r648, %r132;

BB5_22:
	sub.s32 	%r139, %r648, %r646;
	cvt.rn.f32.s32	%f46, %r139;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd2;
	}
	mov.f64 	%fd180, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd180;
	}
	bfe.u32 	%r140, %r27, 20, 11;
	add.s32 	%r141, %r140, -1012;
	mov.u64 	%rd72, 4611686018427387904;
	shl.b64 	%rd7, %rd72, %r141;
	setp.eq.s64	%p41, %rd7, -9223372036854775808;
	abs.f64 	%fd181, %fd2;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd181;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd180;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 82
	setp.lt.s32	%p42, %r26, 0;
	and.pred  	%p1, %p42, %p41;
	selp.b32	%r142, %r26, 0, %p41;
	setp.lt.s32	%p43, %r27, 0;
	or.b32  	%r143, %r142, 2146435072;
	selp.b32	%r28, %r143, %r142, %p43;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd4;
	}
	and.b32  	%r29, %r144, 2146435072;
	setp.gtu.f64	%p44, %fd181, 0d7FF0000000000000;
	and.b32  	%r30, %r27, 2147483647;
	setp.gt.f64	%p45, %fd181, 0d3FF0000000000000;
	selp.b32	%r145, 2146435072, 0, %p45;
	xor.b32  	%r146, %r145, 2146435072;
	selp.b32	%r147, %r146, %r145, %p43;
	setp.eq.f32	%p46, %f46, 0fBF800000;
	selp.b32	%r31, 1072693248, %r147, %p46;
	and.b32  	%r32, %r26, 2147483647;
	shr.s32 	%r148, %r27, 31;
	and.b32  	%r149, %r148, -2146435072;
	add.s32 	%r33, %r149, 2146435072;
	or.b32  	%r34, %r33, -2147483648;
	selp.b32	%r35, %r34, %r33, %p1;
	setp.ne.s32	%p47, %r29, 2146435072;
	or.pred  	%p2, %p47, %p44;
	mul.lo.s32 	%r150, %r109, %r648;
	mul.wide.s32 	%rd73, %r150, 4;
	add.s64 	%rd113, %rd6, %rd73;
	mov.u32 	%r649, %r647;
	mov.u32 	%r650, %r132;
	bra.uni 	BB5_23;

BB5_51:
	and.b32  	%r181, %r41, 2147483647;
	setp.ne.s32	%p74, %r181, 2146435072;
	@%p74 bra 	BB5_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r182, %temp}, %fd19;
	}
	setp.ne.s32	%p75, %r182, 0;
	mov.f64 	%fd426, %fd425;
	@%p75 bra 	BB5_56;

	selp.b32	%r183, %r34, %r33, %p3;
	mov.u32 	%r184, 0;
	mov.b64 	%fd426, {%r184, %r183};
	bra.uni 	BB5_56;

BB5_52:
	mov.f64 	%fd426, %fd425;
	bra.uni 	BB5_56;

BB5_23:
	mov.f64 	%fd421, %fd3;
	@!%p1 bra 	BB5_25;
	bra.uni 	BB5_24;

BB5_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd3;
	}
	xor.b32  	%r152, %r151, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r153, %temp}, %fd3;
	}
	mov.b64 	%fd421, {%r153, %r152};

BB5_25:
	setp.eq.f32	%p48, %f46, 0f00000000;
	@%p48 bra 	BB5_28;
	bra.uni 	BB5_26;

BB5_28:
	mov.u32 	%r154, 0;
	mov.b64 	%fd421, {%r154, %r28};
	bra.uni 	BB5_29;

BB5_26:
	setp.gt.s32	%p49, %r26, -1;
	@%p49 bra 	BB5_29;

	cvt.rzi.f64.f64	%fd183, %fd180;
	setp.neu.f64	%p50, %fd183, 0d4000000000000000;
	selp.f64	%fd421, 0dFFF8000000000000, %fd421, %p50;

BB5_29:
	selp.f64	%fd422, %fd421, %fd4, %p47;
	@%p2 bra 	BB5_37;

	setp.ne.s32	%p52, %r30, 2146435072;
	@%p52 bra 	BB5_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd180;
	}
	setp.eq.s32	%p53, %r155, 0;
	@%p53 bra 	BB5_36;
	bra.uni 	BB5_32;

BB5_36:
	mov.u32 	%r158, 0;
	mov.b64 	%fd422, {%r158, %r31};
	bra.uni 	BB5_37;

BB5_32:
	setp.ne.s32	%p54, %r32, 2146435072;
	@%p54 bra 	BB5_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r156, %temp}, %fd2;
	}
	setp.ne.s32	%p55, %r156, 0;
	mov.f64 	%fd422, %fd421;
	@%p55 bra 	BB5_37;

	mov.u32 	%r157, 0;
	mov.b64 	%fd422, {%r157, %r35};
	bra.uni 	BB5_37;

BB5_33:
	mov.f64 	%fd422, %fd421;

BB5_37:
	setp.eq.f32	%p56, %f46, 0f3F800000;
	selp.f64	%fd185, 0d3FF0000000000000, %fd422, %p56;
	mul.f64 	%fd14, %fd1, %fd185;
	neg.f64 	%fd186, %fd14;
	mov.f64 	%fd187, 0d4338000000000000;
	mov.f64 	%fd188, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd189, %fd186, %fd188, %fd187;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd189;
	}
	mov.f64 	%fd190, 0dC338000000000000;
	add.rn.f64 	%fd191, %fd189, %fd190;
	mov.f64 	%fd192, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd193, %fd191, %fd192, %fd186;
	mov.f64 	%fd194, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd195, %fd191, %fd194, %fd193;
	mov.f64 	%fd196, 0d3E928AF3FCA213EA;
	mov.f64 	%fd197, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd198, %fd197, %fd195, %fd196;
	mov.f64 	%fd199, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd200, %fd198, %fd195, %fd199;
	mov.f64 	%fd201, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd202, %fd200, %fd195, %fd201;
	mov.f64 	%fd203, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd204, %fd202, %fd195, %fd203;
	mov.f64 	%fd205, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd206, %fd204, %fd195, %fd205;
	mov.f64 	%fd207, 0d3F81111111122322;
	fma.rn.f64 	%fd208, %fd206, %fd195, %fd207;
	mov.f64 	%fd209, 0d3FA55555555502A1;
	fma.rn.f64 	%fd210, %fd208, %fd195, %fd209;
	mov.f64 	%fd211, 0d3FC5555555555511;
	fma.rn.f64 	%fd212, %fd210, %fd195, %fd211;
	mov.f64 	%fd213, 0d3FE000000000000B;
	fma.rn.f64 	%fd214, %fd212, %fd195, %fd213;
	mov.f64 	%fd215, 0d3FF0000000000000;
	fma.rn.f64 	%fd216, %fd214, %fd195, %fd215;
	fma.rn.f64 	%fd217, %fd216, %fd195, %fd215;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd217;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd217;
	}
	shl.b32 	%r159, %r38, 20;
	add.s32 	%r160, %r40, %r159;
	mov.b64 	%fd423, {%r39, %r160};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd186;
	}
	mov.b32 	 %f586, %r161;
	abs.f32 	%f49, %f586;
	setp.lt.f32	%p57, %f49, 0f4086232B;
	@%p57 bra 	BB5_40;

	setp.gt.f64	%p58, %fd14, 0d8000000000000000;
	mov.f64 	%fd218, 0d7FF0000000000000;
	sub.f64 	%fd219, %fd218, %fd14;
	selp.f64	%fd423, 0d0000000000000000, %fd219, %p58;
	setp.geu.f32	%p59, %f49, 0f40874800;
	@%p59 bra 	BB5_40;

	shr.u32 	%r162, %r38, 31;
	add.s32 	%r163, %r38, %r162;
	shr.s32 	%r164, %r163, 1;
	shl.b32 	%r165, %r164, 20;
	add.s32 	%r166, %r165, %r40;
	mov.b64 	%fd220, {%r39, %r166};
	sub.s32 	%r167, %r38, %r164;
	shl.b32 	%r168, %r167, 20;
	add.s32 	%r169, %r168, 1072693248;
	mov.u32 	%r170, 0;
	mov.b64 	%fd221, {%r170, %r169};
	mul.f64 	%fd423, %fd220, %fd221;

BB5_40:
	cvt.rn.f32.s32	%f50, %r649;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd180;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd425, [retval0+0];
	
	//{
	}// Callseq End 83
	setp.gt.s32	%p60, %r41, -1;
	setp.lt.s32	%p61, %r41, 0;
	setp.ne.s64	%p62, %rd7, -9223372036854775808;
	and.pred  	%p3, %p61, %p41;
	or.pred  	%p64, %p60, %p62;
	@%p64 bra 	BB5_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd425;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd425;
	}
	mov.b64 	%fd425, {%r173, %r172};

BB5_42:
	setp.eq.f32	%p65, %f50, 0f00000000;
	@%p65 bra 	BB5_45;
	bra.uni 	BB5_43;

BB5_45:
	mov.u32 	%r174, 0;
	selp.b32	%r175, %r41, 0, %p41;
	or.b32  	%r176, %r175, 2146435072;
	selp.b32	%r177, %r176, %r175, %p43;
	mov.b64 	%fd425, {%r174, %r177};
	bra.uni 	BB5_46;

BB5_43:
	@%p60 bra 	BB5_46;

	cvt.rzi.f64.f64	%fd224, %fd180;
	setp.neu.f64	%p67, %fd224, 0d4000000000000000;
	selp.f64	%fd425, 0dFFF8000000000000, %fd425, %p67;

BB5_46:
	add.f64 	%fd426, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd426;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p70, %r179, 2146435072;
	@%p70 bra 	BB5_47;

	setp.gtu.f64	%p71, %fd20, 0d7FF0000000000000;
	@%p71 bra 	BB5_56;

	setp.ne.s32	%p72, %r30, 2146435072;
	@%p72 bra 	BB5_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r180, %temp}, %fd180;
	}
	setp.eq.s32	%p73, %r180, 0;
	@%p73 bra 	BB5_55;
	bra.uni 	BB5_51;

BB5_55:
	mov.u32 	%r185, 0;
	setp.gt.f64	%p77, %fd20, 0d3FF0000000000000;
	selp.b32	%r186, 2146435072, 0, %p77;
	xor.b32  	%r187, %r186, 2146435072;
	selp.b32	%r188, %r187, %r186, %p43;
	setp.eq.f32	%p78, %f50, 0fBF800000;
	selp.b32	%r189, 1072693248, %r188, %p78;
	mov.b64 	%fd426, {%r185, %r189};
	bra.uni 	BB5_56;

BB5_47:
	mov.f64 	%fd426, %fd425;

BB5_56:
	mov.f64 	%fd419, 0d3FF0000000000000;
	mov.f64 	%fd418, 0d3FE000000000000B;
	mov.f64 	%fd417, 0d3FC5555555555511;
	mov.f64 	%fd416, 0d3FA55555555502A1;
	mov.f64 	%fd415, 0d3F81111111122322;
	mov.f64 	%fd414, 0d3F56C16C1852B7AF;
	mov.f64 	%fd413, 0d3F2A01A014761F65;
	mov.f64 	%fd412, 0d3EFA01997C89EB71;
	mov.f64 	%fd411, 0d3EC71DEE62401315;
	mov.f64 	%fd410, 0d3E928AF3FCA213EA;
	mov.f64 	%fd409, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd408, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd407, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd406, 0dC338000000000000;
	mov.f64 	%fd405, 0d4338000000000000;
	mov.f64 	%fd404, 0d3FF71547652B82FE;
	setp.eq.f32	%p79, %f50, 0f3F800000;
	selp.f64	%fd226, 0d3FF0000000000000, %fd426, %p79;
	mul.f64 	%fd31, %fd1, %fd226;
	neg.f64 	%fd227, %fd31;
	fma.rn.f64 	%fd230, %fd227, %fd404, %fd405;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd230;
	}
	add.rn.f64 	%fd232, %fd230, %fd406;
	fma.rn.f64 	%fd234, %fd232, %fd407, %fd227;
	fma.rn.f64 	%fd236, %fd232, %fd408, %fd234;
	fma.rn.f64 	%fd239, %fd409, %fd236, %fd410;
	fma.rn.f64 	%fd241, %fd239, %fd236, %fd411;
	fma.rn.f64 	%fd243, %fd241, %fd236, %fd412;
	fma.rn.f64 	%fd245, %fd243, %fd236, %fd413;
	fma.rn.f64 	%fd247, %fd245, %fd236, %fd414;
	fma.rn.f64 	%fd249, %fd247, %fd236, %fd415;
	fma.rn.f64 	%fd251, %fd249, %fd236, %fd416;
	fma.rn.f64 	%fd253, %fd251, %fd236, %fd417;
	fma.rn.f64 	%fd255, %fd253, %fd236, %fd418;
	fma.rn.f64 	%fd257, %fd255, %fd236, %fd419;
	fma.rn.f64 	%fd258, %fd257, %fd236, %fd419;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd258;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd258;
	}
	shl.b32 	%r190, %r42, 20;
	add.s32 	%r191, %r44, %r190;
	mov.b64 	%fd427, {%r43, %r191};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd227;
	}
	mov.b32 	 %f587, %r192;
	abs.f32 	%f51, %f587;
	setp.lt.f32	%p80, %f51, 0f4086232B;
	@%p80 bra 	BB5_59;

	setp.gt.f64	%p81, %fd31, 0d8000000000000000;
	mov.f64 	%fd259, 0d7FF0000000000000;
	sub.f64 	%fd260, %fd259, %fd31;
	selp.f64	%fd427, 0d0000000000000000, %fd260, %p81;
	setp.geu.f32	%p82, %f51, 0f40874800;
	@%p82 bra 	BB5_59;

	shr.u32 	%r193, %r42, 31;
	add.s32 	%r194, %r42, %r193;
	shr.s32 	%r195, %r194, 1;
	shl.b32 	%r196, %r195, 20;
	add.s32 	%r197, %r196, %r44;
	mov.b64 	%fd261, {%r43, %r197};
	sub.s32 	%r198, %r42, %r195;
	shl.b32 	%r199, %r198, 20;
	add.s32 	%r200, %r199, 1072693248;
	mov.u32 	%r201, 0;
	mov.b64 	%fd262, {%r201, %r200};
	mul.f64 	%fd427, %fd261, %fd262;

BB5_59:
	ld.global.f32 	%f588, [%rd113];
	cvt.f64.f32	%fd263, %f588;
	mul.f64 	%fd264, %fd423, %fd427;
	cvt.f64.f32	%fd265, %f2645;
	fma.rn.f64 	%fd266, %fd264, %fd263, %fd265;
	cvt.f64.f32	%fd267, %f2644;
	add.f64 	%fd268, %fd267, %fd264;
	cvt.rn.f32.f64	%f2644, %fd268;
	cvt.rn.f32.f64	%f2645, %fd266;
	add.s32 	%r649, %r649, -1;
	add.s64 	%rd113, %rd113, 4;
	add.s32 	%r650, %r650, 1;
	setp.lt.s32	%p83, %r650, %r109;
	@%p83 bra 	BB5_23;

	add.s32 	%r648, %r648, 1;
	setp.lt.s32	%p84, %r648, %r109;
	@%p84 bra 	BB5_22;

	div.rn.f32 	%f589, %f2645, %f2644;
	max.f32 	%f2641, %f2641, %f589;
	min.f32 	%f2640, %f2640, %f589;
	add.s32 	%r647, %r647, 1;
	setp.lt.s32	%p85, %r647, %r109;
	@%p85 bra 	BB5_21;

	add.s32 	%r646, %r646, 1;
	setp.lt.s32	%p86, %r646, %r109;
	@%p86 bra 	BB5_20;

BB5_63:
	ld.param.u32 	%r637, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	mov.f32 	%f2613, 0f00000000;
	sub.f32 	%f591, %f2641, %f2640;
	add.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f591, 0f40000000, %f592;
	mul.f32 	%f594, %f593, 0f40490FD8;
	mul.f32 	%f595, %f594, %f2711;
	mul.f32 	%f596, %f595, %f2711;
	max.f32 	%f2713, %f2613, %f596;
	setp.lt.s32	%p87, %r637, 1;
	@%p87 bra 	BB5_329;

	ld.param.u64 	%rd111, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_2];
	ld.param.u64 	%rd110, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_1];
	ld.param.u32 	%r638, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_5];
	cvt.rn.f32.s32	%f599, %r109;
	mul.f32 	%f59, %f599, 0f3F000000;
	cvt.rn.f32.s32	%f60, %r638;
	mov.u32 	%r651, 0;
	cvta.to.global.u64 	%rd74, %rd110;
	cvta.to.global.u64 	%rd84, %rd111;

BB5_65:
	mov.f32 	%f2664, 0f00000000;
	mov.f32 	%f2665, %f2664;
	mov.f32 	%f2666, %f2664;
	mov.f32 	%f2667, %f2664;
	mov.f32 	%f2668, %f2664;
	mov.f32 	%f2669, %f2664;
	mov.f32 	%f2670, %f2664;
	mov.f32 	%f2671, %f2664;
	mov.f32 	%f2672, %f2664;
	mov.f32 	%f2673, %f2664;
	@%p33 bra 	BB5_328;

	mov.f32 	%f620, 0f3F000000;
	div.rn.f32 	%f621, %f620, %f2711;
	div.rn.f32 	%f67, %f621, %f2711;
	neg.f32 	%f622, %f2713;
	div.rn.f32 	%f623, %f622, 0f40206C98;
	div.rn.f32 	%f68, %f623, %f2711;
	cvt.f64.f32	%fd36, %f623;
	cvt.f64.f32	%fd269, %f2711;
	add.f64 	%fd37, %fd269, 0d4008000000000000;
	div.rn.f32 	%f69, %f68, %f2711;
	mov.f32 	%f624, 0fC0000000;
	div.rn.f32 	%f70, %f624, %f2711;
	div.rn.f32 	%f625, %f2713, 0f40206C98;
	cvt.f64.f32	%fd38, %f625;
	mov.u32 	%r652, 0;
	mov.f32 	%f2664, 0f00000000;
	mov.f32 	%f2665, %f2664;
	mov.f32 	%f2666, %f2664;
	mov.f32 	%f2667, %f2664;
	mov.f32 	%f2668, %f2664;
	mov.f32 	%f2669, %f2664;
	mov.f32 	%f2670, %f2664;
	mov.f32 	%f2671, %f2664;
	mov.f32 	%f2672, %f2664;
	mov.f32 	%f2673, %f2664;

BB5_67:
	cvt.f64.f32	%fd401, %f2711;
	mov.u32 	%r653, 0;
	cvt.rn.f32.s32	%f81, %r652;
	sub.f32 	%f82, %f81, %f2715;
	add.f32 	%f83, %f82, 0f3F800000;
	sqrt.rn.f32 	%f84, %f67;
	mul.f32 	%f85, %f83, %f84;
	abs.f32 	%f86, %f85;
	mul.f32 	%f87, %f85, %f85;
	mul.f32 	%f88, %f82, %f84;
	abs.f32 	%f89, %f88;
	shl.b32 	%r209, %r4, 1;
	mul.wide.s32 	%rd75, %r209, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.f32 	%f91, [%rd76+4];
	ld.global.f32 	%f92, [%rd76];
	add.f32 	%f626, %f81, 0f3F800000;
	sub.f32 	%f93, %f626, %f2715;
	div.rn.f32 	%f94, %f93, %f2711;
	mov.f32 	%f627, 0f3F800000;
	cvt.rzi.f32.f32	%f628, %f627;
	add.f32 	%f629, %f628, %f628;
	mov.f32 	%f630, 0f40000000;
	sub.f32 	%f631, %f630, %f629;
	abs.f32 	%f95, %f631;
	setp.eq.f32	%p89, %f95, 0f3F800000;
	abs.f32 	%f96, %f94;
	setp.lt.f32	%p90, %f96, 0f00800000;
	mul.f32 	%f632, %f96, 0f4B800000;
	selp.f32	%f633, 0fC3170000, 0fC2FE0000, %p90;
	selp.f32	%f634, %f632, %f96, %p90;
	mov.b32 	 %r210, %f634;
	and.b32  	%r211, %r210, 8388607;
	or.b32  	%r212, %r211, 1065353216;
	mov.b32 	 %f635, %r212;
	shr.u32 	%r213, %r210, 23;
	cvt.rn.f32.u32	%f636, %r213;
	add.f32 	%f637, %f633, %f636;
	setp.gt.f32	%p91, %f635, 0f3FB504F3;
	mul.f32 	%f638, %f635, 0f3F000000;
	add.f32 	%f639, %f637, 0f3F800000;
	selp.f32	%f640, %f638, %f635, %p91;
	selp.f32	%f641, %f639, %f637, %p91;
	add.f32 	%f97, %f640, 0fBF800000;
	add.f32 	%f98, %f640, 0f3F800000;
	add.f32 	%f99, %f97, %f97;
	mov.f32 	%f642, 0f3F317200;
	mul.rn.f32 	%f100, %f641, %f642;
	mov.f32 	%f643, 0f35BFBE8E;
	mul.rn.f32 	%f101, %f641, %f643;
	setp.lt.f32	%p92, %f94, 0f00000000;
	and.pred  	%p4, %p92, %p89;
	add.f32 	%f644, %f94, %f94;
	selp.f32	%f102, %f644, 0f00000000, %p89;
	div.rn.f32 	%f103, %f82, %f2711;
	abs.f32 	%f104, %f103;
	setp.lt.f32	%p93, %f104, 0f00800000;
	mul.f32 	%f646, %f104, 0f4B800000;
	selp.f32	%f647, 0fC3170000, 0fC2FE0000, %p93;
	selp.f32	%f648, %f646, %f104, %p93;
	mov.b32 	 %r214, %f648;
	and.b32  	%r215, %r214, 8388607;
	or.b32  	%r216, %r215, 1065353216;
	mov.b32 	 %f649, %r216;
	shr.u32 	%r217, %r214, 23;
	cvt.rn.f32.u32	%f650, %r217;
	add.f32 	%f651, %f647, %f650;
	setp.gt.f32	%p94, %f649, 0f3FB504F3;
	mul.f32 	%f652, %f649, 0f3F000000;
	add.f32 	%f653, %f651, 0f3F800000;
	selp.f32	%f654, %f652, %f649, %p94;
	selp.f32	%f655, %f653, %f651, %p94;
	add.f32 	%f105, %f654, 0fBF800000;
	add.f32 	%f106, %f654, 0f3F800000;
	add.f32 	%f107, %f105, %f105;
	mul.rn.f32 	%f108, %f655, %f642;
	mul.rn.f32 	%f109, %f655, %f643;
	setp.lt.f32	%p95, %f103, 0f00000000;
	and.pred  	%p5, %p95, %p89;
	add.f32 	%f656, %f103, %f103;
	selp.f32	%f110, %f656, 0f00000000, %p89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd401;
	}
	mov.f64 	%fd271, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd271;
	}
	bfe.u32 	%r218, %r55, 20, 11;
	add.s32 	%r219, %r218, -1012;
	mov.u64 	%rd77, 4613937818241073152;
	shl.b64 	%rd11, %rd77, %r219;
	setp.eq.s64	%p96, %rd11, -9223372036854775808;
	abs.f64 	%fd272, %fd401;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 84
	setp.lt.s32	%p97, %r54, 0;
	and.pred  	%p6, %p97, %p96;
	selp.b32	%r220, %r54, 0, %p96;
	setp.lt.s32	%p98, %r55, 0;
	or.b32  	%r221, %r220, 2146435072;
	selp.b32	%r56, %r221, %r220, %p98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd37;
	}
	and.b32  	%r57, %r222, 2146435072;
	setp.gtu.f64	%p99, %fd272, 0d7FF0000000000000;
	setp.gt.f64	%p100, %fd272, 0d3FF0000000000000;
	selp.b32	%r223, 2146435072, 0, %p100;
	xor.b32  	%r224, %r223, 2146435072;
	selp.b32	%r225, %r224, %r223, %p98;
	setp.eq.f32	%p101, %f2711, 0fBF800000;
	selp.b32	%r58, 1072693248, %r225, %p101;
	shr.s32 	%r226, %r55, 31;
	and.b32  	%r227, %r226, -2146435072;
	add.s32 	%r59, %r227, 2146435072;
	or.b32  	%r60, %r59, -2147483648;
	mov.f64 	%fd273, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd273;
	}
	bfe.u32 	%r229, %r228, 20, 11;
	add.s32 	%r230, %r229, -1012;
	mov.u64 	%rd78, 4617315517961601024;
	shl.b64 	%rd79, %rd78, %r230;
	setp.eq.s64	%p102, %rd79, -9223372036854775808;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd273;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 85
	and.pred  	%p7, %p97, %p102;
	selp.b32	%r231, %r54, 0, %p102;
	setp.lt.s32	%p103, %r228, 0;
	or.b32  	%r232, %r231, 2146435072;
	selp.b32	%r61, %r232, %r231, %p103;
	add.f64 	%fd274, %fd401, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd274;
	}
	and.b32  	%r62, %r233, 2146435072;
	selp.b32	%r234, %r224, %r223, %p103;
	selp.b32	%r64, 1072693248, %r234, %p101;
	cvt.f64.f32	%fd41, %f83;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd41;
	}
	abs.f64 	%fd275, %fd41;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd275;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd42, [retval0+0];
	
	//{
	}// Callseq End 86
	setp.lt.s32	%p104, %r66, 0;
	and.pred  	%p8, %p104, %p96;
	add.f64 	%fd43, %fd41, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd43;
	}
	and.b32  	%r67, %r239, 2146435072;
	setp.gtu.f64	%p105, %fd275, 0d7FF0000000000000;
	setp.gt.f64	%p106, %fd275, 0d3FF0000000000000;
	selp.b32	%r240, 2146435072, 0, %p106;
	xor.b32  	%r241, %r240, 2146435072;
	selp.b32	%r242, %r241, %r240, %p98;
	setp.eq.f32	%p107, %f83, 0fBF800000;
	selp.b32	%r68, 1072693248, %r242, %p107;
	cvt.f64.f32	%fd44, %f82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd44;
	}
	abs.f64 	%fd276, %fd44;
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd45, [retval0+0];
	
	//{
	}// Callseq End 87
	setp.lt.s32	%p108, %r69, 0;
	and.pred  	%p9, %p108, %p96;
	add.f64 	%fd46, %fd44, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r243}, %fd46;
	}
	and.b32  	%r70, %r243, 2146435072;
	setp.gtu.f64	%p109, %fd276, 0d7FF0000000000000;
	setp.gt.f64	%p110, %fd276, 0d3FF0000000000000;
	selp.b32	%r244, 2146435072, 0, %p110;
	xor.b32  	%r245, %r244, 2146435072;
	selp.b32	%r246, %r245, %r244, %p98;
	setp.eq.f32	%p111, %f82, 0fBF800000;
	selp.b32	%r71, 1072693248, %r246, %p111;
	mov.f64 	%fd277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd277;
	}
	bfe.u32 	%r247, %r72, 20, 11;
	add.s32 	%r248, %r247, -1012;
	mov.u64 	%rd80, 4611686018427387904;
	shl.b64 	%rd12, %rd80, %r248;
	shr.s32 	%r249, %r72, 31;
	and.b32  	%r250, %r249, -2146435072;
	add.s32 	%r73, %r250, 2146435072;
	setp.ne.s32	%p112, %r57, 2146435072;
	or.pred  	%p12, %p112, %p99;
	setp.ne.s32	%p113, %r62, 2146435072;
	or.pred  	%p13, %p113, %p99;
	setp.ne.s32	%p114, %r67, 2146435072;
	or.pred  	%p14, %p114, %p105;
	setp.ne.s32	%p115, %r70, 2146435072;
	or.pred  	%p15, %p115, %p109;
	bra.uni 	BB5_68;

BB5_221:
	and.b32  	%r388, %r77, 2147483647;
	setp.ne.s32	%p299, %r388, 2146435072;
	@%p299 bra 	BB5_222;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r389, %temp}, %fd94;
	}
	setp.ne.s32	%p300, %r389, 0;
	mov.f64 	%fd445, %fd444;
	@%p300 bra 	BB5_226;

	selp.b32	%r390, %r60, %r59, %p18;
	mov.u32 	%r391, 0;
	mov.b64 	%fd445, {%r391, %r390};
	bra.uni 	BB5_226;

BB5_237:
	and.b32  	%r408, %r78, 2147483647;
	setp.ne.s32	%p319, %r408, 2146435072;
	@%p319 bra 	BB5_238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd107;
	}
	setp.ne.s32	%p320, %r409, 0;
	mov.f64 	%fd448, %fd447;
	@%p320 bra 	BB5_242;

	selp.b32	%r410, %r60, %r59, %p19;
	mov.u32 	%r411, 0;
	mov.b64 	%fd448, {%r411, %r410};
	bra.uni 	BB5_242;

BB5_273:
	and.b32  	%r449, %r80, 2147483647;
	setp.ne.s32	%p361, %r449, 2146435072;
	@%p361 bra 	BB5_274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r450, %temp}, %fd132;
	}
	setp.ne.s32	%p362, %r450, 0;
	mov.f64 	%fd454, %fd453;
	@%p362 bra 	BB5_278;

	or.b32  	%r451, %r73, -2147483648;
	selp.b32	%r452, %r451, %r73, %p21;
	mov.u32 	%r453, 0;
	mov.b64 	%fd454, {%r453, %r452};
	bra.uni 	BB5_278;

BB5_289:
	and.b32  	%r470, %r81, 2147483647;
	setp.ne.s32	%p381, %r470, 2146435072;
	@%p381 bra 	BB5_290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r471, %temp}, %fd144;
	}
	setp.ne.s32	%p382, %r471, 0;
	mov.f64 	%fd457, %fd456;
	@%p382 bra 	BB5_294;

	or.b32  	%r472, %r73, -2147483648;
	selp.b32	%r473, %r472, %r73, %p22;
	mov.u32 	%r474, 0;
	mov.b64 	%fd457, {%r474, %r473};
	bra.uni 	BB5_294;

BB5_305:
	and.b32  	%r491, %r82, 2147483647;
	setp.ne.s32	%p401, %r491, 2146435072;
	@%p401 bra 	BB5_306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r492, %temp}, %fd156;
	}
	setp.ne.s32	%p402, %r492, 0;
	mov.f64 	%fd460, %fd459;
	@%p402 bra 	BB5_310;

	or.b32  	%r493, %r73, -2147483648;
	selp.b32	%r494, %r493, %r73, %p23;
	mov.u32 	%r495, 0;
	mov.b64 	%fd460, {%r495, %r494};
	bra.uni 	BB5_310;

BB5_321:
	and.b32  	%r512, %r83, 2147483647;
	setp.ne.s32	%p421, %r512, 2146435072;
	@%p421 bra 	BB5_322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r513, %temp}, %fd168;
	}
	setp.ne.s32	%p422, %r513, 0;
	mov.f64 	%fd463, %fd462;
	@%p422 bra 	BB5_326;

	or.b32  	%r514, %r73, -2147483648;
	selp.b32	%r515, %r514, %r73, %p24;
	mov.u32 	%r516, 0;
	mov.b64 	%fd463, {%r516, %r515};
	bra.uni 	BB5_326;

BB5_256:
	and.b32  	%r428, %r79, 2147483647;
	setp.ne.s32	%p341, %r428, 2146435072;
	@%p341 bra 	BB5_257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r429, %temp}, %fd119;
	}
	setp.ne.s32	%p342, %r429, 0;
	mov.f64 	%fd451, %fd450;
	@%p342 bra 	BB5_261;

	or.b32  	%r430, %r73, -2147483648;
	selp.b32	%r431, %r430, %r73, %p20;
	mov.u32 	%r432, 0;
	mov.b64 	%fd451, {%r432, %r431};
	bra.uni 	BB5_261;

BB5_222:
	mov.f64 	%fd445, %fd444;
	bra.uni 	BB5_226;

BB5_238:
	mov.f64 	%fd448, %fd447;
	bra.uni 	BB5_242;

BB5_274:
	mov.f64 	%fd454, %fd453;
	bra.uni 	BB5_278;

BB5_290:
	mov.f64 	%fd457, %fd456;
	bra.uni 	BB5_294;

BB5_306:
	mov.f64 	%fd460, %fd459;
	bra.uni 	BB5_310;

BB5_322:
	mov.f64 	%fd463, %fd462;
	bra.uni 	BB5_326;

BB5_257:
	mov.f64 	%fd451, %fd450;
	bra.uni 	BB5_261;

BB5_68:
	setp.ltu.f32	%p116, %f86, 0f3F800000;
	@%p116 bra 	BB5_70;
	bra.uni 	BB5_69;

BB5_70:
	mov.f32 	%f676, 0f3BA0C9F8;
	mov.f32 	%f677, 0fBA1268FB;
	fma.rn.f32 	%f678, %f677, %f87, %f676;
	mov.f32 	%f679, 0fBCDABFD4;
	fma.rn.f32 	%f680, %f678, %f87, %f679;
	mov.f32 	%f681, 0f3DE70331;
	fma.rn.f32 	%f682, %f680, %f87, %f681;
	mov.f32 	%f683, 0fBEC09330;
	fma.rn.f32 	%f684, %f682, %f87, %f683;
	mov.f32 	%f685, 0f3F906EBA;
	fma.rn.f32 	%f686, %f684, %f87, %f685;
	mul.f32 	%f2674, %f85, %f686;
	bra.uni 	BB5_71;

BB5_69:
	mov.f32 	%f2566, 0f3F800000;
	setp.ltu.f32	%p117, %f86, 0f407AD445;
	mov.f32 	%f658, 0f3A03BB71;
	mov.f32 	%f659, 0fB7B730FB;
	fma.rn.f32 	%f660, %f659, %f86, %f658;
	mov.f32 	%f661, 0fBBACA3B3;
	fma.rn.f32 	%f662, %f660, %f86, %f661;
	mov.f32 	%f663, 0f3D0A7445;
	fma.rn.f32 	%f664, %f662, %f86, %f663;
	mov.f32 	%f665, 0fBE1B3B75;
	fma.rn.f32 	%f666, %f664, %f86, %f665;
	mov.f32 	%f667, 0fBF6B385A;
	fma.rn.f32 	%f668, %f666, %f86, %f667;
	mov.f32 	%f669, 0fBFD0316E;
	fma.rn.f32 	%f670, %f668, %f86, %f669;
	mov.f32 	%f671, 0fBA031CCE;
	fma.rn.f32 	%f672, %f670, %f86, %f671;
	ex2.approx.ftz.f32 	%f673, %f672;
	sub.f32 	%f675, %f2566, %f673;
	mov.b32 	 %r251, %f675;
	selp.b32	%r252, %r251, 1065353216, %p117;
	mov.b32 	 %r253, %f85;
	and.b32  	%r254, %r253, -2147483648;
	or.b32  	%r255, %r252, %r254;
	mov.b32 	 %f2674, %r255;

BB5_71:
	setp.ltu.f32	%p118, %f89, 0f3F800000;
	@%p118 bra 	BB5_73;
	bra.uni 	BB5_72;

BB5_73:
	cvt.rn.f32.s32	%f2601, %r652;
	sub.f32 	%f2600, %f2601, %f2715;
	mul.f32 	%f2599, %f2600, %f84;
	mul.f32 	%f2598, %f2599, %f2599;
	mov.f32 	%f705, 0f3BA0C9F8;
	mov.f32 	%f706, 0fBA1268FB;
	fma.rn.f32 	%f707, %f706, %f2598, %f705;
	mov.f32 	%f708, 0fBCDABFD4;
	fma.rn.f32 	%f709, %f707, %f2598, %f708;
	mov.f32 	%f710, 0f3DE70331;
	fma.rn.f32 	%f711, %f709, %f2598, %f710;
	mov.f32 	%f712, 0fBEC09330;
	fma.rn.f32 	%f713, %f711, %f2598, %f712;
	mov.f32 	%f714, 0f3F906EBA;
	fma.rn.f32 	%f715, %f713, %f2598, %f714;
	mul.f32 	%f2675, %f2599, %f715;
	bra.uni 	BB5_74;

BB5_72:
	cvt.rn.f32.s32	%f2610, %r652;
	sub.f32 	%f2609, %f2610, %f2715;
	mul.f32 	%f2608, %f2609, %f84;
	mov.f32 	%f2567, 0f3F800000;
	setp.ltu.f32	%p119, %f89, 0f407AD445;
	mov.f32 	%f687, 0f3A03BB71;
	mov.f32 	%f688, 0fB7B730FB;
	fma.rn.f32 	%f689, %f688, %f89, %f687;
	mov.f32 	%f690, 0fBBACA3B3;
	fma.rn.f32 	%f691, %f689, %f89, %f690;
	mov.f32 	%f692, 0f3D0A7445;
	fma.rn.f32 	%f693, %f691, %f89, %f692;
	mov.f32 	%f694, 0fBE1B3B75;
	fma.rn.f32 	%f695, %f693, %f89, %f694;
	mov.f32 	%f696, 0fBF6B385A;
	fma.rn.f32 	%f697, %f695, %f89, %f696;
	mov.f32 	%f698, 0fBFD0316E;
	fma.rn.f32 	%f699, %f697, %f89, %f698;
	mov.f32 	%f700, 0fBA031CCE;
	fma.rn.f32 	%f701, %f699, %f89, %f700;
	ex2.approx.ftz.f32 	%f702, %f701;
	sub.f32 	%f704, %f2567, %f702;
	mov.b32 	 %r256, %f704;
	selp.b32	%r257, %r256, 1065353216, %p119;
	mov.b32 	 %r258, %f2608;
	and.b32  	%r259, %r258, -2147483648;
	or.b32  	%r260, %r257, %r259;
	mov.b32 	 %f2675, %r260;

BB5_74:
	sub.f32 	%f716, %f2674, %f2675;
	mul.f32 	%f127, %f716, 0f3F000000;
	cvt.rn.f32.s32	%f128, %r653;
	sub.f32 	%f129, %f128, %f2714;
	add.f32 	%f130, %f129, 0f3F800000;
	mul.f32 	%f131, %f130, %f84;
	abs.f32 	%f132, %f131;
	setp.ltu.f32	%p120, %f132, 0f3F800000;
	@%p120 bra 	BB5_76;
	bra.uni 	BB5_75;

BB5_76:
	mul.f32 	%f735, %f131, %f131;
	mov.f32 	%f736, 0f3BA0C9F8;
	mov.f32 	%f737, 0fBA1268FB;
	fma.rn.f32 	%f738, %f737, %f735, %f736;
	mov.f32 	%f739, 0fBCDABFD4;
	fma.rn.f32 	%f740, %f738, %f735, %f739;
	mov.f32 	%f741, 0f3DE70331;
	fma.rn.f32 	%f742, %f740, %f735, %f741;
	mov.f32 	%f743, 0fBEC09330;
	fma.rn.f32 	%f744, %f742, %f735, %f743;
	mov.f32 	%f745, 0f3F906EBA;
	fma.rn.f32 	%f746, %f744, %f735, %f745;
	mul.f32 	%f2676, %f131, %f746;
	bra.uni 	BB5_77;

BB5_75:
	mov.f32 	%f2568, 0f3F800000;
	mov.f32 	%f717, 0f3A03BB71;
	mov.f32 	%f718, 0fB7B730FB;
	fma.rn.f32 	%f719, %f718, %f132, %f717;
	mov.f32 	%f720, 0fBBACA3B3;
	fma.rn.f32 	%f721, %f719, %f132, %f720;
	mov.f32 	%f722, 0f3D0A7445;
	fma.rn.f32 	%f723, %f721, %f132, %f722;
	mov.f32 	%f724, 0fBE1B3B75;
	fma.rn.f32 	%f725, %f723, %f132, %f724;
	mov.f32 	%f726, 0fBF6B385A;
	fma.rn.f32 	%f727, %f725, %f132, %f726;
	mov.f32 	%f728, 0fBFD0316E;
	fma.rn.f32 	%f729, %f727, %f132, %f728;
	mov.f32 	%f730, 0fBA031CCE;
	fma.rn.f32 	%f731, %f729, %f132, %f730;
	ex2.approx.ftz.f32 	%f732, %f731;
	sub.f32 	%f734, %f2568, %f732;
	mov.b32 	 %r261, %f734;
	setp.ltu.f32	%p121, %f132, 0f407AD445;
	selp.b32	%r262, %r261, 1065353216, %p121;
	mov.b32 	 %r263, %f131;
	and.b32  	%r264, %r263, -2147483648;
	or.b32  	%r265, %r262, %r264;
	mov.b32 	 %f2676, %r265;

BB5_77:
	mul.f32 	%f136, %f129, %f84;
	abs.f32 	%f137, %f136;
	setp.ltu.f32	%p122, %f137, 0f3F800000;
	@%p122 bra 	BB5_79;
	bra.uni 	BB5_78;

BB5_79:
	mul.f32 	%f765, %f136, %f136;
	mov.f32 	%f766, 0f3BA0C9F8;
	mov.f32 	%f767, 0fBA1268FB;
	fma.rn.f32 	%f768, %f767, %f765, %f766;
	mov.f32 	%f769, 0fBCDABFD4;
	fma.rn.f32 	%f770, %f768, %f765, %f769;
	mov.f32 	%f771, 0f3DE70331;
	fma.rn.f32 	%f772, %f770, %f765, %f771;
	mov.f32 	%f773, 0fBEC09330;
	fma.rn.f32 	%f774, %f772, %f765, %f773;
	mov.f32 	%f775, 0f3F906EBA;
	fma.rn.f32 	%f776, %f774, %f765, %f775;
	mul.f32 	%f2677, %f136, %f776;
	bra.uni 	BB5_80;

BB5_78:
	mov.f32 	%f2569, 0f3F800000;
	mov.f32 	%f747, 0f3A03BB71;
	mov.f32 	%f748, 0fB7B730FB;
	fma.rn.f32 	%f749, %f748, %f137, %f747;
	mov.f32 	%f750, 0fBBACA3B3;
	fma.rn.f32 	%f751, %f749, %f137, %f750;
	mov.f32 	%f752, 0f3D0A7445;
	fma.rn.f32 	%f753, %f751, %f137, %f752;
	mov.f32 	%f754, 0fBE1B3B75;
	fma.rn.f32 	%f755, %f753, %f137, %f754;
	mov.f32 	%f756, 0fBF6B385A;
	fma.rn.f32 	%f757, %f755, %f137, %f756;
	mov.f32 	%f758, 0fBFD0316E;
	fma.rn.f32 	%f759, %f757, %f137, %f758;
	mov.f32 	%f760, 0fBA031CCE;
	fma.rn.f32 	%f761, %f759, %f137, %f760;
	ex2.approx.ftz.f32 	%f762, %f761;
	sub.f32 	%f764, %f2569, %f762;
	mov.b32 	 %r266, %f764;
	setp.ltu.f32	%p123, %f137, 0f407AD445;
	selp.b32	%r267, %r266, 1065353216, %p123;
	mov.b32 	 %r268, %f136;
	and.b32  	%r269, %r268, -2147483648;
	or.b32  	%r270, %r267, %r269;
	mov.b32 	 %f2677, %r270;

BB5_80:
	cvt.rn.f32.s32	%f2570, %r652;
	sub.f32 	%f779, %f2676, %f2677;
	mul.f32 	%f141, %f779, 0f3F000000;
	mul.f32 	%f780, %f127, %f2713;
	fma.rn.f32 	%f142, %f141, %f780, %f2640;
	mad.lo.s32 	%r271, %r653, %r109, %r652;
	add.s32 	%r272, %r271, %r7;
	mul.wide.s32 	%rd82, %r272, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.f32 	%f143, [%rd83];
	add.f32 	%f781, %f128, %f91;
	fma.rn.f32 	%f782, %f60, %f781, %f92;
	add.f32 	%f783, %f2570, %f782;
	cvt.rzi.s32.f32	%r273, %f783;
	mul.wide.s32 	%rd85, %r273, 4;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f32 	%f2710, [%rd86];
	// inline asm
	rcp.approx.ftz.f32 %f777,%f98;
	// inline asm
	mul.f32 	%f784, %f777, %f99;
	mul.f32 	%f785, %f784, %f784;
	mov.f32 	%f786, 0f3C4CAF63;
	mov.f32 	%f787, 0f3B18F0FE;
	fma.rn.f32 	%f788, %f787, %f785, %f786;
	mov.f32 	%f789, 0f3DAAAABD;
	fma.rn.f32 	%f790, %f788, %f785, %f789;
	mul.rn.f32 	%f791, %f790, %f785;
	mul.rn.f32 	%f792, %f791, %f784;
	sub.f32 	%f793, %f97, %f784;
	neg.f32 	%f794, %f784;
	add.f32 	%f795, %f793, %f793;
	fma.rn.f32 	%f796, %f794, %f97, %f795;
	mul.rn.f32 	%f797, %f777, %f796;
	add.f32 	%f798, %f792, %f784;
	sub.f32 	%f799, %f784, %f798;
	add.f32 	%f800, %f792, %f799;
	add.f32 	%f801, %f797, %f800;
	add.f32 	%f802, %f798, %f801;
	sub.f32 	%f803, %f798, %f802;
	add.f32 	%f804, %f801, %f803;
	add.f32 	%f805, %f100, %f802;
	sub.f32 	%f806, %f100, %f805;
	add.f32 	%f807, %f802, %f806;
	add.f32 	%f808, %f804, %f807;
	add.f32 	%f809, %f101, %f808;
	add.f32 	%f810, %f805, %f809;
	sub.f32 	%f811, %f805, %f810;
	add.f32 	%f812, %f809, %f811;
	mul.rn.f32 	%f814, %f630, %f810;
	neg.f32 	%f815, %f814;
	fma.rn.f32 	%f816, %f630, %f810, %f815;
	fma.rn.f32 	%f817, %f630, %f812, %f816;
	mov.f32 	%f818, 0f00000000;
	fma.rn.f32 	%f819, %f818, %f810, %f817;
	add.rn.f32 	%f820, %f814, %f819;
	neg.f32 	%f821, %f820;
	add.rn.f32 	%f822, %f814, %f821;
	add.rn.f32 	%f823, %f822, %f819;
	mov.b32 	 %r274, %f820;
	setp.eq.s32	%p124, %r274, 1118925336;
	add.s32 	%r275, %r274, -1;
	mov.b32 	 %f824, %r275;
	add.f32 	%f825, %f823, 0f37000000;
	selp.f32	%f826, %f824, %f820, %p124;
	selp.f32	%f145, %f825, %f823, %p124;
	mul.f32 	%f827, %f826, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f828, %f827;
	mov.f32 	%f829, 0fBF317200;
	fma.rn.f32 	%f830, %f828, %f829, %f826;
	mov.f32 	%f831, 0fB5BFBE8E;
	fma.rn.f32 	%f832, %f828, %f831, %f830;
	mul.f32 	%f833, %f832, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f834, %f833;
	add.f32 	%f835, %f828, 0f00000000;
	ex2.approx.f32 	%f836, %f835;
	mul.f32 	%f837, %f834, %f836;
	setp.lt.f32	%p125, %f826, 0fC2D20000;
	selp.f32	%f838, 0f00000000, %f837, %p125;
	setp.gt.f32	%p126, %f826, 0f42D20000;
	selp.f32	%f2678, 0f7F800000, %f838, %p126;
	setp.eq.f32	%p127, %f2678, 0f7F800000;
	@%p127 bra 	BB5_82;

	fma.rn.f32 	%f2678, %f2678, %f145, %f2678;

BB5_82:
	setp.geu.f32	%p593, %f94, 0f00000000;
	mov.b32 	 %r276, %f2678;
	xor.b32  	%r277, %r276, -2147483648;
	mov.b32 	 %f839, %r277;
	selp.f32	%f149, %f839, %f2678, %p4;
	setp.eq.f32	%p128, %f94, 0f00000000;
	selp.f32	%f2679, %f102, %f149, %p128;
	@%p593 bra 	BB5_84;

	cvt.rzi.f32.f32	%f841, %f630;
	setp.neu.f32	%p129, %f841, 0f40000000;
	selp.f32	%f2679, 0f7FFFFFFF, %f149, %p129;

BB5_84:
	abs.f32 	%f2576, %f94;
	add.f32 	%f2575, %f2576, 0f40000000;
	mov.b32 	 %r631, %f2575;
	mov.f32 	%f2574, 0f00000000;
	mov.f32 	%f2573, 0f3DAAAABD;
	mov.f32 	%f2572, 0f3C4CAF63;
	mov.f32 	%f2571, 0f3B18F0FE;
	add.f32 	%f844, %f94, 0f40000000;
	setp.gtu.f32	%p130, %f2576, 0f7F800000;
	selp.f32	%f845, %f844, %f2679, %p130;
	selp.f32	%f846, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p131, %f2576, 0f7F800000;
	selp.f32	%f847, %f845, %f846, %p131;
	setp.gt.s32	%p132, %r631, 2139095039;
	selp.f32	%f848, %f847, %f2679, %p132;
	mul.f32 	%f849, %f848, 0fBF000000;
	setp.eq.f32	%p133, %f94, 0f3F800000;
	selp.f32	%f850, 0fBF000000, %f849, %p133;
	mul.f32 	%f851, %f850, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f852, %f851;
	fma.rn.f32 	%f854, %f852, %f829, %f850;
	fma.rn.f32 	%f856, %f852, %f831, %f854;
	mul.f32 	%f857, %f856, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f858, %f857;
	add.f32 	%f859, %f852, 0f00000000;
	ex2.approx.f32 	%f860, %f859;
	mul.f32 	%f861, %f858, %f860;
	setp.lt.f32	%p134, %f850, 0fC2D20000;
	selp.f32	%f862, 0f00000000, %f861, %p134;
	setp.gt.f32	%p135, %f850, 0f42D20000;
	selp.f32	%f153, 0f7F800000, %f862, %p135;
	// inline asm
	rcp.approx.ftz.f32 %f842,%f106;
	// inline asm
	mul.f32 	%f863, %f842, %f107;
	mul.f32 	%f864, %f863, %f863;
	fma.rn.f32 	%f867, %f2571, %f864, %f2572;
	fma.rn.f32 	%f869, %f867, %f864, %f2573;
	mul.rn.f32 	%f870, %f869, %f864;
	mul.rn.f32 	%f871, %f870, %f863;
	sub.f32 	%f872, %f105, %f863;
	neg.f32 	%f873, %f863;
	add.f32 	%f874, %f872, %f872;
	fma.rn.f32 	%f875, %f873, %f105, %f874;
	mul.rn.f32 	%f876, %f842, %f875;
	add.f32 	%f877, %f871, %f863;
	sub.f32 	%f878, %f863, %f877;
	add.f32 	%f879, %f871, %f878;
	add.f32 	%f880, %f876, %f879;
	add.f32 	%f881, %f877, %f880;
	sub.f32 	%f882, %f877, %f881;
	add.f32 	%f883, %f880, %f882;
	add.f32 	%f884, %f108, %f881;
	sub.f32 	%f885, %f108, %f884;
	add.f32 	%f886, %f881, %f885;
	add.f32 	%f887, %f883, %f886;
	add.f32 	%f888, %f109, %f887;
	add.f32 	%f889, %f884, %f888;
	sub.f32 	%f890, %f884, %f889;
	add.f32 	%f891, %f888, %f890;
	mul.rn.f32 	%f893, %f630, %f889;
	neg.f32 	%f894, %f893;
	fma.rn.f32 	%f895, %f630, %f889, %f894;
	fma.rn.f32 	%f896, %f630, %f891, %f895;
	fma.rn.f32 	%f898, %f2574, %f889, %f896;
	add.rn.f32 	%f899, %f893, %f898;
	neg.f32 	%f900, %f899;
	add.rn.f32 	%f901, %f893, %f900;
	add.rn.f32 	%f902, %f901, %f898;
	mov.b32 	 %r278, %f899;
	setp.eq.s32	%p136, %r278, 1118925336;
	add.s32 	%r279, %r278, -1;
	mov.b32 	 %f903, %r279;
	add.f32 	%f904, %f902, 0f37000000;
	selp.f32	%f905, %f903, %f899, %p136;
	selp.f32	%f154, %f904, %f902, %p136;
	mul.f32 	%f906, %f905, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f907, %f906;
	fma.rn.f32 	%f908, %f907, %f829, %f905;
	fma.rn.f32 	%f909, %f907, %f831, %f908;
	mul.f32 	%f910, %f909, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f911, %f910;
	add.f32 	%f912, %f907, 0f00000000;
	ex2.approx.f32 	%f913, %f912;
	mul.f32 	%f914, %f911, %f913;
	setp.lt.f32	%p137, %f905, 0fC2D20000;
	selp.f32	%f915, 0f00000000, %f914, %p137;
	setp.gt.f32	%p138, %f905, 0f42D20000;
	selp.f32	%f2680, 0f7F800000, %f915, %p138;
	setp.eq.f32	%p139, %f2680, 0f7F800000;
	@%p139 bra 	BB5_86;

	fma.rn.f32 	%f2680, %f2680, %f154, %f2680;

BB5_86:
	setp.geu.f32	%p594, %f103, 0f00000000;
	mov.b32 	 %r280, %f2680;
	xor.b32  	%r281, %r280, -2147483648;
	mov.b32 	 %f916, %r281;
	selp.f32	%f158, %f916, %f2680, %p5;
	setp.eq.f32	%p140, %f103, 0f00000000;
	selp.f32	%f2681, %f110, %f158, %p140;
	@%p594 bra 	BB5_88;

	cvt.rzi.f32.f32	%f918, %f630;
	setp.neu.f32	%p141, %f918, 0f40000000;
	selp.f32	%f2681, 0f7FFFFFFF, %f158, %p141;

BB5_88:
	abs.f32 	%f2578, %f103;
	add.f32 	%f2577, %f2578, 0f40000000;
	mov.b32 	 %r632, %f2577;
	add.f32 	%f919, %f103, 0f40000000;
	setp.gtu.f32	%p142, %f2578, 0f7F800000;
	selp.f32	%f920, %f919, %f2681, %p142;
	selp.f32	%f921, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p143, %f2578, 0f7F800000;
	selp.f32	%f922, %f920, %f921, %p143;
	setp.gt.s32	%p144, %r632, 2139095039;
	selp.f32	%f923, %f922, %f2681, %p144;
	mul.f32 	%f924, %f923, 0fBF000000;
	setp.eq.f32	%p145, %f103, 0f3F800000;
	selp.f32	%f925, 0fBF000000, %f924, %p145;
	mul.f32 	%f926, %f925, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f927, %f926;
	fma.rn.f32 	%f929, %f927, %f829, %f925;
	fma.rn.f32 	%f931, %f927, %f831, %f929;
	mul.f32 	%f932, %f931, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f933, %f932;
	add.f32 	%f934, %f927, 0f00000000;
	ex2.approx.f32 	%f935, %f934;
	mul.f32 	%f936, %f933, %f935;
	setp.lt.f32	%p146, %f925, 0fC2D20000;
	selp.f32	%f937, 0f00000000, %f936, %p146;
	setp.gt.f32	%p147, %f925, 0f42D20000;
	selp.f32	%f162, 0f7F800000, %f937, %p147;
	sub.f32 	%f938, %f153, %f162;
	mul.f32 	%f939, %f68, %f938;
	mul.f32 	%f163, %f141, %f939;
	mov.f64 	%fd429, %fd39;
	@!%p6 bra 	BB5_90;
	bra.uni 	BB5_89;

BB5_89:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd39;
	}
	xor.b32  	%r283, %r282, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r284, %temp}, %fd39;
	}
	mov.b64 	%fd429, {%r284, %r283};

BB5_90:
	setp.eq.f32	%p148, %f2711, 0f00000000;
	@%p148 bra 	BB5_93;
	bra.uni 	BB5_91;

BB5_93:
	mov.u32 	%r285, 0;
	mov.b64 	%fd429, {%r285, %r56};
	bra.uni 	BB5_94;

BB5_91:
	setp.gt.s32	%p149, %r54, -1;
	@%p149 bra 	BB5_94;

	cvt.rzi.f64.f64	%fd279, %fd271;
	setp.neu.f64	%p150, %fd279, 0d4008000000000000;
	selp.f64	%fd429, 0dFFF8000000000000, %fd429, %p150;

BB5_94:
	selp.f64	%fd430, %fd429, %fd37, %p112;
	@%p12 bra 	BB5_102;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r633}, %fd271;
	}
	and.b32  	%r286, %r633, 2147483647;
	setp.ne.s32	%p152, %r286, 2146435072;
	@%p152 bra 	BB5_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r287, %temp}, %fd271;
	}
	setp.eq.s32	%p153, %r287, 0;
	@%p153 bra 	BB5_101;
	bra.uni 	BB5_97;

BB5_101:
	mov.u32 	%r293, 0;
	mov.b64 	%fd430, {%r293, %r58};
	bra.uni 	BB5_102;

BB5_97:
	and.b32  	%r288, %r54, 2147483647;
	setp.ne.s32	%p154, %r288, 2146435072;
	@%p154 bra 	BB5_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r289, %temp}, %fd269;
	}
	setp.ne.s32	%p155, %r289, 0;
	mov.f64 	%fd430, %fd429;
	@%p155 bra 	BB5_102;

	selp.b32	%r291, %r60, %r59, %p6;
	mov.u32 	%r292, 0;
	mov.b64 	%fd430, {%r292, %r291};
	bra.uni 	BB5_102;

BB5_98:
	mov.f64 	%fd430, %fd429;

BB5_102:
	cvt.rn.f32.s32	%f2588, %r653;
	mov.f32 	%f2587, 0f35BFBE8E;
	mov.f32 	%f2586, 0f3F317200;
	cvt.rn.f32.s32	%f2585, %r652;
	add.f32 	%f2584, %f2585, 0f3F800000;
	sub.f32 	%f2583, %f2584, %f2715;
	mov.f32 	%f2582, 0f00000000;
	mov.f32 	%f2581, 0f3DAAAABD;
	mov.f32 	%f2580, 0f3C4CAF63;
	mov.f32 	%f2579, 0f3B18F0FE;
	setp.eq.f32	%p156, %f2711, 0f3F800000;
	selp.f64	%fd282, 0d3FF0000000000000, %fd430, %p156;
	div.rn.f64 	%fd283, %fd36, %fd282;
	mul.f32 	%f942, %f82, %f162;
	mul.f32 	%f943, %f2583, %f153;
	sub.f32 	%f944, %f943, %f942;
	cvt.f64.f32	%fd284, %f944;
	mul.f64 	%fd285, %fd284, %fd283;
	cvt.f64.f32	%fd286, %f141;
	mul.f64 	%fd287, %fd286, %fd285;
	cvt.rn.f32.f64	%f164, %fd287;
	add.f32 	%f945, %f2588, 0f3F800000;
	sub.f32 	%f165, %f945, %f2714;
	div.rn.f32 	%f166, %f165, %f2711;
	abs.f32 	%f167, %f166;
	setp.lt.f32	%p157, %f167, 0f00800000;
	mul.f32 	%f946, %f167, 0f4B800000;
	selp.f32	%f947, 0fC3170000, 0fC2FE0000, %p157;
	selp.f32	%f948, %f946, %f167, %p157;
	mov.b32 	 %r294, %f948;
	and.b32  	%r295, %r294, 8388607;
	or.b32  	%r296, %r295, 1065353216;
	mov.b32 	 %f949, %r296;
	shr.u32 	%r297, %r294, 23;
	cvt.rn.f32.u32	%f950, %r297;
	add.f32 	%f951, %f947, %f950;
	setp.gt.f32	%p158, %f949, 0f3FB504F3;
	mul.f32 	%f952, %f949, 0f3F000000;
	add.f32 	%f953, %f951, 0f3F800000;
	selp.f32	%f954, %f952, %f949, %p158;
	selp.f32	%f955, %f953, %f951, %p158;
	add.f32 	%f168, %f954, 0fBF800000;
	add.f32 	%f941, %f954, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f940,%f941;
	// inline asm
	add.f32 	%f170, %f168, %f168;
	mul.f32 	%f956, %f940, %f170;
	mul.f32 	%f957, %f956, %f956;
	fma.rn.f32 	%f960, %f2579, %f957, %f2580;
	fma.rn.f32 	%f962, %f960, %f957, %f2581;
	mul.rn.f32 	%f963, %f962, %f957;
	mul.rn.f32 	%f964, %f963, %f956;
	sub.f32 	%f965, %f168, %f956;
	neg.f32 	%f966, %f956;
	add.f32 	%f967, %f965, %f965;
	fma.rn.f32 	%f968, %f966, %f168, %f967;
	mul.rn.f32 	%f969, %f940, %f968;
	add.f32 	%f970, %f964, %f956;
	sub.f32 	%f971, %f956, %f970;
	add.f32 	%f972, %f964, %f971;
	add.f32 	%f973, %f969, %f972;
	add.f32 	%f974, %f970, %f973;
	sub.f32 	%f975, %f970, %f974;
	add.f32 	%f976, %f973, %f975;
	mul.rn.f32 	%f171, %f955, %f2586;
	mul.rn.f32 	%f172, %f955, %f2587;
	add.f32 	%f979, %f171, %f974;
	sub.f32 	%f980, %f171, %f979;
	add.f32 	%f981, %f974, %f980;
	add.f32 	%f982, %f976, %f981;
	add.f32 	%f983, %f172, %f982;
	add.f32 	%f984, %f979, %f983;
	sub.f32 	%f985, %f979, %f984;
	add.f32 	%f986, %f983, %f985;
	mul.rn.f32 	%f988, %f630, %f984;
	neg.f32 	%f989, %f988;
	fma.rn.f32 	%f990, %f630, %f984, %f989;
	fma.rn.f32 	%f991, %f630, %f986, %f990;
	fma.rn.f32 	%f993, %f2582, %f984, %f991;
	add.rn.f32 	%f994, %f988, %f993;
	neg.f32 	%f995, %f994;
	add.rn.f32 	%f996, %f988, %f995;
	add.rn.f32 	%f997, %f996, %f993;
	mov.b32 	 %r298, %f994;
	setp.eq.s32	%p159, %r298, 1118925336;
	add.s32 	%r299, %r298, -1;
	mov.b32 	 %f998, %r299;
	add.f32 	%f999, %f997, 0f37000000;
	selp.f32	%f1000, %f998, %f994, %p159;
	selp.f32	%f173, %f999, %f997, %p159;
	mul.f32 	%f1001, %f1000, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1002, %f1001;
	fma.rn.f32 	%f1004, %f1002, %f829, %f1000;
	fma.rn.f32 	%f1006, %f1002, %f831, %f1004;
	mul.f32 	%f1007, %f1006, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1008, %f1007;
	add.f32 	%f1009, %f1002, 0f00000000;
	ex2.approx.f32 	%f1010, %f1009;
	mul.f32 	%f1011, %f1008, %f1010;
	setp.lt.f32	%p160, %f1000, 0fC2D20000;
	selp.f32	%f1012, 0f00000000, %f1011, %p160;
	setp.gt.f32	%p161, %f1000, 0f42D20000;
	selp.f32	%f2682, 0f7F800000, %f1012, %p161;
	setp.eq.f32	%p162, %f2682, 0f7F800000;
	@%p162 bra 	BB5_104;

	fma.rn.f32 	%f2682, %f2682, %f173, %f2682;

BB5_104:
	setp.lt.f32	%p163, %f166, 0f00000000;
	and.pred  	%p16, %p163, %p89;
	mov.b32 	 %r300, %f2682;
	xor.b32  	%r301, %r300, -2147483648;
	mov.b32 	 %f1013, %r301;
	selp.f32	%f2684, %f1013, %f2682, %p16;
	setp.eq.f32	%p165, %f166, 0f00000000;
	@%p165 bra 	BB5_107;
	bra.uni 	BB5_105;

BB5_107:
	add.f32 	%f1016, %f166, %f166;
	selp.f32	%f2684, %f1016, 0f00000000, %p89;
	bra.uni 	BB5_108;

BB5_105:
	setp.geu.f32	%p166, %f166, 0f00000000;
	@%p166 bra 	BB5_108;

	cvt.rzi.f32.f32	%f1015, %f630;
	setp.neu.f32	%p167, %f1015, 0f40000000;
	selp.f32	%f2684, 0f7FFFFFFF, %f2684, %p167;

BB5_108:
	abs.f32 	%f2589, %f166;
	add.f32 	%f1017, %f2589, 0f40000000;
	mov.b32 	 %r75, %f1017;
	setp.lt.s32	%p169, %r75, 2139095040;
	@%p169 bra 	BB5_113;

	abs.f32 	%f2596, %f166;
	setp.gtu.f32	%p170, %f2596, 0f7F800000;
	@%p170 bra 	BB5_112;
	bra.uni 	BB5_110;

BB5_112:
	add.f32 	%f2684, %f166, 0f40000000;
	bra.uni 	BB5_113;

BB5_110:
	abs.f32 	%f2597, %f166;
	setp.neu.f32	%p171, %f2597, 0f7F800000;
	@%p171 bra 	BB5_113;

	selp.f32	%f2684, 0fFF800000, 0f7F800000, %p16;

BB5_113:
	mov.f32 	%f2595, 0f35BFBE8E;
	mov.f32 	%f2594, 0f3F317200;
	mov.f32 	%f2593, 0f00000000;
	mov.f32 	%f2592, 0f3DAAAABD;
	mov.f32 	%f2591, 0f3C4CAF63;
	mov.f32 	%f2590, 0f3B18F0FE;
	mul.f32 	%f1020, %f2684, 0fBF000000;
	setp.eq.f32	%p172, %f166, 0f3F800000;
	selp.f32	%f1021, 0fBF000000, %f1020, %p172;
	mul.f32 	%f1022, %f1021, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1023, %f1022;
	fma.rn.f32 	%f1025, %f1023, %f829, %f1021;
	fma.rn.f32 	%f1027, %f1023, %f831, %f1025;
	mul.f32 	%f1028, %f1027, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1029, %f1028;
	add.f32 	%f1030, %f1023, 0f00000000;
	ex2.approx.f32 	%f1031, %f1030;
	mul.f32 	%f1032, %f1029, %f1031;
	setp.lt.f32	%p173, %f1021, 0fC2D20000;
	selp.f32	%f1033, 0f00000000, %f1032, %p173;
	setp.gt.f32	%p174, %f1021, 0f42D20000;
	selp.f32	%f184, 0f7F800000, %f1033, %p174;
	div.rn.f32 	%f185, %f129, %f2711;
	abs.f32 	%f186, %f185;
	setp.lt.f32	%p175, %f186, 0f00800000;
	mul.f32 	%f1034, %f186, 0f4B800000;
	selp.f32	%f1035, 0fC3170000, 0fC2FE0000, %p175;
	selp.f32	%f1036, %f1034, %f186, %p175;
	mov.b32 	 %r302, %f1036;
	and.b32  	%r303, %r302, 8388607;
	or.b32  	%r304, %r303, 1065353216;
	mov.b32 	 %f1037, %r304;
	shr.u32 	%r305, %r302, 23;
	cvt.rn.f32.u32	%f1038, %r305;
	add.f32 	%f1039, %f1035, %f1038;
	setp.gt.f32	%p176, %f1037, 0f3FB504F3;
	mul.f32 	%f1040, %f1037, 0f3F000000;
	add.f32 	%f1041, %f1039, 0f3F800000;
	selp.f32	%f1042, %f1040, %f1037, %p176;
	selp.f32	%f1043, %f1041, %f1039, %p176;
	add.f32 	%f187, %f1042, 0fBF800000;
	add.f32 	%f1019, %f1042, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1018,%f1019;
	// inline asm
	add.f32 	%f189, %f187, %f187;
	mul.f32 	%f1044, %f1018, %f189;
	mul.f32 	%f1045, %f1044, %f1044;
	fma.rn.f32 	%f1048, %f2590, %f1045, %f2591;
	fma.rn.f32 	%f1050, %f1048, %f1045, %f2592;
	mul.rn.f32 	%f1051, %f1050, %f1045;
	mul.rn.f32 	%f1052, %f1051, %f1044;
	sub.f32 	%f1053, %f187, %f1044;
	neg.f32 	%f1054, %f1044;
	add.f32 	%f1055, %f1053, %f1053;
	fma.rn.f32 	%f1056, %f1054, %f187, %f1055;
	mul.rn.f32 	%f1057, %f1018, %f1056;
	add.f32 	%f1058, %f1052, %f1044;
	sub.f32 	%f1059, %f1044, %f1058;
	add.f32 	%f1060, %f1052, %f1059;
	add.f32 	%f1061, %f1057, %f1060;
	add.f32 	%f1062, %f1058, %f1061;
	sub.f32 	%f1063, %f1058, %f1062;
	add.f32 	%f1064, %f1061, %f1063;
	mul.rn.f32 	%f190, %f1043, %f2594;
	mul.rn.f32 	%f191, %f1043, %f2595;
	add.f32 	%f1067, %f190, %f1062;
	sub.f32 	%f1068, %f190, %f1067;
	add.f32 	%f1069, %f1062, %f1068;
	add.f32 	%f1070, %f1064, %f1069;
	add.f32 	%f1071, %f191, %f1070;
	add.f32 	%f1072, %f1067, %f1071;
	sub.f32 	%f1073, %f1067, %f1072;
	add.f32 	%f1074, %f1071, %f1073;
	mul.rn.f32 	%f1076, %f630, %f1072;
	neg.f32 	%f1077, %f1076;
	fma.rn.f32 	%f1078, %f630, %f1072, %f1077;
	fma.rn.f32 	%f1079, %f630, %f1074, %f1078;
	fma.rn.f32 	%f1081, %f2593, %f1072, %f1079;
	add.rn.f32 	%f1082, %f1076, %f1081;
	neg.f32 	%f1083, %f1082;
	add.rn.f32 	%f1084, %f1076, %f1083;
	add.rn.f32 	%f1085, %f1084, %f1081;
	mov.b32 	 %r306, %f1082;
	setp.eq.s32	%p177, %r306, 1118925336;
	add.s32 	%r307, %r306, -1;
	mov.b32 	 %f1086, %r307;
	add.f32 	%f1087, %f1085, 0f37000000;
	selp.f32	%f1088, %f1086, %f1082, %p177;
	selp.f32	%f192, %f1087, %f1085, %p177;
	mul.f32 	%f1089, %f1088, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1090, %f1089;
	fma.rn.f32 	%f1091, %f1090, %f829, %f1088;
	fma.rn.f32 	%f1092, %f1090, %f831, %f1091;
	mul.f32 	%f1093, %f1092, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1094, %f1093;
	add.f32 	%f1095, %f1090, 0f00000000;
	ex2.approx.f32 	%f1096, %f1095;
	mul.f32 	%f1097, %f1094, %f1096;
	setp.lt.f32	%p178, %f1088, 0fC2D20000;
	selp.f32	%f1098, 0f00000000, %f1097, %p178;
	setp.gt.f32	%p179, %f1088, 0f42D20000;
	selp.f32	%f2685, 0f7F800000, %f1098, %p179;
	setp.eq.f32	%p180, %f2685, 0f7F800000;
	@%p180 bra 	BB5_115;

	fma.rn.f32 	%f2685, %f2685, %f192, %f2685;

BB5_115:
	setp.lt.f32	%p181, %f185, 0f00000000;
	and.pred  	%p17, %p181, %p89;
	mov.b32 	 %r308, %f2685;
	xor.b32  	%r309, %r308, -2147483648;
	mov.b32 	 %f1099, %r309;
	selp.f32	%f2687, %f1099, %f2685, %p17;
	setp.eq.f32	%p183, %f185, 0f00000000;
	@%p183 bra 	BB5_118;
	bra.uni 	BB5_116;

BB5_118:
	add.f32 	%f1102, %f185, %f185;
	selp.f32	%f2687, %f1102, 0f00000000, %p89;
	bra.uni 	BB5_119;

BB5_116:
	setp.geu.f32	%p184, %f185, 0f00000000;
	@%p184 bra 	BB5_119;

	cvt.rzi.f32.f32	%f1101, %f630;
	setp.neu.f32	%p185, %f1101, 0f40000000;
	selp.f32	%f2687, 0f7FFFFFFF, %f2687, %p185;

BB5_119:
	abs.f32 	%f2527, %f185;
	add.f32 	%f1103, %f2527, 0f40000000;
	mov.b32 	 %r76, %f1103;
	setp.lt.s32	%p187, %r76, 2139095040;
	@%p187 bra 	BB5_124;

	abs.f32 	%f2606, %f185;
	setp.gtu.f32	%p188, %f2606, 0f7F800000;
	@%p188 bra 	BB5_123;
	bra.uni 	BB5_121;

BB5_123:
	add.f32 	%f2687, %f185, 0f40000000;
	bra.uni 	BB5_124;

BB5_121:
	abs.f32 	%f2607, %f185;
	setp.neu.f32	%p189, %f2607, 0f7F800000;
	@%p189 bra 	BB5_124;

	selp.f32	%f2687, 0fFF800000, 0f7F800000, %p17;

BB5_124:
	mul.f32 	%f1104, %f2687, 0fBF000000;
	setp.eq.f32	%p190, %f185, 0f3F800000;
	selp.f32	%f1105, 0fBF000000, %f1104, %p190;
	mul.f32 	%f1106, %f1105, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1107, %f1106;
	fma.rn.f32 	%f1109, %f1107, %f829, %f1105;
	fma.rn.f32 	%f1111, %f1107, %f831, %f1109;
	mul.f32 	%f1112, %f1111, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1113, %f1112;
	add.f32 	%f1114, %f1107, 0f00000000;
	ex2.approx.f32 	%f1115, %f1114;
	mul.f32 	%f1116, %f1113, %f1115;
	setp.lt.f32	%p191, %f1105, 0fC2D20000;
	selp.f32	%f1117, 0f00000000, %f1116, %p191;
	setp.gt.f32	%p192, %f1105, 0f42D20000;
	selp.f32	%f203, 0f7F800000, %f1117, %p192;
	sub.f32 	%f1118, %f184, %f203;
	mul.f32 	%f1119, %f68, %f1118;
	mul.f32 	%f204, %f127, %f1119;
	mov.f64 	%fd432, %fd39;
	@!%p6 bra 	BB5_126;
	bra.uni 	BB5_125;

BB5_125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r310}, %fd39;
	}
	xor.b32  	%r311, %r310, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r312, %temp}, %fd39;
	}
	mov.b64 	%fd432, {%r312, %r311};

BB5_126:
	setp.eq.f32	%p574, %f2711, 0f00000000;
	@%p574 bra 	BB5_129;
	bra.uni 	BB5_127;

BB5_129:
	mov.u32 	%r313, 0;
	mov.b64 	%fd432, {%r313, %r56};
	bra.uni 	BB5_130;

BB5_127:
	setp.gt.s32	%p194, %r54, -1;
	@%p194 bra 	BB5_130;

	cvt.rzi.f64.f64	%fd289, %fd271;
	setp.neu.f64	%p195, %fd289, 0d4008000000000000;
	selp.f64	%fd432, 0dFFF8000000000000, %fd432, %p195;

BB5_130:
	selp.f64	%fd433, %fd432, %fd37, %p112;
	@%p12 bra 	BB5_138;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r611}, %fd271;
	}
	and.b32  	%r314, %r611, 2147483647;
	setp.ne.s32	%p197, %r314, 2146435072;
	@%p197 bra 	BB5_133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r315, %temp}, %fd271;
	}
	setp.eq.s32	%p198, %r315, 0;
	@%p198 bra 	BB5_137;
	bra.uni 	BB5_133;

BB5_137:
	mov.u32 	%r321, 0;
	mov.b64 	%fd433, {%r321, %r58};
	bra.uni 	BB5_138;

BB5_133:
	and.b32  	%r316, %r54, 2147483647;
	setp.ne.s32	%p199, %r316, 2146435072;
	@%p199 bra 	BB5_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r317, %temp}, %fd269;
	}
	setp.ne.s32	%p200, %r317, 0;
	mov.f64 	%fd433, %fd432;
	@%p200 bra 	BB5_138;

	selp.b32	%r319, %r60, %r59, %p6;
	mov.u32 	%r320, 0;
	mov.b64 	%fd433, {%r320, %r319};
	bra.uni 	BB5_138;

BB5_134:
	mov.f64 	%fd433, %fd432;

BB5_138:
	cvt.rn.f32.s32	%f2534, %r653;
	add.f32 	%f2533, %f2534, 0f3F800000;
	sub.f32 	%f2532, %f2533, %f2714;
	setp.eq.f32	%p575, %f2711, 0f3F800000;
	mov.f32 	%f2531, 0f00000000;
	mov.f32 	%f2530, 0f3DAAAABD;
	mov.f32 	%f2529, 0f3C4CAF63;
	mov.f32 	%f2528, 0f3B18F0FE;
	selp.f64	%fd292, 0d3FF0000000000000, %fd433, %p575;
	div.rn.f64 	%fd293, %fd36, %fd292;
	mul.f32 	%f1122, %f129, %f203;
	mul.f32 	%f1123, %f2532, %f184;
	sub.f32 	%f1124, %f1123, %f1122;
	cvt.f64.f32	%fd294, %f1124;
	mul.f64 	%fd295, %fd294, %fd293;
	cvt.f64.f32	%fd296, %f127;
	mul.f64 	%fd297, %fd296, %fd295;
	cvt.rn.f32.f64	%f205, %fd297;
	// inline asm
	rcp.approx.ftz.f32 %f1120,%f98;
	// inline asm
	mul.f32 	%f1125, %f1120, %f99;
	mul.f32 	%f1126, %f1125, %f1125;
	fma.rn.f32 	%f1129, %f2528, %f1126, %f2529;
	fma.rn.f32 	%f1131, %f1129, %f1126, %f2530;
	mul.rn.f32 	%f1132, %f1131, %f1126;
	mul.rn.f32 	%f1133, %f1132, %f1125;
	sub.f32 	%f1134, %f97, %f1125;
	neg.f32 	%f1135, %f1125;
	add.f32 	%f1136, %f1134, %f1134;
	fma.rn.f32 	%f1137, %f1135, %f97, %f1136;
	mul.rn.f32 	%f1138, %f1120, %f1137;
	add.f32 	%f1139, %f1133, %f1125;
	sub.f32 	%f1140, %f1125, %f1139;
	add.f32 	%f1141, %f1133, %f1140;
	add.f32 	%f1142, %f1138, %f1141;
	add.f32 	%f1143, %f1139, %f1142;
	sub.f32 	%f1144, %f1139, %f1143;
	add.f32 	%f1145, %f1142, %f1144;
	add.f32 	%f1146, %f100, %f1143;
	sub.f32 	%f1147, %f100, %f1146;
	add.f32 	%f1148, %f1143, %f1147;
	add.f32 	%f1149, %f1145, %f1148;
	add.f32 	%f1150, %f101, %f1149;
	add.f32 	%f1151, %f1146, %f1150;
	sub.f32 	%f1152, %f1146, %f1151;
	add.f32 	%f1153, %f1150, %f1152;
	mul.rn.f32 	%f1155, %f630, %f1151;
	neg.f32 	%f1156, %f1155;
	fma.rn.f32 	%f1157, %f630, %f1151, %f1156;
	fma.rn.f32 	%f1158, %f630, %f1153, %f1157;
	fma.rn.f32 	%f1160, %f2531, %f1151, %f1158;
	add.rn.f32 	%f1161, %f1155, %f1160;
	neg.f32 	%f1162, %f1161;
	add.rn.f32 	%f1163, %f1155, %f1162;
	add.rn.f32 	%f1164, %f1163, %f1160;
	mov.b32 	 %r322, %f1161;
	setp.eq.s32	%p202, %r322, 1118925336;
	add.s32 	%r323, %r322, -1;
	mov.b32 	 %f1165, %r323;
	add.f32 	%f1166, %f1164, 0f37000000;
	selp.f32	%f1167, %f1165, %f1161, %p202;
	selp.f32	%f206, %f1166, %f1164, %p202;
	mul.f32 	%f1168, %f1167, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1169, %f1168;
	fma.rn.f32 	%f1171, %f1169, %f829, %f1167;
	fma.rn.f32 	%f1173, %f1169, %f831, %f1171;
	mul.f32 	%f1174, %f1173, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1175, %f1174;
	add.f32 	%f1176, %f1169, 0f00000000;
	ex2.approx.f32 	%f1177, %f1176;
	mul.f32 	%f1178, %f1175, %f1177;
	setp.lt.f32	%p203, %f1167, 0fC2D20000;
	selp.f32	%f1179, 0f00000000, %f1178, %p203;
	setp.gt.f32	%p204, %f1167, 0f42D20000;
	selp.f32	%f2688, 0f7F800000, %f1179, %p204;
	setp.eq.f32	%p205, %f2688, 0f7F800000;
	@%p205 bra 	BB5_140;

	fma.rn.f32 	%f2688, %f2688, %f206, %f2688;

BB5_140:
	setp.eq.f32	%p577, %f94, 0f00000000;
	setp.geu.f32	%p576, %f94, 0f00000000;
	mov.b32 	 %r324, %f2688;
	xor.b32  	%r325, %r324, -2147483648;
	mov.b32 	 %f1180, %r325;
	selp.f32	%f210, %f1180, %f2688, %p4;
	selp.f32	%f2689, %f102, %f210, %p577;
	@%p576 bra 	BB5_142;

	cvt.rzi.f32.f32	%f1182, %f630;
	setp.neu.f32	%p207, %f1182, 0f40000000;
	selp.f32	%f2689, 0f7FFFFFFF, %f210, %p207;

BB5_142:
	abs.f32 	%f2542, %f94;
	setp.eq.f32	%p581, %f94, 0f3F800000;
	add.f32 	%f2541, %f2542, 0f40000000;
	mov.b32 	 %r612, %f2541;
	setp.gt.s32	%p580, %r612, 2139095039;
	setp.neu.f32	%p579, %f2542, 0f7F800000;
	selp.f32	%f2540, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p578, %f2542, 0f7F800000;
	add.f32 	%f2539, %f94, 0f40000000;
	mov.f32 	%f2538, 0f00000000;
	mov.f32 	%f2537, 0f3DAAAABD;
	mov.f32 	%f2536, 0f3C4CAF63;
	mov.f32 	%f2535, 0f3B18F0FE;
	selp.f32	%f1186, %f2539, %f2689, %p578;
	selp.f32	%f1188, %f1186, %f2540, %p579;
	selp.f32	%f1189, %f1188, %f2689, %p580;
	mul.f32 	%f1190, %f1189, 0fBF000000;
	selp.f32	%f1191, 0fBF000000, %f1190, %p581;
	mul.f32 	%f1192, %f1191, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1193, %f1192;
	fma.rn.f32 	%f1195, %f1193, %f829, %f1191;
	fma.rn.f32 	%f1197, %f1193, %f831, %f1195;
	mul.f32 	%f1198, %f1197, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1199, %f1198;
	add.f32 	%f1200, %f1193, 0f00000000;
	ex2.approx.f32 	%f1201, %f1200;
	mul.f32 	%f1202, %f1199, %f1201;
	setp.lt.f32	%p212, %f1191, 0fC2D20000;
	selp.f32	%f1203, 0f00000000, %f1202, %p212;
	setp.gt.f32	%p213, %f1191, 0f42D20000;
	selp.f32	%f214, 0f7F800000, %f1203, %p213;
	// inline asm
	rcp.approx.ftz.f32 %f1183,%f106;
	// inline asm
	mul.f32 	%f1204, %f1183, %f107;
	mul.f32 	%f1205, %f1204, %f1204;
	fma.rn.f32 	%f1208, %f2535, %f1205, %f2536;
	fma.rn.f32 	%f1210, %f1208, %f1205, %f2537;
	mul.rn.f32 	%f1211, %f1210, %f1205;
	mul.rn.f32 	%f1212, %f1211, %f1204;
	sub.f32 	%f1213, %f105, %f1204;
	neg.f32 	%f1214, %f1204;
	add.f32 	%f1215, %f1213, %f1213;
	fma.rn.f32 	%f1216, %f1214, %f105, %f1215;
	mul.rn.f32 	%f1217, %f1183, %f1216;
	add.f32 	%f1218, %f1212, %f1204;
	sub.f32 	%f1219, %f1204, %f1218;
	add.f32 	%f1220, %f1212, %f1219;
	add.f32 	%f1221, %f1217, %f1220;
	add.f32 	%f1222, %f1218, %f1221;
	sub.f32 	%f1223, %f1218, %f1222;
	add.f32 	%f1224, %f1221, %f1223;
	add.f32 	%f1225, %f108, %f1222;
	sub.f32 	%f1226, %f108, %f1225;
	add.f32 	%f1227, %f1222, %f1226;
	add.f32 	%f1228, %f1224, %f1227;
	add.f32 	%f1229, %f109, %f1228;
	add.f32 	%f1230, %f1225, %f1229;
	sub.f32 	%f1231, %f1225, %f1230;
	add.f32 	%f1232, %f1229, %f1231;
	mul.rn.f32 	%f1234, %f630, %f1230;
	neg.f32 	%f1235, %f1234;
	fma.rn.f32 	%f1236, %f630, %f1230, %f1235;
	fma.rn.f32 	%f1237, %f630, %f1232, %f1236;
	fma.rn.f32 	%f1239, %f2538, %f1230, %f1237;
	add.rn.f32 	%f1240, %f1234, %f1239;
	neg.f32 	%f1241, %f1240;
	add.rn.f32 	%f1242, %f1234, %f1241;
	add.rn.f32 	%f1243, %f1242, %f1239;
	mov.b32 	 %r326, %f1240;
	setp.eq.s32	%p214, %r326, 1118925336;
	add.s32 	%r327, %r326, -1;
	mov.b32 	 %f1244, %r327;
	add.f32 	%f1245, %f1243, 0f37000000;
	selp.f32	%f1246, %f1244, %f1240, %p214;
	selp.f32	%f215, %f1245, %f1243, %p214;
	mul.f32 	%f1247, %f1246, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1248, %f1247;
	fma.rn.f32 	%f1249, %f1248, %f829, %f1246;
	fma.rn.f32 	%f1250, %f1248, %f831, %f1249;
	mul.f32 	%f1251, %f1250, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1252, %f1251;
	add.f32 	%f1253, %f1248, 0f00000000;
	ex2.approx.f32 	%f1254, %f1253;
	mul.f32 	%f1255, %f1252, %f1254;
	setp.lt.f32	%p215, %f1246, 0fC2D20000;
	selp.f32	%f1256, 0f00000000, %f1255, %p215;
	setp.gt.f32	%p216, %f1246, 0f42D20000;
	selp.f32	%f2690, 0f7F800000, %f1256, %p216;
	setp.eq.f32	%p217, %f2690, 0f7F800000;
	@%p217 bra 	BB5_144;

	fma.rn.f32 	%f2690, %f2690, %f215, %f2690;

BB5_144:
	setp.eq.f32	%p583, %f103, 0f00000000;
	setp.geu.f32	%p582, %f103, 0f00000000;
	mov.b32 	 %r328, %f2690;
	xor.b32  	%r329, %r328, -2147483648;
	mov.b32 	 %f1257, %r329;
	selp.f32	%f219, %f1257, %f2690, %p5;
	selp.f32	%f2691, %f110, %f219, %p583;
	@%p582 bra 	BB5_146;

	cvt.rzi.f32.f32	%f1259, %f630;
	setp.neu.f32	%p219, %f1259, 0f40000000;
	selp.f32	%f2691, 0f7FFFFFFF, %f219, %p219;

BB5_146:
	abs.f32 	%f2546, %f103;
	setp.eq.f32	%p587, %f103, 0f3F800000;
	add.f32 	%f2545, %f2546, 0f40000000;
	mov.b32 	 %r613, %f2545;
	setp.gt.s32	%p586, %r613, 2139095039;
	setp.neu.f32	%p585, %f2546, 0f7F800000;
	selp.f32	%f2544, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p584, %f2546, 0f7F800000;
	add.f32 	%f2543, %f103, 0f40000000;
	selp.f32	%f1261, %f2543, %f2691, %p584;
	selp.f32	%f1263, %f1261, %f2544, %p585;
	selp.f32	%f1264, %f1263, %f2691, %p586;
	mul.f32 	%f1265, %f1264, 0fBF000000;
	selp.f32	%f1266, 0fBF000000, %f1265, %p587;
	mul.f32 	%f1267, %f1266, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1268, %f1267;
	fma.rn.f32 	%f1270, %f1268, %f829, %f1266;
	fma.rn.f32 	%f1272, %f1268, %f831, %f1270;
	mul.f32 	%f1273, %f1272, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1274, %f1273;
	add.f32 	%f1275, %f1268, 0f00000000;
	ex2.approx.f32 	%f1276, %f1275;
	mul.f32 	%f1277, %f1274, %f1276;
	setp.lt.f32	%p224, %f1266, 0fC2D20000;
	selp.f32	%f1278, 0f00000000, %f1277, %p224;
	setp.gt.f32	%p225, %f1266, 0f42D20000;
	selp.f32	%f223, 0f7F800000, %f1278, %p225;
	mul.f32 	%f1279, %f82, %f223;
	mul.f32 	%f1280, %f83, %f214;
	sub.f32 	%f1281, %f1280, %f1279;
	mul.f32 	%f1282, %f69, %f1281;
	mul.f32 	%f224, %f141, %f1282;
	mov.f64 	%fd435, %fd40;
	@!%p7 bra 	BB5_148;
	bra.uni 	BB5_147;

BB5_147:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd40;
	}
	xor.b32  	%r331, %r330, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r332, %temp}, %fd40;
	}
	mov.b64 	%fd435, {%r332, %r331};

BB5_148:
	setp.eq.f32	%p588, %f2711, 0f00000000;
	@%p588 bra 	BB5_151;
	bra.uni 	BB5_149;

BB5_151:
	mov.u32 	%r333, 0;
	mov.b64 	%fd435, {%r333, %r61};
	bra.uni 	BB5_152;

BB5_149:
	setp.gt.s32	%p227, %r54, -1;
	@%p227 bra 	BB5_152;

	mov.f64 	%fd402, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd299, %fd402;
	setp.neu.f64	%p228, %fd299, 0d4014000000000000;
	selp.f64	%fd435, 0dFFF8000000000000, %fd435, %p228;

BB5_152:
	cvt.f64.f32	%fd392, %f2711;
	add.f64 	%fd391, %fd392, 0d4014000000000000;
	selp.f64	%fd436, %fd435, %fd391, %p113;
	@%p13 bra 	BB5_160;

	mov.f64 	%fd393, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r615}, %fd393;
	}
	and.b32  	%r614, %r615, 2147483647;
	setp.ne.s32	%p230, %r614, 2146435072;
	@%p230 bra 	BB5_155;

	mov.f64 	%fd395, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd395;
	}
	setp.eq.s32	%p231, %r334, 0;
	@%p231 bra 	BB5_159;
	bra.uni 	BB5_155;

BB5_159:
	mov.u32 	%r338, 0;
	mov.b64 	%fd436, {%r338, %r64};
	bra.uni 	BB5_160;

BB5_155:
	and.b32  	%r335, %r54, 2147483647;
	setp.ne.s32	%p232, %r335, 2146435072;
	@%p232 bra 	BB5_156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r336, %temp}, %fd269;
	}
	setp.ne.s32	%p233, %r336, 0;
	mov.f64 	%fd436, %fd435;
	@%p233 bra 	BB5_160;

	mov.f64 	%fd394, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r621}, %fd394;
	}
	shr.s32 	%r620, %r621, 31;
	and.b32  	%r619, %r620, -2146435072;
	add.s32 	%r618, %r619, 2146435072;
	or.b32  	%r617, %r618, -2147483648;
	selp.b32	%r616, %r617, %r618, %p7;
	mov.u32 	%r337, 0;
	mov.b64 	%fd436, {%r337, %r616};
	bra.uni 	BB5_160;

BB5_156:
	mov.f64 	%fd436, %fd435;

BB5_160:
	setp.eq.f32	%p589, %f2711, 0f3F800000;
	selp.f64	%fd304, 0d3FF0000000000000, %fd436, %p589;
	div.rn.f64 	%fd74, %fd38, %fd304;
	mov.f64 	%fd438, %fd42;
	@!%p8 bra 	BB5_162;
	bra.uni 	BB5_161;

BB5_161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r339}, %fd42;
	}
	xor.b32  	%r340, %r339, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r341, %temp}, %fd42;
	}
	mov.b64 	%fd438, {%r341, %r340};

BB5_162:
	setp.eq.f32	%p235, %f83, 0f00000000;
	@%p235 bra 	BB5_165;
	bra.uni 	BB5_163;

BB5_165:
	mov.u32 	%r342, 0;
	selp.b32	%r343, %r66, 0, %p96;
	or.b32  	%r344, %r343, 2146435072;
	selp.b32	%r345, %r344, %r343, %p98;
	mov.b64 	%fd438, {%r342, %r345};
	bra.uni 	BB5_166;

BB5_163:
	setp.gt.s32	%p236, %r66, -1;
	@%p236 bra 	BB5_166;

	cvt.rzi.f64.f64	%fd306, %fd271;
	setp.neu.f64	%p237, %fd306, 0d4008000000000000;
	selp.f64	%fd438, 0dFFF8000000000000, %fd438, %p237;

BB5_166:
	selp.f64	%fd439, %fd438, %fd43, %p114;
	@%p14 bra 	BB5_174;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r622}, %fd271;
	}
	and.b32  	%r346, %r622, 2147483647;
	setp.ne.s32	%p241, %r346, 2146435072;
	@%p241 bra 	BB5_169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r347, %temp}, %fd271;
	}
	setp.eq.s32	%p242, %r347, 0;
	@%p242 bra 	BB5_173;
	bra.uni 	BB5_169;

BB5_173:
	mov.u32 	%r353, 0;
	mov.b64 	%fd439, {%r353, %r68};
	bra.uni 	BB5_174;

BB5_169:
	and.b32  	%r348, %r66, 2147483647;
	setp.ne.s32	%p243, %r348, 2146435072;
	@%p243 bra 	BB5_170;

	cvt.rn.f32.s32	%f2549, %r652;
	sub.f32 	%f2548, %f2549, %f2715;
	add.f32 	%f2547, %f2548, 0f3F800000;
	cvt.f64.f32	%fd396, %f2547;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd396;
	}
	setp.ne.s32	%p244, %r349, 0;
	mov.f64 	%fd439, %fd438;
	@%p244 bra 	BB5_174;

	selp.b32	%r351, %r60, %r59, %p8;
	mov.u32 	%r352, 0;
	mov.b64 	%fd439, {%r352, %r351};
	bra.uni 	BB5_174;

BB5_170:
	mov.f64 	%fd439, %fd438;

BB5_174:
	setp.eq.f32	%p245, %f83, 0f3F800000;
	selp.f64	%fd308, 0d3FF0000000000000, %fd439, %p245;
	cvt.f64.f32	%fd309, %f214;
	mul.f64 	%fd84, %fd309, %fd308;
	mov.f64 	%fd441, %fd45;
	@!%p9 bra 	BB5_176;
	bra.uni 	BB5_175;

BB5_175:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r354}, %fd45;
	}
	xor.b32  	%r355, %r354, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r356, %temp}, %fd45;
	}
	mov.b64 	%fd441, {%r356, %r355};

BB5_176:
	setp.eq.f32	%p246, %f82, 0f00000000;
	@%p246 bra 	BB5_179;
	bra.uni 	BB5_177;

BB5_179:
	mov.u32 	%r357, 0;
	selp.b32	%r358, %r69, 0, %p96;
	or.b32  	%r359, %r358, 2146435072;
	selp.b32	%r360, %r359, %r358, %p98;
	mov.b64 	%fd441, {%r357, %r360};
	bra.uni 	BB5_180;

BB5_177:
	setp.gt.s32	%p247, %r69, -1;
	@%p247 bra 	BB5_180;

	cvt.rzi.f64.f64	%fd311, %fd271;
	setp.neu.f64	%p248, %fd311, 0d4008000000000000;
	selp.f64	%fd441, 0dFFF8000000000000, %fd441, %p248;

BB5_180:
	cvt.rn.f32.s32	%f2551, %r652;
	sub.f32 	%f2550, %f2551, %f2715;
	cvt.f64.f32	%fd398, %f2550;
	add.f64 	%fd397, %fd398, 0d4008000000000000;
	selp.f64	%fd442, %fd441, %fd397, %p115;
	@%p15 bra 	BB5_188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r623}, %fd271;
	}
	and.b32  	%r361, %r623, 2147483647;
	setp.ne.s32	%p252, %r361, 2146435072;
	@%p252 bra 	BB5_183;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd271;
	}
	setp.eq.s32	%p253, %r362, 0;
	@%p253 bra 	BB5_187;
	bra.uni 	BB5_183;

BB5_187:
	mov.u32 	%r368, 0;
	mov.b64 	%fd442, {%r368, %r71};
	bra.uni 	BB5_188;

BB5_183:
	and.b32  	%r363, %r69, 2147483647;
	setp.ne.s32	%p254, %r363, 2146435072;
	@%p254 bra 	BB5_184;

	cvt.rn.f32.s32	%f2553, %r652;
	sub.f32 	%f2552, %f2553, %f2715;
	cvt.f64.f32	%fd399, %f2552;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r364, %temp}, %fd399;
	}
	setp.ne.s32	%p255, %r364, 0;
	mov.f64 	%fd442, %fd441;
	@%p255 bra 	BB5_188;

	selp.b32	%r366, %r60, %r59, %p9;
	mov.u32 	%r367, 0;
	mov.b64 	%fd442, {%r367, %r366};
	bra.uni 	BB5_188;

BB5_184:
	mov.f64 	%fd442, %fd441;

BB5_188:
	cvt.f64.f32	%fd400, %f141;
	mov.f32 	%f2557, 0f00000000;
	mov.f32 	%f2556, 0f3DAAAABD;
	mov.f32 	%f2555, 0f3C4CAF63;
	mov.f32 	%f2554, 0f3B18F0FE;
	setp.eq.f32	%p256, %f82, 0f3F800000;
	selp.f64	%fd313, 0d3FF0000000000000, %fd442, %p256;
	cvt.f64.f32	%fd314, %f223;
	mul.f64 	%fd315, %fd314, %fd313;
	sub.f64 	%fd316, %fd84, %fd315;
	mul.f64 	%fd317, %fd74, %fd316;
	mul.f64 	%fd319, %fd400, %fd317;
	mul.f32 	%f1285, %f70, %f224;
	cvt.f64.f32	%fd320, %f1285;
	sub.f64 	%fd321, %fd320, %fd319;
	cvt.rn.f32.f64	%f225, %fd321;
	// inline asm
	rcp.approx.ftz.f32 %f1283,%f941;
	// inline asm
	mul.f32 	%f1286, %f1283, %f170;
	mul.f32 	%f1287, %f1286, %f1286;
	fma.rn.f32 	%f1290, %f2554, %f1287, %f2555;
	fma.rn.f32 	%f1292, %f1290, %f1287, %f2556;
	mul.rn.f32 	%f1293, %f1292, %f1287;
	mul.rn.f32 	%f1294, %f1293, %f1286;
	sub.f32 	%f1295, %f168, %f1286;
	neg.f32 	%f1296, %f1286;
	add.f32 	%f1297, %f1295, %f1295;
	fma.rn.f32 	%f1298, %f1296, %f168, %f1297;
	mul.rn.f32 	%f1299, %f1283, %f1298;
	add.f32 	%f1300, %f1294, %f1286;
	sub.f32 	%f1301, %f1286, %f1300;
	add.f32 	%f1302, %f1294, %f1301;
	add.f32 	%f1303, %f1299, %f1302;
	add.f32 	%f1304, %f1300, %f1303;
	sub.f32 	%f1305, %f1300, %f1304;
	add.f32 	%f1306, %f1303, %f1305;
	add.f32 	%f1307, %f171, %f1304;
	sub.f32 	%f1308, %f171, %f1307;
	add.f32 	%f1309, %f1304, %f1308;
	add.f32 	%f1310, %f1306, %f1309;
	add.f32 	%f1311, %f172, %f1310;
	add.f32 	%f1312, %f1307, %f1311;
	sub.f32 	%f1313, %f1307, %f1312;
	add.f32 	%f1314, %f1311, %f1313;
	mul.rn.f32 	%f1316, %f630, %f1312;
	neg.f32 	%f1317, %f1316;
	fma.rn.f32 	%f1318, %f630, %f1312, %f1317;
	fma.rn.f32 	%f1319, %f630, %f1314, %f1318;
	fma.rn.f32 	%f1321, %f2557, %f1312, %f1319;
	add.rn.f32 	%f1322, %f1316, %f1321;
	neg.f32 	%f1323, %f1322;
	add.rn.f32 	%f1324, %f1316, %f1323;
	add.rn.f32 	%f1325, %f1324, %f1321;
	mov.b32 	 %r369, %f1322;
	setp.eq.s32	%p257, %r369, 1118925336;
	add.s32 	%r370, %r369, -1;
	mov.b32 	 %f1326, %r370;
	add.f32 	%f1327, %f1325, 0f37000000;
	selp.f32	%f1328, %f1326, %f1322, %p257;
	selp.f32	%f226, %f1327, %f1325, %p257;
	mul.f32 	%f1329, %f1328, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1330, %f1329;
	fma.rn.f32 	%f1332, %f1330, %f829, %f1328;
	fma.rn.f32 	%f1334, %f1330, %f831, %f1332;
	mul.f32 	%f1335, %f1334, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1336, %f1335;
	add.f32 	%f1337, %f1330, 0f00000000;
	ex2.approx.f32 	%f1338, %f1337;
	mul.f32 	%f1339, %f1336, %f1338;
	setp.lt.f32	%p258, %f1328, 0fC2D20000;
	selp.f32	%f1340, 0f00000000, %f1339, %p258;
	setp.gt.f32	%p259, %f1328, 0f42D20000;
	selp.f32	%f2692, 0f7F800000, %f1340, %p259;
	setp.eq.f32	%p260, %f2692, 0f7F800000;
	@%p260 bra 	BB5_190;

	fma.rn.f32 	%f2692, %f2692, %f226, %f2692;

BB5_190:
	setp.eq.f32	%p590, %f166, 0f00000000;
	mov.b32 	 %r371, %f2692;
	xor.b32  	%r372, %r371, -2147483648;
	mov.b32 	 %f1341, %r372;
	selp.f32	%f2694, %f1341, %f2692, %p16;
	@%p590 bra 	BB5_193;
	bra.uni 	BB5_191;

BB5_193:
	add.f32 	%f1344, %f166, %f166;
	selp.f32	%f2694, %f1344, 0f00000000, %p89;
	bra.uni 	BB5_194;

BB5_191:
	setp.geu.f32	%p262, %f166, 0f00000000;
	@%p262 bra 	BB5_194;

	cvt.rzi.f32.f32	%f1343, %f630;
	setp.neu.f32	%p263, %f1343, 0f40000000;
	selp.f32	%f2694, 0f7FFFFFFF, %f2694, %p263;

BB5_194:
	abs.f32 	%f2559, %f166;
	add.f32 	%f2558, %f2559, 0f40000000;
	mov.b32 	 %r624, %f2558;
	setp.lt.s32	%p591, %r624, 2139095040;
	@%p591 bra 	BB5_199;

	abs.f32 	%f2604, %f166;
	setp.gtu.f32	%p266, %f2604, 0f7F800000;
	@%p266 bra 	BB5_198;
	bra.uni 	BB5_196;

BB5_198:
	add.f32 	%f2694, %f166, 0f40000000;
	bra.uni 	BB5_199;

BB5_196:
	abs.f32 	%f2605, %f166;
	setp.neu.f32	%p267, %f2605, 0f7F800000;
	@%p267 bra 	BB5_199;

	selp.f32	%f2694, 0fFF800000, 0f7F800000, %p16;

BB5_199:
	setp.eq.f32	%p592, %f166, 0f3F800000;
	mov.f32 	%f2563, 0f00000000;
	mov.f32 	%f2562, 0f3DAAAABD;
	mov.f32 	%f2561, 0f3C4CAF63;
	mov.f32 	%f2560, 0f3B18F0FE;
	mul.f32 	%f1347, %f2694, 0fBF000000;
	selp.f32	%f1348, 0fBF000000, %f1347, %p592;
	mul.f32 	%f1349, %f1348, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1350, %f1349;
	fma.rn.f32 	%f1352, %f1350, %f829, %f1348;
	fma.rn.f32 	%f1354, %f1350, %f831, %f1352;
	mul.f32 	%f1355, %f1354, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1356, %f1355;
	add.f32 	%f1357, %f1350, 0f00000000;
	ex2.approx.f32 	%f1358, %f1357;
	mul.f32 	%f1359, %f1356, %f1358;
	setp.lt.f32	%p269, %f1348, 0fC2D20000;
	selp.f32	%f1360, 0f00000000, %f1359, %p269;
	setp.gt.f32	%p270, %f1348, 0f42D20000;
	selp.f32	%f237, 0f7F800000, %f1360, %p270;
	// inline asm
	rcp.approx.ftz.f32 %f1345,%f1019;
	// inline asm
	mul.f32 	%f1361, %f1345, %f189;
	mul.f32 	%f1362, %f1361, %f1361;
	fma.rn.f32 	%f1365, %f2560, %f1362, %f2561;
	fma.rn.f32 	%f1367, %f1365, %f1362, %f2562;
	mul.rn.f32 	%f1368, %f1367, %f1362;
	mul.rn.f32 	%f1369, %f1368, %f1361;
	sub.f32 	%f1370, %f187, %f1361;
	neg.f32 	%f1371, %f1361;
	add.f32 	%f1372, %f1370, %f1370;
	fma.rn.f32 	%f1373, %f1371, %f187, %f1372;
	mul.rn.f32 	%f1374, %f1345, %f1373;
	add.f32 	%f1375, %f1369, %f1361;
	sub.f32 	%f1376, %f1361, %f1375;
	add.f32 	%f1377, %f1369, %f1376;
	add.f32 	%f1378, %f1374, %f1377;
	add.f32 	%f1379, %f1375, %f1378;
	sub.f32 	%f1380, %f1375, %f1379;
	add.f32 	%f1381, %f1378, %f1380;
	add.f32 	%f1382, %f190, %f1379;
	sub.f32 	%f1383, %f190, %f1382;
	add.f32 	%f1384, %f1379, %f1383;
	add.f32 	%f1385, %f1381, %f1384;
	add.f32 	%f1386, %f191, %f1385;
	add.f32 	%f1387, %f1382, %f1386;
	sub.f32 	%f1388, %f1382, %f1387;
	add.f32 	%f1389, %f1386, %f1388;
	mul.rn.f32 	%f1391, %f630, %f1387;
	neg.f32 	%f1392, %f1391;
	fma.rn.f32 	%f1393, %f630, %f1387, %f1392;
	fma.rn.f32 	%f1394, %f630, %f1389, %f1393;
	fma.rn.f32 	%f1396, %f2563, %f1387, %f1394;
	add.rn.f32 	%f1397, %f1391, %f1396;
	neg.f32 	%f1398, %f1397;
	add.rn.f32 	%f1399, %f1391, %f1398;
	add.rn.f32 	%f1400, %f1399, %f1396;
	mov.b32 	 %r373, %f1397;
	setp.eq.s32	%p271, %r373, 1118925336;
	add.s32 	%r374, %r373, -1;
	mov.b32 	 %f1401, %r374;
	add.f32 	%f1402, %f1400, 0f37000000;
	selp.f32	%f1403, %f1401, %f1397, %p271;
	selp.f32	%f238, %f1402, %f1400, %p271;
	mul.f32 	%f1404, %f1403, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1405, %f1404;
	fma.rn.f32 	%f1406, %f1405, %f829, %f1403;
	fma.rn.f32 	%f1407, %f1405, %f831, %f1406;
	mul.f32 	%f1408, %f1407, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1409, %f1408;
	add.f32 	%f1410, %f1405, 0f00000000;
	ex2.approx.f32 	%f1411, %f1410;
	mul.f32 	%f1412, %f1409, %f1411;
	setp.lt.f32	%p272, %f1403, 0fC2D20000;
	selp.f32	%f1413, 0f00000000, %f1412, %p272;
	setp.gt.f32	%p273, %f1403, 0f42D20000;
	selp.f32	%f2695, 0f7F800000, %f1413, %p273;
	setp.eq.f32	%p274, %f2695, 0f7F800000;
	@%p274 bra 	BB5_201;

	fma.rn.f32 	%f2695, %f2695, %f238, %f2695;

BB5_201:
	setp.eq.f32	%p595, %f185, 0f00000000;
	mov.b32 	 %r375, %f2695;
	xor.b32  	%r376, %r375, -2147483648;
	mov.b32 	 %f1414, %r376;
	selp.f32	%f2697, %f1414, %f2695, %p17;
	@%p595 bra 	BB5_204;
	bra.uni 	BB5_202;

BB5_204:
	add.f32 	%f1417, %f185, %f185;
	selp.f32	%f2697, %f1417, 0f00000000, %p89;
	bra.uni 	BB5_205;

BB5_202:
	setp.geu.f32	%p276, %f185, 0f00000000;
	@%p276 bra 	BB5_205;

	cvt.rzi.f32.f32	%f1416, %f630;
	setp.neu.f32	%p277, %f1416, 0f40000000;
	selp.f32	%f2697, 0f7FFFFFFF, %f2697, %p277;

BB5_205:
	abs.f32 	%f2612, %f185;
	add.f32 	%f2611, %f2612, 0f40000000;
	mov.b32 	 %r636, %f2611;
	setp.lt.s32	%p596, %r636, 2139095040;
	@%p596 bra 	BB5_210;

	abs.f32 	%f2602, %f185;
	setp.gtu.f32	%p280, %f2602, 0f7F800000;
	@%p280 bra 	BB5_209;
	bra.uni 	BB5_207;

BB5_209:
	add.f32 	%f2697, %f185, 0f40000000;
	bra.uni 	BB5_210;

BB5_207:
	abs.f32 	%f2603, %f185;
	setp.neu.f32	%p281, %f2603, 0f7F800000;
	@%p281 bra 	BB5_210;

	selp.f32	%f2697, 0fFF800000, 0f7F800000, %p17;

BB5_210:
	setp.eq.f32	%p597, %f185, 0f3F800000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r627}, %fd271;
	}
	bfe.u32 	%r626, %r627, 20, 11;
	add.s32 	%r625, %r626, -1012;
	mov.u64 	%rd106, 4613937818241073152;
	shl.b64 	%rd105, %rd106, %r625;
	mul.f32 	%f1418, %f2697, 0fBF000000;
	selp.f32	%f1419, 0fBF000000, %f1418, %p597;
	mul.f32 	%f1420, %f1419, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1421, %f1420;
	fma.rn.f32 	%f1423, %f1421, %f829, %f1419;
	fma.rn.f32 	%f1425, %f1421, %f831, %f1423;
	mul.f32 	%f1426, %f1425, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1427, %f1426;
	add.f32 	%f1428, %f1421, 0f00000000;
	ex2.approx.f32 	%f1429, %f1428;
	mul.f32 	%f1430, %f1427, %f1429;
	setp.lt.f32	%p283, %f1419, 0fC2D20000;
	selp.f32	%f1431, 0f00000000, %f1430, %p283;
	setp.gt.f32	%p284, %f1419, 0f42D20000;
	selp.f32	%f249, 0f7F800000, %f1431, %p284;
	cvt.f64.f32	%fd94, %f130;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd94;
	}
	abs.f64 	%fd95, %fd94;
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd95;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd444, [retval0+0];
	
	//{
	}// Callseq End 88
	setp.gt.s32	%p285, %r77, -1;
	setp.lt.s32	%p286, %r77, 0;
	setp.ne.s64	%p287, %rd105, -9223372036854775808;
	and.pred  	%p18, %p286, %p96;
	or.pred  	%p289, %p285, %p287;
	@%p289 bra 	BB5_212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r377}, %fd444;
	}
	xor.b32  	%r378, %r377, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd444;
	}
	mov.b64 	%fd444, {%r379, %r378};

BB5_212:
	setp.eq.f32	%p290, %f130, 0f00000000;
	@%p290 bra 	BB5_215;
	bra.uni 	BB5_213;

BB5_215:
	mov.u32 	%r380, 0;
	selp.b32	%r381, %r77, 0, %p96;
	or.b32  	%r382, %r381, 2146435072;
	selp.b32	%r383, %r382, %r381, %p98;
	mov.b64 	%fd444, {%r380, %r383};
	bra.uni 	BB5_216;

BB5_213:
	@%p285 bra 	BB5_216;

	cvt.rzi.f64.f64	%fd324, %fd271;
	setp.neu.f64	%p292, %fd324, 0d4008000000000000;
	selp.f64	%fd444, 0dFFF8000000000000, %fd444, %p292;

BB5_216:
	add.f64 	%fd445, %fd94, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r384}, %fd445;
	}
	and.b32  	%r385, %r384, 2146435072;
	setp.ne.s32	%p295, %r385, 2146435072;
	@%p295 bra 	BB5_217;

	setp.gtu.f64	%p296, %fd95, 0d7FF0000000000000;
	@%p296 bra 	BB5_226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r635}, %fd271;
	}
	and.b32  	%r386, %r635, 2147483647;
	setp.ne.s32	%p297, %r386, 2146435072;
	@%p297 bra 	BB5_221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r387, %temp}, %fd271;
	}
	setp.eq.s32	%p298, %r387, 0;
	@%p298 bra 	BB5_225;
	bra.uni 	BB5_221;

BB5_225:
	mov.u32 	%r392, 0;
	setp.gt.f64	%p302, %fd95, 0d3FF0000000000000;
	selp.b32	%r393, 2146435072, 0, %p302;
	xor.b32  	%r394, %r393, 2146435072;
	selp.b32	%r395, %r394, %r393, %p98;
	setp.eq.f32	%p303, %f130, 0fBF800000;
	selp.b32	%r396, 1072693248, %r395, %p303;
	mov.b64 	%fd445, {%r392, %r396};
	bra.uni 	BB5_226;

BB5_217:
	mov.f64 	%fd445, %fd444;

BB5_226:
	mul.f32 	%f1432, %f130, %f237;
	mul.f32 	%f1433, %f129, %f249;
	sub.f32 	%f1434, %f1432, %f1433;
	mul.f32 	%f1435, %f69, %f1434;
	mul.f32 	%f250, %f127, %f1435;
	setp.eq.f32	%p304, %f130, 0f3F800000;
	selp.f64	%fd326, 0d3FF0000000000000, %fd445, %p304;
	cvt.f64.f32	%fd327, %f237;
	mul.f64 	%fd106, %fd327, %fd326;
	cvt.f64.f32	%fd107, %f129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd107;
	}
	abs.f64 	%fd108, %fd107;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd108;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd447, [retval0+0];
	
	//{
	}// Callseq End 89
	setp.gt.s32	%p305, %r78, -1;
	setp.lt.s32	%p306, %r78, 0;
	and.pred  	%p19, %p306, %p96;
	or.pred  	%p309, %p305, %p287;
	@%p309 bra 	BB5_228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r397}, %fd447;
	}
	xor.b32  	%r398, %r397, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd447;
	}
	mov.b64 	%fd447, {%r399, %r398};

BB5_228:
	setp.eq.f32	%p310, %f129, 0f00000000;
	@%p310 bra 	BB5_231;
	bra.uni 	BB5_229;

BB5_231:
	mov.u32 	%r400, 0;
	selp.b32	%r401, %r78, 0, %p96;
	or.b32  	%r402, %r401, 2146435072;
	selp.b32	%r403, %r402, %r401, %p98;
	mov.b64 	%fd447, {%r400, %r403};
	bra.uni 	BB5_232;

BB5_229:
	@%p305 bra 	BB5_232;

	cvt.rzi.f64.f64	%fd330, %fd271;
	setp.neu.f64	%p312, %fd330, 0d4008000000000000;
	selp.f64	%fd447, 0dFFF8000000000000, %fd447, %p312;

BB5_232:
	add.f64 	%fd448, %fd107, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd448;
	}
	and.b32  	%r405, %r404, 2146435072;
	setp.ne.s32	%p315, %r405, 2146435072;
	@%p315 bra 	BB5_233;

	setp.gtu.f64	%p316, %fd108, 0d7FF0000000000000;
	@%p316 bra 	BB5_242;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r634}, %fd271;
	}
	and.b32  	%r406, %r634, 2147483647;
	setp.ne.s32	%p317, %r406, 2146435072;
	@%p317 bra 	BB5_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r407, %temp}, %fd271;
	}
	setp.eq.s32	%p318, %r407, 0;
	@%p318 bra 	BB5_241;
	bra.uni 	BB5_237;

BB5_241:
	mov.u32 	%r412, 0;
	setp.gt.f64	%p322, %fd108, 0d3FF0000000000000;
	selp.b32	%r413, 2146435072, 0, %p322;
	xor.b32  	%r414, %r413, 2146435072;
	selp.b32	%r415, %r414, %r413, %p98;
	setp.eq.f32	%p323, %f129, 0fBF800000;
	selp.b32	%r416, 1072693248, %r415, %p323;
	mov.b64 	%fd448, {%r412, %r416};
	bra.uni 	BB5_242;

BB5_233:
	mov.f64 	%fd448, %fd447;

BB5_242:
	cvt.f64.f32	%fd403, %f127;
	mov.f32 	%f2698, 0f00000000;
	setp.eq.f32	%p324, %f129, 0f3F800000;
	selp.f64	%fd332, 0d3FF0000000000000, %fd448, %p324;
	cvt.f64.f32	%fd333, %f249;
	mul.f64 	%fd334, %fd333, %fd332;
	sub.f64 	%fd335, %fd106, %fd334;
	mul.f64 	%fd336, %fd74, %fd335;
	mul.f64 	%fd338, %fd403, %fd336;
	mul.f32 	%f1437, %f70, %f250;
	cvt.f64.f32	%fd339, %f1437;
	sub.f64 	%fd340, %fd339, %fd338;
	cvt.rn.f32.f64	%f1438, %fd340;
	add.f32 	%f251, %f224, %f250;
	add.f32 	%f252, %f225, %f1438;
	mul.f32 	%f253, %f127, %f141;
	setp.leu.f32	%p325, %f142, 0f3C23D70A;
	@%p325 bra 	BB5_244;

	sub.f32 	%f1439, %f143, %f142;
	add.f32 	%f1440, %f142, %f2710;
	div.rn.f32 	%f2698, %f1439, %f1440;

BB5_244:
	mov.f32 	%f2699, 0f00000000;
	@%p325 bra 	BB5_262;

	setp.ne.s64	%p327, %rd12, -9223372036854775808;
	setp.eq.s64	%p328, %rd12, -9223372036854775808;
	add.f32 	%f256, %f142, %f2710;
	cvt.f64.f32	%fd119, %f256;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd119;
	}
	abs.f64 	%fd120, %fd119;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd120;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd450, [retval0+0];
	
	//{
	}// Callseq End 90
	setp.gt.s32	%p329, %r79, -1;
	setp.lt.s32	%p330, %r79, 0;
	and.pred  	%p20, %p330, %p328;
	or.pred  	%p331, %p329, %p327;
	@%p331 bra 	BB5_247;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd450;
	}
	xor.b32  	%r418, %r417, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r419, %temp}, %fd450;
	}
	mov.b64 	%fd450, {%r419, %r418};

BB5_247:
	setp.eq.f32	%p332, %f256, 0f00000000;
	@%p332 bra 	BB5_250;
	bra.uni 	BB5_248;

BB5_250:
	setp.lt.s32	%p335, %r72, 0;
	mov.u32 	%r420, 0;
	selp.b32	%r421, %r79, 0, %p328;
	or.b32  	%r422, %r421, 2146435072;
	selp.b32	%r423, %r422, %r421, %p335;
	mov.b64 	%fd450, {%r420, %r423};
	bra.uni 	BB5_251;

BB5_248:
	@%p329 bra 	BB5_251;

	cvt.rzi.f64.f64	%fd343, %fd277;
	setp.neu.f64	%p334, %fd343, 0d4000000000000000;
	selp.f64	%fd450, 0dFFF8000000000000, %fd450, %p334;

BB5_251:
	add.f64 	%fd451, %fd119, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r424}, %fd451;
	}
	and.b32  	%r425, %r424, 2146435072;
	setp.ne.s32	%p337, %r425, 2146435072;
	@%p337 bra 	BB5_252;

	setp.gtu.f64	%p338, %fd120, 0d7FF0000000000000;
	@%p338 bra 	BB5_261;

	and.b32  	%r426, %r72, 2147483647;
	setp.ne.s32	%p339, %r426, 2146435072;
	@%p339 bra 	BB5_256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd277;
	}
	setp.eq.s32	%p340, %r427, 0;
	@%p340 bra 	BB5_260;
	bra.uni 	BB5_256;

BB5_260:
	setp.lt.s32	%p343, %r72, 0;
	mov.u32 	%r433, 0;
	setp.gt.f64	%p344, %fd120, 0d3FF0000000000000;
	selp.b32	%r434, 2146435072, 0, %p344;
	xor.b32  	%r435, %r434, 2146435072;
	selp.b32	%r436, %r435, %r434, %p343;
	setp.eq.f32	%p345, %f256, 0fBF800000;
	selp.b32	%r437, 1072693248, %r436, %p345;
	mov.b64 	%fd451, {%r433, %r437};
	bra.uni 	BB5_261;

BB5_252:
	mov.f64 	%fd451, %fd450;

BB5_261:
	setp.eq.f32	%p346, %f256, 0f3F800000;
	selp.f64	%fd345, 0d3FF0000000000000, %fd451, %p346;
	add.f32 	%f1442, %f143, %f2710;
	cvt.f64.f32	%fd346, %f1442;
	div.rn.f64 	%fd347, %fd346, %fd345;
	cvt.rn.f32.f64	%f2699, %fd347;

BB5_262:
	mov.f32 	%f1443, 0f47C35000;
	min.f32 	%f1444, %f2699, %f1443;
	cvt.f64.f32	%fd131, %f1444;
	min.f32 	%f259, %f2698, %f1443;
	fma.rn.f32 	%f2668, %f259, %f163, %f2668;
	cvt.f64.f32	%fd132, %f163;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd132;
	}
	abs.f64 	%fd133, %fd132;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd133;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd453, [retval0+0];
	
	//{
	}// Callseq End 91
	setp.gt.s32	%p347, %r80, -1;
	setp.lt.s32	%p348, %r80, 0;
	setp.ne.s64	%p349, %rd12, -9223372036854775808;
	setp.eq.s64	%p350, %rd12, -9223372036854775808;
	and.pred  	%p21, %p348, %p350;
	or.pred  	%p351, %p347, %p349;
	@%p351 bra 	BB5_264;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r438}, %fd453;
	}
	xor.b32  	%r439, %r438, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd453;
	}
	mov.b64 	%fd453, {%r440, %r439};

BB5_264:
	setp.eq.f32	%p352, %f163, 0f00000000;
	@%p352 bra 	BB5_267;
	bra.uni 	BB5_265;

BB5_267:
	setp.lt.s32	%p355, %r72, 0;
	mov.u32 	%r441, 0;
	selp.b32	%r442, %r80, 0, %p350;
	or.b32  	%r443, %r442, 2146435072;
	selp.b32	%r444, %r443, %r442, %p355;
	mov.b64 	%fd453, {%r441, %r444};
	bra.uni 	BB5_268;

BB5_265:
	@%p347 bra 	BB5_268;

	cvt.rzi.f64.f64	%fd350, %fd277;
	setp.neu.f64	%p354, %fd350, 0d4000000000000000;
	selp.f64	%fd453, 0dFFF8000000000000, %fd453, %p354;

BB5_268:
	add.f64 	%fd454, %fd132, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r445}, %fd454;
	}
	and.b32  	%r446, %r445, 2146435072;
	setp.ne.s32	%p357, %r446, 2146435072;
	@%p357 bra 	BB5_269;

	setp.gtu.f64	%p358, %fd133, 0d7FF0000000000000;
	@%p358 bra 	BB5_278;

	and.b32  	%r447, %r72, 2147483647;
	setp.ne.s32	%p359, %r447, 2146435072;
	@%p359 bra 	BB5_273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd277;
	}
	setp.eq.s32	%p360, %r448, 0;
	@%p360 bra 	BB5_277;
	bra.uni 	BB5_273;

BB5_277:
	setp.lt.s32	%p363, %r72, 0;
	mov.u32 	%r454, 0;
	setp.gt.f64	%p364, %fd133, 0d3FF0000000000000;
	selp.b32	%r455, 2146435072, 0, %p364;
	xor.b32  	%r456, %r455, 2146435072;
	selp.b32	%r457, %r456, %r455, %p363;
	setp.eq.f32	%p365, %f163, 0fBF800000;
	selp.b32	%r458, 1072693248, %r457, %p365;
	mov.b64 	%fd454, {%r454, %r458};
	bra.uni 	BB5_278;

BB5_269:
	mov.f64 	%fd454, %fd453;

BB5_278:
	setp.eq.f32	%p366, %f163, 0f3F800000;
	selp.f64	%fd352, 0d3FF0000000000000, %fd454, %p366;
	mul.f64 	%fd353, %fd131, %fd352;
	mul.f32 	%f1445, %f259, %f164;
	cvt.f64.f32	%fd354, %f1445;
	sub.f64 	%fd355, %fd354, %fd353;
	cvt.f64.f32	%fd356, %f2673;
	add.f64 	%fd357, %fd356, %fd355;
	cvt.rn.f32.f64	%f2673, %fd357;
	fma.rn.f32 	%f2667, %f259, %f204, %f2667;
	cvt.f64.f32	%fd144, %f204;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd144;
	}
	abs.f64 	%fd145, %fd144;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd145;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd456, [retval0+0];
	
	//{
	}// Callseq End 92
	setp.gt.s32	%p367, %r81, -1;
	setp.lt.s32	%p368, %r81, 0;
	and.pred  	%p22, %p368, %p350;
	or.pred  	%p371, %p367, %p349;
	@%p371 bra 	BB5_280;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r459}, %fd456;
	}
	xor.b32  	%r460, %r459, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd456;
	}
	mov.b64 	%fd456, {%r461, %r460};

BB5_280:
	setp.eq.f32	%p372, %f204, 0f00000000;
	@%p372 bra 	BB5_283;
	bra.uni 	BB5_281;

BB5_283:
	setp.lt.s32	%p375, %r72, 0;
	mov.u32 	%r462, 0;
	selp.b32	%r463, %r81, 0, %p350;
	or.b32  	%r464, %r463, 2146435072;
	selp.b32	%r465, %r464, %r463, %p375;
	mov.b64 	%fd456, {%r462, %r465};
	bra.uni 	BB5_284;

BB5_281:
	@%p367 bra 	BB5_284;

	cvt.rzi.f64.f64	%fd360, %fd277;
	setp.neu.f64	%p374, %fd360, 0d4000000000000000;
	selp.f64	%fd456, 0dFFF8000000000000, %fd456, %p374;

BB5_284:
	add.f64 	%fd457, %fd144, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r466}, %fd457;
	}
	and.b32  	%r467, %r466, 2146435072;
	setp.ne.s32	%p377, %r467, 2146435072;
	@%p377 bra 	BB5_285;

	setp.gtu.f64	%p378, %fd145, 0d7FF0000000000000;
	@%p378 bra 	BB5_294;

	and.b32  	%r468, %r72, 2147483647;
	setp.ne.s32	%p379, %r468, 2146435072;
	@%p379 bra 	BB5_289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r469, %temp}, %fd277;
	}
	setp.eq.s32	%p380, %r469, 0;
	@%p380 bra 	BB5_293;
	bra.uni 	BB5_289;

BB5_293:
	setp.lt.s32	%p383, %r72, 0;
	mov.u32 	%r475, 0;
	setp.gt.f64	%p384, %fd145, 0d3FF0000000000000;
	selp.b32	%r476, 2146435072, 0, %p384;
	xor.b32  	%r477, %r476, 2146435072;
	selp.b32	%r478, %r477, %r476, %p383;
	setp.eq.f32	%p385, %f204, 0fBF800000;
	selp.b32	%r479, 1072693248, %r478, %p385;
	mov.b64 	%fd457, {%r475, %r479};
	bra.uni 	BB5_294;

BB5_285:
	mov.f64 	%fd457, %fd456;

BB5_294:
	setp.eq.f32	%p386, %f204, 0f3F800000;
	selp.f64	%fd362, 0d3FF0000000000000, %fd457, %p386;
	mul.f64 	%fd363, %fd131, %fd362;
	mul.f32 	%f1446, %f259, %f205;
	cvt.f64.f32	%fd364, %f1446;
	sub.f64 	%fd365, %fd364, %fd363;
	cvt.f64.f32	%fd366, %f2672;
	add.f64 	%fd367, %fd366, %fd365;
	cvt.rn.f32.f64	%f2672, %fd367;
	fma.rn.f32 	%f2666, %f259, %f253, %f2666;
	cvt.f64.f32	%fd156, %f253;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd156;
	}
	abs.f64 	%fd157, %fd156;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd459, [retval0+0];
	
	//{
	}// Callseq End 93
	setp.gt.s32	%p387, %r82, -1;
	setp.lt.s32	%p388, %r82, 0;
	and.pred  	%p23, %p388, %p350;
	or.pred  	%p391, %p387, %p349;
	@%p391 bra 	BB5_296;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r480}, %fd459;
	}
	xor.b32  	%r481, %r480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd459;
	}
	mov.b64 	%fd459, {%r482, %r481};

BB5_296:
	setp.eq.f32	%p392, %f253, 0f00000000;
	@%p392 bra 	BB5_299;
	bra.uni 	BB5_297;

BB5_299:
	setp.lt.s32	%p395, %r72, 0;
	mov.u32 	%r483, 0;
	selp.b32	%r484, %r82, 0, %p350;
	or.b32  	%r485, %r484, 2146435072;
	selp.b32	%r486, %r485, %r484, %p395;
	mov.b64 	%fd459, {%r483, %r486};
	bra.uni 	BB5_300;

BB5_297:
	@%p387 bra 	BB5_300;

	cvt.rzi.f64.f64	%fd370, %fd277;
	setp.neu.f64	%p394, %fd370, 0d4000000000000000;
	selp.f64	%fd459, 0dFFF8000000000000, %fd459, %p394;

BB5_300:
	add.f64 	%fd460, %fd156, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd460;
	}
	and.b32  	%r488, %r487, 2146435072;
	setp.ne.s32	%p397, %r488, 2146435072;
	@%p397 bra 	BB5_301;

	setp.gtu.f64	%p398, %fd157, 0d7FF0000000000000;
	@%p398 bra 	BB5_310;

	and.b32  	%r489, %r72, 2147483647;
	setp.ne.s32	%p399, %r489, 2146435072;
	@%p399 bra 	BB5_305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r490, %temp}, %fd277;
	}
	setp.eq.s32	%p400, %r490, 0;
	@%p400 bra 	BB5_309;
	bra.uni 	BB5_305;

BB5_309:
	setp.lt.s32	%p403, %r72, 0;
	mov.u32 	%r496, 0;
	setp.gt.f64	%p404, %fd157, 0d3FF0000000000000;
	selp.b32	%r497, 2146435072, 0, %p404;
	xor.b32  	%r498, %r497, 2146435072;
	selp.b32	%r499, %r498, %r497, %p403;
	setp.eq.f32	%p405, %f253, 0fBF800000;
	selp.b32	%r500, 1072693248, %r499, %p405;
	mov.b64 	%fd460, {%r496, %r500};
	bra.uni 	BB5_310;

BB5_301:
	mov.f64 	%fd460, %fd459;

BB5_310:
	mul.f32 	%f1447, %f259, 0f00000000;
	cvt.f64.f32	%fd372, %f1447;
	setp.eq.f32	%p406, %f253, 0f3F800000;
	selp.f64	%fd373, 0d3FF0000000000000, %fd460, %p406;
	mul.f64 	%fd374, %fd131, %fd373;
	sub.f64 	%fd375, %fd372, %fd374;
	cvt.f64.f32	%fd376, %f2671;
	add.f64 	%fd377, %fd376, %fd375;
	cvt.rn.f32.f64	%f2671, %fd377;
	add.f32 	%f2665, %f2665, %f259;
	cvt.f64.f32	%fd378, %f2670;
	sub.f64 	%fd379, %fd372, %fd131;
	add.f64 	%fd380, %fd378, %fd379;
	cvt.rn.f32.f64	%f2670, %fd380;
	fma.rn.f32 	%f2664, %f259, %f251, %f2664;
	mul.f32 	%f269, %f259, %f252;
	cvt.f64.f32	%fd168, %f251;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd168;
	}
	abs.f64 	%fd169, %fd168;
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd169;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd462, [retval0+0];
	
	//{
	}// Callseq End 94
	setp.gt.s32	%p407, %r83, -1;
	setp.lt.s32	%p408, %r83, 0;
	and.pred  	%p24, %p408, %p350;
	or.pred  	%p411, %p407, %p349;
	@%p411 bra 	BB5_312;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r501}, %fd462;
	}
	xor.b32  	%r502, %r501, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r503, %temp}, %fd462;
	}
	mov.b64 	%fd462, {%r503, %r502};

BB5_312:
	setp.eq.f32	%p412, %f251, 0f00000000;
	@%p412 bra 	BB5_315;
	bra.uni 	BB5_313;

BB5_315:
	setp.lt.s32	%p415, %r72, 0;
	mov.u32 	%r504, 0;
	selp.b32	%r505, %r83, 0, %p350;
	or.b32  	%r506, %r505, 2146435072;
	selp.b32	%r507, %r506, %r505, %p415;
	mov.b64 	%fd462, {%r504, %r507};
	bra.uni 	BB5_316;

BB5_313:
	@%p407 bra 	BB5_316;

	cvt.rzi.f64.f64	%fd383, %fd277;
	setp.neu.f64	%p414, %fd383, 0d4000000000000000;
	selp.f64	%fd462, 0dFFF8000000000000, %fd462, %p414;

BB5_316:
	add.f64 	%fd463, %fd168, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r508}, %fd463;
	}
	and.b32  	%r509, %r508, 2146435072;
	setp.ne.s32	%p417, %r509, 2146435072;
	@%p417 bra 	BB5_317;

	setp.gtu.f64	%p418, %fd169, 0d7FF0000000000000;
	@%p418 bra 	BB5_326;

	and.b32  	%r510, %r72, 2147483647;
	setp.ne.s32	%p419, %r510, 2146435072;
	@%p419 bra 	BB5_321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd277;
	}
	setp.eq.s32	%p420, %r511, 0;
	@%p420 bra 	BB5_325;
	bra.uni 	BB5_321;

BB5_325:
	setp.lt.s32	%p423, %r72, 0;
	mov.u32 	%r517, 0;
	setp.gt.f64	%p424, %fd169, 0d3FF0000000000000;
	selp.b32	%r518, 2146435072, 0, %p424;
	xor.b32  	%r519, %r518, 2146435072;
	selp.b32	%r520, %r519, %r518, %p423;
	setp.eq.f32	%p425, %f251, 0fBF800000;
	selp.b32	%r521, 1072693248, %r520, %p425;
	mov.b64 	%fd463, {%r517, %r521};
	bra.uni 	BB5_326;

BB5_317:
	mov.f64 	%fd463, %fd462;

BB5_326:
	setp.eq.f32	%p426, %f251, 0f3F800000;
	selp.f64	%fd385, 0d3FF0000000000000, %fd463, %p426;
	mul.f64 	%fd386, %fd131, %fd385;
	cvt.f64.f32	%fd387, %f269;
	sub.f64 	%fd388, %fd387, %fd386;
	cvt.f64.f32	%fd389, %f2669;
	add.f64 	%fd390, %fd389, %fd388;
	cvt.rn.f32.f64	%f2669, %fd390;
	add.s32 	%r653, %r653, 1;
	setp.lt.s32	%p427, %r653, %r109;
	@%p427 bra 	BB5_68;

	add.s32 	%r652, %r652, 1;
	setp.lt.s32	%p428, %r652, %r109;
	@%p428 bra 	BB5_67;

BB5_328:
	ld.param.u32 	%r628, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	div.rn.f32 	%f1448, %f2668, %f2673;
	mov.f32 	%f1449, 0fBF800000;
	max.f32 	%f1450, %f1448, %f1449;
	mov.f32 	%f1451, 0f3F800000;
	min.f32 	%f1452, %f1450, %f1451;
	sub.f32 	%f2715, %f2715, %f1452;
	div.rn.f32 	%f1453, %f2667, %f2672;
	max.f32 	%f1454, %f1453, %f1449;
	min.f32 	%f1455, %f1454, %f1451;
	sub.f32 	%f2714, %f2714, %f1455;
	neg.f32 	%f1456, %f2713;
	div.rn.f32 	%f1457, %f2666, %f2671;
	max.f32 	%f1458, %f1457, %f1456;
	min.f32 	%f1459, %f1458, %f2713;
	sub.f32 	%f1460, %f2713, %f1459;
	neg.f32 	%f1461, %f2640;
	div.rn.f32 	%f1462, %f2665, %f2670;
	max.f32 	%f1463, %f1462, %f1461;
	min.f32 	%f1464, %f1463, %f2640;
	sub.f32 	%f1465, %f2640, %f1464;
	neg.f32 	%f1466, %f2711;
	div.rn.f32 	%f1467, %f2664, %f2669;
	max.f32 	%f1468, %f1467, %f1466;
	min.f32 	%f1469, %f1468, %f2711;
	sub.f32 	%f1470, %f2711, %f1469;
	max.f32 	%f2713, %f1460, %f1451;
	mov.f32 	%f1471, 0f3C23D70A;
	max.f32 	%f2640, %f1465, %f1471;
	mov.f32 	%f1472, 0f3F000000;
	max.f32 	%f1473, %f1470, %f1472;
	min.f32 	%f2711, %f1473, %f59;
	add.s32 	%r651, %r651, 1;
	setp.lt.s32	%p429, %r651, %r628;
	@%p429 bra 	BB5_65;

BB5_329:
	mov.f32 	%f2763, 0f00000000;
	mov.f32 	%f2733, %f2763;
	@%p33 bra 	BB5_415;

	mov.f32 	%f1476, 0f3F000000;
	div.rn.f32 	%f1477, %f1476, %f2711;
	div.rn.f32 	%f293, %f1477, %f2711;
	div.rn.f32 	%f1478, %f2713, 0fC0206C98;
	div.rn.f32 	%f294, %f1478, %f2711;
	div.rn.f32 	%f295, %f294, %f2711;
	mov.u32 	%r522, 0;
	mov.f32 	%f2733, 0f00000000;
	sqrt.rn.f32 	%f299, %f293;
	mov.u32 	%r654, %r522;

BB5_331:
	cvt.rn.f32.s32	%f1479, %r654;
	sub.f32 	%f297, %f1479, %f2715;
	add.f32 	%f298, %f297, 0f3F800000;
	mul.f32 	%f300, %f298, %f299;
	abs.f32 	%f301, %f300;
	mul.f32 	%f302, %f300, %f300;
	mul.f32 	%f303, %f297, %f299;
	abs.f32 	%f304, %f303;
	mul.f32 	%f305, %f303, %f303;
	add.f32 	%f1480, %f1479, 0f3F800000;
	sub.f32 	%f1481, %f1480, %f2715;
	div.rn.f32 	%f306, %f1481, %f2711;
	mov.f32 	%f1482, 0f3F800000;
	cvt.rzi.f32.f32	%f1483, %f1482;
	add.f32 	%f1484, %f1483, %f1483;
	mov.f32 	%f1485, 0f40000000;
	sub.f32 	%f1486, %f1485, %f1484;
	abs.f32 	%f307, %f1486;
	setp.eq.f32	%p431, %f307, 0f3F800000;
	abs.f32 	%f308, %f306;
	setp.lt.f32	%p432, %f308, 0f00800000;
	mul.f32 	%f1487, %f308, 0f4B800000;
	selp.f32	%f1488, 0fC3170000, 0fC2FE0000, %p432;
	selp.f32	%f1489, %f1487, %f308, %p432;
	mov.b32 	 %r524, %f1489;
	and.b32  	%r525, %r524, 8388607;
	or.b32  	%r526, %r525, 1065353216;
	mov.b32 	 %f1490, %r526;
	shr.u32 	%r527, %r524, 23;
	cvt.rn.f32.u32	%f1491, %r527;
	add.f32 	%f1492, %f1488, %f1491;
	setp.gt.f32	%p433, %f1490, 0f3FB504F3;
	mul.f32 	%f1493, %f1490, 0f3F000000;
	add.f32 	%f1494, %f1492, 0f3F800000;
	selp.f32	%f1495, %f1493, %f1490, %p433;
	selp.f32	%f1496, %f1494, %f1492, %p433;
	add.f32 	%f309, %f1495, 0fBF800000;
	add.f32 	%f310, %f1495, 0f3F800000;
	add.f32 	%f311, %f309, %f309;
	mov.f32 	%f1497, 0f3F317200;
	mul.rn.f32 	%f312, %f1496, %f1497;
	mov.f32 	%f1498, 0f35BFBE8E;
	mul.rn.f32 	%f313, %f1496, %f1498;
	setp.lt.f32	%p434, %f306, 0f00000000;
	and.pred  	%p25, %p434, %p431;
	add.f32 	%f1499, %f306, %f306;
	selp.f32	%f314, %f1499, 0f00000000, %p431;
	add.f32 	%f1500, %f308, 0f40000000;
	mov.b32 	 %r88, %f1500;
	add.f32 	%f315, %f306, 0f40000000;
	selp.f32	%f316, 0fFF800000, 0f7F800000, %p25;
	div.rn.f32 	%f317, %f297, %f2711;
	abs.f32 	%f318, %f317;
	setp.lt.f32	%p435, %f318, 0f00800000;
	mul.f32 	%f1501, %f318, 0f4B800000;
	selp.f32	%f1502, 0fC3170000, 0fC2FE0000, %p435;
	selp.f32	%f1503, %f1501, %f318, %p435;
	mov.b32 	 %r528, %f1503;
	and.b32  	%r529, %r528, 8388607;
	or.b32  	%r530, %r529, 1065353216;
	mov.b32 	 %f1504, %r530;
	shr.u32 	%r531, %r528, 23;
	cvt.rn.f32.u32	%f1505, %r531;
	add.f32 	%f1506, %f1502, %f1505;
	setp.gt.f32	%p436, %f1504, 0f3FB504F3;
	mul.f32 	%f1507, %f1504, 0f3F000000;
	add.f32 	%f1508, %f1506, 0f3F800000;
	selp.f32	%f1509, %f1507, %f1504, %p436;
	selp.f32	%f1510, %f1508, %f1506, %p436;
	add.f32 	%f319, %f1509, 0fBF800000;
	add.f32 	%f320, %f1509, 0f3F800000;
	add.f32 	%f321, %f319, %f319;
	mul.rn.f32 	%f322, %f1510, %f1497;
	mul.rn.f32 	%f323, %f1510, %f1498;
	setp.lt.f32	%p437, %f317, 0f00000000;
	and.pred  	%p26, %p437, %p431;
	add.f32 	%f1511, %f317, %f317;
	selp.f32	%f324, %f1511, 0f00000000, %p431;
	add.f32 	%f1512, %f318, 0f40000000;
	mov.b32 	 %r89, %f1512;
	add.f32 	%f325, %f317, 0f40000000;
	selp.f32	%f326, 0fFF800000, 0f7F800000, %p26;
	mov.b32 	 %r532, %f303;
	and.b32  	%r90, %r532, -2147483648;
	mov.b32 	 %r533, %f300;
	and.b32  	%r91, %r533, -2147483648;
	setp.geu.f32	%p27, %f306, 0f00000000;
	setp.geu.f32	%p28, %f317, 0f00000000;
	ld.local.f32 	%f2732, [%rd2];
	ld.local.f32 	%f2731, [%rd2+4];
	ld.local.f32 	%f2730, [%rd2+8];
	ld.local.f32 	%f2729, [%rd2+12];
	ld.local.f32 	%f2728, [%rd2+16];
	ld.local.f32 	%f2727, [%rd2+24];
	ld.local.f32 	%f2726, [%rd2+28];
	ld.local.f32 	%f2725, [%rd2+32];
	ld.local.f32 	%f2724, [%rd2+36];
	ld.local.f32 	%f2723, [%rd2+48];
	ld.local.f32 	%f2722, [%rd2+52];
	ld.local.f32 	%f2721, [%rd2+56];
	ld.local.f32 	%f2720, [%rd2+72];
	ld.local.f32 	%f2719, [%rd2+76];
	ld.local.f32 	%f2718, [%rd2+96];
	mov.u32 	%r655, %r522;

BB5_332:
	setp.ltu.f32	%p438, %f301, 0f3F800000;
	@%p438 bra 	BB5_334;
	bra.uni 	BB5_333;

BB5_334:
	mov.f32 	%f1531, 0f3BA0C9F8;
	mov.f32 	%f1532, 0fBA1268FB;
	fma.rn.f32 	%f1533, %f1532, %f302, %f1531;
	mov.f32 	%f1534, 0fBCDABFD4;
	fma.rn.f32 	%f1535, %f1533, %f302, %f1534;
	mov.f32 	%f1536, 0f3DE70331;
	fma.rn.f32 	%f1537, %f1535, %f302, %f1536;
	mov.f32 	%f1538, 0fBEC09330;
	fma.rn.f32 	%f1539, %f1537, %f302, %f1538;
	mov.f32 	%f1540, 0f3F906EBA;
	fma.rn.f32 	%f1541, %f1539, %f302, %f1540;
	mul.f32 	%f2734, %f300, %f1541;
	bra.uni 	BB5_335;

BB5_333:
	setp.ltu.f32	%p439, %f301, 0f407AD445;
	mov.f32 	%f1513, 0f3A03BB71;
	mov.f32 	%f1514, 0fB7B730FB;
	fma.rn.f32 	%f1515, %f1514, %f301, %f1513;
	mov.f32 	%f1516, 0fBBACA3B3;
	fma.rn.f32 	%f1517, %f1515, %f301, %f1516;
	mov.f32 	%f1518, 0f3D0A7445;
	fma.rn.f32 	%f1519, %f1517, %f301, %f1518;
	mov.f32 	%f1520, 0fBE1B3B75;
	fma.rn.f32 	%f1521, %f1519, %f301, %f1520;
	mov.f32 	%f1522, 0fBF6B385A;
	fma.rn.f32 	%f1523, %f1521, %f301, %f1522;
	mov.f32 	%f1524, 0fBFD0316E;
	fma.rn.f32 	%f1525, %f1523, %f301, %f1524;
	mov.f32 	%f1526, 0fBA031CCE;
	fma.rn.f32 	%f1527, %f1525, %f301, %f1526;
	ex2.approx.ftz.f32 	%f1528, %f1527;
	sub.f32 	%f1530, %f1482, %f1528;
	mov.b32 	 %r534, %f1530;
	selp.b32	%r535, %r534, 1065353216, %p439;
	or.b32  	%r536, %r535, %r91;
	mov.b32 	 %f2734, %r536;

BB5_335:
	setp.ltu.f32	%p440, %f304, 0f3F800000;
	@%p440 bra 	BB5_337;
	bra.uni 	BB5_336;

BB5_337:
	mov.f32 	%f1560, 0f3BA0C9F8;
	mov.f32 	%f1561, 0fBA1268FB;
	fma.rn.f32 	%f1562, %f1561, %f305, %f1560;
	mov.f32 	%f1563, 0fBCDABFD4;
	fma.rn.f32 	%f1564, %f1562, %f305, %f1563;
	mov.f32 	%f1565, 0f3DE70331;
	fma.rn.f32 	%f1566, %f1564, %f305, %f1565;
	mov.f32 	%f1567, 0fBEC09330;
	fma.rn.f32 	%f1568, %f1566, %f305, %f1567;
	mov.f32 	%f1569, 0f3F906EBA;
	fma.rn.f32 	%f1570, %f1568, %f305, %f1569;
	mul.f32 	%f2735, %f303, %f1570;
	bra.uni 	BB5_338;

BB5_336:
	setp.ltu.f32	%p441, %f304, 0f407AD445;
	mov.f32 	%f1542, 0f3A03BB71;
	mov.f32 	%f1543, 0fB7B730FB;
	fma.rn.f32 	%f1544, %f1543, %f304, %f1542;
	mov.f32 	%f1545, 0fBBACA3B3;
	fma.rn.f32 	%f1546, %f1544, %f304, %f1545;
	mov.f32 	%f1547, 0f3D0A7445;
	fma.rn.f32 	%f1548, %f1546, %f304, %f1547;
	mov.f32 	%f1549, 0fBE1B3B75;
	fma.rn.f32 	%f1550, %f1548, %f304, %f1549;
	mov.f32 	%f1551, 0fBF6B385A;
	fma.rn.f32 	%f1552, %f1550, %f304, %f1551;
	mov.f32 	%f1553, 0fBFD0316E;
	fma.rn.f32 	%f1554, %f1552, %f304, %f1553;
	mov.f32 	%f1555, 0fBA031CCE;
	fma.rn.f32 	%f1556, %f1554, %f304, %f1555;
	ex2.approx.ftz.f32 	%f1557, %f1556;
	sub.f32 	%f1559, %f1482, %f1557;
	mov.b32 	 %r537, %f1559;
	selp.b32	%r538, %r537, 1065353216, %p441;
	or.b32  	%r539, %r538, %r90;
	mov.b32 	 %f2735, %r539;

BB5_338:
	sub.f32 	%f1571, %f2734, %f2735;
	mul.f32 	%f364, %f1571, 0f3F000000;
	cvt.rn.f32.s32	%f365, %r655;
	sub.f32 	%f366, %f365, %f2714;
	add.f32 	%f367, %f366, 0f3F800000;
	mul.f32 	%f368, %f367, %f299;
	abs.f32 	%f369, %f368;
	setp.ltu.f32	%p442, %f369, 0f3F800000;
	@%p442 bra 	BB5_340;
	bra.uni 	BB5_339;

BB5_340:
	mul.f32 	%f1590, %f368, %f368;
	mov.f32 	%f1591, 0f3BA0C9F8;
	mov.f32 	%f1592, 0fBA1268FB;
	fma.rn.f32 	%f1593, %f1592, %f1590, %f1591;
	mov.f32 	%f1594, 0fBCDABFD4;
	fma.rn.f32 	%f1595, %f1593, %f1590, %f1594;
	mov.f32 	%f1596, 0f3DE70331;
	fma.rn.f32 	%f1597, %f1595, %f1590, %f1596;
	mov.f32 	%f1598, 0fBEC09330;
	fma.rn.f32 	%f1599, %f1597, %f1590, %f1598;
	mov.f32 	%f1600, 0f3F906EBA;
	fma.rn.f32 	%f1601, %f1599, %f1590, %f1600;
	mul.f32 	%f2736, %f368, %f1601;
	bra.uni 	BB5_341;

BB5_339:
	mov.f32 	%f1572, 0f3A03BB71;
	mov.f32 	%f1573, 0fB7B730FB;
	fma.rn.f32 	%f1574, %f1573, %f369, %f1572;
	mov.f32 	%f1575, 0fBBACA3B3;
	fma.rn.f32 	%f1576, %f1574, %f369, %f1575;
	mov.f32 	%f1577, 0f3D0A7445;
	fma.rn.f32 	%f1578, %f1576, %f369, %f1577;
	mov.f32 	%f1579, 0fBE1B3B75;
	fma.rn.f32 	%f1580, %f1578, %f369, %f1579;
	mov.f32 	%f1581, 0fBF6B385A;
	fma.rn.f32 	%f1582, %f1580, %f369, %f1581;
	mov.f32 	%f1583, 0fBFD0316E;
	fma.rn.f32 	%f1584, %f1582, %f369, %f1583;
	mov.f32 	%f1585, 0fBA031CCE;
	fma.rn.f32 	%f1586, %f1584, %f369, %f1585;
	ex2.approx.ftz.f32 	%f1587, %f1586;
	sub.f32 	%f1589, %f1482, %f1587;
	mov.b32 	 %r540, %f1589;
	setp.ltu.f32	%p443, %f369, 0f407AD445;
	selp.b32	%r541, %r540, 1065353216, %p443;
	mov.b32 	 %r542, %f368;
	and.b32  	%r543, %r542, -2147483648;
	or.b32  	%r544, %r541, %r543;
	mov.b32 	 %f2736, %r544;

BB5_341:
	mul.f32 	%f373, %f366, %f299;
	abs.f32 	%f374, %f373;
	setp.ltu.f32	%p444, %f374, 0f3F800000;
	@%p444 bra 	BB5_343;
	bra.uni 	BB5_342;

BB5_343:
	mul.f32 	%f1620, %f373, %f373;
	mov.f32 	%f1621, 0f3BA0C9F8;
	mov.f32 	%f1622, 0fBA1268FB;
	fma.rn.f32 	%f1623, %f1622, %f1620, %f1621;
	mov.f32 	%f1624, 0fBCDABFD4;
	fma.rn.f32 	%f1625, %f1623, %f1620, %f1624;
	mov.f32 	%f1626, 0f3DE70331;
	fma.rn.f32 	%f1627, %f1625, %f1620, %f1626;
	mov.f32 	%f1628, 0fBEC09330;
	fma.rn.f32 	%f1629, %f1627, %f1620, %f1628;
	mov.f32 	%f1630, 0f3F906EBA;
	fma.rn.f32 	%f1631, %f1629, %f1620, %f1630;
	mul.f32 	%f2737, %f373, %f1631;
	bra.uni 	BB5_344;

BB5_342:
	mov.f32 	%f1602, 0f3A03BB71;
	mov.f32 	%f1603, 0fB7B730FB;
	fma.rn.f32 	%f1604, %f1603, %f374, %f1602;
	mov.f32 	%f1605, 0fBBACA3B3;
	fma.rn.f32 	%f1606, %f1604, %f374, %f1605;
	mov.f32 	%f1607, 0f3D0A7445;
	fma.rn.f32 	%f1608, %f1606, %f374, %f1607;
	mov.f32 	%f1609, 0fBE1B3B75;
	fma.rn.f32 	%f1610, %f1608, %f374, %f1609;
	mov.f32 	%f1611, 0fBF6B385A;
	fma.rn.f32 	%f1612, %f1610, %f374, %f1611;
	mov.f32 	%f1613, 0fBFD0316E;
	fma.rn.f32 	%f1614, %f1612, %f374, %f1613;
	mov.f32 	%f1615, 0fBA031CCE;
	fma.rn.f32 	%f1616, %f1614, %f374, %f1615;
	ex2.approx.ftz.f32 	%f1617, %f1616;
	sub.f32 	%f1619, %f1482, %f1617;
	mov.b32 	 %r545, %f1619;
	setp.ltu.f32	%p445, %f374, 0f407AD445;
	selp.b32	%r546, %r545, 1065353216, %p445;
	mov.b32 	 %r547, %f373;
	and.b32  	%r548, %r547, -2147483648;
	or.b32  	%r549, %r546, %r548;
	mov.b32 	 %f2737, %r549;

BB5_344:
	sub.f32 	%f1634, %f2736, %f2737;
	mul.f32 	%f378, %f1634, 0f3F000000;
	mul.f32 	%f1635, %f364, %f2713;
	fma.rn.f32 	%f379, %f378, %f1635, %f2640;
	mad.lo.s32 	%r550, %r655, %r109, %r654;
	add.s32 	%r551, %r550, %r7;
	mul.wide.s32 	%rd87, %r551, 4;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f32 	%f380, [%rd88];
	// inline asm
	rcp.approx.ftz.f32 %f1632,%f310;
	// inline asm
	mul.f32 	%f1636, %f1632, %f311;
	mul.f32 	%f1637, %f1636, %f1636;
	mov.f32 	%f1638, 0f3C4CAF63;
	mov.f32 	%f1639, 0f3B18F0FE;
	fma.rn.f32 	%f1640, %f1639, %f1637, %f1638;
	mov.f32 	%f1641, 0f3DAAAABD;
	fma.rn.f32 	%f1642, %f1640, %f1637, %f1641;
	mul.rn.f32 	%f1643, %f1642, %f1637;
	mul.rn.f32 	%f1644, %f1643, %f1636;
	sub.f32 	%f1645, %f309, %f1636;
	neg.f32 	%f1646, %f1636;
	add.f32 	%f1647, %f1645, %f1645;
	fma.rn.f32 	%f1648, %f1646, %f309, %f1647;
	mul.rn.f32 	%f1649, %f1632, %f1648;
	add.f32 	%f1650, %f1644, %f1636;
	sub.f32 	%f1651, %f1636, %f1650;
	add.f32 	%f1652, %f1644, %f1651;
	add.f32 	%f1653, %f1649, %f1652;
	add.f32 	%f1654, %f1650, %f1653;
	sub.f32 	%f1655, %f1650, %f1654;
	add.f32 	%f1656, %f1653, %f1655;
	add.f32 	%f1657, %f312, %f1654;
	sub.f32 	%f1658, %f312, %f1657;
	add.f32 	%f1659, %f1654, %f1658;
	add.f32 	%f1660, %f1656, %f1659;
	add.f32 	%f1661, %f313, %f1660;
	add.f32 	%f1662, %f1657, %f1661;
	sub.f32 	%f1663, %f1657, %f1662;
	add.f32 	%f1664, %f1661, %f1663;
	mul.rn.f32 	%f1666, %f1485, %f1662;
	neg.f32 	%f1667, %f1666;
	fma.rn.f32 	%f1668, %f1485, %f1662, %f1667;
	fma.rn.f32 	%f1669, %f1485, %f1664, %f1668;
	mov.f32 	%f1670, 0f00000000;
	fma.rn.f32 	%f1671, %f1670, %f1662, %f1669;
	add.rn.f32 	%f1672, %f1666, %f1671;
	neg.f32 	%f1673, %f1672;
	add.rn.f32 	%f1674, %f1666, %f1673;
	add.rn.f32 	%f1675, %f1674, %f1671;
	mov.b32 	 %r552, %f1672;
	setp.eq.s32	%p446, %r552, 1118925336;
	add.s32 	%r553, %r552, -1;
	mov.b32 	 %f1676, %r553;
	add.f32 	%f1677, %f1675, 0f37000000;
	selp.f32	%f1678, %f1676, %f1672, %p446;
	selp.f32	%f381, %f1677, %f1675, %p446;
	mul.f32 	%f1679, %f1678, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1680, %f1679;
	mov.f32 	%f1681, 0fBF317200;
	fma.rn.f32 	%f1682, %f1680, %f1681, %f1678;
	mov.f32 	%f1683, 0fB5BFBE8E;
	fma.rn.f32 	%f1684, %f1680, %f1683, %f1682;
	mul.f32 	%f1685, %f1684, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1686, %f1685;
	add.f32 	%f1687, %f1680, 0f00000000;
	ex2.approx.f32 	%f1688, %f1687;
	mul.f32 	%f1689, %f1686, %f1688;
	setp.lt.f32	%p447, %f1678, 0fC2D20000;
	selp.f32	%f1690, 0f00000000, %f1689, %p447;
	setp.gt.f32	%p448, %f1678, 0f42D20000;
	selp.f32	%f2738, 0f7F800000, %f1690, %p448;
	setp.eq.f32	%p449, %f2738, 0f7F800000;
	@%p449 bra 	BB5_346;

	fma.rn.f32 	%f2738, %f2738, %f381, %f2738;

BB5_346:
	mov.b32 	 %r554, %f2738;
	xor.b32  	%r555, %r554, -2147483648;
	mov.b32 	 %f1691, %r555;
	selp.f32	%f385, %f1691, %f2738, %p25;
	setp.eq.f32	%p450, %f306, 0f00000000;
	selp.f32	%f2739, %f314, %f385, %p450;
	@%p27 bra 	BB5_348;

	cvt.rzi.f32.f32	%f1693, %f1485;
	setp.neu.f32	%p451, %f1693, 0f40000000;
	selp.f32	%f2739, 0f7FFFFFFF, %f385, %p451;

BB5_348:
	setp.gtu.f32	%p452, %f308, 0f7F800000;
	selp.f32	%f1696, %f315, %f2739, %p452;
	setp.neu.f32	%p453, %f308, 0f7F800000;
	selp.f32	%f1697, %f1696, %f316, %p453;
	setp.gt.s32	%p454, %r88, 2139095039;
	selp.f32	%f1698, %f1697, %f2739, %p454;
	mul.f32 	%f1699, %f1698, 0fBF000000;
	setp.eq.f32	%p455, %f306, 0f3F800000;
	selp.f32	%f1700, 0fBF000000, %f1699, %p455;
	mul.f32 	%f1701, %f1700, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1702, %f1701;
	fma.rn.f32 	%f1704, %f1702, %f1681, %f1700;
	fma.rn.f32 	%f1706, %f1702, %f1683, %f1704;
	mul.f32 	%f1707, %f1706, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1708, %f1707;
	add.f32 	%f1709, %f1702, 0f00000000;
	ex2.approx.f32 	%f1710, %f1709;
	mul.f32 	%f1711, %f1708, %f1710;
	setp.lt.f32	%p456, %f1700, 0fC2D20000;
	selp.f32	%f1712, 0f00000000, %f1711, %p456;
	setp.gt.f32	%p457, %f1700, 0f42D20000;
	selp.f32	%f389, 0f7F800000, %f1712, %p457;
	// inline asm
	rcp.approx.ftz.f32 %f1694,%f320;
	// inline asm
	mul.f32 	%f1713, %f1694, %f321;
	mul.f32 	%f1714, %f1713, %f1713;
	fma.rn.f32 	%f1717, %f1639, %f1714, %f1638;
	fma.rn.f32 	%f1719, %f1717, %f1714, %f1641;
	mul.rn.f32 	%f1720, %f1719, %f1714;
	mul.rn.f32 	%f1721, %f1720, %f1713;
	sub.f32 	%f1722, %f319, %f1713;
	neg.f32 	%f1723, %f1713;
	add.f32 	%f1724, %f1722, %f1722;
	fma.rn.f32 	%f1725, %f1723, %f319, %f1724;
	mul.rn.f32 	%f1726, %f1694, %f1725;
	add.f32 	%f1727, %f1721, %f1713;
	sub.f32 	%f1728, %f1713, %f1727;
	add.f32 	%f1729, %f1721, %f1728;
	add.f32 	%f1730, %f1726, %f1729;
	add.f32 	%f1731, %f1727, %f1730;
	sub.f32 	%f1732, %f1727, %f1731;
	add.f32 	%f1733, %f1730, %f1732;
	add.f32 	%f1734, %f322, %f1731;
	sub.f32 	%f1735, %f322, %f1734;
	add.f32 	%f1736, %f1731, %f1735;
	add.f32 	%f1737, %f1733, %f1736;
	add.f32 	%f1738, %f323, %f1737;
	add.f32 	%f1739, %f1734, %f1738;
	sub.f32 	%f1740, %f1734, %f1739;
	add.f32 	%f1741, %f1738, %f1740;
	mul.rn.f32 	%f1743, %f1485, %f1739;
	neg.f32 	%f1744, %f1743;
	fma.rn.f32 	%f1745, %f1485, %f1739, %f1744;
	fma.rn.f32 	%f1746, %f1485, %f1741, %f1745;
	fma.rn.f32 	%f1748, %f1670, %f1739, %f1746;
	add.rn.f32 	%f1749, %f1743, %f1748;
	neg.f32 	%f1750, %f1749;
	add.rn.f32 	%f1751, %f1743, %f1750;
	add.rn.f32 	%f1752, %f1751, %f1748;
	mov.b32 	 %r556, %f1749;
	setp.eq.s32	%p458, %r556, 1118925336;
	add.s32 	%r557, %r556, -1;
	mov.b32 	 %f1753, %r557;
	add.f32 	%f1754, %f1752, 0f37000000;
	selp.f32	%f1755, %f1753, %f1749, %p458;
	selp.f32	%f390, %f1754, %f1752, %p458;
	mul.f32 	%f1756, %f1755, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1757, %f1756;
	fma.rn.f32 	%f1758, %f1757, %f1681, %f1755;
	fma.rn.f32 	%f1759, %f1757, %f1683, %f1758;
	mul.f32 	%f1760, %f1759, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1761, %f1760;
	add.f32 	%f1762, %f1757, 0f00000000;
	ex2.approx.f32 	%f1763, %f1762;
	mul.f32 	%f1764, %f1761, %f1763;
	setp.lt.f32	%p459, %f1755, 0fC2D20000;
	selp.f32	%f1765, 0f00000000, %f1764, %p459;
	setp.gt.f32	%p460, %f1755, 0f42D20000;
	selp.f32	%f2740, 0f7F800000, %f1765, %p460;
	setp.eq.f32	%p461, %f2740, 0f7F800000;
	@%p461 bra 	BB5_350;

	fma.rn.f32 	%f2740, %f2740, %f390, %f2740;

BB5_350:
	mov.b32 	 %r558, %f2740;
	xor.b32  	%r559, %r558, -2147483648;
	mov.b32 	 %f1766, %r559;
	selp.f32	%f394, %f1766, %f2740, %p26;
	setp.eq.f32	%p462, %f317, 0f00000000;
	selp.f32	%f2741, %f324, %f394, %p462;
	@%p28 bra 	BB5_352;

	cvt.rzi.f32.f32	%f1768, %f1485;
	setp.neu.f32	%p463, %f1768, 0f40000000;
	selp.f32	%f2741, 0f7FFFFFFF, %f394, %p463;

BB5_352:
	setp.gtu.f32	%p464, %f318, 0f7F800000;
	selp.f32	%f1771, %f325, %f2741, %p464;
	setp.neu.f32	%p465, %f318, 0f7F800000;
	selp.f32	%f1772, %f1771, %f326, %p465;
	setp.gt.s32	%p466, %r89, 2139095039;
	selp.f32	%f1773, %f1772, %f2741, %p466;
	mul.f32 	%f1774, %f1773, 0fBF000000;
	setp.eq.f32	%p467, %f317, 0f3F800000;
	selp.f32	%f1775, 0fBF000000, %f1774, %p467;
	mul.f32 	%f1776, %f1775, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1777, %f1776;
	fma.rn.f32 	%f1779, %f1777, %f1681, %f1775;
	fma.rn.f32 	%f1781, %f1777, %f1683, %f1779;
	mul.f32 	%f1782, %f1781, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1783, %f1782;
	add.f32 	%f1784, %f1777, 0f00000000;
	ex2.approx.f32 	%f1785, %f1784;
	mul.f32 	%f1786, %f1783, %f1785;
	setp.lt.f32	%p468, %f1775, 0fC2D20000;
	selp.f32	%f1787, 0f00000000, %f1786, %p468;
	setp.gt.f32	%p469, %f1775, 0f42D20000;
	selp.f32	%f1788, 0f7F800000, %f1787, %p469;
	sub.f32 	%f1789, %f389, %f1788;
	mul.f32 	%f1790, %f294, %f1789;
	mul.f32 	%f398, %f378, %f1790;
	add.f32 	%f1791, %f365, 0f3F800000;
	sub.f32 	%f1792, %f1791, %f2714;
	div.rn.f32 	%f399, %f1792, %f2711;
	abs.f32 	%f400, %f399;
	setp.lt.f32	%p470, %f400, 0f00800000;
	mul.f32 	%f1793, %f400, 0f4B800000;
	selp.f32	%f1794, 0fC3170000, 0fC2FE0000, %p470;
	selp.f32	%f1795, %f1793, %f400, %p470;
	mov.b32 	 %r560, %f1795;
	and.b32  	%r561, %r560, 8388607;
	or.b32  	%r562, %r561, 1065353216;
	mov.b32 	 %f1796, %r562;
	shr.u32 	%r563, %r560, 23;
	cvt.rn.f32.u32	%f1797, %r563;
	add.f32 	%f1798, %f1794, %f1797;
	setp.gt.f32	%p471, %f1796, 0f3FB504F3;
	mul.f32 	%f1799, %f1796, 0f3F000000;
	add.f32 	%f1800, %f1798, 0f3F800000;
	selp.f32	%f1801, %f1799, %f1796, %p471;
	selp.f32	%f1802, %f1800, %f1798, %p471;
	add.f32 	%f401, %f1801, 0fBF800000;
	add.f32 	%f1770, %f1801, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1769,%f1770;
	// inline asm
	add.f32 	%f403, %f401, %f401;
	mul.f32 	%f1803, %f1769, %f403;
	mul.f32 	%f1804, %f1803, %f1803;
	fma.rn.f32 	%f1807, %f1639, %f1804, %f1638;
	fma.rn.f32 	%f1809, %f1807, %f1804, %f1641;
	mul.rn.f32 	%f1810, %f1809, %f1804;
	mul.rn.f32 	%f1811, %f1810, %f1803;
	sub.f32 	%f1812, %f401, %f1803;
	neg.f32 	%f1813, %f1803;
	add.f32 	%f1814, %f1812, %f1812;
	fma.rn.f32 	%f1815, %f1813, %f401, %f1814;
	mul.rn.f32 	%f1816, %f1769, %f1815;
	add.f32 	%f1817, %f1811, %f1803;
	sub.f32 	%f1818, %f1803, %f1817;
	add.f32 	%f1819, %f1811, %f1818;
	add.f32 	%f1820, %f1816, %f1819;
	add.f32 	%f1821, %f1817, %f1820;
	sub.f32 	%f1822, %f1817, %f1821;
	add.f32 	%f1823, %f1820, %f1822;
	mul.rn.f32 	%f404, %f1802, %f1497;
	mul.rn.f32 	%f405, %f1802, %f1498;
	add.f32 	%f1826, %f404, %f1821;
	sub.f32 	%f1827, %f404, %f1826;
	add.f32 	%f1828, %f1821, %f1827;
	add.f32 	%f1829, %f1823, %f1828;
	add.f32 	%f1830, %f405, %f1829;
	add.f32 	%f1831, %f1826, %f1830;
	sub.f32 	%f1832, %f1826, %f1831;
	add.f32 	%f1833, %f1830, %f1832;
	mul.rn.f32 	%f1835, %f1485, %f1831;
	neg.f32 	%f1836, %f1835;
	fma.rn.f32 	%f1837, %f1485, %f1831, %f1836;
	fma.rn.f32 	%f1838, %f1485, %f1833, %f1837;
	fma.rn.f32 	%f1840, %f1670, %f1831, %f1838;
	add.rn.f32 	%f1841, %f1835, %f1840;
	neg.f32 	%f1842, %f1841;
	add.rn.f32 	%f1843, %f1835, %f1842;
	add.rn.f32 	%f1844, %f1843, %f1840;
	mov.b32 	 %r564, %f1841;
	setp.eq.s32	%p472, %r564, 1118925336;
	add.s32 	%r565, %r564, -1;
	mov.b32 	 %f1845, %r565;
	add.f32 	%f1846, %f1844, 0f37000000;
	selp.f32	%f1847, %f1845, %f1841, %p472;
	selp.f32	%f406, %f1846, %f1844, %p472;
	mul.f32 	%f1848, %f1847, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1849, %f1848;
	fma.rn.f32 	%f1850, %f1849, %f1681, %f1847;
	fma.rn.f32 	%f1851, %f1849, %f1683, %f1850;
	mul.f32 	%f1852, %f1851, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1853, %f1852;
	add.f32 	%f1854, %f1849, 0f00000000;
	ex2.approx.f32 	%f1855, %f1854;
	mul.f32 	%f1856, %f1853, %f1855;
	setp.lt.f32	%p473, %f1847, 0fC2D20000;
	selp.f32	%f1857, 0f00000000, %f1856, %p473;
	setp.gt.f32	%p474, %f1847, 0f42D20000;
	selp.f32	%f2742, 0f7F800000, %f1857, %p474;
	setp.eq.f32	%p475, %f2742, 0f7F800000;
	@%p475 bra 	BB5_354;

	fma.rn.f32 	%f2742, %f2742, %f406, %f2742;

BB5_354:
	setp.lt.f32	%p476, %f399, 0f00000000;
	and.pred  	%p29, %p476, %p431;
	mov.b32 	 %r566, %f2742;
	xor.b32  	%r567, %r566, -2147483648;
	mov.b32 	 %f1858, %r567;
	selp.f32	%f2744, %f1858, %f2742, %p29;
	setp.eq.f32	%p478, %f399, 0f00000000;
	@%p478 bra 	BB5_357;
	bra.uni 	BB5_355;

BB5_357:
	add.f32 	%f1861, %f399, %f399;
	selp.f32	%f2744, %f1861, 0f00000000, %p431;
	bra.uni 	BB5_358;

BB5_355:
	setp.geu.f32	%p479, %f399, 0f00000000;
	@%p479 bra 	BB5_358;

	cvt.rzi.f32.f32	%f1860, %f1485;
	setp.neu.f32	%p480, %f1860, 0f40000000;
	selp.f32	%f2744, 0f7FFFFFFF, %f2744, %p480;

BB5_358:
	add.f32 	%f1862, %f400, 0f40000000;
	mov.b32 	 %r93, %f1862;
	setp.lt.s32	%p482, %r93, 2139095040;
	@%p482 bra 	BB5_363;

	setp.gtu.f32	%p483, %f400, 0f7F800000;
	@%p483 bra 	BB5_362;
	bra.uni 	BB5_360;

BB5_362:
	add.f32 	%f2744, %f399, 0f40000000;
	bra.uni 	BB5_363;

BB5_360:
	setp.neu.f32	%p484, %f400, 0f7F800000;
	@%p484 bra 	BB5_363;

	selp.f32	%f2744, 0fFF800000, 0f7F800000, %p29;

BB5_363:
	mul.f32 	%f1865, %f2744, 0fBF000000;
	setp.eq.f32	%p485, %f399, 0f3F800000;
	selp.f32	%f1866, 0fBF000000, %f1865, %p485;
	mul.f32 	%f1867, %f1866, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1868, %f1867;
	fma.rn.f32 	%f1870, %f1868, %f1681, %f1866;
	fma.rn.f32 	%f1872, %f1868, %f1683, %f1870;
	mul.f32 	%f1873, %f1872, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1874, %f1873;
	add.f32 	%f1875, %f1868, 0f00000000;
	ex2.approx.f32 	%f1876, %f1875;
	mul.f32 	%f1877, %f1874, %f1876;
	setp.lt.f32	%p486, %f1866, 0fC2D20000;
	selp.f32	%f1878, 0f00000000, %f1877, %p486;
	setp.gt.f32	%p487, %f1866, 0f42D20000;
	selp.f32	%f417, 0f7F800000, %f1878, %p487;
	div.rn.f32 	%f418, %f366, %f2711;
	abs.f32 	%f419, %f418;
	setp.lt.f32	%p488, %f419, 0f00800000;
	mul.f32 	%f1879, %f419, 0f4B800000;
	selp.f32	%f1880, 0fC3170000, 0fC2FE0000, %p488;
	selp.f32	%f1881, %f1879, %f419, %p488;
	mov.b32 	 %r568, %f1881;
	and.b32  	%r569, %r568, 8388607;
	or.b32  	%r570, %r569, 1065353216;
	mov.b32 	 %f1882, %r570;
	shr.u32 	%r571, %r568, 23;
	cvt.rn.f32.u32	%f1883, %r571;
	add.f32 	%f1884, %f1880, %f1883;
	setp.gt.f32	%p489, %f1882, 0f3FB504F3;
	mul.f32 	%f1885, %f1882, 0f3F000000;
	add.f32 	%f1886, %f1884, 0f3F800000;
	selp.f32	%f1887, %f1885, %f1882, %p489;
	selp.f32	%f1888, %f1886, %f1884, %p489;
	add.f32 	%f420, %f1887, 0fBF800000;
	add.f32 	%f1864, %f1887, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1863,%f1864;
	// inline asm
	add.f32 	%f422, %f420, %f420;
	mul.f32 	%f1889, %f1863, %f422;
	mul.f32 	%f1890, %f1889, %f1889;
	fma.rn.f32 	%f1893, %f1639, %f1890, %f1638;
	fma.rn.f32 	%f1895, %f1893, %f1890, %f1641;
	mul.rn.f32 	%f1896, %f1895, %f1890;
	mul.rn.f32 	%f1897, %f1896, %f1889;
	sub.f32 	%f1898, %f420, %f1889;
	neg.f32 	%f1899, %f1889;
	add.f32 	%f1900, %f1898, %f1898;
	fma.rn.f32 	%f1901, %f1899, %f420, %f1900;
	mul.rn.f32 	%f1902, %f1863, %f1901;
	add.f32 	%f1903, %f1897, %f1889;
	sub.f32 	%f1904, %f1889, %f1903;
	add.f32 	%f1905, %f1897, %f1904;
	add.f32 	%f1906, %f1902, %f1905;
	add.f32 	%f1907, %f1903, %f1906;
	sub.f32 	%f1908, %f1903, %f1907;
	add.f32 	%f1909, %f1906, %f1908;
	mul.rn.f32 	%f423, %f1888, %f1497;
	mul.rn.f32 	%f424, %f1888, %f1498;
	add.f32 	%f1912, %f423, %f1907;
	sub.f32 	%f1913, %f423, %f1912;
	add.f32 	%f1914, %f1907, %f1913;
	add.f32 	%f1915, %f1909, %f1914;
	add.f32 	%f1916, %f424, %f1915;
	add.f32 	%f1917, %f1912, %f1916;
	sub.f32 	%f1918, %f1912, %f1917;
	add.f32 	%f1919, %f1916, %f1918;
	mul.rn.f32 	%f1921, %f1485, %f1917;
	neg.f32 	%f1922, %f1921;
	fma.rn.f32 	%f1923, %f1485, %f1917, %f1922;
	fma.rn.f32 	%f1924, %f1485, %f1919, %f1923;
	fma.rn.f32 	%f1926, %f1670, %f1917, %f1924;
	add.rn.f32 	%f1927, %f1921, %f1926;
	neg.f32 	%f1928, %f1927;
	add.rn.f32 	%f1929, %f1921, %f1928;
	add.rn.f32 	%f1930, %f1929, %f1926;
	mov.b32 	 %r572, %f1927;
	setp.eq.s32	%p490, %r572, 1118925336;
	add.s32 	%r573, %r572, -1;
	mov.b32 	 %f1931, %r573;
	add.f32 	%f1932, %f1930, 0f37000000;
	selp.f32	%f1933, %f1931, %f1927, %p490;
	selp.f32	%f425, %f1932, %f1930, %p490;
	mul.f32 	%f1934, %f1933, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1935, %f1934;
	fma.rn.f32 	%f1936, %f1935, %f1681, %f1933;
	fma.rn.f32 	%f1937, %f1935, %f1683, %f1936;
	mul.f32 	%f1938, %f1937, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1939, %f1938;
	add.f32 	%f1940, %f1935, 0f00000000;
	ex2.approx.f32 	%f1941, %f1940;
	mul.f32 	%f1942, %f1939, %f1941;
	setp.lt.f32	%p491, %f1933, 0fC2D20000;
	selp.f32	%f1943, 0f00000000, %f1942, %p491;
	setp.gt.f32	%p492, %f1933, 0f42D20000;
	selp.f32	%f2745, 0f7F800000, %f1943, %p492;
	setp.eq.f32	%p493, %f2745, 0f7F800000;
	@%p493 bra 	BB5_365;

	fma.rn.f32 	%f2745, %f2745, %f425, %f2745;

BB5_365:
	setp.lt.f32	%p494, %f418, 0f00000000;
	and.pred  	%p30, %p494, %p431;
	mov.b32 	 %r574, %f2745;
	xor.b32  	%r575, %r574, -2147483648;
	mov.b32 	 %f1944, %r575;
	selp.f32	%f2747, %f1944, %f2745, %p30;
	setp.eq.f32	%p496, %f418, 0f00000000;
	@%p496 bra 	BB5_368;
	bra.uni 	BB5_366;

BB5_368:
	add.f32 	%f1947, %f418, %f418;
	selp.f32	%f2747, %f1947, 0f00000000, %p431;
	bra.uni 	BB5_369;

BB5_366:
	setp.geu.f32	%p497, %f418, 0f00000000;
	@%p497 bra 	BB5_369;

	cvt.rzi.f32.f32	%f1946, %f1485;
	setp.neu.f32	%p498, %f1946, 0f40000000;
	selp.f32	%f2747, 0f7FFFFFFF, %f2747, %p498;

BB5_369:
	add.f32 	%f1948, %f419, 0f40000000;
	mov.b32 	 %r94, %f1948;
	setp.lt.s32	%p500, %r94, 2139095040;
	@%p500 bra 	BB5_374;

	setp.gtu.f32	%p501, %f419, 0f7F800000;
	@%p501 bra 	BB5_373;
	bra.uni 	BB5_371;

BB5_373:
	add.f32 	%f2747, %f418, 0f40000000;
	bra.uni 	BB5_374;

BB5_371:
	setp.neu.f32	%p502, %f419, 0f7F800000;
	@%p502 bra 	BB5_374;

	selp.f32	%f2747, 0fFF800000, 0f7F800000, %p30;

BB5_374:
	mul.f32 	%f1951, %f2747, 0fBF000000;
	setp.eq.f32	%p503, %f418, 0f3F800000;
	selp.f32	%f1952, 0fBF000000, %f1951, %p503;
	mul.f32 	%f1953, %f1952, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1954, %f1953;
	fma.rn.f32 	%f1956, %f1954, %f1681, %f1952;
	fma.rn.f32 	%f1958, %f1954, %f1683, %f1956;
	mul.f32 	%f1959, %f1958, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1960, %f1959;
	add.f32 	%f1961, %f1954, 0f00000000;
	ex2.approx.f32 	%f1962, %f1961;
	mul.f32 	%f1963, %f1960, %f1962;
	setp.lt.f32	%p504, %f1952, 0fC2D20000;
	selp.f32	%f1964, 0f00000000, %f1963, %p504;
	setp.gt.f32	%p505, %f1952, 0f42D20000;
	selp.f32	%f1965, 0f7F800000, %f1964, %p505;
	sub.f32 	%f1966, %f417, %f1965;
	mul.f32 	%f1967, %f294, %f1966;
	mul.f32 	%f436, %f364, %f1967;
	// inline asm
	rcp.approx.ftz.f32 %f1949,%f310;
	// inline asm
	mul.f32 	%f1968, %f1949, %f311;
	mul.f32 	%f1969, %f1968, %f1968;
	fma.rn.f32 	%f1972, %f1639, %f1969, %f1638;
	fma.rn.f32 	%f1974, %f1972, %f1969, %f1641;
	mul.rn.f32 	%f1975, %f1974, %f1969;
	mul.rn.f32 	%f1976, %f1975, %f1968;
	sub.f32 	%f1977, %f309, %f1968;
	neg.f32 	%f1978, %f1968;
	add.f32 	%f1979, %f1977, %f1977;
	fma.rn.f32 	%f1980, %f1978, %f309, %f1979;
	mul.rn.f32 	%f1981, %f1949, %f1980;
	add.f32 	%f1982, %f1976, %f1968;
	sub.f32 	%f1983, %f1968, %f1982;
	add.f32 	%f1984, %f1976, %f1983;
	add.f32 	%f1985, %f1981, %f1984;
	add.f32 	%f1986, %f1982, %f1985;
	sub.f32 	%f1987, %f1982, %f1986;
	add.f32 	%f1988, %f1985, %f1987;
	add.f32 	%f1989, %f312, %f1986;
	sub.f32 	%f1990, %f312, %f1989;
	add.f32 	%f1991, %f1986, %f1990;
	add.f32 	%f1992, %f1988, %f1991;
	add.f32 	%f1993, %f313, %f1992;
	add.f32 	%f1994, %f1989, %f1993;
	sub.f32 	%f1995, %f1989, %f1994;
	add.f32 	%f1996, %f1993, %f1995;
	mul.rn.f32 	%f1998, %f1485, %f1994;
	neg.f32 	%f1999, %f1998;
	fma.rn.f32 	%f2000, %f1485, %f1994, %f1999;
	fma.rn.f32 	%f2001, %f1485, %f1996, %f2000;
	fma.rn.f32 	%f2003, %f1670, %f1994, %f2001;
	add.rn.f32 	%f2004, %f1998, %f2003;
	neg.f32 	%f2005, %f2004;
	add.rn.f32 	%f2006, %f1998, %f2005;
	add.rn.f32 	%f2007, %f2006, %f2003;
	mov.b32 	 %r576, %f2004;
	setp.eq.s32	%p506, %r576, 1118925336;
	add.s32 	%r577, %r576, -1;
	mov.b32 	 %f2008, %r577;
	add.f32 	%f2009, %f2007, 0f37000000;
	selp.f32	%f2010, %f2008, %f2004, %p506;
	selp.f32	%f437, %f2009, %f2007, %p506;
	mul.f32 	%f2011, %f2010, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2012, %f2011;
	fma.rn.f32 	%f2013, %f2012, %f1681, %f2010;
	fma.rn.f32 	%f2014, %f2012, %f1683, %f2013;
	mul.f32 	%f2015, %f2014, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2016, %f2015;
	add.f32 	%f2017, %f2012, 0f00000000;
	ex2.approx.f32 	%f2018, %f2017;
	mul.f32 	%f2019, %f2016, %f2018;
	setp.lt.f32	%p507, %f2010, 0fC2D20000;
	selp.f32	%f2020, 0f00000000, %f2019, %p507;
	setp.gt.f32	%p508, %f2010, 0f42D20000;
	selp.f32	%f2748, 0f7F800000, %f2020, %p508;
	setp.eq.f32	%p509, %f2748, 0f7F800000;
	@%p509 bra 	BB5_376;

	fma.rn.f32 	%f2748, %f2748, %f437, %f2748;

BB5_376:
	mov.b32 	 %r578, %f2748;
	xor.b32  	%r579, %r578, -2147483648;
	mov.b32 	 %f2021, %r579;
	selp.f32	%f441, %f2021, %f2748, %p25;
	selp.f32	%f2749, %f314, %f441, %p450;
	@%p27 bra 	BB5_378;

	cvt.rzi.f32.f32	%f2023, %f1485;
	setp.neu.f32	%p511, %f2023, 0f40000000;
	selp.f32	%f2749, 0f7FFFFFFF, %f441, %p511;

BB5_378:
	selp.f32	%f2026, %f315, %f2749, %p452;
	selp.f32	%f2027, %f2026, %f316, %p453;
	selp.f32	%f2028, %f2027, %f2749, %p454;
	mul.f32 	%f2029, %f2028, 0fBF000000;
	selp.f32	%f2030, 0fBF000000, %f2029, %p455;
	mul.f32 	%f2031, %f2030, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2032, %f2031;
	fma.rn.f32 	%f2034, %f2032, %f1681, %f2030;
	fma.rn.f32 	%f2036, %f2032, %f1683, %f2034;
	mul.f32 	%f2037, %f2036, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2038, %f2037;
	add.f32 	%f2039, %f2032, 0f00000000;
	ex2.approx.f32 	%f2040, %f2039;
	mul.f32 	%f2041, %f2038, %f2040;
	setp.lt.f32	%p516, %f2030, 0fC2D20000;
	selp.f32	%f2042, 0f00000000, %f2041, %p516;
	setp.gt.f32	%p517, %f2030, 0f42D20000;
	selp.f32	%f445, 0f7F800000, %f2042, %p517;
	// inline asm
	rcp.approx.ftz.f32 %f2024,%f320;
	// inline asm
	mul.f32 	%f2043, %f2024, %f321;
	mul.f32 	%f2044, %f2043, %f2043;
	fma.rn.f32 	%f2047, %f1639, %f2044, %f1638;
	fma.rn.f32 	%f2049, %f2047, %f2044, %f1641;
	mul.rn.f32 	%f2050, %f2049, %f2044;
	mul.rn.f32 	%f2051, %f2050, %f2043;
	sub.f32 	%f2052, %f319, %f2043;
	neg.f32 	%f2053, %f2043;
	add.f32 	%f2054, %f2052, %f2052;
	fma.rn.f32 	%f2055, %f2053, %f319, %f2054;
	mul.rn.f32 	%f2056, %f2024, %f2055;
	add.f32 	%f2057, %f2051, %f2043;
	sub.f32 	%f2058, %f2043, %f2057;
	add.f32 	%f2059, %f2051, %f2058;
	add.f32 	%f2060, %f2056, %f2059;
	add.f32 	%f2061, %f2057, %f2060;
	sub.f32 	%f2062, %f2057, %f2061;
	add.f32 	%f2063, %f2060, %f2062;
	add.f32 	%f2064, %f322, %f2061;
	sub.f32 	%f2065, %f322, %f2064;
	add.f32 	%f2066, %f2061, %f2065;
	add.f32 	%f2067, %f2063, %f2066;
	add.f32 	%f2068, %f323, %f2067;
	add.f32 	%f2069, %f2064, %f2068;
	sub.f32 	%f2070, %f2064, %f2069;
	add.f32 	%f2071, %f2068, %f2070;
	mul.rn.f32 	%f2073, %f1485, %f2069;
	neg.f32 	%f2074, %f2073;
	fma.rn.f32 	%f2075, %f1485, %f2069, %f2074;
	fma.rn.f32 	%f2076, %f1485, %f2071, %f2075;
	fma.rn.f32 	%f2078, %f1670, %f2069, %f2076;
	add.rn.f32 	%f2079, %f2073, %f2078;
	neg.f32 	%f2080, %f2079;
	add.rn.f32 	%f2081, %f2073, %f2080;
	add.rn.f32 	%f2082, %f2081, %f2078;
	mov.b32 	 %r580, %f2079;
	setp.eq.s32	%p518, %r580, 1118925336;
	add.s32 	%r581, %r580, -1;
	mov.b32 	 %f2083, %r581;
	add.f32 	%f2084, %f2082, 0f37000000;
	selp.f32	%f2085, %f2083, %f2079, %p518;
	selp.f32	%f446, %f2084, %f2082, %p518;
	mul.f32 	%f2086, %f2085, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2087, %f2086;
	fma.rn.f32 	%f2088, %f2087, %f1681, %f2085;
	fma.rn.f32 	%f2089, %f2087, %f1683, %f2088;
	mul.f32 	%f2090, %f2089, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2091, %f2090;
	add.f32 	%f2092, %f2087, 0f00000000;
	ex2.approx.f32 	%f2093, %f2092;
	mul.f32 	%f2094, %f2091, %f2093;
	setp.lt.f32	%p519, %f2085, 0fC2D20000;
	selp.f32	%f2095, 0f00000000, %f2094, %p519;
	setp.gt.f32	%p520, %f2085, 0f42D20000;
	selp.f32	%f2750, 0f7F800000, %f2095, %p520;
	setp.eq.f32	%p521, %f2750, 0f7F800000;
	@%p521 bra 	BB5_380;

	fma.rn.f32 	%f2750, %f2750, %f446, %f2750;

BB5_380:
	mov.b32 	 %r582, %f2750;
	xor.b32  	%r583, %r582, -2147483648;
	mov.b32 	 %f2096, %r583;
	selp.f32	%f450, %f2096, %f2750, %p26;
	selp.f32	%f2751, %f324, %f450, %p462;
	@%p28 bra 	BB5_382;

	cvt.rzi.f32.f32	%f2098, %f1485;
	setp.neu.f32	%p523, %f2098, 0f40000000;
	selp.f32	%f2751, 0f7FFFFFFF, %f450, %p523;

BB5_382:
	selp.f32	%f2101, %f325, %f2751, %p464;
	selp.f32	%f2102, %f2101, %f326, %p465;
	selp.f32	%f2103, %f2102, %f2751, %p466;
	mul.f32 	%f2104, %f2103, 0fBF000000;
	selp.f32	%f2105, 0fBF000000, %f2104, %p467;
	mul.f32 	%f2106, %f2105, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2107, %f2106;
	fma.rn.f32 	%f2109, %f2107, %f1681, %f2105;
	fma.rn.f32 	%f2111, %f2107, %f1683, %f2109;
	mul.f32 	%f2112, %f2111, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2113, %f2112;
	add.f32 	%f2114, %f2107, 0f00000000;
	ex2.approx.f32 	%f2115, %f2114;
	mul.f32 	%f2116, %f2113, %f2115;
	setp.lt.f32	%p528, %f2105, 0fC2D20000;
	selp.f32	%f2117, 0f00000000, %f2116, %p528;
	setp.gt.f32	%p529, %f2105, 0f42D20000;
	selp.f32	%f2118, 0f7F800000, %f2117, %p529;
	mul.f32 	%f2119, %f297, %f2118;
	mul.f32 	%f2120, %f298, %f445;
	sub.f32 	%f2121, %f2120, %f2119;
	mul.f32 	%f2122, %f295, %f2121;
	mul.f32 	%f454, %f378, %f2122;
	// inline asm
	rcp.approx.ftz.f32 %f2099,%f1770;
	// inline asm
	mul.f32 	%f2123, %f2099, %f403;
	mul.f32 	%f2124, %f2123, %f2123;
	fma.rn.f32 	%f2127, %f1639, %f2124, %f1638;
	fma.rn.f32 	%f2129, %f2127, %f2124, %f1641;
	mul.rn.f32 	%f2130, %f2129, %f2124;
	mul.rn.f32 	%f2131, %f2130, %f2123;
	sub.f32 	%f2132, %f401, %f2123;
	neg.f32 	%f2133, %f2123;
	add.f32 	%f2134, %f2132, %f2132;
	fma.rn.f32 	%f2135, %f2133, %f401, %f2134;
	mul.rn.f32 	%f2136, %f2099, %f2135;
	add.f32 	%f2137, %f2131, %f2123;
	sub.f32 	%f2138, %f2123, %f2137;
	add.f32 	%f2139, %f2131, %f2138;
	add.f32 	%f2140, %f2136, %f2139;
	add.f32 	%f2141, %f2137, %f2140;
	sub.f32 	%f2142, %f2137, %f2141;
	add.f32 	%f2143, %f2140, %f2142;
	add.f32 	%f2144, %f404, %f2141;
	sub.f32 	%f2145, %f404, %f2144;
	add.f32 	%f2146, %f2141, %f2145;
	add.f32 	%f2147, %f2143, %f2146;
	add.f32 	%f2148, %f405, %f2147;
	add.f32 	%f2149, %f2144, %f2148;
	sub.f32 	%f2150, %f2144, %f2149;
	add.f32 	%f2151, %f2148, %f2150;
	mul.rn.f32 	%f2153, %f1485, %f2149;
	neg.f32 	%f2154, %f2153;
	fma.rn.f32 	%f2155, %f1485, %f2149, %f2154;
	fma.rn.f32 	%f2156, %f1485, %f2151, %f2155;
	fma.rn.f32 	%f2158, %f1670, %f2149, %f2156;
	add.rn.f32 	%f2159, %f2153, %f2158;
	neg.f32 	%f2160, %f2159;
	add.rn.f32 	%f2161, %f2153, %f2160;
	add.rn.f32 	%f2162, %f2161, %f2158;
	mov.b32 	 %r584, %f2159;
	setp.eq.s32	%p530, %r584, 1118925336;
	add.s32 	%r585, %r584, -1;
	mov.b32 	 %f2163, %r585;
	add.f32 	%f2164, %f2162, 0f37000000;
	selp.f32	%f2165, %f2163, %f2159, %p530;
	selp.f32	%f455, %f2164, %f2162, %p530;
	mul.f32 	%f2166, %f2165, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2167, %f2166;
	fma.rn.f32 	%f2168, %f2167, %f1681, %f2165;
	fma.rn.f32 	%f2169, %f2167, %f1683, %f2168;
	mul.f32 	%f2170, %f2169, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2171, %f2170;
	add.f32 	%f2172, %f2167, 0f00000000;
	ex2.approx.f32 	%f2173, %f2172;
	mul.f32 	%f2174, %f2171, %f2173;
	setp.lt.f32	%p531, %f2165, 0fC2D20000;
	selp.f32	%f2175, 0f00000000, %f2174, %p531;
	setp.gt.f32	%p532, %f2165, 0f42D20000;
	selp.f32	%f2752, 0f7F800000, %f2175, %p532;
	setp.eq.f32	%p533, %f2752, 0f7F800000;
	@%p533 bra 	BB5_384;

	fma.rn.f32 	%f2752, %f2752, %f455, %f2752;

BB5_384:
	mov.b32 	 %r586, %f2752;
	xor.b32  	%r587, %r586, -2147483648;
	mov.b32 	 %f2176, %r587;
	selp.f32	%f2754, %f2176, %f2752, %p29;
	@%p478 bra 	BB5_387;
	bra.uni 	BB5_385;

BB5_387:
	add.f32 	%f2179, %f399, %f399;
	selp.f32	%f2754, %f2179, 0f00000000, %p431;
	bra.uni 	BB5_388;

BB5_385:
	setp.geu.f32	%p535, %f399, 0f00000000;
	@%p535 bra 	BB5_388;

	cvt.rzi.f32.f32	%f2178, %f1485;
	setp.neu.f32	%p536, %f2178, 0f40000000;
	selp.f32	%f2754, 0f7FFFFFFF, %f2754, %p536;

BB5_388:
	@%p482 bra 	BB5_393;

	setp.gtu.f32	%p539, %f400, 0f7F800000;
	@%p539 bra 	BB5_392;
	bra.uni 	BB5_390;

BB5_392:
	add.f32 	%f2754, %f399, 0f40000000;
	bra.uni 	BB5_393;

BB5_390:
	setp.neu.f32	%p540, %f400, 0f7F800000;
	@%p540 bra 	BB5_393;

	selp.f32	%f2754, 0fFF800000, 0f7F800000, %p29;

BB5_393:
	mul.f32 	%f2182, %f2754, 0fBF000000;
	selp.f32	%f2183, 0fBF000000, %f2182, %p485;
	mul.f32 	%f2184, %f2183, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2185, %f2184;
	fma.rn.f32 	%f2187, %f2185, %f1681, %f2183;
	fma.rn.f32 	%f2189, %f2185, %f1683, %f2187;
	mul.f32 	%f2190, %f2189, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2191, %f2190;
	add.f32 	%f2192, %f2185, 0f00000000;
	ex2.approx.f32 	%f2193, %f2192;
	mul.f32 	%f2194, %f2191, %f2193;
	setp.lt.f32	%p542, %f2183, 0fC2D20000;
	selp.f32	%f2195, 0f00000000, %f2194, %p542;
	setp.gt.f32	%p543, %f2183, 0f42D20000;
	selp.f32	%f466, 0f7F800000, %f2195, %p543;
	// inline asm
	rcp.approx.ftz.f32 %f2180,%f1864;
	// inline asm
	mul.f32 	%f2196, %f2180, %f422;
	mul.f32 	%f2197, %f2196, %f2196;
	fma.rn.f32 	%f2200, %f1639, %f2197, %f1638;
	fma.rn.f32 	%f2202, %f2200, %f2197, %f1641;
	mul.rn.f32 	%f2203, %f2202, %f2197;
	mul.rn.f32 	%f2204, %f2203, %f2196;
	sub.f32 	%f2205, %f420, %f2196;
	neg.f32 	%f2206, %f2196;
	add.f32 	%f2207, %f2205, %f2205;
	fma.rn.f32 	%f2208, %f2206, %f420, %f2207;
	mul.rn.f32 	%f2209, %f2180, %f2208;
	add.f32 	%f2210, %f2204, %f2196;
	sub.f32 	%f2211, %f2196, %f2210;
	add.f32 	%f2212, %f2204, %f2211;
	add.f32 	%f2213, %f2209, %f2212;
	add.f32 	%f2214, %f2210, %f2213;
	sub.f32 	%f2215, %f2210, %f2214;
	add.f32 	%f2216, %f2213, %f2215;
	add.f32 	%f2217, %f423, %f2214;
	sub.f32 	%f2218, %f423, %f2217;
	add.f32 	%f2219, %f2214, %f2218;
	add.f32 	%f2220, %f2216, %f2219;
	add.f32 	%f2221, %f424, %f2220;
	add.f32 	%f2222, %f2217, %f2221;
	sub.f32 	%f2223, %f2217, %f2222;
	add.f32 	%f2224, %f2221, %f2223;
	mul.rn.f32 	%f2226, %f1485, %f2222;
	neg.f32 	%f2227, %f2226;
	fma.rn.f32 	%f2228, %f1485, %f2222, %f2227;
	fma.rn.f32 	%f2229, %f1485, %f2224, %f2228;
	fma.rn.f32 	%f2231, %f1670, %f2222, %f2229;
	add.rn.f32 	%f2232, %f2226, %f2231;
	neg.f32 	%f2233, %f2232;
	add.rn.f32 	%f2234, %f2226, %f2233;
	add.rn.f32 	%f2235, %f2234, %f2231;
	mov.b32 	 %r588, %f2232;
	setp.eq.s32	%p544, %r588, 1118925336;
	add.s32 	%r589, %r588, -1;
	mov.b32 	 %f2236, %r589;
	add.f32 	%f2237, %f2235, 0f37000000;
	selp.f32	%f2238, %f2236, %f2232, %p544;
	selp.f32	%f467, %f2237, %f2235, %p544;
	mul.f32 	%f2239, %f2238, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2240, %f2239;
	fma.rn.f32 	%f2241, %f2240, %f1681, %f2238;
	fma.rn.f32 	%f2242, %f2240, %f1683, %f2241;
	mul.f32 	%f2243, %f2242, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2244, %f2243;
	add.f32 	%f2245, %f2240, 0f00000000;
	ex2.approx.f32 	%f2246, %f2245;
	mul.f32 	%f2247, %f2244, %f2246;
	setp.lt.f32	%p545, %f2238, 0fC2D20000;
	selp.f32	%f2248, 0f00000000, %f2247, %p545;
	setp.gt.f32	%p546, %f2238, 0f42D20000;
	selp.f32	%f2755, 0f7F800000, %f2248, %p546;
	setp.eq.f32	%p547, %f2755, 0f7F800000;
	@%p547 bra 	BB5_395;

	fma.rn.f32 	%f2755, %f2755, %f467, %f2755;

BB5_395:
	mov.b32 	 %r590, %f2755;
	xor.b32  	%r591, %r590, -2147483648;
	mov.b32 	 %f2249, %r591;
	selp.f32	%f2757, %f2249, %f2755, %p30;
	@%p496 bra 	BB5_398;
	bra.uni 	BB5_396;

BB5_398:
	add.f32 	%f2252, %f418, %f418;
	selp.f32	%f2757, %f2252, 0f00000000, %p431;
	bra.uni 	BB5_399;

BB5_396:
	setp.geu.f32	%p549, %f418, 0f00000000;
	@%p549 bra 	BB5_399;

	cvt.rzi.f32.f32	%f2251, %f1485;
	setp.neu.f32	%p550, %f2251, 0f40000000;
	selp.f32	%f2757, 0f7FFFFFFF, %f2757, %p550;

BB5_399:
	@%p500 bra 	BB5_404;

	setp.gtu.f32	%p553, %f419, 0f7F800000;
	@%p553 bra 	BB5_403;
	bra.uni 	BB5_401;

BB5_403:
	add.f32 	%f2757, %f418, 0f40000000;
	bra.uni 	BB5_404;

BB5_401:
	setp.neu.f32	%p554, %f419, 0f7F800000;
	@%p554 bra 	BB5_404;

	selp.f32	%f2757, 0fFF800000, 0f7F800000, %p30;

BB5_404:
	mul.f32 	%f2253, %f2757, 0fBF000000;
	selp.f32	%f2254, 0fBF000000, %f2253, %p503;
	mul.f32 	%f2255, %f2254, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2256, %f2255;
	fma.rn.f32 	%f2258, %f2256, %f1681, %f2254;
	fma.rn.f32 	%f2260, %f2256, %f1683, %f2258;
	mul.f32 	%f2261, %f2260, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2262, %f2261;
	add.f32 	%f2263, %f2256, 0f00000000;
	ex2.approx.f32 	%f2264, %f2263;
	mul.f32 	%f2265, %f2262, %f2264;
	setp.lt.f32	%p556, %f2254, 0fC2D20000;
	selp.f32	%f2266, 0f00000000, %f2265, %p556;
	setp.gt.f32	%p557, %f2254, 0f42D20000;
	selp.f32	%f2267, 0f7F800000, %f2266, %p557;
	mul.f32 	%f2268, %f366, %f2267;
	mul.f32 	%f2269, %f367, %f466;
	sub.f32 	%f2270, %f2269, %f2268;
	mul.f32 	%f2271, %f295, %f2270;
	fma.rn.f32 	%f2272, %f364, %f2271, %f454;
	mul.f32 	%f2273, %f398, %f398;
	add.f32 	%f478, %f2710, %f379;
	div.rn.f32 	%f2274, %f2273, %f478;
	add.f32 	%f2732, %f2274, %f2732;
	mul.f32 	%f2275, %f436, %f398;
	div.rn.f32 	%f2276, %f2275, %f478;
	add.f32 	%f2731, %f2276, %f2731;
	mul.f32 	%f2277, %f364, %f378;
	mul.f32 	%f2278, %f2277, %f398;
	div.rn.f32 	%f2279, %f2278, %f478;
	add.f32 	%f2730, %f2279, %f2730;
	div.rn.f32 	%f2280, %f398, %f478;
	add.f32 	%f2729, %f2280, %f2729;
	mul.f32 	%f2281, %f2272, %f398;
	div.rn.f32 	%f2282, %f2281, %f478;
	add.f32 	%f2728, %f2282, %f2728;
	mul.f32 	%f2283, %f436, %f436;
	div.rn.f32 	%f2284, %f2283, %f478;
	add.f32 	%f2727, %f2284, %f2727;
	mul.f32 	%f2285, %f2277, %f436;
	div.rn.f32 	%f2286, %f2285, %f478;
	add.f32 	%f2726, %f2286, %f2726;
	div.rn.f32 	%f2287, %f436, %f478;
	add.f32 	%f2725, %f2287, %f2725;
	mul.f32 	%f2288, %f2272, %f436;
	div.rn.f32 	%f2289, %f2288, %f478;
	add.f32 	%f2724, %f2289, %f2724;
	mul.f32 	%f2290, %f2277, %f2277;
	div.rn.f32 	%f2291, %f2290, %f478;
	add.f32 	%f2723, %f2291, %f2723;
	div.rn.f32 	%f2292, %f2277, %f478;
	add.f32 	%f2722, %f2292, %f2722;
	mul.f32 	%f2293, %f2272, %f2277;
	div.rn.f32 	%f2294, %f2293, %f478;
	add.f32 	%f2721, %f2294, %f2721;
	rcp.rn.f32 	%f2295, %f478;
	add.f32 	%f2720, %f2295, %f2720;
	div.rn.f32 	%f2296, %f2272, %f478;
	add.f32 	%f2719, %f2296, %f2719;
	mul.f32 	%f2297, %f2272, %f2272;
	div.rn.f32 	%f2298, %f2297, %f478;
	add.f32 	%f2718, %f2298, %f2718;
	setp.leu.f32	%p558, %f478, 0f00000000;
	@%p558 bra 	BB5_413;

	add.f32 	%f494, %f2710, %f380;
	setp.gt.f32	%p559, %f494, 0f00000000;
	@%p559 bra 	BB5_407;
	bra.uni 	BB5_406;

BB5_407:
	setp.lt.f32	%p560, %f478, 0f00800000;
	mul.f32 	%f2300, %f478, 0f4B000000;
	selp.f32	%f496, %f2300, %f478, %p560;
	selp.f32	%f2301, 0fC1B80000, 0f00000000, %p560;
	mov.b32 	 %r592, %f496;
	add.s32 	%r593, %r592, -1059760811;
	and.b32  	%r594, %r593, -8388608;
	sub.s32 	%r595, %r592, %r594;
	mov.b32 	 %f2302, %r595;
	cvt.rn.f32.s32	%f2303, %r594;
	mov.f32 	%f2304, 0f34000000;
	fma.rn.f32 	%f2305, %f2303, %f2304, %f2301;
	add.f32 	%f2306, %f2302, 0fBF800000;
	mov.f32 	%f2307, 0f3E1039F6;
	mov.f32 	%f2308, 0fBE055027;
	fma.rn.f32 	%f2309, %f2308, %f2306, %f2307;
	mov.f32 	%f2310, 0fBDF8CDCC;
	fma.rn.f32 	%f2311, %f2309, %f2306, %f2310;
	mov.f32 	%f2312, 0f3E0F2955;
	fma.rn.f32 	%f2313, %f2311, %f2306, %f2312;
	mov.f32 	%f2314, 0fBE2AD8B9;
	fma.rn.f32 	%f2315, %f2313, %f2306, %f2314;
	mov.f32 	%f2316, 0f3E4CED0B;
	fma.rn.f32 	%f2317, %f2315, %f2306, %f2316;
	mov.f32 	%f2318, 0fBE7FFF22;
	fma.rn.f32 	%f2319, %f2317, %f2306, %f2318;
	mov.f32 	%f2320, 0f3EAAAA78;
	fma.rn.f32 	%f2321, %f2319, %f2306, %f2320;
	mov.f32 	%f2322, 0fBF000000;
	fma.rn.f32 	%f2323, %f2321, %f2306, %f2322;
	mul.f32 	%f2324, %f2306, %f2323;
	fma.rn.f32 	%f2325, %f2324, %f2306, %f2306;
	mov.f32 	%f2326, 0f3F317218;
	fma.rn.f32 	%f2758, %f2305, %f2326, %f2325;
	setp.lt.u32	%p561, %r592, 2139095040;
	@%p561 bra 	BB5_409;

	mov.f32 	%f2327, 0f7F800000;
	fma.rn.f32 	%f2758, %f496, %f2327, %f2327;

BB5_409:
	setp.eq.f32	%p562, %f496, 0f00000000;
	selp.f32	%f2328, 0fFF800000, %f2758, %p562;
	mul.f32 	%f2329, %f494, %f2328;
	sub.f32 	%f500, %f2329, %f379;
	mul.f32 	%f2330, %f494, 0f4B000000;
	setp.lt.f32	%p563, %f494, 0f00800000;
	selp.f32	%f501, %f2330, %f494, %p563;
	selp.f32	%f2331, 0fC1B80000, 0f00000000, %p563;
	mov.b32 	 %r596, %f501;
	add.s32 	%r597, %r596, -1059760811;
	and.b32  	%r598, %r597, -8388608;
	sub.s32 	%r599, %r596, %r598;
	mov.b32 	 %f2332, %r599;
	cvt.rn.f32.s32	%f2333, %r598;
	fma.rn.f32 	%f2335, %f2333, %f2304, %f2331;
	add.f32 	%f2336, %f2332, 0fBF800000;
	fma.rn.f32 	%f2339, %f2308, %f2336, %f2307;
	fma.rn.f32 	%f2341, %f2339, %f2336, %f2310;
	fma.rn.f32 	%f2343, %f2341, %f2336, %f2312;
	fma.rn.f32 	%f2345, %f2343, %f2336, %f2314;
	fma.rn.f32 	%f2347, %f2345, %f2336, %f2316;
	fma.rn.f32 	%f2349, %f2347, %f2336, %f2318;
	fma.rn.f32 	%f2351, %f2349, %f2336, %f2320;
	fma.rn.f32 	%f2353, %f2351, %f2336, %f2322;
	mul.f32 	%f2354, %f2336, %f2353;
	fma.rn.f32 	%f2355, %f2354, %f2336, %f2336;
	fma.rn.f32 	%f2759, %f2335, %f2326, %f2355;
	setp.lt.u32	%p564, %r596, 2139095040;
	@%p564 bra 	BB5_411;

	mov.f32 	%f2357, 0f7F800000;
	fma.rn.f32 	%f2759, %f501, %f2357, %f2357;

BB5_411:
	setp.eq.f32	%p565, %f501, 0f00000000;
	selp.f32	%f2358, 0fFF800000, %f2759, %p565;
	mul.f32 	%f2359, %f494, %f2358;
	sub.f32 	%f2360, %f500, %f2359;
	add.f32 	%f2760, %f380, %f2360;
	bra.uni 	BB5_412;

BB5_406:
	neg.f32 	%f2299, %f379;
	sub.f32 	%f2760, %f2299, %f2710;

BB5_412:
	add.f32 	%f2733, %f2733, %f2760;

BB5_413:
	add.s32 	%r655, %r655, 1;
	setp.lt.s32	%p566, %r655, %r109;
	@%p566 bra 	BB5_332;

	st.local.f32 	[%rd2], %f2732;
	st.local.f32 	[%rd2+4], %f2731;
	st.local.f32 	[%rd2+20], %f2731;
	st.local.f32 	[%rd2+8], %f2730;
	st.local.f32 	[%rd2+40], %f2730;
	st.local.f32 	[%rd2+12], %f2729;
	st.local.f32 	[%rd2+60], %f2729;
	st.local.f32 	[%rd2+16], %f2728;
	st.local.f32 	[%rd2+80], %f2728;
	st.local.f32 	[%rd2+24], %f2727;
	st.local.f32 	[%rd2+28], %f2726;
	st.local.f32 	[%rd2+44], %f2726;
	st.local.f32 	[%rd2+32], %f2725;
	st.local.f32 	[%rd2+64], %f2725;
	st.local.f32 	[%rd2+36], %f2724;
	st.local.f32 	[%rd2+84], %f2724;
	st.local.f32 	[%rd2+48], %f2723;
	st.local.f32 	[%rd2+52], %f2722;
	st.local.f32 	[%rd2+68], %f2722;
	st.local.f32 	[%rd2+56], %f2721;
	st.local.f32 	[%rd2+88], %f2721;
	st.local.f32 	[%rd2+72], %f2720;
	st.local.f32 	[%rd2+76], %f2719;
	st.local.f32 	[%rd2+92], %f2719;
	st.local.f32 	[%rd2+96], %f2718;
	add.s32 	%r654, %r654, 1;
	setp.lt.s32	%p567, %r654, %r109;
	@%p567 bra 	BB5_331;

BB5_415:
	ld.local.f32 	%f2362, [%rd2];
	rcp.rn.f32 	%f510, %f2362;
	ld.local.f32 	%f2363, [%rd2+4];
	mul.f32 	%f511, %f510, %f2363;
	ld.local.f32 	%f2364, [%rd2+8];
	ld.local.f32 	%f2365, [%rd2+12];
	ld.local.f32 	%f2366, [%rd2+16];
	ld.local.f32 	%f2367, [%rd2+20];
	ld.local.f32 	%f2368, [%rd2+24];
	ld.local.f32 	%f2369, [%rd2+28];
	ld.local.f32 	%f2370, [%rd2+32];
	ld.local.f32 	%f2371, [%rd2+36];
	ld.local.f32 	%f2372, [%rd2+40];
	ld.local.f32 	%f2373, [%rd2+44];
	st.local.f32 	[%rd2+4], %f511;
	mul.f32 	%f512, %f510, %f2364;
	st.local.f32 	[%rd2+8], %f512;
	mul.f32 	%f513, %f510, %f2365;
	st.local.f32 	[%rd2+12], %f513;
	mul.f32 	%f514, %f510, %f2366;
	st.local.f32 	[%rd2+16], %f514;
	ld.local.f32 	%f2374, [%rd2+4];
	fma.rn.f32 	%f2375, %f2374, %f2367, 0f00000000;
	sub.f32 	%f2376, %f2368, %f2375;
	ld.local.f32 	%f515, [%rd2+20];
	st.local.f32 	[%rd2+24], %f2376;
	fma.rn.f32 	%f2377, %f512, %f515, 0f00000000;
	rcp.rn.f32 	%f516, %f2376;
	sub.f32 	%f2378, %f2369, %f2377;
	mul.f32 	%f517, %f516, %f2378;
	st.local.f32 	[%rd2+28], %f517;
	fma.rn.f32 	%f2379, %f513, %f515, 0f00000000;
	sub.f32 	%f2380, %f2370, %f2379;
	mul.f32 	%f518, %f516, %f2380;
	st.local.f32 	[%rd2+32], %f518;
	fma.rn.f32 	%f2381, %f514, %f515, 0f00000000;
	sub.f32 	%f2382, %f2371, %f2381;
	mul.f32 	%f519, %f516, %f2382;
	st.local.f32 	[%rd2+36], %f519;
	ld.local.f32 	%f2383, [%rd2+4];
	fma.rn.f32 	%f2384, %f2383, %f2372, 0f00000000;
	sub.f32 	%f520, %f2373, %f2384;
	st.local.f32 	[%rd2+44], %f520;
	add.s64 	%rd115, %rd2, 40;
	add.s64 	%rd114, %rd2, 8;
	mov.u32 	%r656, -1;

BB5_416:
	ld.local.f32 	%f2385, [%rd115];
	ld.local.f32 	%f2386, [%rd114];
	fma.rn.f32 	%f2763, %f2386, %f2385, %f2763;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 20;
	add.s32 	%r656, %r656, 1;
	setp.lt.s32	%p568, %r656, 1;
	@%p568 bra 	BB5_416;

	ld.local.f32 	%f2388, [%rd2+48];
	sub.f32 	%f2389, %f2388, %f2763;
	ld.local.f32 	%f523, [%rd2+40];
	ld.local.f32 	%f2390, [%rd2+52];
	ld.local.f32 	%f2391, [%rd2+56];
	ld.local.f32 	%f2392, [%rd2+60];
	ld.local.f32 	%f2393, [%rd2+4];
	ld.local.f32 	%f2394, [%rd2+64];
	st.local.f32 	[%rd2+48], %f2389;
	fma.rn.f32 	%f2395, %f513, %f523, 0f00000000;
	fma.rn.f32 	%f2396, %f518, %f520, %f2395;
	rcp.rn.f32 	%f524, %f2389;
	sub.f32 	%f2397, %f2390, %f2396;
	mul.f32 	%f525, %f524, %f2397;
	st.local.f32 	[%rd2+52], %f525;
	fma.rn.f32 	%f2398, %f514, %f523, 0f00000000;
	fma.rn.f32 	%f2399, %f519, %f520, %f2398;
	sub.f32 	%f2400, %f2391, %f2399;
	mul.f32 	%f526, %f524, %f2400;
	st.local.f32 	[%rd2+56], %f526;
	fma.rn.f32 	%f2401, %f2393, %f2392, 0f00000000;
	sub.f32 	%f527, %f2394, %f2401;
	st.local.f32 	[%rd2+64], %f527;
	add.s64 	%rd117, %rd2, 60;
	add.s64 	%rd116, %rd2, 8;
	mov.f32 	%f2764, 0f00000000;
	mov.u32 	%r657, -1;

BB5_418:
	ld.local.f32 	%f2402, [%rd117];
	ld.local.f32 	%f2403, [%rd116];
	fma.rn.f32 	%f2764, %f2403, %f2402, %f2764;
	add.s64 	%rd117, %rd117, 4;
	add.s64 	%rd116, %rd116, 20;
	add.s32 	%r657, %r657, 1;
	setp.lt.s32	%p569, %r657, 1;
	@%p569 bra 	BB5_418;

	ld.local.f32 	%f2405, [%rd2+68];
	sub.f32 	%f530, %f2405, %f2764;
	st.local.f32 	[%rd2+68], %f530;
	add.s64 	%rd119, %rd2, 60;
	add.s64 	%rd118, %rd2, 12;
	mov.f32 	%f2765, 0f00000000;
	mov.u32 	%r658, -1;

BB5_420:
	ld.local.f32 	%f2406, [%rd119];
	ld.local.f32 	%f2407, [%rd118];
	fma.rn.f32 	%f2765, %f2407, %f2406, %f2765;
	add.s64 	%rd119, %rd119, 4;
	add.s64 	%rd118, %rd118, 20;
	add.s32 	%r658, %r658, 1;
	setp.lt.s32	%p570, %r658, 2;
	@%p570 bra 	BB5_420;

	ld.local.f32 	%f2409, [%rd2+72];
	sub.f32 	%f2410, %f2409, %f2765;
	ld.local.f32 	%f533, [%rd2+60];
	ld.local.f32 	%f2411, [%rd2+76];
	ld.local.f32 	%f2412, [%rd2+80];
	ld.local.f32 	%f2413, [%rd2+4];
	ld.local.f32 	%f2414, [%rd2+84];
	st.local.f32 	[%rd2+72], %f2410;
	fma.rn.f32 	%f2415, %f514, %f533, 0f00000000;
	fma.rn.f32 	%f2416, %f519, %f527, %f2415;
	fma.rn.f32 	%f2417, %f526, %f530, %f2416;
	rcp.rn.f32 	%f534, %f2410;
	sub.f32 	%f2418, %f2411, %f2417;
	mul.f32 	%f535, %f534, %f2418;
	st.local.f32 	[%rd2+76], %f535;
	fma.rn.f32 	%f2419, %f2413, %f2412, 0f00000000;
	sub.f32 	%f536, %f2414, %f2419;
	st.local.f32 	[%rd2+84], %f536;
	add.s64 	%rd121, %rd2, 80;
	add.s64 	%rd120, %rd2, 8;
	mov.f32 	%f2766, 0f00000000;
	mov.u32 	%r659, -1;

BB5_422:
	ld.local.f32 	%f2420, [%rd121];
	ld.local.f32 	%f2421, [%rd120];
	fma.rn.f32 	%f2766, %f2421, %f2420, %f2766;
	add.s64 	%rd121, %rd121, 4;
	add.s64 	%rd120, %rd120, 20;
	add.s32 	%r659, %r659, 1;
	setp.lt.s32	%p571, %r659, 1;
	@%p571 bra 	BB5_422;

	ld.local.f32 	%f2423, [%rd2+88];
	sub.f32 	%f539, %f2423, %f2766;
	st.local.f32 	[%rd2+88], %f539;
	add.s64 	%rd123, %rd2, 80;
	add.s64 	%rd122, %rd2, 12;
	mov.f32 	%f2767, 0f00000000;
	mov.u32 	%r660, -1;

BB5_424:
	ld.local.f32 	%f2424, [%rd123];
	ld.local.f32 	%f2425, [%rd122];
	fma.rn.f32 	%f2767, %f2425, %f2424, %f2767;
	add.s64 	%rd123, %rd123, 4;
	add.s64 	%rd122, %rd122, 20;
	add.s32 	%r660, %r660, 1;
	setp.lt.s32	%p572, %r660, 2;
	@%p572 bra 	BB5_424;

	ld.local.f32 	%f2427, [%rd2+92];
	sub.f32 	%f542, %f2427, %f2767;
	st.local.f32 	[%rd2+92], %f542;
	add.s64 	%rd125, %rd2, 80;
	add.s64 	%rd124, %rd2, 16;
	mov.f32 	%f2768, 0f00000000;
	mov.u32 	%r661, -1;

BB5_426:
	ld.local.f32 	%f2428, [%rd125];
	ld.local.f32 	%f2429, [%rd124];
	fma.rn.f32 	%f2768, %f2429, %f2428, %f2768;
	add.s64 	%rd125, %rd125, 4;
	add.s64 	%rd124, %rd124, 20;
	add.s32 	%r661, %r661, 1;
	setp.lt.s32	%p573, %r661, 3;
	@%p573 bra 	BB5_426;

	ld.param.u64 	%rd109, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_9];
	ld.param.u64 	%rd108, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_8];
	ld.param.u32 	%r629, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	ld.param.u64 	%rd107, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_7];
	ld.local.f32 	%f2430, [%rd2+96];
	sub.f32 	%f2431, %f2430, %f2768;
	ld.local.f32 	%f2432, [%rd2+80];
	st.local.f32 	[%rd2+96], %f2431;
	add.f32 	%f2433, %f511, 0f00000000;
	mov.f32 	%f2434, 0f00000000;
	sub.f32 	%f2435, %f2434, %f2433;
	add.f32 	%f2436, %f512, 0f00000000;
	fma.rn.f32 	%f2437, %f517, %f2435, %f2436;
	sub.f32 	%f2438, %f2434, %f2437;
	add.f32 	%f2439, %f513, 0f00000000;
	fma.rn.f32 	%f2440, %f518, %f2435, %f2439;
	fma.rn.f32 	%f2441, %f525, %f2438, %f2440;
	sub.f32 	%f2442, %f2434, %f2441;
	add.f32 	%f2443, %f514, 0f00000000;
	fma.rn.f32 	%f2444, %f519, %f2435, %f2443;
	fma.rn.f32 	%f2445, %f526, %f2438, %f2444;
	fma.rn.f32 	%f2446, %f535, %f2442, %f2445;
	sub.f32 	%f2447, %f2434, %f2446;
	div.rn.f32 	%f2448, %f2447, %f2431;
	fma.rn.f32 	%f2449, %f542, %f2448, 0f00000000;
	sub.f32 	%f2450, %f2442, %f2449;
	mul.f32 	%f2451, %f534, %f2450;
	fma.rn.f32 	%f2452, %f530, %f2451, 0f00000000;
	fma.rn.f32 	%f2453, %f539, %f2448, %f2452;
	sub.f32 	%f2454, %f2438, %f2453;
	mul.f32 	%f2455, %f524, %f2454;
	fma.rn.f32 	%f2456, %f520, %f2455, 0f00000000;
	fma.rn.f32 	%f2457, %f527, %f2451, %f2456;
	fma.rn.f32 	%f2458, %f536, %f2448, %f2457;
	sub.f32 	%f2459, %f2435, %f2458;
	mul.f32 	%f2460, %f516, %f2459;
	fma.rn.f32 	%f2461, %f515, %f2460, 0f00000000;
	fma.rn.f32 	%f2462, %f523, %f2455, %f2461;
	fma.rn.f32 	%f2463, %f533, %f2451, %f2462;
	fma.rn.f32 	%f2464, %f2432, %f2448, %f2463;
	mov.f32 	%f2465, 0f3F800000;
	sub.f32 	%f2466, %f2465, %f2464;
	mul.f32 	%f2467, %f510, %f2466;
	fma.rn.f32 	%f2468, %f511, 0f00000000, 0f00000000;
	sub.f32 	%f2469, %f2465, %f2468;
	fma.rn.f32 	%f2470, %f512, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2471, %f517, %f2469, %f2470;
	sub.f32 	%f2472, %f2434, %f2471;
	fma.rn.f32 	%f2473, %f513, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2474, %f518, %f2469, %f2473;
	fma.rn.f32 	%f2475, %f525, %f2472, %f2474;
	sub.f32 	%f2476, %f2434, %f2475;
	fma.rn.f32 	%f2477, %f514, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2478, %f519, %f2469, %f2477;
	fma.rn.f32 	%f2479, %f526, %f2472, %f2478;
	fma.rn.f32 	%f2480, %f535, %f2476, %f2479;
	sub.f32 	%f2481, %f2434, %f2480;
	div.rn.f32 	%f2482, %f2481, %f2431;
	fma.rn.f32 	%f2483, %f542, %f2482, 0f00000000;
	sub.f32 	%f2484, %f2476, %f2483;
	mul.f32 	%f2485, %f534, %f2484;
	fma.rn.f32 	%f2486, %f530, %f2485, 0f00000000;
	fma.rn.f32 	%f2487, %f539, %f2482, %f2486;
	sub.f32 	%f2488, %f2472, %f2487;
	mul.f32 	%f2489, %f524, %f2488;
	fma.rn.f32 	%f2490, %f520, %f2489, 0f00000000;
	fma.rn.f32 	%f2491, %f527, %f2485, %f2490;
	fma.rn.f32 	%f2492, %f536, %f2482, %f2491;
	sub.f32 	%f2493, %f2469, %f2492;
	mul.f32 	%f2494, %f516, %f2493;
	sub.f32 	%f2495, %f2434, %f2468;
	fma.rn.f32 	%f2496, %f517, %f2495, %f2470;
	sub.f32 	%f2497, %f2465, %f2496;
	fma.rn.f32 	%f2498, %f518, %f2495, %f2473;
	fma.rn.f32 	%f2499, %f525, %f2497, %f2498;
	sub.f32 	%f2500, %f2434, %f2499;
	fma.rn.f32 	%f2501, %f519, %f2495, %f2477;
	fma.rn.f32 	%f2502, %f526, %f2497, %f2501;
	fma.rn.f32 	%f2503, %f535, %f2500, %f2502;
	sub.f32 	%f2504, %f2434, %f2503;
	div.rn.f32 	%f2505, %f2504, %f2431;
	fma.rn.f32 	%f2506, %f542, %f2505, 0f00000000;
	sub.f32 	%f2507, %f2500, %f2506;
	mul.f32 	%f2508, %f534, %f2507;
	fma.rn.f32 	%f2509, %f530, %f2508, 0f00000000;
	fma.rn.f32 	%f2510, %f539, %f2505, %f2509;
	sub.f32 	%f2511, %f2497, %f2510;
	mul.f32 	%f2512, %f524, %f2511;
	sub.f32 	%f2513, %f2434, %f2496;
	fma.rn.f32 	%f2514, %f525, %f2513, %f2498;
	sub.f32 	%f2515, %f2465, %f2514;
	fma.rn.f32 	%f2516, %f526, %f2513, %f2501;
	fma.rn.f32 	%f2517, %f535, %f2515, %f2516;
	sub.f32 	%f2518, %f2434, %f2517;
	div.rn.f32 	%f2519, %f2518, %f2431;
	fma.rn.f32 	%f2520, %f542, %f2519, 0f00000000;
	sub.f32 	%f2521, %f2515, %f2520;
	mul.f32 	%f2522, %f534, %f2521;
	sub.f32 	%f2523, %f2434, %f2514;
	fma.rn.f32 	%f2524, %f535, %f2523, %f2516;
	sub.f32 	%f2525, %f2465, %f2524;
	div.rn.f32 	%f2526, %f2525, %f2431;
	cvta.to.global.u64 	%rd89, %rd107;
	mul.wide.s32 	%rd90, %r4, 4;
	add.s64 	%rd91, %rd89, %rd90;
	st.global.f32 	[%rd91], %f2715;
	shl.b32 	%r610, %r629, 2;
	cvt.s64.s32	%rd92, %r610;
	add.s64 	%rd93, %rd91, %rd92;
	st.global.f32 	[%rd93], %f2714;
	add.s64 	%rd94, %rd93, %rd92;
	st.global.f32 	[%rd94], %f2713;
	add.s64 	%rd95, %rd94, %rd92;
	st.global.f32 	[%rd95], %f2640;
	add.s64 	%rd96, %rd95, %rd92;
	st.global.f32 	[%rd96], %f2711;
	cvta.to.global.u64 	%rd97, %rd108;
	add.s64 	%rd98, %rd97, %rd90;
	st.global.f32 	[%rd98], %f2467;
	add.s64 	%rd99, %rd98, %rd92;
	st.global.f32 	[%rd99], %f2494;
	add.s64 	%rd100, %rd99, %rd92;
	st.global.f32 	[%rd100], %f2512;
	add.s64 	%rd101, %rd100, %rd92;
	st.global.f32 	[%rd101], %f2522;
	add.s64 	%rd102, %rd101, %rd92;
	st.global.f32 	[%rd102], %f2526;
	cvta.to.global.u64 	%rd103, %rd109;
	add.s64 	%rd104, %rd103, %rd90;
	st.global.f32 	[%rd104], %f2733;

BB5_428:
	ret;
}

	// .globl	_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i
.visible .entry _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i(
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_0,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_1,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_2,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_3,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_4,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_5,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_6,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_7,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_8,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_9,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_10,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_11,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_12,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_13,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_14,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_15,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_16,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_17,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_18
)
{
	.local .align 4 .b8 	__local_depot6[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<1098>;
	.reg .f32 	%f<3095>;
	.reg .b32 	%r<1243>;
	.reg .f64 	%fd<1122>;
	.reg .b64 	%rd<141>;


	mov.u64 	%SPL, __local_depot6;
	ld.param.u64 	%rd54, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd55, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_1];
	ld.param.u64 	%rd56, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_2];
	ld.param.u64 	%rd57, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_3];
	ld.param.f32 	%f623, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_4];
	ld.param.f32 	%f624, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_5];
	ld.param.f32 	%f625, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_6];
	ld.param.f32 	%f626, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_7];
	ld.param.f32 	%f627, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_8];
	ld.param.f32 	%f628, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_9];
	ld.param.f32 	%f629, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_10];
	ld.param.f32 	%f630, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_11];
	ld.param.u32 	%r199, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_12];
	ld.param.u32 	%r200, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_13];
	ld.param.u32 	%r201, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_14];
	ld.param.u32 	%r202, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_18];
	cvta.to.global.u64 	%rd1, %rd54;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p75, %r4, %r202;
	@%p75 bra 	BB6_952;

	cvta.to.global.u64 	%rd3, %rd57;
	mov.u32 	%r203, 0;
	mov.u64 	%rd127, %rd2;
	mov.u32 	%r1220, %r203;

BB6_2:
	st.local.u32 	[%rd127], %r203;
	add.s64 	%rd127, %rd127, 4;
	add.s32 	%r1220, %r1220, 1;
	setp.lt.u32	%p76, %r1220, 25;
	@%p76 bra 	BB6_2;

	mul.lo.s32 	%r205, %r199, %r199;
	mul.lo.s32 	%r7, %r205, %r4;
	mul.wide.s32 	%rd63, %r4, 4;
	add.s64 	%rd7, %rd3, %rd63;
	mov.f32 	%f633, 0f00000000;
	setp.lt.s32	%p77, %r199, 1;
	mov.f32 	%f2944, %f633;
	mov.f32 	%f2945, %f633;
	mov.f32 	%f2946, %f633;
	@%p77 bra 	BB6_18;

	and.b32  	%r8, %r199, 3;
	shl.b32 	%r9, %r199, 2;
	mov.f32 	%f636, 0f00000000;
	mov.u32 	%r206, 0;
	mov.u32 	%r1221, %r206;
	mov.f32 	%f2944, %f636;
	mov.f32 	%f2945, %f636;
	mov.f32 	%f2946, %f636;

BB6_5:
	cvt.rn.f32.s32	%f4, %r1221;
	setp.eq.s32	%p78, %r8, 0;
	@%p78 bra 	BB6_6;

	setp.eq.s32	%p79, %r8, 1;
	@%p79 bra 	BB6_8;
	bra.uni 	BB6_9;

BB6_8:
	mov.u32 	%r1223, %r206;
	bra.uni 	BB6_13;

BB6_6:
	mov.u32 	%r1226, %r206;
	mov.f32 	%f2935, %f2944;
	mov.f32 	%f2936, %f2945;
	mov.f32 	%f2937, %f2946;
	mov.f32 	%f2944, %f636;
	mov.f32 	%f2945, %f636;
	mov.f32 	%f2946, %f636;
	bra.uni 	BB6_14;

BB6_9:
	setp.eq.s32	%p80, %r8, 2;
	@%p80 bra 	BB6_10;
	bra.uni 	BB6_11;

BB6_10:
	mov.u32 	%r1222, %r206;
	bra.uni 	BB6_12;

BB6_11:
	add.s32 	%r211, %r1221, %r7;
	mul.wide.s32 	%rd64, %r211, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.f32 	%f640, [%rd65];
	fma.rn.f32 	%f2946, %f4, %f640, %f2946;
	fma.rn.f32 	%f2945, %f640, 0f00000000, %f2945;
	add.f32 	%f2944, %f2944, %f640;
	mov.u32 	%r1222, 1;

BB6_12:
	neg.s32 	%r212, %r1222;
	and.b32  	%r213, %r212, %r199;
	add.s32 	%r214, %r213, %r1221;
	add.s32 	%r215, %r214, %r7;
	mul.wide.s32 	%rd66, %r215, 4;
	add.s64 	%rd67, %rd1, %rd66;
	ld.global.f32 	%f641, [%rd67];
	fma.rn.f32 	%f2946, %f4, %f641, %f2946;
	cvt.rn.f32.s32	%f642, %r1222;
	fma.rn.f32 	%f2945, %f642, %f641, %f2945;
	add.f32 	%f2944, %f2944, %f641;
	add.s32 	%r1223, %r1222, 1;

BB6_13:
	mad.lo.s32 	%r216, %r1223, %r199, %r1221;
	add.s32 	%r217, %r216, %r7;
	mul.wide.s32 	%rd68, %r217, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.f32 	%f643, [%rd69];
	fma.rn.f32 	%f2937, %f4, %f643, %f2946;
	cvt.rn.f32.s32	%f644, %r1223;
	fma.rn.f32 	%f2936, %f644, %f643, %f2945;
	add.f32 	%f2935, %f2944, %f643;
	add.s32 	%r1226, %r1223, 1;
	mov.f32 	%f2944, %f2935;
	mov.f32 	%f2945, %f2936;
	mov.f32 	%f2946, %f2937;

BB6_14:
	setp.lt.u32	%p81, %r199, 4;
	@%p81 bra 	BB6_17;

	mad.lo.s32 	%r1225, %r199, %r1226, %r1221;
	mov.f32 	%f2944, %f2935;
	mov.f32 	%f2945, %f2936;
	mov.f32 	%f2946, %f2937;

BB6_16:
	add.s32 	%r218, %r1225, %r7;
	mul.wide.s32 	%rd70, %r218, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.f32 	%f645, [%rd71];
	fma.rn.f32 	%f646, %f4, %f645, %f2946;
	cvt.rn.f32.s32	%f647, %r1226;
	fma.rn.f32 	%f648, %f647, %f645, %f2945;
	add.f32 	%f649, %f2944, %f645;
	cvt.s64.s32	%rd72, %r9;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.f32 	%f650, [%rd73];
	fma.rn.f32 	%f651, %f4, %f650, %f646;
	add.s32 	%r219, %r1226, 1;
	cvt.rn.f32.s32	%f652, %r219;
	fma.rn.f32 	%f653, %f652, %f650, %f648;
	add.f32 	%f654, %f649, %f650;
	add.s64 	%rd74, %rd73, %rd72;
	ld.global.f32 	%f655, [%rd74];
	fma.rn.f32 	%f656, %f4, %f655, %f651;
	add.s32 	%r220, %r1226, 2;
	cvt.rn.f32.s32	%f657, %r220;
	fma.rn.f32 	%f658, %f657, %f655, %f653;
	add.f32 	%f659, %f654, %f655;
	add.s64 	%rd75, %rd74, %rd72;
	ld.global.f32 	%f660, [%rd75];
	fma.rn.f32 	%f2946, %f4, %f660, %f656;
	add.s32 	%r221, %r1226, 3;
	cvt.rn.f32.s32	%f661, %r221;
	fma.rn.f32 	%f2945, %f661, %f660, %f658;
	add.f32 	%f2944, %f659, %f660;
	add.s32 	%r1225, %r1225, %r9;
	add.s32 	%r1226, %r1226, 4;
	setp.lt.s32	%p82, %r1226, %r199;
	@%p82 bra 	BB6_16;

BB6_17:
	add.s32 	%r1221, %r1221, 1;
	setp.lt.s32	%p83, %r1221, %r199;
	@%p83 bra 	BB6_5;

BB6_18:
	div.rn.f32 	%f3037, %f2946, %f2944;
	div.rn.f32 	%f3036, %f2945, %f2944;
	mov.f32 	%f2952, 0f51BA43B7;
	mov.f32 	%f2953, %f633;
	@%p77 bra 	BB6_63;

	mov.f32 	%f666, 0f3F000000;
	div.rn.f32 	%f667, %f666, %f623;
	div.rn.f32 	%f668, %f667, %f623;
	cvt.f64.f32	%fd1, %f668;
	mul.wide.s32 	%rd76, %r7, 4;
	add.s64 	%rd8, %rd1, %rd76;
	mov.f32 	%f2953, 0f00000000;
	mov.u32 	%r222, 0;
	mov.f32 	%f2952, 0f51BA43B7;
	mov.u32 	%r1227, %r222;

BB6_20:
	mov.u32 	%r1228, %r222;

BB6_21:
	mov.f32 	%f2956, 0f00000000;
	mov.f32 	%f2957, %f2956;
	mov.u32 	%r1229, %r222;

BB6_22:
	sub.s32 	%r229, %r1229, %r1227;
	cvt.rn.f32.s32	%f46, %r229;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd2;
	}
	mov.f64 	%fd550, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd550;
	}
	bfe.u32 	%r230, %r27, 20, 11;
	add.s32 	%r231, %r230, -1012;
	mov.u64 	%rd77, 4611686018427387904;
	shl.b64 	%rd9, %rd77, %r231;
	setp.eq.s64	%p85, %rd9, -9223372036854775808;
	abs.f64 	%fd551, %fd2;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd551;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd550;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 95
	setp.lt.s32	%p86, %r26, 0;
	and.pred  	%p1, %p86, %p85;
	selp.b32	%r232, %r26, 0, %p85;
	setp.lt.s32	%p87, %r27, 0;
	or.b32  	%r233, %r232, 2146435072;
	selp.b32	%r28, %r233, %r232, %p87;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r234}, %fd4;
	}
	and.b32  	%r29, %r234, 2146435072;
	setp.gtu.f64	%p88, %fd551, 0d7FF0000000000000;
	and.b32  	%r30, %r27, 2147483647;
	setp.gt.f64	%p89, %fd551, 0d3FF0000000000000;
	selp.b32	%r235, 2146435072, 0, %p89;
	xor.b32  	%r236, %r235, 2146435072;
	selp.b32	%r237, %r236, %r235, %p87;
	setp.eq.f32	%p90, %f46, 0fBF800000;
	selp.b32	%r31, 1072693248, %r237, %p90;
	and.b32  	%r32, %r26, 2147483647;
	shr.s32 	%r238, %r27, 31;
	and.b32  	%r239, %r238, -2146435072;
	add.s32 	%r33, %r239, 2146435072;
	or.b32  	%r34, %r33, -2147483648;
	selp.b32	%r35, %r34, %r33, %p1;
	setp.ne.s32	%p91, %r29, 2146435072;
	or.pred  	%p2, %p91, %p88;
	mul.lo.s32 	%r240, %r199, %r1229;
	mul.wide.s32 	%rd78, %r240, 4;
	add.s64 	%rd128, %rd8, %rd78;
	mov.u32 	%r1230, %r1228;
	mov.u32 	%r1231, %r222;
	bra.uni 	BB6_23;

BB6_51:
	and.b32  	%r271, %r41, 2147483647;
	setp.ne.s32	%p118, %r271, 2146435072;
	@%p118 bra 	BB6_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r272, %temp}, %fd19;
	}
	setp.ne.s32	%p119, %r272, 0;
	mov.f64 	%fd991, %fd990;
	@%p119 bra 	BB6_56;

	selp.b32	%r273, %r34, %r33, %p3;
	mov.u32 	%r274, 0;
	mov.b64 	%fd991, {%r274, %r273};
	bra.uni 	BB6_56;

BB6_52:
	mov.f64 	%fd991, %fd990;
	bra.uni 	BB6_56;

BB6_23:
	mov.f64 	%fd986, %fd3;
	@!%p1 bra 	BB6_25;
	bra.uni 	BB6_24;

BB6_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd3;
	}
	xor.b32  	%r242, %r241, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r243, %temp}, %fd3;
	}
	mov.b64 	%fd986, {%r243, %r242};

BB6_25:
	setp.eq.f32	%p92, %f46, 0f00000000;
	@%p92 bra 	BB6_28;
	bra.uni 	BB6_26;

BB6_28:
	mov.u32 	%r244, 0;
	mov.b64 	%fd986, {%r244, %r28};
	bra.uni 	BB6_29;

BB6_26:
	setp.gt.s32	%p93, %r26, -1;
	@%p93 bra 	BB6_29;

	cvt.rzi.f64.f64	%fd553, %fd550;
	setp.neu.f64	%p94, %fd553, 0d4000000000000000;
	selp.f64	%fd986, 0dFFF8000000000000, %fd986, %p94;

BB6_29:
	selp.f64	%fd987, %fd986, %fd4, %p91;
	@%p2 bra 	BB6_37;

	setp.ne.s32	%p96, %r30, 2146435072;
	@%p96 bra 	BB6_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r245, %temp}, %fd550;
	}
	setp.eq.s32	%p97, %r245, 0;
	@%p97 bra 	BB6_36;
	bra.uni 	BB6_32;

BB6_36:
	mov.u32 	%r248, 0;
	mov.b64 	%fd987, {%r248, %r31};
	bra.uni 	BB6_37;

BB6_32:
	setp.ne.s32	%p98, %r32, 2146435072;
	@%p98 bra 	BB6_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r246, %temp}, %fd2;
	}
	setp.ne.s32	%p99, %r246, 0;
	mov.f64 	%fd987, %fd986;
	@%p99 bra 	BB6_37;

	mov.u32 	%r247, 0;
	mov.b64 	%fd987, {%r247, %r35};
	bra.uni 	BB6_37;

BB6_33:
	mov.f64 	%fd987, %fd986;

BB6_37:
	setp.eq.f32	%p100, %f46, 0f3F800000;
	selp.f64	%fd555, 0d3FF0000000000000, %fd987, %p100;
	mul.f64 	%fd14, %fd1, %fd555;
	neg.f64 	%fd556, %fd14;
	mov.f64 	%fd557, 0d4338000000000000;
	mov.f64 	%fd558, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd559, %fd556, %fd558, %fd557;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd559;
	}
	mov.f64 	%fd560, 0dC338000000000000;
	add.rn.f64 	%fd561, %fd559, %fd560;
	mov.f64 	%fd562, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd563, %fd561, %fd562, %fd556;
	mov.f64 	%fd564, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd565, %fd561, %fd564, %fd563;
	mov.f64 	%fd566, 0d3E928AF3FCA213EA;
	mov.f64 	%fd567, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd568, %fd567, %fd565, %fd566;
	mov.f64 	%fd569, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd570, %fd568, %fd565, %fd569;
	mov.f64 	%fd571, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd572, %fd570, %fd565, %fd571;
	mov.f64 	%fd573, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd574, %fd572, %fd565, %fd573;
	mov.f64 	%fd575, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd576, %fd574, %fd565, %fd575;
	mov.f64 	%fd577, 0d3F81111111122322;
	fma.rn.f64 	%fd578, %fd576, %fd565, %fd577;
	mov.f64 	%fd579, 0d3FA55555555502A1;
	fma.rn.f64 	%fd580, %fd578, %fd565, %fd579;
	mov.f64 	%fd581, 0d3FC5555555555511;
	fma.rn.f64 	%fd582, %fd580, %fd565, %fd581;
	mov.f64 	%fd583, 0d3FE000000000000B;
	fma.rn.f64 	%fd584, %fd582, %fd565, %fd583;
	mov.f64 	%fd585, 0d3FF0000000000000;
	fma.rn.f64 	%fd586, %fd584, %fd565, %fd585;
	fma.rn.f64 	%fd587, %fd586, %fd565, %fd585;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd587;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd587;
	}
	shl.b32 	%r249, %r38, 20;
	add.s32 	%r250, %r40, %r249;
	mov.b64 	%fd988, {%r39, %r250};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd556;
	}
	mov.b32 	 %f671, %r251;
	abs.f32 	%f49, %f671;
	setp.lt.f32	%p101, %f49, 0f4086232B;
	@%p101 bra 	BB6_40;

	setp.gt.f64	%p102, %fd14, 0d8000000000000000;
	mov.f64 	%fd588, 0d7FF0000000000000;
	sub.f64 	%fd589, %fd588, %fd14;
	selp.f64	%fd988, 0d0000000000000000, %fd589, %p102;
	setp.geu.f32	%p103, %f49, 0f40874800;
	@%p103 bra 	BB6_40;

	shr.u32 	%r252, %r38, 31;
	add.s32 	%r253, %r38, %r252;
	shr.s32 	%r254, %r253, 1;
	shl.b32 	%r255, %r254, 20;
	add.s32 	%r256, %r255, %r40;
	mov.b64 	%fd590, {%r39, %r256};
	sub.s32 	%r257, %r38, %r254;
	shl.b32 	%r258, %r257, 20;
	add.s32 	%r259, %r258, 1072693248;
	mov.u32 	%r260, 0;
	mov.b64 	%fd591, {%r260, %r259};
	mul.f64 	%fd988, %fd590, %fd591;

BB6_40:
	cvt.rn.f32.s32	%f50, %r1230;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd550;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd990, [retval0+0];
	
	//{
	}// Callseq End 96
	setp.gt.s32	%p104, %r41, -1;
	setp.lt.s32	%p105, %r41, 0;
	setp.ne.s64	%p106, %rd9, -9223372036854775808;
	and.pred  	%p3, %p105, %p85;
	or.pred  	%p108, %p104, %p106;
	@%p108 bra 	BB6_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r261}, %fd990;
	}
	xor.b32  	%r262, %r261, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r263, %temp}, %fd990;
	}
	mov.b64 	%fd990, {%r263, %r262};

BB6_42:
	setp.eq.f32	%p109, %f50, 0f00000000;
	@%p109 bra 	BB6_45;
	bra.uni 	BB6_43;

BB6_45:
	mov.u32 	%r264, 0;
	selp.b32	%r265, %r41, 0, %p85;
	or.b32  	%r266, %r265, 2146435072;
	selp.b32	%r267, %r266, %r265, %p87;
	mov.b64 	%fd990, {%r264, %r267};
	bra.uni 	BB6_46;

BB6_43:
	@%p104 bra 	BB6_46;

	cvt.rzi.f64.f64	%fd594, %fd550;
	setp.neu.f64	%p111, %fd594, 0d4000000000000000;
	selp.f64	%fd990, 0dFFF8000000000000, %fd990, %p111;

BB6_46:
	add.f64 	%fd991, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd991;
	}
	and.b32  	%r269, %r268, 2146435072;
	setp.ne.s32	%p114, %r269, 2146435072;
	@%p114 bra 	BB6_47;

	setp.gtu.f64	%p115, %fd20, 0d7FF0000000000000;
	@%p115 bra 	BB6_56;

	setp.ne.s32	%p116, %r30, 2146435072;
	@%p116 bra 	BB6_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd550;
	}
	setp.eq.s32	%p117, %r270, 0;
	@%p117 bra 	BB6_55;
	bra.uni 	BB6_51;

BB6_55:
	mov.u32 	%r275, 0;
	setp.gt.f64	%p121, %fd20, 0d3FF0000000000000;
	selp.b32	%r276, 2146435072, 0, %p121;
	xor.b32  	%r277, %r276, 2146435072;
	selp.b32	%r278, %r277, %r276, %p87;
	setp.eq.f32	%p122, %f50, 0fBF800000;
	selp.b32	%r279, 1072693248, %r278, %p122;
	mov.b64 	%fd991, {%r275, %r279};
	bra.uni 	BB6_56;

BB6_47:
	mov.f64 	%fd991, %fd990;

BB6_56:
	setp.eq.f32	%p123, %f50, 0f3F800000;
	selp.f64	%fd596, 0d3FF0000000000000, %fd991, %p123;
	mul.f64 	%fd31, %fd1, %fd596;
	neg.f64 	%fd597, %fd31;
	fma.rn.f64 	%fd600, %fd597, %fd558, %fd557;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd600;
	}
	add.rn.f64 	%fd602, %fd600, %fd560;
	fma.rn.f64 	%fd604, %fd602, %fd562, %fd597;
	fma.rn.f64 	%fd606, %fd602, %fd564, %fd604;
	fma.rn.f64 	%fd609, %fd567, %fd606, %fd566;
	fma.rn.f64 	%fd611, %fd609, %fd606, %fd569;
	fma.rn.f64 	%fd613, %fd611, %fd606, %fd571;
	fma.rn.f64 	%fd615, %fd613, %fd606, %fd573;
	fma.rn.f64 	%fd617, %fd615, %fd606, %fd575;
	fma.rn.f64 	%fd619, %fd617, %fd606, %fd577;
	fma.rn.f64 	%fd621, %fd619, %fd606, %fd579;
	fma.rn.f64 	%fd623, %fd621, %fd606, %fd581;
	fma.rn.f64 	%fd625, %fd623, %fd606, %fd583;
	fma.rn.f64 	%fd627, %fd625, %fd606, %fd585;
	fma.rn.f64 	%fd628, %fd627, %fd606, %fd585;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd628;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd628;
	}
	shl.b32 	%r280, %r42, 20;
	add.s32 	%r281, %r44, %r280;
	mov.b64 	%fd992, {%r43, %r281};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd597;
	}
	mov.b32 	 %f672, %r282;
	abs.f32 	%f51, %f672;
	setp.lt.f32	%p124, %f51, 0f4086232B;
	@%p124 bra 	BB6_59;

	setp.gt.f64	%p125, %fd31, 0d8000000000000000;
	mov.f64 	%fd629, 0d7FF0000000000000;
	sub.f64 	%fd630, %fd629, %fd31;
	selp.f64	%fd992, 0d0000000000000000, %fd630, %p125;
	setp.geu.f32	%p126, %f51, 0f40874800;
	@%p126 bra 	BB6_59;

	shr.u32 	%r283, %r42, 31;
	add.s32 	%r284, %r42, %r283;
	shr.s32 	%r285, %r284, 1;
	shl.b32 	%r286, %r285, 20;
	add.s32 	%r287, %r286, %r44;
	mov.b64 	%fd631, {%r43, %r287};
	sub.s32 	%r288, %r42, %r285;
	shl.b32 	%r289, %r288, 20;
	add.s32 	%r290, %r289, 1072693248;
	mov.u32 	%r291, 0;
	mov.b64 	%fd632, {%r291, %r290};
	mul.f64 	%fd992, %fd631, %fd632;

BB6_59:
	ld.global.f32 	%f673, [%rd128];
	cvt.f64.f32	%fd633, %f673;
	mul.f64 	%fd634, %fd988, %fd992;
	cvt.f64.f32	%fd635, %f2957;
	fma.rn.f64 	%fd636, %fd634, %fd633, %fd635;
	cvt.f64.f32	%fd637, %f2956;
	add.f64 	%fd638, %fd637, %fd634;
	cvt.rn.f32.f64	%f2956, %fd638;
	cvt.rn.f32.f64	%f2957, %fd636;
	add.s32 	%r1230, %r1230, -1;
	add.s64 	%rd128, %rd128, 4;
	add.s32 	%r1231, %r1231, 1;
	setp.lt.s32	%p127, %r1231, %r199;
	@%p127 bra 	BB6_23;

	add.s32 	%r1229, %r1229, 1;
	setp.lt.s32	%p128, %r1229, %r199;
	@%p128 bra 	BB6_22;

	div.rn.f32 	%f674, %f2957, %f2956;
	max.f32 	%f2953, %f2953, %f674;
	min.f32 	%f2952, %f2952, %f674;
	add.s32 	%r1228, %r1228, 1;
	setp.lt.s32	%p129, %r1228, %r199;
	@%p129 bra 	BB6_21;

	add.s32 	%r1227, %r1227, 1;
	setp.lt.s32	%p130, %r1227, %r199;
	@%p130 bra 	BB6_20;

BB6_63:
	sub.f32 	%f676, %f2953, %f2952;
	add.f32 	%f677, %f676, %f676;
	mul.f32 	%f678, %f677, 0f40490FD8;
	mul.f32 	%f679, %f678, %f623;
	mul.f32 	%f680, %f679, %f630;
	mul.f32 	%f681, %f680, 0f3FB504F3;
	max.f32 	%f3035, %f633, %f681;
	ld.global.f32 	%f3033, [%rd7];
	setp.lt.s32	%p131, %r201, 1;
	@%p131 bra 	BB6_657;

	mul.f32 	%f60, %f623, 0f3F000000;
	mul.f32 	%f61, %f630, 0f3F000000;
	mul.f32 	%f684, %f624, 0f40400000;
	cvt.f64.f32	%fd36, %f684;
	mul.f32 	%f62, %f629, %f629;
	mul.f32 	%f63, %f62, %f629;
	mul.f32 	%f685, %f626, 0f40800000;
	cvt.f64.f32	%fd37, %f685;
	cvt.f64.f32	%fd639, %f629;
	add.f64 	%fd38, %fd639, 0d4010000000000000;
	mul.f32 	%f686, %f625, 0f40400000;
	cvt.f64.f32	%fd39, %f686;
	mul.f32 	%f687, %f627, 0f40800000;
	cvt.f64.f32	%fd40, %f687;
	mul.f32 	%f64, %f623, 0fBE800000;
	mul.f32 	%f65, %f630, 0fBE800000;
	mov.f32 	%f688, 0f40000000;
	div.rn.f32 	%f66, %f688, %f62;
	mul.f32 	%f67, %f624, 0f40C00000;
	mul.f32 	%f689, %f626, 0f41400000;
	cvt.f64.f32	%fd41, %f689;
	mul.f32 	%f68, %f625, 0f40C00000;
	mul.f32 	%f690, %f627, 0f41400000;
	cvt.f64.f32	%fd42, %f690;
	cvt.rn.f32.s32	%f69, %r200;
	mov.u32 	%r1232, 0;
	cvta.to.global.u64 	%rd84, %rd55;
	cvta.to.global.u64 	%rd90, %rd56;

BB6_65:
	mov.f32 	%f2976, 0f00000000;
	mov.f32 	%f2977, %f2976;
	mov.f32 	%f2978, %f2976;
	mov.f32 	%f2979, %f2976;
	mov.f32 	%f2980, %f2976;
	mov.f32 	%f2981, %f2976;
	mov.f32 	%f2982, %f2976;
	mov.f32 	%f2983, %f2976;
	mov.f32 	%f2984, %f2976;
	mov.f32 	%f2985, %f2976;
	@%p77 bra 	BB6_656;

	sub.f32 	%f76, %f3033, %f628;
	div.rn.f32 	%f77, %f76, %f629;
	cvt.f64.f32	%fd43, %f77;
	add.f32 	%f78, %f3033, %f628;
	div.rn.f32 	%f79, %f78, %f629;
	cvt.f64.f32	%fd44, %f79;
	neg.f32 	%f711, %f3035;
	div.rn.f32 	%f80, %f711, 0f40206C98;
	div.rn.f32 	%f712, %f3035, 0f40206C98;
	cvt.f64.f32	%fd45, %f712;
	add.f32 	%f713, %f76, %f76;
	div.rn.f32 	%f714, %f713, %f62;
	cvt.f64.f32	%fd46, %f714;
	cvt.f64.f32	%fd47, %f76;
	add.f64 	%fd48, %fd47, 0d4000000000000000;
	add.f64 	%fd49, %fd47, 0d4008000000000000;
	add.f32 	%f715, %f78, %f78;
	div.rn.f32 	%f716, %f715, %f62;
	cvt.f64.f32	%fd50, %f716;
	cvt.f64.f32	%fd51, %f78;
	add.f64 	%fd52, %fd51, 0d4000000000000000;
	add.f64 	%fd53, %fd51, 0d4008000000000000;
	mul.f32 	%f717, %f67, %f76;
	div.rn.f32 	%f718, %f717, %f63;
	add.f32 	%f719, %f66, %f718;
	cvt.f64.f32	%fd54, %f719;
	mul.f32 	%f720, %f68, %f78;
	div.rn.f32 	%f721, %f720, %f63;
	add.f32 	%f722, %f66, %f721;
	cvt.f64.f32	%fd55, %f722;
	mov.u32 	%r1233, 0;
	mov.f32 	%f2976, 0f00000000;
	mov.f32 	%f2977, %f2976;
	mov.f32 	%f2978, %f2976;
	mov.f32 	%f2979, %f2976;
	mov.f32 	%f2980, %f2976;
	mov.f32 	%f2981, %f2976;
	mov.f32 	%f2982, %f2976;
	mov.f32 	%f2983, %f2976;
	mov.f32 	%f2984, %f2976;
	mov.f32 	%f2985, %f2976;

BB6_67:
	cvt.f64.f32	%fd967, %f77;
	cvt.f64.f32	%fd966, %f79;
	mov.u32 	%r1234, 0;
	add.f32 	%f2867, %f3033, %f628;
	sub.f32 	%f2866, %f3033, %f628;
	mov.f64 	%fd640, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd640;
	}
	bfe.u32 	%r295, %r52, 20, 11;
	add.s32 	%r296, %r295, -1012;
	mov.u64 	%rd79, 4611686018427387904;
	shl.b64 	%rd13, %rd79, %r296;
	setp.eq.s64	%p133, %rd13, -9223372036854775808;
	abs.f64 	%fd641, %fd967;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd641;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd56, [retval0+0];
	
	//{
	}// Callseq End 97
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd967;
	}
	setp.lt.s32	%p134, %r53, 0;
	and.pred  	%p4, %p134, %p133;
	setp.lt.s32	%p135, %r52, 0;
	add.f64 	%fd642, %fd967, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r297}, %fd642;
	}
	and.b32  	%r54, %r297, 2146435072;
	setp.gtu.f64	%p136, %fd641, 0d7FF0000000000000;
	and.b32  	%r55, %r52, 2147483647;
	setp.gt.f64	%p137, %fd641, 0d3FF0000000000000;
	selp.b32	%r298, 2146435072, 0, %p137;
	xor.b32  	%r299, %r298, 2146435072;
	selp.b32	%r300, %r299, %r298, %p135;
	setp.eq.f32	%p138, %f77, 0fBF800000;
	selp.b32	%r56, 1072693248, %r300, %p138;
	shr.s32 	%r301, %r52, 31;
	and.b32  	%r302, %r301, -2146435072;
	add.s32 	%r57, %r302, 2146435072;
	or.b32  	%r58, %r57, -2147483648;
	mov.f64 	%fd643, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd643;
	}
	bfe.u32 	%r303, %r59, 20, 11;
	add.s32 	%r304, %r303, -1012;
	mov.u64 	%rd80, 4613937818241073152;
	shl.b64 	%rd14, %rd80, %r304;
	setp.eq.s64	%p139, %rd14, -9223372036854775808;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd641;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd57, [retval0+0];
	
	//{
	}// Callseq End 98
	and.pred  	%p5, %p134, %p139;
	setp.lt.s32	%p140, %r59, 0;
	add.f64 	%fd644, %fd967, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd644;
	}
	and.b32  	%r60, %r305, 2146435072;
	and.b32  	%r61, %r59, 2147483647;
	selp.b32	%r306, %r299, %r298, %p140;
	selp.b32	%r62, 1072693248, %r306, %p138;
	shr.s32 	%r307, %r59, 31;
	and.b32  	%r308, %r307, -2146435072;
	add.s32 	%r63, %r308, 2146435072;
	or.b32  	%r64, %r63, -2147483648;
	mov.f64 	%fd645, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r309}, %fd645;
	}
	bfe.u32 	%r310, %r309, 20, 11;
	add.s32 	%r311, %r310, -1012;
	mov.u64 	%rd81, 4616189618054758400;
	shl.b64 	%rd82, %rd81, %r311;
	setp.eq.s64	%p141, %rd82, -9223372036854775808;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd641;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd645;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd58, [retval0+0];
	
	//{
	}// Callseq End 99
	and.pred  	%p6, %p134, %p141;
	selp.b32	%r312, %r53, 0, %p141;
	setp.lt.s32	%p142, %r309, 0;
	or.b32  	%r313, %r312, 2146435072;
	selp.b32	%r65, %r313, %r312, %p142;
	add.f64 	%fd646, %fd967, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r314}, %fd646;
	}
	and.b32  	%r66, %r314, 2146435072;
	and.b32  	%r67, %r309, 2147483647;
	selp.b32	%r315, %r299, %r298, %p142;
	selp.b32	%r68, 1072693248, %r315, %p138;
	shr.s32 	%r316, %r309, 31;
	and.b32  	%r317, %r316, -2146435072;
	add.s32 	%r318, %r317, 2146435072;
	or.b32  	%r319, %r318, -2147483648;
	abs.f64 	%fd647, %fd966;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd647;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd59, [retval0+0];
	
	//{
	}// Callseq End 100
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd966;
	}
	setp.lt.s32	%p143, %r70, 0;
	and.pred  	%p7, %p143, %p133;
	add.f64 	%fd648, %fd966, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r320}, %fd648;
	}
	and.b32  	%r71, %r320, 2146435072;
	setp.gtu.f64	%p144, %fd647, 0d7FF0000000000000;
	setp.gt.f64	%p145, %fd647, 0d3FF0000000000000;
	selp.b32	%r321, 2146435072, 0, %p145;
	xor.b32  	%r322, %r321, 2146435072;
	selp.b32	%r323, %r322, %r321, %p135;
	setp.eq.f32	%p146, %f79, 0fBF800000;
	selp.b32	%r72, 1072693248, %r323, %p146;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd647;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd60, [retval0+0];
	
	//{
	}// Callseq End 101
	and.pred  	%p8, %p143, %p139;
	add.f64 	%fd649, %fd966, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd649;
	}
	and.b32  	%r73, %r324, 2146435072;
	selp.b32	%r325, %r322, %r321, %p140;
	selp.b32	%r74, 1072693248, %r325, %p146;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd647;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd645;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd61, [retval0+0];
	
	//{
	}// Callseq End 102
	and.pred  	%p9, %p143, %p141;
	selp.b32	%r326, %r70, 0, %p141;
	or.b32  	%r327, %r326, 2146435072;
	selp.b32	%r75, %r327, %r326, %p142;
	add.f64 	%fd650, %fd966, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r328}, %fd650;
	}
	and.b32  	%r76, %r328, 2146435072;
	selp.b32	%r329, %r322, %r321, %p142;
	selp.b32	%r77, 1072693248, %r329, %p146;
	cvt.rn.f32.s32	%f91, %r1233;
	sub.f32 	%f92, %f91, %f3037;
	add.f32 	%f93, %f92, 0f3F800000;
	mov.f64 	%fd651, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd651;
	}
	cvt.f64.f32	%fd62, %f93;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd62;
	}
	abs.f64 	%fd652, %fd62;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd652;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd63, [retval0+0];
	
	//{
	}// Callseq End 103
	setp.lt.s32	%p147, %r80, 0;
	and.pred  	%p10, %p147, %p139;
	add.f64 	%fd64, %fd62, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r332}, %fd64;
	}
	and.b32  	%r81, %r332, 2146435072;
	setp.gtu.f64	%p148, %fd652, 0d7FF0000000000000;
	setp.gt.f64	%p149, %fd652, 0d3FF0000000000000;
	selp.b32	%r333, 2146435072, 0, %p149;
	xor.b32  	%r334, %r333, 2146435072;
	selp.b32	%r335, %r334, %r333, %p140;
	setp.eq.f32	%p150, %f93, 0fBF800000;
	selp.b32	%r82, 1072693248, %r335, %p150;
	cvt.f64.f32	%fd65, %f92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd65;
	}
	abs.f64 	%fd653, %fd65;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd653;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd66, [retval0+0];
	
	//{
	}// Callseq End 104
	setp.lt.s32	%p151, %r83, 0;
	and.pred  	%p11, %p151, %p139;
	add.f64 	%fd67, %fd65, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd67;
	}
	and.b32  	%r84, %r336, 2146435072;
	setp.gtu.f64	%p152, %fd653, 0d7FF0000000000000;
	setp.gt.f64	%p153, %fd653, 0d3FF0000000000000;
	selp.b32	%r337, 2146435072, 0, %p153;
	xor.b32  	%r338, %r337, 2146435072;
	selp.b32	%r339, %r338, %r337, %p140;
	setp.eq.f32	%p154, %f92, 0fBF800000;
	selp.b32	%r85, 1072693248, %r339, %p154;
	abs.f64 	%fd654, %fd47;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd68, [retval0+0];
	
	//{
	}// Callseq End 105
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd47;
	}
	setp.lt.s32	%p155, %r86, 0;
	and.pred  	%p12, %p155, %p133;
	selp.b32	%r340, %r86, 0, %p133;
	or.b32  	%r341, %r340, 2146435072;
	selp.b32	%r87, %r341, %r340, %p135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r342}, %fd48;
	}
	and.b32  	%r88, %r342, 2146435072;
	setp.gtu.f64	%p156, %fd654, 0d7FF0000000000000;
	setp.gt.f64	%p157, %fd654, 0d3FF0000000000000;
	selp.b32	%r343, 2146435072, 0, %p157;
	xor.b32  	%r344, %r343, 2146435072;
	selp.b32	%r345, %r344, %r343, %p135;
	setp.eq.f32	%p158, %f2866, 0fBF800000;
	selp.b32	%r89, 1072693248, %r345, %p158;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd69, [retval0+0];
	
	//{
	}// Callseq End 106
	and.pred  	%p13, %p155, %p139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r346}, %fd49;
	}
	and.b32  	%r90, %r346, 2146435072;
	selp.b32	%r347, %r344, %r343, %p140;
	selp.b32	%r91, 1072693248, %r347, %p158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd639;
	}
	abs.f64 	%fd656, %fd639;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd645;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd70, [retval0+0];
	
	//{
	}// Callseq End 107
	setp.lt.s32	%p159, %r92, 0;
	and.pred  	%p14, %p159, %p141;
	selp.b32	%r348, %r92, 0, %p141;
	or.b32  	%r349, %r348, 2146435072;
	selp.b32	%r93, %r349, %r348, %p142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r350}, %fd38;
	}
	and.b32  	%r94, %r350, 2146435072;
	setp.gtu.f64	%p160, %fd656, 0d7FF0000000000000;
	setp.gt.f64	%p161, %fd656, 0d3FF0000000000000;
	selp.b32	%r351, 2146435072, 0, %p161;
	xor.b32  	%r352, %r351, 2146435072;
	selp.b32	%r353, %r352, %r351, %p142;
	setp.eq.f32	%p162, %f629, 0fBF800000;
	selp.b32	%r95, 1072693248, %r353, %p162;
	selp.b32	%r96, %r319, %r318, %p14;
	abs.f64 	%fd657, %fd51;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd657;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 108
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd51;
	}
	setp.lt.s32	%p163, %r97, 0;
	and.pred  	%p15, %p163, %p133;
	selp.b32	%r354, %r97, 0, %p133;
	or.b32  	%r355, %r354, 2146435072;
	selp.b32	%r98, %r355, %r354, %p135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r356}, %fd52;
	}
	and.b32  	%r99, %r356, 2146435072;
	setp.gtu.f64	%p164, %fd657, 0d7FF0000000000000;
	setp.gt.f64	%p165, %fd657, 0d3FF0000000000000;
	selp.b32	%r357, 2146435072, 0, %p165;
	xor.b32  	%r358, %r357, 2146435072;
	selp.b32	%r359, %r358, %r357, %p135;
	setp.eq.f32	%p166, %f2867, 0fBF800000;
	selp.b32	%r100, 1072693248, %r359, %p166;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd657;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd72, [retval0+0];
	
	//{
	}// Callseq End 109
	and.pred  	%p16, %p163, %p139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r360}, %fd53;
	}
	and.b32  	%r101, %r360, 2146435072;
	selp.b32	%r361, %r358, %r357, %p140;
	selp.b32	%r102, 1072693248, %r361, %p166;
	shl.b32 	%r366, %r4, 1;
	mul.wide.s32 	%rd85, %r366, 4;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f32 	%f97, [%rd86+4];
	ld.global.f32 	%f98, [%rd86];
	setp.ne.s32	%p167, %r54, 2146435072;
	or.pred  	%p17, %p167, %p136;
	setp.ne.s32	%p168, %r60, 2146435072;
	or.pred  	%p18, %p168, %p136;
	setp.ne.s32	%p169, %r66, 2146435072;
	or.pred  	%p19, %p169, %p136;
	setp.ne.s32	%p170, %r71, 2146435072;
	or.pred  	%p20, %p170, %p144;
	setp.ne.s32	%p171, %r73, 2146435072;
	or.pred  	%p21, %p171, %p144;
	setp.ne.s32	%p172, %r76, 2146435072;
	or.pred  	%p22, %p172, %p144;
	setp.ne.s32	%p173, %r81, 2146435072;
	or.pred  	%p23, %p173, %p148;
	setp.ne.s32	%p174, %r84, 2146435072;
	or.pred  	%p24, %p174, %p152;
	setp.ne.s32	%p175, %r88, 2146435072;
	or.pred  	%p25, %p175, %p156;
	setp.ne.s32	%p176, %r90, 2146435072;
	or.pred  	%p26, %p176, %p156;
	setp.ne.s32	%p177, %r94, 2146435072;
	or.pred  	%p27, %p177, %p160;
	setp.ne.s32	%p178, %r99, 2146435072;
	or.pred  	%p28, %p178, %p164;
	setp.ne.s32	%p179, %r101, 2146435072;
	or.pred  	%p29, %p179, %p164;
	bra.uni 	BB6_68;

BB6_601:
	and.b32  	%r857, %r115, 2147483647;
	setp.ne.s32	%p719, %r857, 2146435072;
	@%p719 bra 	BB6_602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r858, %temp}, %fd353;
	}
	setp.ne.s32	%p720, %r858, 0;
	mov.f64 	%fd1076, %fd1075;
	@%p720 bra 	BB6_606;

	selp.b32	%r859, %r58, %r57, %p45;
	mov.u32 	%r860, 0;
	mov.b64 	%fd1076, {%r860, %r859};
	bra.uni 	BB6_606;

BB6_617:
	and.b32  	%r876, %r116, 2147483647;
	setp.ne.s32	%p739, %r876, 2146435072;
	@%p739 bra 	BB6_618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r877, %temp}, %fd365;
	}
	setp.ne.s32	%p740, %r877, 0;
	mov.f64 	%fd1079, %fd1078;
	@%p740 bra 	BB6_622;

	selp.b32	%r878, %r58, %r57, %p46;
	mov.u32 	%r879, 0;
	mov.b64 	%fd1079, {%r879, %r878};
	bra.uni 	BB6_622;

BB6_633:
	and.b32  	%r895, %r117, 2147483647;
	setp.ne.s32	%p759, %r895, 2146435072;
	@%p759 bra 	BB6_634;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r896, %temp}, %fd377;
	}
	setp.ne.s32	%p760, %r896, 0;
	mov.f64 	%fd1082, %fd1081;
	@%p760 bra 	BB6_638;

	selp.b32	%r897, %r58, %r57, %p47;
	mov.u32 	%r898, 0;
	mov.b64 	%fd1082, {%r898, %r897};
	bra.uni 	BB6_638;

BB6_649:
	and.b32  	%r914, %r118, 2147483647;
	setp.ne.s32	%p779, %r914, 2146435072;
	@%p779 bra 	BB6_650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r915, %temp}, %fd389;
	}
	setp.ne.s32	%p780, %r915, 0;
	mov.f64 	%fd1085, %fd1084;
	@%p780 bra 	BB6_654;

	selp.b32	%r916, %r58, %r57, %p48;
	mov.u32 	%r917, 0;
	mov.b64 	%fd1085, {%r917, %r916};
	bra.uni 	BB6_654;

BB6_198:
	mov.f64 	%fd1013, %fd1012;
	bra.uni 	BB6_202;

BB6_236:
	mov.f64 	%fd1016, %fd1015;
	bra.uni 	BB6_240;

BB6_274:
	mov.f64 	%fd1019, %fd1018;
	bra.uni 	BB6_278;

BB6_340:
	mov.f64 	%fd1028, %fd1027;
	bra.uni 	BB6_344;

BB6_356:
	mov.f64 	%fd1031, %fd1030;
	bra.uni 	BB6_360;

BB6_372:
	mov.f64 	%fd1034, %fd1033;
	bra.uni 	BB6_376;

BB6_494:
	mov.f64 	%fd1055, %fd1054;
	bra.uni 	BB6_498;

BB6_538:
	mov.f64 	%fd1064, %fd1063;
	bra.uni 	BB6_542;

BB6_584:
	and.b32  	%r838, %r114, 2147483647;
	setp.ne.s32	%p699, %r838, 2146435072;
	@%p699 bra 	BB6_585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r839, %temp}, %fd340;
	}
	setp.ne.s32	%p700, %r839, 0;
	mov.f64 	%fd1073, %fd1072;
	@%p700 bra 	BB6_589;

	selp.b32	%r840, %r58, %r57, %p44;
	mov.u32 	%r841, 0;
	mov.b64 	%fd1073, {%r841, %r840};
	bra.uni 	BB6_589;

BB6_602:
	mov.f64 	%fd1076, %fd1075;
	bra.uni 	BB6_606;

BB6_618:
	mov.f64 	%fd1079, %fd1078;
	bra.uni 	BB6_622;

BB6_634:
	mov.f64 	%fd1082, %fd1081;
	bra.uni 	BB6_638;

BB6_650:
	mov.f64 	%fd1085, %fd1084;
	bra.uni 	BB6_654;

BB6_585:
	mov.f64 	%fd1073, %fd1072;
	bra.uni 	BB6_589;

BB6_68:
	mov.f64 	%fd994, %fd56;
	@!%p4 bra 	BB6_70;
	bra.uni 	BB6_69;

BB6_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r367}, %fd56;
	}
	xor.b32  	%r368, %r367, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r369, %temp}, %fd56;
	}
	mov.b64 	%fd994, {%r369, %r368};

BB6_70:
	setp.eq.f32	%p180, %f77, 0f00000000;
	@%p180 bra 	BB6_73;
	bra.uni 	BB6_71;

BB6_73:
	mov.u32 	%r370, 0;
	selp.b32	%r371, %r53, 0, %p133;
	or.b32  	%r372, %r371, 2146435072;
	selp.b32	%r373, %r372, %r371, %p135;
	mov.b64 	%fd994, {%r370, %r373};
	bra.uni 	BB6_74;

BB6_71:
	setp.gt.s32	%p181, %r53, -1;
	@%p181 bra 	BB6_74;

	cvt.rzi.f64.f64	%fd659, %fd640;
	setp.neu.f64	%p182, %fd659, 0d4000000000000000;
	selp.f64	%fd994, 0dFFF8000000000000, %fd994, %p182;

BB6_74:
	add.f64 	%fd968, %fd967, 0d4000000000000000;
	selp.f64	%fd995, %fd994, %fd968, %p167;
	@%p17 bra 	BB6_82;

	setp.ne.s32	%p186, %r55, 2146435072;
	@%p186 bra 	BB6_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r374, %temp}, %fd640;
	}
	setp.eq.s32	%p187, %r374, 0;
	@%p187 bra 	BB6_81;
	bra.uni 	BB6_77;

BB6_81:
	mov.u32 	%r380, 0;
	mov.b64 	%fd995, {%r380, %r56};
	bra.uni 	BB6_82;

BB6_77:
	and.b32  	%r375, %r53, 2147483647;
	setp.ne.s32	%p188, %r375, 2146435072;
	@%p188 bra 	BB6_78;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r376, %temp}, %fd43;
	}
	setp.ne.s32	%p189, %r376, 0;
	mov.f64 	%fd995, %fd994;
	@%p189 bra 	BB6_82;

	selp.b32	%r378, %r58, %r57, %p4;
	mov.u32 	%r379, 0;
	mov.b64 	%fd995, {%r379, %r378};
	bra.uni 	BB6_82;

BB6_78:
	mov.f64 	%fd995, %fd994;

BB6_82:
	mov.f64 	%fd997, %fd57;
	@!%p5 bra 	BB6_84;
	bra.uni 	BB6_83;

BB6_83:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd57;
	}
	xor.b32  	%r382, %r381, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r383, %temp}, %fd57;
	}
	mov.b64 	%fd997, {%r383, %r382};

BB6_84:
	@%p180 bra 	BB6_87;
	bra.uni 	BB6_85;

BB6_87:
	mov.u32 	%r384, 0;
	selp.b32	%r385, %r53, 0, %p139;
	or.b32  	%r386, %r385, 2146435072;
	selp.b32	%r387, %r386, %r385, %p140;
	mov.b64 	%fd997, {%r384, %r387};
	bra.uni 	BB6_88;

BB6_85:
	setp.gt.s32	%p191, %r53, -1;
	@%p191 bra 	BB6_88;

	cvt.rzi.f64.f64	%fd663, %fd643;
	setp.neu.f64	%p192, %fd663, 0d4008000000000000;
	selp.f64	%fd997, 0dFFF8000000000000, %fd997, %p192;

BB6_88:
	add.f64 	%fd970, %fd967, 0d4008000000000000;
	selp.f64	%fd998, %fd997, %fd970, %p168;
	@%p18 bra 	BB6_96;

	setp.ne.s32	%p196, %r61, 2146435072;
	@%p196 bra 	BB6_91;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r388, %temp}, %fd643;
	}
	setp.eq.s32	%p197, %r388, 0;
	@%p197 bra 	BB6_95;
	bra.uni 	BB6_91;

BB6_95:
	mov.u32 	%r394, 0;
	mov.b64 	%fd998, {%r394, %r62};
	bra.uni 	BB6_96;

BB6_91:
	and.b32  	%r389, %r53, 2147483647;
	setp.ne.s32	%p198, %r389, 2146435072;
	@%p198 bra 	BB6_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r390, %temp}, %fd43;
	}
	setp.ne.s32	%p199, %r390, 0;
	mov.f64 	%fd998, %fd997;
	@%p199 bra 	BB6_96;

	selp.b32	%r392, %r64, %r63, %p5;
	mov.u32 	%r393, 0;
	mov.b64 	%fd998, {%r393, %r392};
	bra.uni 	BB6_96;

BB6_92:
	mov.f64 	%fd998, %fd997;

BB6_96:
	setp.eq.f32	%p200, %f77, 0f3F800000;
	selp.f64	%fd666, 0d3FF0000000000000, %fd998, %p200;
	cvt.f64.f32	%fd667, %f624;
	add.f64 	%fd668, %fd995, 0d3FF0000000000000;
	selp.f64	%fd669, 0d4000000000000000, %fd668, %p200;
	fma.rn.f64 	%fd91, %fd667, %fd666, %fd669;
	mov.f64 	%fd1000, %fd58;
	@!%p6 bra 	BB6_98;
	bra.uni 	BB6_97;

BB6_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd58;
	}
	xor.b32  	%r396, %r395, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd58;
	}
	mov.b64 	%fd1000, {%r397, %r396};

BB6_98:
	@%p180 bra 	BB6_101;
	bra.uni 	BB6_99;

BB6_101:
	mov.u32 	%r398, 0;
	mov.b64 	%fd1000, {%r398, %r65};
	bra.uni 	BB6_102;

BB6_99:
	setp.gt.s32	%p202, %r53, -1;
	@%p202 bra 	BB6_102;

	cvt.rzi.f64.f64	%fd671, %fd645;
	setp.neu.f64	%p203, %fd671, 0d4010000000000000;
	selp.f64	%fd1000, 0dFFF8000000000000, %fd1000, %p203;

BB6_102:
	add.f64 	%fd972, %fd967, 0d4010000000000000;
	selp.f64	%fd1001, %fd1000, %fd972, %p169;
	@%p19 bra 	BB6_110;

	setp.ne.s32	%p205, %r67, 2146435072;
	@%p205 bra 	BB6_105;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd645;
	}
	setp.eq.s32	%p206, %r399, 0;
	@%p206 bra 	BB6_109;
	bra.uni 	BB6_105;

BB6_109:
	mov.u32 	%r403, 0;
	mov.b64 	%fd1001, {%r403, %r68};
	bra.uni 	BB6_110;

BB6_105:
	and.b32  	%r400, %r53, 2147483647;
	setp.ne.s32	%p207, %r400, 2146435072;
	@%p207 bra 	BB6_106;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r401, %temp}, %fd43;
	}
	setp.ne.s32	%p208, %r401, 0;
	mov.f64 	%fd1001, %fd1000;
	@%p208 bra 	BB6_110;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1209}, %fd645;
	}
	shr.s32 	%r1208, %r1209, 31;
	and.b32  	%r1207, %r1208, -2146435072;
	add.s32 	%r1206, %r1207, 2146435072;
	or.b32  	%r1205, %r1206, -2147483648;
	selp.b32	%r1204, %r1205, %r1206, %p6;
	mov.u32 	%r402, 0;
	mov.b64 	%fd1001, {%r402, %r1204};
	bra.uni 	BB6_110;

BB6_106:
	mov.f64 	%fd1001, %fd1000;

BB6_110:
	selp.f64	%fd674, 0d3FF0000000000000, %fd1001, %p200;
	cvt.f64.f32	%fd675, %f626;
	fma.rn.f64 	%fd676, %fd675, %fd674, %fd91;
	cvt.rn.f32.f64	%f109, %fd676;
	mov.f64 	%fd1003, %fd59;
	@!%p7 bra 	BB6_112;
	bra.uni 	BB6_111;

BB6_111:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd59;
	}
	xor.b32  	%r405, %r404, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd59;
	}
	mov.b64 	%fd1003, {%r406, %r405};

BB6_112:
	setp.eq.f32	%p210, %f79, 0f00000000;
	@%p210 bra 	BB6_115;
	bra.uni 	BB6_113;

BB6_115:
	mov.u32 	%r407, 0;
	selp.b32	%r408, %r70, 0, %p133;
	or.b32  	%r409, %r408, 2146435072;
	selp.b32	%r410, %r409, %r408, %p135;
	mov.b64 	%fd1003, {%r407, %r410};
	bra.uni 	BB6_116;

BB6_113:
	setp.gt.s32	%p211, %r70, -1;
	@%p211 bra 	BB6_116;

	cvt.rzi.f64.f64	%fd678, %fd640;
	setp.neu.f64	%p212, %fd678, 0d4000000000000000;
	selp.f64	%fd1003, 0dFFF8000000000000, %fd1003, %p212;

BB6_116:
	add.f64 	%fd974, %fd966, 0d4000000000000000;
	selp.f64	%fd1004, %fd1003, %fd974, %p170;
	@%p20 bra 	BB6_124;

	setp.ne.s32	%p216, %r55, 2146435072;
	@%p216 bra 	BB6_119;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r411, %temp}, %fd640;
	}
	setp.eq.s32	%p217, %r411, 0;
	@%p217 bra 	BB6_123;
	bra.uni 	BB6_119;

BB6_123:
	mov.u32 	%r417, 0;
	mov.b64 	%fd1004, {%r417, %r72};
	bra.uni 	BB6_124;

BB6_119:
	and.b32  	%r412, %r70, 2147483647;
	setp.ne.s32	%p218, %r412, 2146435072;
	@%p218 bra 	BB6_120;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r413, %temp}, %fd44;
	}
	setp.ne.s32	%p219, %r413, 0;
	mov.f64 	%fd1004, %fd1003;
	@%p219 bra 	BB6_124;

	selp.b32	%r415, %r58, %r57, %p7;
	mov.u32 	%r416, 0;
	mov.b64 	%fd1004, {%r416, %r415};
	bra.uni 	BB6_124;

BB6_120:
	mov.f64 	%fd1004, %fd1003;

BB6_124:
	mov.f64 	%fd1006, %fd60;
	@!%p8 bra 	BB6_126;
	bra.uni 	BB6_125;

BB6_125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r418}, %fd60;
	}
	xor.b32  	%r419, %r418, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd60;
	}
	mov.b64 	%fd1006, {%r420, %r419};

BB6_126:
	@%p210 bra 	BB6_129;
	bra.uni 	BB6_127;

BB6_129:
	mov.u32 	%r421, 0;
	selp.b32	%r422, %r70, 0, %p139;
	or.b32  	%r423, %r422, 2146435072;
	selp.b32	%r424, %r423, %r422, %p140;
	mov.b64 	%fd1006, {%r421, %r424};
	bra.uni 	BB6_130;

BB6_127:
	setp.gt.s32	%p221, %r70, -1;
	@%p221 bra 	BB6_130;

	cvt.rzi.f64.f64	%fd682, %fd643;
	setp.neu.f64	%p222, %fd682, 0d4008000000000000;
	selp.f64	%fd1006, 0dFFF8000000000000, %fd1006, %p222;

BB6_130:
	add.f64 	%fd976, %fd966, 0d4008000000000000;
	selp.f64	%fd1007, %fd1006, %fd976, %p171;
	@%p21 bra 	BB6_138;

	setp.ne.s32	%p226, %r61, 2146435072;
	@%p226 bra 	BB6_133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r425, %temp}, %fd643;
	}
	setp.eq.s32	%p227, %r425, 0;
	@%p227 bra 	BB6_137;
	bra.uni 	BB6_133;

BB6_137:
	mov.u32 	%r431, 0;
	mov.b64 	%fd1007, {%r431, %r74};
	bra.uni 	BB6_138;

BB6_133:
	and.b32  	%r426, %r70, 2147483647;
	setp.ne.s32	%p228, %r426, 2146435072;
	@%p228 bra 	BB6_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd44;
	}
	setp.ne.s32	%p229, %r427, 0;
	mov.f64 	%fd1007, %fd1006;
	@%p229 bra 	BB6_138;

	selp.b32	%r429, %r64, %r63, %p8;
	mov.u32 	%r430, 0;
	mov.b64 	%fd1007, {%r430, %r429};
	bra.uni 	BB6_138;

BB6_134:
	mov.f64 	%fd1007, %fd1006;

BB6_138:
	setp.eq.f32	%p230, %f79, 0f3F800000;
	selp.f64	%fd685, 0d3FF0000000000000, %fd1007, %p230;
	cvt.f64.f32	%fd686, %f625;
	add.f64 	%fd687, %fd1004, 0d3FF0000000000000;
	selp.f64	%fd688, 0d4000000000000000, %fd687, %p230;
	fma.rn.f64 	%fd119, %fd686, %fd685, %fd688;
	mov.f64 	%fd1009, %fd61;
	@!%p9 bra 	BB6_140;
	bra.uni 	BB6_139;

BB6_139:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r432}, %fd61;
	}
	xor.b32  	%r433, %r432, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd61;
	}
	mov.b64 	%fd1009, {%r434, %r433};

BB6_140:
	@%p210 bra 	BB6_143;
	bra.uni 	BB6_141;

BB6_143:
	mov.u32 	%r435, 0;
	mov.b64 	%fd1009, {%r435, %r75};
	bra.uni 	BB6_144;

BB6_141:
	setp.gt.s32	%p232, %r70, -1;
	@%p232 bra 	BB6_144;

	cvt.rzi.f64.f64	%fd690, %fd645;
	setp.neu.f64	%p233, %fd690, 0d4010000000000000;
	selp.f64	%fd1009, 0dFFF8000000000000, %fd1009, %p233;

BB6_144:
	add.f64 	%fd978, %fd966, 0d4010000000000000;
	selp.f64	%fd1010, %fd1009, %fd978, %p172;
	@%p22 bra 	BB6_152;

	setp.ne.s32	%p235, %r67, 2146435072;
	@%p235 bra 	BB6_147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r436, %temp}, %fd645;
	}
	setp.eq.s32	%p236, %r436, 0;
	@%p236 bra 	BB6_151;
	bra.uni 	BB6_147;

BB6_151:
	mov.u32 	%r440, 0;
	mov.b64 	%fd1010, {%r440, %r77};
	bra.uni 	BB6_152;

BB6_147:
	and.b32  	%r437, %r70, 2147483647;
	setp.ne.s32	%p237, %r437, 2146435072;
	@%p237 bra 	BB6_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd44;
	}
	setp.ne.s32	%p238, %r438, 0;
	mov.f64 	%fd1010, %fd1009;
	@%p238 bra 	BB6_152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1215}, %fd645;
	}
	shr.s32 	%r1214, %r1215, 31;
	and.b32  	%r1213, %r1214, -2146435072;
	add.s32 	%r1212, %r1213, 2146435072;
	or.b32  	%r1211, %r1212, -2147483648;
	selp.b32	%r1210, %r1211, %r1212, %p9;
	mov.u32 	%r439, 0;
	mov.b64 	%fd1010, {%r439, %r1210};
	bra.uni 	BB6_152;

BB6_148:
	mov.f64 	%fd1010, %fd1009;

BB6_152:
	selp.f64	%fd693, 0d3FF0000000000000, %fd1010, %p230;
	cvt.f64.f32	%fd694, %f627;
	fma.rn.f64 	%fd695, %fd694, %fd693, %fd119;
	cvt.rn.f32.f64	%f110, %fd695;
	sqrt.rn.f32 	%f111, %f109;
	mul.f32 	%f112, %f111, %f623;
	sqrt.rn.f32 	%f113, %f110;
	mul.f32 	%f114, %f113, %f630;
	mov.f32 	%f734, 0f3F000000;
	div.rn.f32 	%f735, %f734, %f112;
	div.rn.f32 	%f736, %f735, %f112;
	sqrt.rn.f32 	%f115, %f736;
	mul.f32 	%f116, %f93, %f115;
	abs.f32 	%f117, %f116;
	setp.ltu.f32	%p240, %f117, 0f3F800000;
	@%p240 bra 	BB6_154;
	bra.uni 	BB6_153;

BB6_154:
	mul.f32 	%f755, %f116, %f116;
	mov.f32 	%f756, 0f3BA0C9F8;
	mov.f32 	%f757, 0fBA1268FB;
	fma.rn.f32 	%f758, %f757, %f755, %f756;
	mov.f32 	%f759, 0fBCDABFD4;
	fma.rn.f32 	%f760, %f758, %f755, %f759;
	mov.f32 	%f761, 0f3DE70331;
	fma.rn.f32 	%f762, %f760, %f755, %f761;
	mov.f32 	%f763, 0fBEC09330;
	fma.rn.f32 	%f764, %f762, %f755, %f763;
	mov.f32 	%f765, 0f3F906EBA;
	fma.rn.f32 	%f766, %f764, %f755, %f765;
	mul.f32 	%f2986, %f116, %f766;
	bra.uni 	BB6_155;

BB6_153:
	mov.f32 	%f2868, 0f3F800000;
	mov.f32 	%f737, 0f3A03BB71;
	mov.f32 	%f738, 0fB7B730FB;
	fma.rn.f32 	%f739, %f738, %f117, %f737;
	mov.f32 	%f740, 0fBBACA3B3;
	fma.rn.f32 	%f741, %f739, %f117, %f740;
	mov.f32 	%f742, 0f3D0A7445;
	fma.rn.f32 	%f743, %f741, %f117, %f742;
	mov.f32 	%f744, 0fBE1B3B75;
	fma.rn.f32 	%f745, %f743, %f117, %f744;
	mov.f32 	%f746, 0fBF6B385A;
	fma.rn.f32 	%f747, %f745, %f117, %f746;
	mov.f32 	%f748, 0fBFD0316E;
	fma.rn.f32 	%f749, %f747, %f117, %f748;
	mov.f32 	%f750, 0fBA031CCE;
	fma.rn.f32 	%f751, %f749, %f117, %f750;
	ex2.approx.ftz.f32 	%f752, %f751;
	sub.f32 	%f754, %f2868, %f752;
	mov.b32 	 %r441, %f754;
	setp.ltu.f32	%p241, %f117, 0f407AD445;
	selp.b32	%r442, %r441, 1065353216, %p241;
	mov.b32 	 %r443, %f116;
	and.b32  	%r444, %r443, -2147483648;
	or.b32  	%r445, %r442, %r444;
	mov.b32 	 %f2986, %r445;

BB6_155:
	mul.f32 	%f121, %f92, %f115;
	abs.f32 	%f122, %f121;
	setp.ltu.f32	%p242, %f122, 0f3F800000;
	@%p242 bra 	BB6_157;
	bra.uni 	BB6_156;

BB6_157:
	mul.f32 	%f785, %f121, %f121;
	mov.f32 	%f786, 0f3BA0C9F8;
	mov.f32 	%f787, 0fBA1268FB;
	fma.rn.f32 	%f788, %f787, %f785, %f786;
	mov.f32 	%f789, 0fBCDABFD4;
	fma.rn.f32 	%f790, %f788, %f785, %f789;
	mov.f32 	%f791, 0f3DE70331;
	fma.rn.f32 	%f792, %f790, %f785, %f791;
	mov.f32 	%f793, 0fBEC09330;
	fma.rn.f32 	%f794, %f792, %f785, %f793;
	mov.f32 	%f795, 0f3F906EBA;
	fma.rn.f32 	%f796, %f794, %f785, %f795;
	mul.f32 	%f2987, %f121, %f796;
	bra.uni 	BB6_158;

BB6_156:
	mov.f32 	%f2869, 0f3F800000;
	mov.f32 	%f767, 0f3A03BB71;
	mov.f32 	%f768, 0fB7B730FB;
	fma.rn.f32 	%f769, %f768, %f122, %f767;
	mov.f32 	%f770, 0fBBACA3B3;
	fma.rn.f32 	%f771, %f769, %f122, %f770;
	mov.f32 	%f772, 0f3D0A7445;
	fma.rn.f32 	%f773, %f771, %f122, %f772;
	mov.f32 	%f774, 0fBE1B3B75;
	fma.rn.f32 	%f775, %f773, %f122, %f774;
	mov.f32 	%f776, 0fBF6B385A;
	fma.rn.f32 	%f777, %f775, %f122, %f776;
	mov.f32 	%f778, 0fBFD0316E;
	fma.rn.f32 	%f779, %f777, %f122, %f778;
	mov.f32 	%f780, 0fBA031CCE;
	fma.rn.f32 	%f781, %f779, %f122, %f780;
	ex2.approx.ftz.f32 	%f782, %f781;
	sub.f32 	%f784, %f2869, %f782;
	mov.b32 	 %r446, %f784;
	setp.ltu.f32	%p243, %f122, 0f407AD445;
	selp.b32	%r447, %r446, 1065353216, %p243;
	mov.b32 	 %r448, %f121;
	and.b32  	%r449, %r448, -2147483648;
	or.b32  	%r450, %r447, %r449;
	mov.b32 	 %f2987, %r450;

BB6_158:
	sub.f32 	%f797, %f2986, %f2987;
	mul.f32 	%f126, %f797, 0f3F000000;
	div.rn.f32 	%f799, %f734, %f114;
	div.rn.f32 	%f800, %f799, %f114;
	cvt.rn.f32.s32	%f127, %r1234;
	sub.f32 	%f128, %f127, %f3036;
	add.f32 	%f129, %f128, 0f3F800000;
	sqrt.rn.f32 	%f130, %f800;
	mul.f32 	%f131, %f129, %f130;
	abs.f32 	%f132, %f131;
	setp.ltu.f32	%p244, %f132, 0f3F800000;
	@%p244 bra 	BB6_160;
	bra.uni 	BB6_159;

BB6_160:
	mul.f32 	%f819, %f131, %f131;
	mov.f32 	%f820, 0f3BA0C9F8;
	mov.f32 	%f821, 0fBA1268FB;
	fma.rn.f32 	%f822, %f821, %f819, %f820;
	mov.f32 	%f823, 0fBCDABFD4;
	fma.rn.f32 	%f824, %f822, %f819, %f823;
	mov.f32 	%f825, 0f3DE70331;
	fma.rn.f32 	%f826, %f824, %f819, %f825;
	mov.f32 	%f827, 0fBEC09330;
	fma.rn.f32 	%f828, %f826, %f819, %f827;
	mov.f32 	%f829, 0f3F906EBA;
	fma.rn.f32 	%f830, %f828, %f819, %f829;
	mul.f32 	%f2988, %f131, %f830;
	bra.uni 	BB6_161;

BB6_159:
	mov.f32 	%f2870, 0f3F800000;
	mov.f32 	%f801, 0f3A03BB71;
	mov.f32 	%f802, 0fB7B730FB;
	fma.rn.f32 	%f803, %f802, %f132, %f801;
	mov.f32 	%f804, 0fBBACA3B3;
	fma.rn.f32 	%f805, %f803, %f132, %f804;
	mov.f32 	%f806, 0f3D0A7445;
	fma.rn.f32 	%f807, %f805, %f132, %f806;
	mov.f32 	%f808, 0fBE1B3B75;
	fma.rn.f32 	%f809, %f807, %f132, %f808;
	mov.f32 	%f810, 0fBF6B385A;
	fma.rn.f32 	%f811, %f809, %f132, %f810;
	mov.f32 	%f812, 0fBFD0316E;
	fma.rn.f32 	%f813, %f811, %f132, %f812;
	mov.f32 	%f814, 0fBA031CCE;
	fma.rn.f32 	%f815, %f813, %f132, %f814;
	ex2.approx.ftz.f32 	%f816, %f815;
	sub.f32 	%f818, %f2870, %f816;
	mov.b32 	 %r451, %f818;
	setp.ltu.f32	%p245, %f132, 0f407AD445;
	selp.b32	%r452, %r451, 1065353216, %p245;
	mov.b32 	 %r453, %f131;
	and.b32  	%r454, %r453, -2147483648;
	or.b32  	%r455, %r452, %r454;
	mov.b32 	 %f2988, %r455;

BB6_161:
	mul.f32 	%f136, %f128, %f130;
	abs.f32 	%f137, %f136;
	setp.ltu.f32	%p246, %f137, 0f3F800000;
	@%p246 bra 	BB6_163;
	bra.uni 	BB6_162;

BB6_163:
	mul.f32 	%f849, %f136, %f136;
	mov.f32 	%f850, 0f3BA0C9F8;
	mov.f32 	%f851, 0fBA1268FB;
	fma.rn.f32 	%f852, %f851, %f849, %f850;
	mov.f32 	%f853, 0fBCDABFD4;
	fma.rn.f32 	%f854, %f852, %f849, %f853;
	mov.f32 	%f855, 0f3DE70331;
	fma.rn.f32 	%f856, %f854, %f849, %f855;
	mov.f32 	%f857, 0fBEC09330;
	fma.rn.f32 	%f858, %f856, %f849, %f857;
	mov.f32 	%f859, 0f3F906EBA;
	fma.rn.f32 	%f860, %f858, %f849, %f859;
	mul.f32 	%f2989, %f136, %f860;
	bra.uni 	BB6_164;

BB6_162:
	mov.f32 	%f2871, 0f3F800000;
	mov.f32 	%f831, 0f3A03BB71;
	mov.f32 	%f832, 0fB7B730FB;
	fma.rn.f32 	%f833, %f832, %f137, %f831;
	mov.f32 	%f834, 0fBBACA3B3;
	fma.rn.f32 	%f835, %f833, %f137, %f834;
	mov.f32 	%f836, 0f3D0A7445;
	fma.rn.f32 	%f837, %f835, %f137, %f836;
	mov.f32 	%f838, 0fBE1B3B75;
	fma.rn.f32 	%f839, %f837, %f137, %f838;
	mov.f32 	%f840, 0fBF6B385A;
	fma.rn.f32 	%f841, %f839, %f137, %f840;
	mov.f32 	%f842, 0fBFD0316E;
	fma.rn.f32 	%f843, %f841, %f137, %f842;
	mov.f32 	%f844, 0fBA031CCE;
	fma.rn.f32 	%f845, %f843, %f137, %f844;
	ex2.approx.ftz.f32 	%f846, %f845;
	sub.f32 	%f848, %f2871, %f846;
	mov.b32 	 %r456, %f848;
	setp.ltu.f32	%p247, %f137, 0f407AD445;
	selp.b32	%r457, %r456, 1065353216, %p247;
	mov.b32 	 %r458, %f136;
	and.b32  	%r459, %r458, -2147483648;
	or.b32  	%r460, %r457, %r459;
	mov.b32 	 %f2989, %r460;

BB6_164:
	cvt.rn.f32.s32	%f2874, %r1233;
	add.f32 	%f2873, %f2874, 0f3F800000;
	sub.f32 	%f2872, %f2873, %f3037;
	sub.f32 	%f863, %f2988, %f2989;
	mul.f32 	%f141, %f863, 0f3F000000;
	div.rn.f32 	%f142, %f2872, %f112;
	abs.f32 	%f143, %f142;
	setp.lt.f32	%p248, %f143, 0f00800000;
	mul.f32 	%f864, %f143, 0f4B800000;
	selp.f32	%f865, 0fC3170000, 0fC2FE0000, %p248;
	selp.f32	%f866, %f864, %f143, %p248;
	mov.b32 	 %r461, %f866;
	and.b32  	%r462, %r461, 8388607;
	or.b32  	%r463, %r462, 1065353216;
	mov.b32 	 %f867, %r463;
	shr.u32 	%r464, %r461, 23;
	cvt.rn.f32.u32	%f868, %r464;
	add.f32 	%f869, %f865, %f868;
	setp.gt.f32	%p249, %f867, 0f3FB504F3;
	mul.f32 	%f870, %f867, 0f3F000000;
	add.f32 	%f871, %f869, 0f3F800000;
	selp.f32	%f872, %f870, %f867, %p249;
	selp.f32	%f873, %f871, %f869, %p249;
	add.f32 	%f144, %f872, 0fBF800000;
	add.f32 	%f862, %f872, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f861,%f862;
	// inline asm
	add.f32 	%f146, %f144, %f144;
	mul.f32 	%f874, %f861, %f146;
	mul.f32 	%f875, %f874, %f874;
	mov.f32 	%f876, 0f3C4CAF63;
	mov.f32 	%f877, 0f3B18F0FE;
	fma.rn.f32 	%f878, %f877, %f875, %f876;
	mov.f32 	%f879, 0f3DAAAABD;
	fma.rn.f32 	%f880, %f878, %f875, %f879;
	mul.rn.f32 	%f881, %f880, %f875;
	mul.rn.f32 	%f882, %f881, %f874;
	sub.f32 	%f883, %f144, %f874;
	neg.f32 	%f884, %f874;
	add.f32 	%f885, %f883, %f883;
	fma.rn.f32 	%f886, %f884, %f144, %f885;
	mul.rn.f32 	%f887, %f861, %f886;
	add.f32 	%f888, %f882, %f874;
	sub.f32 	%f889, %f874, %f888;
	add.f32 	%f890, %f882, %f889;
	add.f32 	%f891, %f887, %f890;
	add.f32 	%f892, %f888, %f891;
	sub.f32 	%f893, %f888, %f892;
	add.f32 	%f894, %f891, %f893;
	mov.f32 	%f895, 0f3F317200;
	mul.rn.f32 	%f147, %f873, %f895;
	mov.f32 	%f896, 0f35BFBE8E;
	mul.rn.f32 	%f148, %f873, %f896;
	add.f32 	%f897, %f147, %f892;
	sub.f32 	%f898, %f147, %f897;
	add.f32 	%f899, %f892, %f898;
	add.f32 	%f900, %f894, %f899;
	add.f32 	%f901, %f148, %f900;
	add.f32 	%f902, %f897, %f901;
	sub.f32 	%f903, %f897, %f902;
	add.f32 	%f904, %f901, %f903;
	mul.rn.f32 	%f906, %f688, %f902;
	neg.f32 	%f907, %f906;
	fma.rn.f32 	%f908, %f688, %f902, %f907;
	fma.rn.f32 	%f909, %f688, %f904, %f908;
	mov.f32 	%f3021, 0f00000000;
	fma.rn.f32 	%f911, %f3021, %f902, %f909;
	add.rn.f32 	%f912, %f906, %f911;
	neg.f32 	%f913, %f912;
	add.rn.f32 	%f914, %f906, %f913;
	add.rn.f32 	%f915, %f914, %f911;
	mov.b32 	 %r465, %f912;
	setp.eq.s32	%p250, %r465, 1118925336;
	add.s32 	%r466, %r465, -1;
	mov.b32 	 %f916, %r466;
	add.f32 	%f917, %f915, 0f37000000;
	selp.f32	%f918, %f916, %f912, %p250;
	selp.f32	%f149, %f917, %f915, %p250;
	mul.f32 	%f919, %f918, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f920, %f919;
	mov.f32 	%f921, 0fBF317200;
	fma.rn.f32 	%f922, %f920, %f921, %f918;
	mov.f32 	%f923, 0fB5BFBE8E;
	fma.rn.f32 	%f924, %f920, %f923, %f922;
	mul.f32 	%f925, %f924, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f926, %f925;
	add.f32 	%f927, %f920, 0f00000000;
	ex2.approx.f32 	%f928, %f927;
	mul.f32 	%f929, %f926, %f928;
	setp.lt.f32	%p251, %f918, 0fC2D20000;
	selp.f32	%f930, 0f00000000, %f929, %p251;
	setp.gt.f32	%p252, %f918, 0f42D20000;
	selp.f32	%f2990, 0f7F800000, %f930, %p252;
	setp.eq.f32	%p253, %f2990, 0f7F800000;
	@%p253 bra 	BB6_166;

	fma.rn.f32 	%f2990, %f2990, %f149, %f2990;

BB6_166:
	mov.f32 	%f2879, 0f3F800000;
	cvt.rzi.f32.f32	%f2878, %f2879;
	add.f32 	%f2877, %f2878, %f2878;
	sub.f32 	%f2876, %f688, %f2877;
	abs.f32 	%f2875, %f2876;
	setp.lt.f32	%p254, %f142, 0f00000000;
	setp.eq.f32	%p255, %f2875, 0f3F800000;
	and.pred  	%p30, %p254, %p255;
	mov.b32 	 %r467, %f2990;
	xor.b32  	%r468, %r467, -2147483648;
	mov.b32 	 %f931, %r468;
	selp.f32	%f2992, %f931, %f2990, %p30;
	setp.eq.f32	%p256, %f142, 0f00000000;
	@%p256 bra 	BB6_169;
	bra.uni 	BB6_167;

BB6_169:
	add.f32 	%f934, %f142, %f142;
	selp.f32	%f2992, %f934, 0f00000000, %p255;
	bra.uni 	BB6_170;

BB6_167:
	setp.geu.f32	%p257, %f142, 0f00000000;
	@%p257 bra 	BB6_170;

	cvt.rzi.f32.f32	%f933, %f688;
	setp.neu.f32	%p258, %f933, 0f40000000;
	selp.f32	%f2992, 0f7FFFFFFF, %f2992, %p258;

BB6_170:
	abs.f32 	%f2880, %f142;
	add.f32 	%f935, %f2880, 0f40000000;
	mov.b32 	 %r104, %f935;
	setp.lt.s32	%p260, %r104, 2139095040;
	@%p260 bra 	BB6_175;

	abs.f32 	%f2908, %f142;
	setp.gtu.f32	%p261, %f2908, 0f7F800000;
	@%p261 bra 	BB6_174;
	bra.uni 	BB6_172;

BB6_174:
	add.f32 	%f2992, %f142, 0f40000000;
	bra.uni 	BB6_175;

BB6_172:
	abs.f32 	%f2909, %f142;
	setp.neu.f32	%p262, %f2909, 0f7F800000;
	@%p262 bra 	BB6_175;

	selp.f32	%f2992, 0fFF800000, 0f7F800000, %p30;

BB6_175:
	mov.f32 	%f2885, 0f35BFBE8E;
	mov.f32 	%f2884, 0f3F317200;
	mov.f32 	%f2883, 0f3DAAAABD;
	mov.f32 	%f2882, 0f3C4CAF63;
	mov.f32 	%f2881, 0f3B18F0FE;
	mul.f32 	%f938, %f2992, 0fBF000000;
	setp.eq.f32	%p263, %f142, 0f3F800000;
	selp.f32	%f939, 0fBF000000, %f938, %p263;
	mul.f32 	%f940, %f939, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f941, %f940;
	fma.rn.f32 	%f943, %f941, %f921, %f939;
	fma.rn.f32 	%f945, %f941, %f923, %f943;
	mul.f32 	%f946, %f945, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f947, %f946;
	add.f32 	%f948, %f941, 0f00000000;
	ex2.approx.f32 	%f949, %f948;
	mul.f32 	%f950, %f947, %f949;
	setp.lt.f32	%p264, %f939, 0fC2D20000;
	selp.f32	%f951, 0f00000000, %f950, %p264;
	setp.gt.f32	%p265, %f939, 0f42D20000;
	selp.f32	%f160, 0f7F800000, %f951, %p265;
	div.rn.f32 	%f161, %f92, %f112;
	abs.f32 	%f162, %f161;
	setp.lt.f32	%p266, %f162, 0f00800000;
	mul.f32 	%f952, %f162, 0f4B800000;
	selp.f32	%f953, 0fC3170000, 0fC2FE0000, %p266;
	selp.f32	%f954, %f952, %f162, %p266;
	mov.b32 	 %r469, %f954;
	and.b32  	%r470, %r469, 8388607;
	or.b32  	%r471, %r470, 1065353216;
	mov.b32 	 %f955, %r471;
	shr.u32 	%r472, %r469, 23;
	cvt.rn.f32.u32	%f956, %r472;
	add.f32 	%f957, %f953, %f956;
	setp.gt.f32	%p267, %f955, 0f3FB504F3;
	mul.f32 	%f958, %f955, 0f3F000000;
	add.f32 	%f959, %f957, 0f3F800000;
	selp.f32	%f960, %f958, %f955, %p267;
	selp.f32	%f961, %f959, %f957, %p267;
	add.f32 	%f163, %f960, 0fBF800000;
	add.f32 	%f937, %f960, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f936,%f937;
	// inline asm
	add.f32 	%f165, %f163, %f163;
	mul.f32 	%f962, %f936, %f165;
	mul.f32 	%f963, %f962, %f962;
	fma.rn.f32 	%f966, %f2881, %f963, %f2882;
	fma.rn.f32 	%f968, %f966, %f963, %f2883;
	mul.rn.f32 	%f969, %f968, %f963;
	mul.rn.f32 	%f970, %f969, %f962;
	sub.f32 	%f971, %f163, %f962;
	neg.f32 	%f972, %f962;
	add.f32 	%f973, %f971, %f971;
	fma.rn.f32 	%f974, %f972, %f163, %f973;
	mul.rn.f32 	%f975, %f936, %f974;
	add.f32 	%f976, %f970, %f962;
	sub.f32 	%f977, %f962, %f976;
	add.f32 	%f978, %f970, %f977;
	add.f32 	%f979, %f975, %f978;
	add.f32 	%f980, %f976, %f979;
	sub.f32 	%f981, %f976, %f980;
	add.f32 	%f982, %f979, %f981;
	mul.rn.f32 	%f166, %f961, %f2884;
	mul.rn.f32 	%f167, %f961, %f2885;
	add.f32 	%f985, %f166, %f980;
	sub.f32 	%f986, %f166, %f985;
	add.f32 	%f987, %f980, %f986;
	add.f32 	%f988, %f982, %f987;
	add.f32 	%f989, %f167, %f988;
	add.f32 	%f990, %f985, %f989;
	sub.f32 	%f991, %f985, %f990;
	add.f32 	%f992, %f989, %f991;
	mul.rn.f32 	%f994, %f688, %f990;
	neg.f32 	%f995, %f994;
	fma.rn.f32 	%f996, %f688, %f990, %f995;
	fma.rn.f32 	%f997, %f688, %f992, %f996;
	fma.rn.f32 	%f999, %f3021, %f990, %f997;
	add.rn.f32 	%f1000, %f994, %f999;
	neg.f32 	%f1001, %f1000;
	add.rn.f32 	%f1002, %f994, %f1001;
	add.rn.f32 	%f1003, %f1002, %f999;
	mov.b32 	 %r473, %f1000;
	setp.eq.s32	%p268, %r473, 1118925336;
	add.s32 	%r474, %r473, -1;
	mov.b32 	 %f1004, %r474;
	add.f32 	%f1005, %f1003, 0f37000000;
	selp.f32	%f1006, %f1004, %f1000, %p268;
	selp.f32	%f168, %f1005, %f1003, %p268;
	mul.f32 	%f1007, %f1006, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1008, %f1007;
	fma.rn.f32 	%f1009, %f1008, %f921, %f1006;
	fma.rn.f32 	%f1010, %f1008, %f923, %f1009;
	mul.f32 	%f1011, %f1010, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1012, %f1011;
	add.f32 	%f1013, %f1008, 0f00000000;
	ex2.approx.f32 	%f1014, %f1013;
	mul.f32 	%f1015, %f1012, %f1014;
	setp.lt.f32	%p269, %f1006, 0fC2D20000;
	selp.f32	%f1016, 0f00000000, %f1015, %p269;
	setp.gt.f32	%p270, %f1006, 0f42D20000;
	selp.f32	%f2993, 0f7F800000, %f1016, %p270;
	setp.eq.f32	%p271, %f2993, 0f7F800000;
	@%p271 bra 	BB6_177;

	fma.rn.f32 	%f2993, %f2993, %f168, %f2993;

BB6_177:
	setp.lt.f32	%p272, %f161, 0f00000000;
	and.pred  	%p31, %p272, %p255;
	mov.b32 	 %r475, %f2993;
	xor.b32  	%r476, %r475, -2147483648;
	mov.b32 	 %f1017, %r476;
	selp.f32	%f2995, %f1017, %f2993, %p31;
	setp.eq.f32	%p274, %f161, 0f00000000;
	@%p274 bra 	BB6_180;
	bra.uni 	BB6_178;

BB6_180:
	add.f32 	%f1020, %f161, %f161;
	selp.f32	%f2995, %f1020, 0f00000000, %p255;
	bra.uni 	BB6_181;

BB6_178:
	setp.geu.f32	%p275, %f161, 0f00000000;
	@%p275 bra 	BB6_181;

	cvt.rzi.f32.f32	%f1019, %f688;
	setp.neu.f32	%p276, %f1019, 0f40000000;
	selp.f32	%f2995, 0f7FFFFFFF, %f2995, %p276;

BB6_181:
	abs.f32 	%f2886, %f161;
	add.f32 	%f1021, %f2886, 0f40000000;
	mov.b32 	 %r105, %f1021;
	setp.lt.s32	%p278, %r105, 2139095040;
	@%p278 bra 	BB6_186;

	abs.f32 	%f2906, %f161;
	setp.gtu.f32	%p279, %f2906, 0f7F800000;
	@%p279 bra 	BB6_185;
	bra.uni 	BB6_183;

BB6_185:
	add.f32 	%f2995, %f161, 0f40000000;
	bra.uni 	BB6_186;

BB6_183:
	abs.f32 	%f2907, %f161;
	setp.neu.f32	%p280, %f2907, 0f7F800000;
	@%p280 bra 	BB6_186;

	selp.f32	%f2995, 0fFF800000, 0f7F800000, %p31;

BB6_186:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1218}, %fd643;
	}
	bfe.u32 	%r1217, %r1218, 20, 11;
	add.s32 	%r1216, %r1217, -1012;
	mov.u64 	%rd126, 4613937818241073152;
	shl.b64 	%rd125, %rd126, %r1216;
	mul.f32 	%f1022, %f2995, 0fBF000000;
	setp.eq.f32	%p281, %f161, 0f3F800000;
	selp.f32	%f1023, 0fBF000000, %f1022, %p281;
	mul.f32 	%f1024, %f1023, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1025, %f1024;
	fma.rn.f32 	%f1027, %f1025, %f921, %f1023;
	fma.rn.f32 	%f1029, %f1025, %f923, %f1027;
	mul.f32 	%f1030, %f1029, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1031, %f1030;
	add.f32 	%f1032, %f1025, 0f00000000;
	ex2.approx.f32 	%f1033, %f1032;
	mul.f32 	%f1034, %f1031, %f1033;
	setp.lt.f32	%p282, %f1023, 0fC2D20000;
	selp.f32	%f1035, 0f00000000, %f1034, %p282;
	setp.gt.f32	%p283, %f1023, 0f42D20000;
	selp.f32	%f179, 0f7F800000, %f1035, %p283;
	sub.f32 	%f1036, %f160, %f179;
	div.rn.f32 	%f180, %f80, %f112;
	mul.f32 	%f1037, %f180, %f1036;
	mul.f32 	%f181, %f141, %f1037;
	cvt.f64.f32	%fd129, %f112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd129;
	}
	abs.f64 	%fd130, %fd129;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd130;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1012, [retval0+0];
	
	//{
	}// Callseq End 110
	setp.gt.s32	%p284, %r106, -1;
	setp.lt.s32	%p285, %r106, 0;
	setp.ne.s64	%p286, %rd125, -9223372036854775808;
	and.pred  	%p32, %p285, %p139;
	or.pred  	%p288, %p284, %p286;
	@%p288 bra 	BB6_188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd1012;
	}
	xor.b32  	%r478, %r477, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r479, %temp}, %fd1012;
	}
	mov.b64 	%fd1012, {%r479, %r478};

BB6_188:
	mul.f32 	%f2887, %f111, %f623;
	setp.eq.f32	%p289, %f2887, 0f00000000;
	@%p289 bra 	BB6_191;
	bra.uni 	BB6_189;

BB6_191:
	mov.u32 	%r480, 0;
	selp.b32	%r481, %r106, 0, %p139;
	or.b32  	%r482, %r481, 2146435072;
	selp.b32	%r483, %r482, %r481, %p140;
	mov.b64 	%fd1012, {%r480, %r483};
	bra.uni 	BB6_192;

BB6_189:
	@%p284 bra 	BB6_192;

	cvt.rzi.f64.f64	%fd698, %fd643;
	setp.neu.f64	%p291, %fd698, 0d4008000000000000;
	selp.f64	%fd1012, 0dFFF8000000000000, %fd1012, %p291;

BB6_192:
	add.f64 	%fd1013, %fd129, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r484}, %fd1013;
	}
	and.b32  	%r485, %r484, 2146435072;
	setp.ne.s32	%p294, %r485, 2146435072;
	@%p294 bra 	BB6_193;

	setp.gtu.f64	%p295, %fd130, 0d7FF0000000000000;
	@%p295 bra 	BB6_202;

	setp.ne.s32	%p296, %r61, 2146435072;
	@%p296 bra 	BB6_197;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r486, %temp}, %fd643;
	}
	setp.eq.s32	%p297, %r486, 0;
	@%p297 bra 	BB6_201;
	bra.uni 	BB6_197;

BB6_201:
	mov.u32 	%r491, 0;
	setp.gt.f64	%p301, %fd130, 0d3FF0000000000000;
	selp.b32	%r492, 2146435072, 0, %p301;
	xor.b32  	%r493, %r492, 2146435072;
	selp.b32	%r494, %r493, %r492, %p140;
	setp.eq.f32	%p302, %f112, 0fBF800000;
	selp.b32	%r495, 1072693248, %r494, %p302;
	mov.b64 	%fd1013, {%r491, %r495};
	bra.uni 	BB6_202;

BB6_193:
	mov.f64 	%fd1013, %fd1012;

BB6_202:
	cvt.rn.f32.s32	%f2897, %r1234;
	mul.f32 	%f2896, %f111, %f623;
	mov.f32 	%f2895, 0f35BFBE8E;
	mov.f32 	%f2894, 0f3F317200;
	mov.f32 	%f2893, 0f3DAAAABD;
	mov.f32 	%f2892, 0f3C4CAF63;
	mov.f32 	%f2891, 0f3B18F0FE;
	cvt.rn.f32.s32	%f2890, %r1233;
	add.f32 	%f2889, %f2890, 0f3F800000;
	sub.f32 	%f2888, %f2889, %f3037;
	setp.eq.f32	%p303, %f2896, 0f3F800000;
	selp.f64	%fd700, 0d3FF0000000000000, %fd1013, %p303;
	cvt.f64.f32	%fd701, %f80;
	div.rn.f64 	%fd702, %fd701, %fd700;
	mul.f32 	%f1040, %f92, %f179;
	mul.f32 	%f1041, %f2888, %f160;
	sub.f32 	%f1042, %f1041, %f1040;
	cvt.f64.f32	%fd703, %f1042;
	mul.f64 	%fd704, %fd703, %fd702;
	cvt.f64.f32	%fd705, %f141;
	mul.f64 	%fd706, %fd705, %fd704;
	cvt.rn.f32.f64	%f182, %fd706;
	add.f32 	%f1043, %f2897, 0f3F800000;
	sub.f32 	%f183, %f1043, %f3036;
	div.rn.f32 	%f184, %f183, %f114;
	abs.f32 	%f185, %f184;
	setp.lt.f32	%p304, %f185, 0f00800000;
	mul.f32 	%f1044, %f185, 0f4B800000;
	selp.f32	%f1045, 0fC3170000, 0fC2FE0000, %p304;
	selp.f32	%f1046, %f1044, %f185, %p304;
	mov.b32 	 %r496, %f1046;
	and.b32  	%r497, %r496, 8388607;
	or.b32  	%r498, %r497, 1065353216;
	mov.b32 	 %f1047, %r498;
	shr.u32 	%r499, %r496, 23;
	cvt.rn.f32.u32	%f1048, %r499;
	add.f32 	%f1049, %f1045, %f1048;
	setp.gt.f32	%p305, %f1047, 0f3FB504F3;
	mul.f32 	%f1050, %f1047, 0f3F000000;
	add.f32 	%f1051, %f1049, 0f3F800000;
	selp.f32	%f1052, %f1050, %f1047, %p305;
	selp.f32	%f1053, %f1051, %f1049, %p305;
	add.f32 	%f186, %f1052, 0fBF800000;
	add.f32 	%f1039, %f1052, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1038,%f1039;
	// inline asm
	add.f32 	%f188, %f186, %f186;
	mul.f32 	%f1054, %f1038, %f188;
	mul.f32 	%f1055, %f1054, %f1054;
	fma.rn.f32 	%f1058, %f2891, %f1055, %f2892;
	fma.rn.f32 	%f1060, %f1058, %f1055, %f2893;
	mul.rn.f32 	%f1061, %f1060, %f1055;
	mul.rn.f32 	%f1062, %f1061, %f1054;
	sub.f32 	%f1063, %f186, %f1054;
	neg.f32 	%f1064, %f1054;
	add.f32 	%f1065, %f1063, %f1063;
	fma.rn.f32 	%f1066, %f1064, %f186, %f1065;
	mul.rn.f32 	%f1067, %f1038, %f1066;
	add.f32 	%f1068, %f1062, %f1054;
	sub.f32 	%f1069, %f1054, %f1068;
	add.f32 	%f1070, %f1062, %f1069;
	add.f32 	%f1071, %f1067, %f1070;
	add.f32 	%f1072, %f1068, %f1071;
	sub.f32 	%f1073, %f1068, %f1072;
	add.f32 	%f1074, %f1071, %f1073;
	mul.rn.f32 	%f189, %f1053, %f2894;
	mul.rn.f32 	%f190, %f1053, %f2895;
	add.f32 	%f1077, %f189, %f1072;
	sub.f32 	%f1078, %f189, %f1077;
	add.f32 	%f1079, %f1072, %f1078;
	add.f32 	%f1080, %f1074, %f1079;
	add.f32 	%f1081, %f190, %f1080;
	add.f32 	%f1082, %f1077, %f1081;
	sub.f32 	%f1083, %f1077, %f1082;
	add.f32 	%f1084, %f1081, %f1083;
	mul.rn.f32 	%f1086, %f688, %f1082;
	neg.f32 	%f1087, %f1086;
	fma.rn.f32 	%f1088, %f688, %f1082, %f1087;
	fma.rn.f32 	%f1089, %f688, %f1084, %f1088;
	fma.rn.f32 	%f1091, %f3021, %f1082, %f1089;
	add.rn.f32 	%f1092, %f1086, %f1091;
	neg.f32 	%f1093, %f1092;
	add.rn.f32 	%f1094, %f1086, %f1093;
	add.rn.f32 	%f1095, %f1094, %f1091;
	mov.b32 	 %r500, %f1092;
	setp.eq.s32	%p306, %r500, 1118925336;
	add.s32 	%r501, %r500, -1;
	mov.b32 	 %f1096, %r501;
	add.f32 	%f1097, %f1095, 0f37000000;
	selp.f32	%f1098, %f1096, %f1092, %p306;
	selp.f32	%f191, %f1097, %f1095, %p306;
	mul.f32 	%f1099, %f1098, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1100, %f1099;
	fma.rn.f32 	%f1102, %f1100, %f921, %f1098;
	fma.rn.f32 	%f1104, %f1100, %f923, %f1102;
	mul.f32 	%f1105, %f1104, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1106, %f1105;
	add.f32 	%f1107, %f1100, 0f00000000;
	ex2.approx.f32 	%f1108, %f1107;
	mul.f32 	%f1109, %f1106, %f1108;
	setp.lt.f32	%p307, %f1098, 0fC2D20000;
	selp.f32	%f1110, 0f00000000, %f1109, %p307;
	setp.gt.f32	%p308, %f1098, 0f42D20000;
	selp.f32	%f2996, 0f7F800000, %f1110, %p308;
	setp.eq.f32	%p309, %f2996, 0f7F800000;
	@%p309 bra 	BB6_204;

	fma.rn.f32 	%f2996, %f2996, %f191, %f2996;

BB6_204:
	setp.lt.f32	%p310, %f184, 0f00000000;
	and.pred  	%p33, %p310, %p255;
	mov.b32 	 %r502, %f2996;
	xor.b32  	%r503, %r502, -2147483648;
	mov.b32 	 %f1111, %r503;
	selp.f32	%f2998, %f1111, %f2996, %p33;
	setp.eq.f32	%p312, %f184, 0f00000000;
	@%p312 bra 	BB6_207;
	bra.uni 	BB6_205;

BB6_207:
	add.f32 	%f1114, %f184, %f184;
	selp.f32	%f2998, %f1114, 0f00000000, %p255;
	bra.uni 	BB6_208;

BB6_205:
	setp.geu.f32	%p313, %f184, 0f00000000;
	@%p313 bra 	BB6_208;

	cvt.rzi.f32.f32	%f1113, %f688;
	setp.neu.f32	%p314, %f1113, 0f40000000;
	selp.f32	%f2998, 0f7FFFFFFF, %f2998, %p314;

BB6_208:
	abs.f32 	%f2898, %f184;
	add.f32 	%f1115, %f2898, 0f40000000;
	mov.b32 	 %r107, %f1115;
	setp.lt.s32	%p316, %r107, 2139095040;
	@%p316 bra 	BB6_213;

	abs.f32 	%f2904, %f184;
	setp.gtu.f32	%p317, %f2904, 0f7F800000;
	@%p317 bra 	BB6_212;
	bra.uni 	BB6_210;

BB6_212:
	add.f32 	%f2998, %f184, 0f40000000;
	bra.uni 	BB6_213;

BB6_210:
	abs.f32 	%f2905, %f184;
	setp.neu.f32	%p318, %f2905, 0f7F800000;
	@%p318 bra 	BB6_213;

	selp.f32	%f2998, 0fFF800000, 0f7F800000, %p33;

BB6_213:
	mov.f32 	%f2903, 0f35BFBE8E;
	mov.f32 	%f2902, 0f3F317200;
	mov.f32 	%f2901, 0f3DAAAABD;
	mov.f32 	%f2900, 0f3C4CAF63;
	mov.f32 	%f2899, 0f3B18F0FE;
	mul.f32 	%f1118, %f2998, 0fBF000000;
	setp.eq.f32	%p319, %f184, 0f3F800000;
	selp.f32	%f1119, 0fBF000000, %f1118, %p319;
	mul.f32 	%f1120, %f1119, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1121, %f1120;
	fma.rn.f32 	%f1123, %f1121, %f921, %f1119;
	fma.rn.f32 	%f1125, %f1121, %f923, %f1123;
	mul.f32 	%f1126, %f1125, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1127, %f1126;
	add.f32 	%f1128, %f1121, 0f00000000;
	ex2.approx.f32 	%f1129, %f1128;
	mul.f32 	%f1130, %f1127, %f1129;
	setp.lt.f32	%p320, %f1119, 0fC2D20000;
	selp.f32	%f1131, 0f00000000, %f1130, %p320;
	setp.gt.f32	%p321, %f1119, 0f42D20000;
	selp.f32	%f202, 0f7F800000, %f1131, %p321;
	div.rn.f32 	%f203, %f128, %f114;
	abs.f32 	%f204, %f203;
	setp.lt.f32	%p322, %f204, 0f00800000;
	mul.f32 	%f1132, %f204, 0f4B800000;
	selp.f32	%f1133, 0fC3170000, 0fC2FE0000, %p322;
	selp.f32	%f1134, %f1132, %f204, %p322;
	mov.b32 	 %r504, %f1134;
	and.b32  	%r505, %r504, 8388607;
	or.b32  	%r506, %r505, 1065353216;
	mov.b32 	 %f1135, %r506;
	shr.u32 	%r507, %r504, 23;
	cvt.rn.f32.u32	%f1136, %r507;
	add.f32 	%f1137, %f1133, %f1136;
	setp.gt.f32	%p323, %f1135, 0f3FB504F3;
	mul.f32 	%f1138, %f1135, 0f3F000000;
	add.f32 	%f1139, %f1137, 0f3F800000;
	selp.f32	%f1140, %f1138, %f1135, %p323;
	selp.f32	%f1141, %f1139, %f1137, %p323;
	add.f32 	%f205, %f1140, 0fBF800000;
	add.f32 	%f1117, %f1140, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1116,%f1117;
	// inline asm
	add.f32 	%f207, %f205, %f205;
	mul.f32 	%f1142, %f1116, %f207;
	mul.f32 	%f1143, %f1142, %f1142;
	fma.rn.f32 	%f1146, %f2899, %f1143, %f2900;
	fma.rn.f32 	%f1148, %f1146, %f1143, %f2901;
	mul.rn.f32 	%f1149, %f1148, %f1143;
	mul.rn.f32 	%f1150, %f1149, %f1142;
	sub.f32 	%f1151, %f205, %f1142;
	neg.f32 	%f1152, %f1142;
	add.f32 	%f1153, %f1151, %f1151;
	fma.rn.f32 	%f1154, %f1152, %f205, %f1153;
	mul.rn.f32 	%f1155, %f1116, %f1154;
	add.f32 	%f1156, %f1150, %f1142;
	sub.f32 	%f1157, %f1142, %f1156;
	add.f32 	%f1158, %f1150, %f1157;
	add.f32 	%f1159, %f1155, %f1158;
	add.f32 	%f1160, %f1156, %f1159;
	sub.f32 	%f1161, %f1156, %f1160;
	add.f32 	%f1162, %f1159, %f1161;
	mul.rn.f32 	%f208, %f1141, %f2902;
	mul.rn.f32 	%f209, %f1141, %f2903;
	add.f32 	%f1165, %f208, %f1160;
	sub.f32 	%f1166, %f208, %f1165;
	add.f32 	%f1167, %f1160, %f1166;
	add.f32 	%f1168, %f1162, %f1167;
	add.f32 	%f1169, %f209, %f1168;
	add.f32 	%f1170, %f1165, %f1169;
	sub.f32 	%f1171, %f1165, %f1170;
	add.f32 	%f1172, %f1169, %f1171;
	mul.rn.f32 	%f1174, %f688, %f1170;
	neg.f32 	%f1175, %f1174;
	fma.rn.f32 	%f1176, %f688, %f1170, %f1175;
	fma.rn.f32 	%f1177, %f688, %f1172, %f1176;
	fma.rn.f32 	%f1179, %f3021, %f1170, %f1177;
	add.rn.f32 	%f1180, %f1174, %f1179;
	neg.f32 	%f1181, %f1180;
	add.rn.f32 	%f1182, %f1174, %f1181;
	add.rn.f32 	%f1183, %f1182, %f1179;
	mov.b32 	 %r508, %f1180;
	setp.eq.s32	%p324, %r508, 1118925336;
	add.s32 	%r509, %r508, -1;
	mov.b32 	 %f1184, %r509;
	add.f32 	%f1185, %f1183, 0f37000000;
	selp.f32	%f1186, %f1184, %f1180, %p324;
	selp.f32	%f210, %f1185, %f1183, %p324;
	mul.f32 	%f1187, %f1186, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1188, %f1187;
	fma.rn.f32 	%f1189, %f1188, %f921, %f1186;
	fma.rn.f32 	%f1190, %f1188, %f923, %f1189;
	mul.f32 	%f1191, %f1190, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1192, %f1191;
	add.f32 	%f1193, %f1188, 0f00000000;
	ex2.approx.f32 	%f1194, %f1193;
	mul.f32 	%f1195, %f1192, %f1194;
	setp.lt.f32	%p325, %f1186, 0fC2D20000;
	selp.f32	%f1196, 0f00000000, %f1195, %p325;
	setp.gt.f32	%p326, %f1186, 0f42D20000;
	selp.f32	%f2999, 0f7F800000, %f1196, %p326;
	setp.eq.f32	%p327, %f2999, 0f7F800000;
	@%p327 bra 	BB6_215;

	fma.rn.f32 	%f2999, %f2999, %f210, %f2999;

BB6_215:
	setp.lt.f32	%p328, %f203, 0f00000000;
	and.pred  	%p34, %p328, %p255;
	mov.b32 	 %r510, %f2999;
	xor.b32  	%r511, %r510, -2147483648;
	mov.b32 	 %f1197, %r511;
	selp.f32	%f3001, %f1197, %f2999, %p34;
	setp.eq.f32	%p330, %f203, 0f00000000;
	@%p330 bra 	BB6_218;
	bra.uni 	BB6_216;

BB6_218:
	add.f32 	%f1200, %f203, %f203;
	selp.f32	%f3001, %f1200, 0f00000000, %p255;
	bra.uni 	BB6_219;

BB6_216:
	setp.geu.f32	%p331, %f203, 0f00000000;
	@%p331 bra 	BB6_219;

	cvt.rzi.f32.f32	%f1199, %f688;
	setp.neu.f32	%p332, %f1199, 0f40000000;
	selp.f32	%f3001, 0f7FFFFFFF, %f3001, %p332;

BB6_219:
	abs.f32 	%f2811, %f203;
	add.f32 	%f1201, %f2811, 0f40000000;
	mov.b32 	 %r108, %f1201;
	setp.lt.s32	%p334, %r108, 2139095040;
	@%p334 bra 	BB6_224;

	abs.f32 	%f2920, %f203;
	setp.gtu.f32	%p335, %f2920, 0f7F800000;
	@%p335 bra 	BB6_223;
	bra.uni 	BB6_221;

BB6_223:
	add.f32 	%f3001, %f203, 0f40000000;
	bra.uni 	BB6_224;

BB6_221:
	abs.f32 	%f2921, %f203;
	setp.neu.f32	%p336, %f2921, 0f7F800000;
	@%p336 bra 	BB6_224;

	selp.f32	%f3001, 0fFF800000, 0f7F800000, %p34;

BB6_224:
	mul.f32 	%f1202, %f3001, 0fBF000000;
	setp.eq.f32	%p337, %f203, 0f3F800000;
	selp.f32	%f1203, 0fBF000000, %f1202, %p337;
	mul.f32 	%f1204, %f1203, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1205, %f1204;
	fma.rn.f32 	%f1207, %f1205, %f921, %f1203;
	fma.rn.f32 	%f1209, %f1205, %f923, %f1207;
	mul.f32 	%f1210, %f1209, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1211, %f1210;
	add.f32 	%f1212, %f1205, 0f00000000;
	ex2.approx.f32 	%f1213, %f1212;
	mul.f32 	%f1214, %f1211, %f1213;
	setp.lt.f32	%p338, %f1203, 0fC2D20000;
	selp.f32	%f1215, 0f00000000, %f1214, %p338;
	setp.gt.f32	%p339, %f1203, 0f42D20000;
	selp.f32	%f221, 0f7F800000, %f1215, %p339;
	sub.f32 	%f1216, %f202, %f221;
	div.rn.f32 	%f222, %f80, %f114;
	mul.f32 	%f1217, %f222, %f1216;
	mul.f32 	%f223, %f126, %f1217;
	cvt.f64.f32	%fd141, %f114;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd141;
	}
	abs.f64 	%fd142, %fd141;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd142;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1015, [retval0+0];
	
	//{
	}// Callseq End 111
	setp.gt.s32	%p340, %r109, -1;
	setp.lt.s32	%p341, %r109, 0;
	and.pred  	%p35, %p341, %p139;
	or.pred  	%p344, %p340, %p286;
	@%p344 bra 	BB6_226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r512}, %fd1015;
	}
	xor.b32  	%r513, %r512, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r514, %temp}, %fd1015;
	}
	mov.b64 	%fd1015, {%r514, %r513};

BB6_226:
	setp.eq.f32	%p345, %f114, 0f00000000;
	@%p345 bra 	BB6_229;
	bra.uni 	BB6_227;

BB6_229:
	mov.u32 	%r515, 0;
	selp.b32	%r516, %r109, 0, %p139;
	or.b32  	%r517, %r516, 2146435072;
	selp.b32	%r518, %r517, %r516, %p140;
	mov.b64 	%fd1015, {%r515, %r518};
	bra.uni 	BB6_230;

BB6_227:
	@%p340 bra 	BB6_230;

	cvt.rzi.f64.f64	%fd709, %fd643;
	setp.neu.f64	%p347, %fd709, 0d4008000000000000;
	selp.f64	%fd1015, 0dFFF8000000000000, %fd1015, %p347;

BB6_230:
	add.f64 	%fd1016, %fd141, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r519}, %fd1016;
	}
	and.b32  	%r520, %r519, 2146435072;
	setp.ne.s32	%p350, %r520, 2146435072;
	@%p350 bra 	BB6_231;

	setp.gtu.f64	%p351, %fd142, 0d7FF0000000000000;
	@%p351 bra 	BB6_240;

	setp.ne.s32	%p352, %r61, 2146435072;
	@%p352 bra 	BB6_235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r521, %temp}, %fd643;
	}
	setp.eq.s32	%p353, %r521, 0;
	@%p353 bra 	BB6_239;
	bra.uni 	BB6_235;

BB6_239:
	mov.u32 	%r526, 0;
	setp.gt.f64	%p357, %fd142, 0d3FF0000000000000;
	selp.b32	%r527, 2146435072, 0, %p357;
	xor.b32  	%r528, %r527, 2146435072;
	selp.b32	%r529, %r528, %r527, %p140;
	setp.eq.f32	%p358, %f114, 0fBF800000;
	selp.b32	%r530, 1072693248, %r529, %p358;
	mov.b64 	%fd1016, {%r526, %r530};
	bra.uni 	BB6_240;

BB6_231:
	mov.f64 	%fd1016, %fd1015;

BB6_240:
	cvt.rn.f32.s32	%f2817, %r1234;
	add.f32 	%f2816, %f2817, 0f3F800000;
	sub.f32 	%f2815, %f2816, %f3036;
	cvt.f64.f32	%fd958, %f80;
	mov.f32 	%f2814, 0f3DAAAABD;
	mov.f32 	%f2813, 0f3C4CAF63;
	mov.f32 	%f2812, 0f3B18F0FE;
	setp.eq.f32	%p359, %f114, 0f3F800000;
	selp.f64	%fd711, 0d3FF0000000000000, %fd1016, %p359;
	div.rn.f64 	%fd713, %fd958, %fd711;
	mul.f32 	%f1220, %f128, %f221;
	mul.f32 	%f1221, %f2815, %f202;
	sub.f32 	%f1222, %f1221, %f1220;
	cvt.f64.f32	%fd714, %f1222;
	mul.f64 	%fd715, %fd714, %fd713;
	cvt.f64.f32	%fd153, %f126;
	mul.f64 	%fd716, %fd153, %fd715;
	cvt.rn.f32.f64	%f224, %fd716;
	// inline asm
	rcp.approx.ftz.f32 %f1218,%f862;
	// inline asm
	mul.f32 	%f1223, %f1218, %f146;
	mul.f32 	%f1224, %f1223, %f1223;
	fma.rn.f32 	%f1227, %f2812, %f1224, %f2813;
	fma.rn.f32 	%f1229, %f1227, %f1224, %f2814;
	mul.rn.f32 	%f1230, %f1229, %f1224;
	mul.rn.f32 	%f1231, %f1230, %f1223;
	sub.f32 	%f1232, %f144, %f1223;
	neg.f32 	%f1233, %f1223;
	add.f32 	%f1234, %f1232, %f1232;
	fma.rn.f32 	%f1235, %f1233, %f144, %f1234;
	mul.rn.f32 	%f1236, %f1218, %f1235;
	add.f32 	%f1237, %f1231, %f1223;
	sub.f32 	%f1238, %f1223, %f1237;
	add.f32 	%f1239, %f1231, %f1238;
	add.f32 	%f1240, %f1236, %f1239;
	add.f32 	%f1241, %f1237, %f1240;
	sub.f32 	%f1242, %f1237, %f1241;
	add.f32 	%f1243, %f1240, %f1242;
	add.f32 	%f1244, %f147, %f1241;
	sub.f32 	%f1245, %f147, %f1244;
	add.f32 	%f1246, %f1241, %f1245;
	add.f32 	%f1247, %f1243, %f1246;
	add.f32 	%f1248, %f148, %f1247;
	add.f32 	%f1249, %f1244, %f1248;
	sub.f32 	%f1250, %f1244, %f1249;
	add.f32 	%f1251, %f1248, %f1250;
	mul.rn.f32 	%f1253, %f688, %f1249;
	neg.f32 	%f1254, %f1253;
	fma.rn.f32 	%f1255, %f688, %f1249, %f1254;
	fma.rn.f32 	%f1256, %f688, %f1251, %f1255;
	fma.rn.f32 	%f1258, %f3021, %f1249, %f1256;
	add.rn.f32 	%f1259, %f1253, %f1258;
	neg.f32 	%f1260, %f1259;
	add.rn.f32 	%f1261, %f1253, %f1260;
	add.rn.f32 	%f1262, %f1261, %f1258;
	mov.b32 	 %r531, %f1259;
	setp.eq.s32	%p360, %r531, 1118925336;
	add.s32 	%r532, %r531, -1;
	mov.b32 	 %f1263, %r532;
	add.f32 	%f1264, %f1262, 0f37000000;
	selp.f32	%f1265, %f1263, %f1259, %p360;
	selp.f32	%f225, %f1264, %f1262, %p360;
	mul.f32 	%f1266, %f1265, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1267, %f1266;
	fma.rn.f32 	%f1269, %f1267, %f921, %f1265;
	fma.rn.f32 	%f1271, %f1267, %f923, %f1269;
	mul.f32 	%f1272, %f1271, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1273, %f1272;
	add.f32 	%f1274, %f1267, 0f00000000;
	ex2.approx.f32 	%f1275, %f1274;
	mul.f32 	%f1276, %f1273, %f1275;
	setp.lt.f32	%p361, %f1265, 0fC2D20000;
	selp.f32	%f1277, 0f00000000, %f1276, %p361;
	setp.gt.f32	%p362, %f1265, 0f42D20000;
	selp.f32	%f3002, 0f7F800000, %f1277, %p362;
	setp.eq.f32	%p363, %f3002, 0f7F800000;
	@%p363 bra 	BB6_242;

	fma.rn.f32 	%f3002, %f3002, %f225, %f3002;

BB6_242:
	setp.eq.f32	%p1082, %f142, 0f00000000;
	mov.b32 	 %r533, %f3002;
	xor.b32  	%r534, %r533, -2147483648;
	mov.b32 	 %f1278, %r534;
	selp.f32	%f3004, %f1278, %f3002, %p30;
	@%p1082 bra 	BB6_245;
	bra.uni 	BB6_243;

BB6_245:
	add.f32 	%f1281, %f142, %f142;
	selp.f32	%f3004, %f1281, 0f00000000, %p255;
	bra.uni 	BB6_246;

BB6_243:
	setp.geu.f32	%p365, %f142, 0f00000000;
	@%p365 bra 	BB6_246;

	cvt.rzi.f32.f32	%f1280, %f688;
	setp.neu.f32	%p366, %f1280, 0f40000000;
	selp.f32	%f3004, 0f7FFFFFFF, %f3004, %p366;

BB6_246:
	abs.f32 	%f2819, %f142;
	add.f32 	%f2818, %f2819, 0f40000000;
	mov.b32 	 %r1185, %f2818;
	setp.lt.s32	%p1083, %r1185, 2139095040;
	@%p1083 bra 	BB6_251;

	abs.f32 	%f2918, %f142;
	setp.gtu.f32	%p369, %f2918, 0f7F800000;
	@%p369 bra 	BB6_250;
	bra.uni 	BB6_248;

BB6_250:
	add.f32 	%f3004, %f142, 0f40000000;
	bra.uni 	BB6_251;

BB6_248:
	abs.f32 	%f2919, %f142;
	setp.neu.f32	%p370, %f2919, 0f7F800000;
	@%p370 bra 	BB6_251;

	selp.f32	%f3004, 0fFF800000, 0f7F800000, %p30;

BB6_251:
	setp.eq.f32	%p1084, %f142, 0f3F800000;
	mov.f32 	%f2822, 0f3DAAAABD;
	mov.f32 	%f2821, 0f3C4CAF63;
	mov.f32 	%f2820, 0f3B18F0FE;
	mul.f32 	%f1284, %f3004, 0fBF000000;
	selp.f32	%f1285, 0fBF000000, %f1284, %p1084;
	mul.f32 	%f1286, %f1285, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1287, %f1286;
	fma.rn.f32 	%f1289, %f1287, %f921, %f1285;
	fma.rn.f32 	%f1291, %f1287, %f923, %f1289;
	mul.f32 	%f1292, %f1291, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1293, %f1292;
	add.f32 	%f1294, %f1287, 0f00000000;
	ex2.approx.f32 	%f1295, %f1294;
	mul.f32 	%f1296, %f1293, %f1295;
	setp.lt.f32	%p372, %f1285, 0fC2D20000;
	selp.f32	%f1297, 0f00000000, %f1296, %p372;
	setp.gt.f32	%p373, %f1285, 0f42D20000;
	selp.f32	%f236, 0f7F800000, %f1297, %p373;
	// inline asm
	rcp.approx.ftz.f32 %f1282,%f937;
	// inline asm
	mul.f32 	%f1298, %f1282, %f165;
	mul.f32 	%f1299, %f1298, %f1298;
	fma.rn.f32 	%f1302, %f2820, %f1299, %f2821;
	fma.rn.f32 	%f1304, %f1302, %f1299, %f2822;
	mul.rn.f32 	%f1305, %f1304, %f1299;
	mul.rn.f32 	%f1306, %f1305, %f1298;
	sub.f32 	%f1307, %f163, %f1298;
	neg.f32 	%f1308, %f1298;
	add.f32 	%f1309, %f1307, %f1307;
	fma.rn.f32 	%f1310, %f1308, %f163, %f1309;
	mul.rn.f32 	%f1311, %f1282, %f1310;
	add.f32 	%f1312, %f1306, %f1298;
	sub.f32 	%f1313, %f1298, %f1312;
	add.f32 	%f1314, %f1306, %f1313;
	add.f32 	%f1315, %f1311, %f1314;
	add.f32 	%f1316, %f1312, %f1315;
	sub.f32 	%f1317, %f1312, %f1316;
	add.f32 	%f1318, %f1315, %f1317;
	add.f32 	%f1319, %f166, %f1316;
	sub.f32 	%f1320, %f166, %f1319;
	add.f32 	%f1321, %f1316, %f1320;
	add.f32 	%f1322, %f1318, %f1321;
	add.f32 	%f1323, %f167, %f1322;
	add.f32 	%f1324, %f1319, %f1323;
	sub.f32 	%f1325, %f1319, %f1324;
	add.f32 	%f1326, %f1323, %f1325;
	mul.rn.f32 	%f1328, %f688, %f1324;
	neg.f32 	%f1329, %f1328;
	fma.rn.f32 	%f1330, %f688, %f1324, %f1329;
	fma.rn.f32 	%f1331, %f688, %f1326, %f1330;
	fma.rn.f32 	%f1333, %f3021, %f1324, %f1331;
	add.rn.f32 	%f1334, %f1328, %f1333;
	neg.f32 	%f1335, %f1334;
	add.rn.f32 	%f1336, %f1328, %f1335;
	add.rn.f32 	%f1337, %f1336, %f1333;
	mov.b32 	 %r535, %f1334;
	setp.eq.s32	%p374, %r535, 1118925336;
	add.s32 	%r536, %r535, -1;
	mov.b32 	 %f1338, %r536;
	add.f32 	%f1339, %f1337, 0f37000000;
	selp.f32	%f1340, %f1338, %f1334, %p374;
	selp.f32	%f237, %f1339, %f1337, %p374;
	mul.f32 	%f1341, %f1340, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1342, %f1341;
	fma.rn.f32 	%f1343, %f1342, %f921, %f1340;
	fma.rn.f32 	%f1344, %f1342, %f923, %f1343;
	mul.f32 	%f1345, %f1344, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1346, %f1345;
	add.f32 	%f1347, %f1342, 0f00000000;
	ex2.approx.f32 	%f1348, %f1347;
	mul.f32 	%f1349, %f1346, %f1348;
	setp.lt.f32	%p375, %f1340, 0fC2D20000;
	selp.f32	%f1350, 0f00000000, %f1349, %p375;
	setp.gt.f32	%p376, %f1340, 0f42D20000;
	selp.f32	%f3005, 0f7F800000, %f1350, %p376;
	setp.eq.f32	%p377, %f3005, 0f7F800000;
	@%p377 bra 	BB6_253;

	fma.rn.f32 	%f3005, %f3005, %f237, %f3005;

BB6_253:
	setp.eq.f32	%p1085, %f161, 0f00000000;
	mov.b32 	 %r537, %f3005;
	xor.b32  	%r538, %r537, -2147483648;
	mov.b32 	 %f1351, %r538;
	selp.f32	%f3007, %f1351, %f3005, %p31;
	@%p1085 bra 	BB6_256;
	bra.uni 	BB6_254;

BB6_256:
	add.f32 	%f1354, %f161, %f161;
	selp.f32	%f3007, %f1354, 0f00000000, %p255;
	bra.uni 	BB6_257;

BB6_254:
	setp.geu.f32	%p379, %f161, 0f00000000;
	@%p379 bra 	BB6_257;

	cvt.rzi.f32.f32	%f1353, %f688;
	setp.neu.f32	%p380, %f1353, 0f40000000;
	selp.f32	%f3007, 0f7FFFFFFF, %f3007, %p380;

BB6_257:
	abs.f32 	%f2824, %f161;
	add.f32 	%f2823, %f2824, 0f40000000;
	mov.b32 	 %r1186, %f2823;
	setp.lt.s32	%p1086, %r1186, 2139095040;
	@%p1086 bra 	BB6_262;

	abs.f32 	%f2916, %f161;
	setp.gtu.f32	%p383, %f2916, 0f7F800000;
	@%p383 bra 	BB6_261;
	bra.uni 	BB6_259;

BB6_261:
	add.f32 	%f3007, %f161, 0f40000000;
	bra.uni 	BB6_262;

BB6_259:
	abs.f32 	%f2917, %f161;
	setp.neu.f32	%p384, %f2917, 0f7F800000;
	@%p384 bra 	BB6_262;

	selp.f32	%f3007, 0fFF800000, 0f7F800000, %p31;

BB6_262:
	mov.f64 	%fd959, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1189}, %fd959;
	}
	bfe.u32 	%r1188, %r1189, 20, 11;
	add.s32 	%r1187, %r1188, -1012;
	mov.u64 	%rd118, 4617315517961601024;
	shl.b64 	%rd117, %rd118, %r1187;
	setp.eq.f32	%p1087, %f161, 0f3F800000;
	mul.f32 	%f1355, %f3007, 0fBF000000;
	selp.f32	%f1356, 0fBF000000, %f1355, %p1087;
	mul.f32 	%f1357, %f1356, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1358, %f1357;
	fma.rn.f32 	%f1360, %f1358, %f921, %f1356;
	fma.rn.f32 	%f1362, %f1358, %f923, %f1360;
	mul.f32 	%f1363, %f1362, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1364, %f1363;
	add.f32 	%f1365, %f1358, 0f00000000;
	ex2.approx.f32 	%f1366, %f1365;
	mul.f32 	%f1367, %f1364, %f1366;
	setp.lt.f32	%p386, %f1356, 0fC2D20000;
	selp.f32	%f1368, 0f00000000, %f1367, %p386;
	setp.gt.f32	%p387, %f1356, 0f42D20000;
	selp.f32	%f248, 0f7F800000, %f1368, %p387;
	mul.f32 	%f1369, %f92, %f248;
	mul.f32 	%f1370, %f93, %f236;
	sub.f32 	%f1371, %f1370, %f1369;
	div.rn.f32 	%f1372, %f180, %f112;
	mul.f32 	%f1373, %f1372, %f1371;
	mul.f32 	%f249, %f141, %f1373;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd130;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd959;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1018, [retval0+0];
	
	//{
	}// Callseq End 112
	setp.ne.s64	%p388, %rd117, -9223372036854775808;
	setp.eq.s64	%p389, %rd117, -9223372036854775808;
	and.pred  	%p36, %p285, %p389;
	or.pred  	%p392, %p284, %p388;
	@%p392 bra 	BB6_264;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r539}, %fd1018;
	}
	xor.b32  	%r540, %r539, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r541, %temp}, %fd1018;
	}
	mov.b64 	%fd1018, {%r541, %r540};

BB6_264:
	mul.f32 	%f2825, %f111, %f623;
	setp.eq.f32	%p1088, %f2825, 0f00000000;
	@%p1088 bra 	BB6_267;
	bra.uni 	BB6_265;

BB6_267:
	setp.lt.s32	%p396, %r79, 0;
	mov.u32 	%r542, 0;
	selp.b32	%r543, %r106, 0, %p389;
	or.b32  	%r544, %r543, 2146435072;
	selp.b32	%r545, %r544, %r543, %p396;
	mov.b64 	%fd1018, {%r542, %r545};
	bra.uni 	BB6_268;

BB6_265:
	@%p284 bra 	BB6_268;

	mov.f64 	%fd983, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd719, %fd983;
	setp.neu.f64	%p395, %fd719, 0d4014000000000000;
	selp.f64	%fd1018, 0dFFF8000000000000, %fd1018, %p395;

BB6_268:
	add.f64 	%fd1019, %fd129, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r546}, %fd1019;
	}
	and.b32  	%r547, %r546, 2146435072;
	setp.ne.s32	%p398, %r547, 2146435072;
	@%p398 bra 	BB6_269;

	setp.gtu.f64	%p399, %fd130, 0d7FF0000000000000;
	@%p399 bra 	BB6_278;

	and.b32  	%r548, %r79, 2147483647;
	setp.ne.s32	%p400, %r548, 2146435072;
	@%p400 bra 	BB6_273;

	mov.f64 	%fd982, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r549, %temp}, %fd982;
	}
	setp.eq.s32	%p401, %r549, 0;
	@%p401 bra 	BB6_277;
	bra.uni 	BB6_273;

BB6_277:
	setp.lt.s32	%p404, %r79, 0;
	mov.u32 	%r558, 0;
	setp.gt.f64	%p405, %fd130, 0d3FF0000000000000;
	selp.b32	%r559, 2146435072, 0, %p405;
	xor.b32  	%r560, %r559, 2146435072;
	selp.b32	%r561, %r560, %r559, %p404;
	setp.eq.f32	%p406, %f112, 0fBF800000;
	selp.b32	%r562, 1072693248, %r561, %p406;
	mov.b64 	%fd1019, {%r558, %r562};
	bra.uni 	BB6_278;

BB6_269:
	mov.f64 	%fd1019, %fd1018;

BB6_278:
	mov.f64 	%fd1021, %fd63;
	@!%p10 bra 	BB6_280;
	bra.uni 	BB6_279;

BB6_279:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd63;
	}
	xor.b32  	%r564, %r563, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r565, %temp}, %fd63;
	}
	mov.b64 	%fd1021, {%r565, %r564};

BB6_280:
	mul.f32 	%f2826, %f111, %f623;
	setp.eq.f32	%p1089, %f2826, 0f3F800000;
	setp.eq.f32	%p407, %f93, 0f00000000;
	selp.f64	%fd166, 0d3FF0000000000000, %fd1019, %p1089;
	@%p407 bra 	BB6_283;
	bra.uni 	BB6_281;

BB6_283:
	mov.u32 	%r566, 0;
	selp.b32	%r567, %r80, 0, %p139;
	or.b32  	%r568, %r567, 2146435072;
	selp.b32	%r569, %r568, %r567, %p140;
	mov.b64 	%fd1021, {%r566, %r569};
	bra.uni 	BB6_284;

BB6_281:
	setp.gt.s32	%p409, %r80, -1;
	@%p409 bra 	BB6_284;

	cvt.rzi.f64.f64	%fd722, %fd643;
	setp.neu.f64	%p410, %fd722, 0d4008000000000000;
	selp.f64	%fd1021, 0dFFF8000000000000, %fd1021, %p410;

BB6_284:
	selp.f64	%fd1022, %fd1021, %fd64, %p173;
	@%p23 bra 	BB6_292;

	setp.ne.s32	%p414, %r61, 2146435072;
	@%p414 bra 	BB6_287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r570, %temp}, %fd643;
	}
	setp.eq.s32	%p415, %r570, 0;
	@%p415 bra 	BB6_291;
	bra.uni 	BB6_287;

BB6_291:
	mov.u32 	%r576, 0;
	mov.b64 	%fd1022, {%r576, %r82};
	bra.uni 	BB6_292;

BB6_287:
	and.b32  	%r571, %r80, 2147483647;
	setp.ne.s32	%p416, %r571, 2146435072;
	@%p416 bra 	BB6_288;

	cvt.rn.f32.s32	%f2829, %r1233;
	sub.f32 	%f2828, %f2829, %f3037;
	add.f32 	%f2827, %f2828, 0f3F800000;
	cvt.f64.f32	%fd960, %f2827;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r572, %temp}, %fd960;
	}
	setp.ne.s32	%p417, %r572, 0;
	mov.f64 	%fd1022, %fd1021;
	@%p417 bra 	BB6_292;

	selp.b32	%r574, %r64, %r63, %p10;
	mov.u32 	%r575, 0;
	mov.b64 	%fd1022, {%r575, %r574};
	bra.uni 	BB6_292;

BB6_197:
	and.b32  	%r487, %r106, 2147483647;
	setp.ne.s32	%p298, %r487, 2146435072;
	@%p298 bra 	BB6_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r488, %temp}, %fd129;
	}
	setp.ne.s32	%p299, %r488, 0;
	mov.f64 	%fd1013, %fd1012;
	@%p299 bra 	BB6_202;

	selp.b32	%r489, %r64, %r63, %p32;
	mov.u32 	%r490, 0;
	mov.b64 	%fd1013, {%r490, %r489};
	bra.uni 	BB6_202;

BB6_235:
	and.b32  	%r522, %r109, 2147483647;
	setp.ne.s32	%p354, %r522, 2146435072;
	@%p354 bra 	BB6_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r523, %temp}, %fd141;
	}
	setp.ne.s32	%p355, %r523, 0;
	mov.f64 	%fd1016, %fd1015;
	@%p355 bra 	BB6_240;

	selp.b32	%r524, %r64, %r63, %p35;
	mov.u32 	%r525, 0;
	mov.b64 	%fd1016, {%r525, %r524};
	bra.uni 	BB6_240;

BB6_273:
	and.b32  	%r550, %r106, 2147483647;
	setp.ne.s32	%p402, %r550, 2146435072;
	@%p402 bra 	BB6_274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r551, %temp}, %fd129;
	}
	setp.ne.s32	%p403, %r551, 0;
	mov.f64 	%fd1019, %fd1018;
	@%p403 bra 	BB6_278;

	shr.s32 	%r552, %r79, 31;
	and.b32  	%r553, %r552, -2146435072;
	add.s32 	%r554, %r553, 2146435072;
	or.b32  	%r555, %r554, -2147483648;
	selp.b32	%r556, %r555, %r554, %p36;
	mov.u32 	%r557, 0;
	mov.b64 	%fd1019, {%r557, %r556};
	bra.uni 	BB6_278;

BB6_288:
	mov.f64 	%fd1022, %fd1021;

BB6_292:
	setp.eq.f32	%p418, %f93, 0f3F800000;
	selp.f64	%fd724, 0d3FF0000000000000, %fd1022, %p418;
	cvt.f64.f32	%fd725, %f236;
	mul.f64 	%fd174, %fd725, %fd724;
	mov.f64 	%fd1024, %fd66;
	@!%p11 bra 	BB6_294;
	bra.uni 	BB6_293;

BB6_293:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r577}, %fd66;
	}
	xor.b32  	%r578, %r577, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r579, %temp}, %fd66;
	}
	mov.b64 	%fd1024, {%r579, %r578};

BB6_294:
	setp.eq.f32	%p419, %f92, 0f00000000;
	@%p419 bra 	BB6_297;
	bra.uni 	BB6_295;

BB6_297:
	mov.u32 	%r580, 0;
	selp.b32	%r581, %r83, 0, %p139;
	or.b32  	%r582, %r581, 2146435072;
	selp.b32	%r583, %r582, %r581, %p140;
	mov.b64 	%fd1024, {%r580, %r583};
	bra.uni 	BB6_298;

BB6_295:
	setp.gt.s32	%p420, %r83, -1;
	@%p420 bra 	BB6_298;

	cvt.rzi.f64.f64	%fd727, %fd643;
	setp.neu.f64	%p421, %fd727, 0d4008000000000000;
	selp.f64	%fd1024, 0dFFF8000000000000, %fd1024, %p421;

BB6_298:
	cvt.rn.f32.s32	%f2831, %r1233;
	sub.f32 	%f2830, %f2831, %f3037;
	cvt.f64.f32	%fd962, %f2830;
	add.f64 	%fd961, %fd962, 0d4008000000000000;
	selp.f64	%fd1025, %fd1024, %fd961, %p174;
	@%p24 bra 	BB6_306;

	setp.ne.s32	%p425, %r61, 2146435072;
	@%p425 bra 	BB6_301;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r584, %temp}, %fd643;
	}
	setp.eq.s32	%p426, %r584, 0;
	@%p426 bra 	BB6_305;
	bra.uni 	BB6_301;

BB6_305:
	mov.u32 	%r590, 0;
	mov.b64 	%fd1025, {%r590, %r85};
	bra.uni 	BB6_306;

BB6_301:
	and.b32  	%r585, %r83, 2147483647;
	setp.ne.s32	%p427, %r585, 2146435072;
	@%p427 bra 	BB6_302;

	cvt.rn.f32.s32	%f2833, %r1233;
	sub.f32 	%f2832, %f2833, %f3037;
	cvt.f64.f32	%fd963, %f2832;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r586, %temp}, %fd963;
	}
	setp.ne.s32	%p428, %r586, 0;
	mov.f64 	%fd1025, %fd1024;
	@%p428 bra 	BB6_306;

	selp.b32	%r588, %r64, %r63, %p11;
	mov.u32 	%r589, 0;
	mov.b64 	%fd1025, {%r589, %r588};
	bra.uni 	BB6_306;

BB6_302:
	mov.f64 	%fd1025, %fd1024;

BB6_306:
	cvt.f64.f32	%fd964, %f141;
	mov.f32 	%f2836, 0f3DAAAABD;
	mov.f32 	%f2835, 0f3C4CAF63;
	mov.f32 	%f2834, 0f3B18F0FE;
	setp.eq.f32	%p429, %f92, 0f3F800000;
	selp.f64	%fd729, 0d3FF0000000000000, %fd1025, %p429;
	cvt.f64.f32	%fd730, %f248;
	mul.f64 	%fd731, %fd730, %fd729;
	sub.f64 	%fd732, %fd174, %fd731;
	div.rn.f64 	%fd733, %fd45, %fd166;
	mul.f64 	%fd734, %fd733, %fd732;
	mul.f64 	%fd736, %fd964, %fd734;
	mov.f32 	%f1376, 0fC0000000;
	div.rn.f32 	%f1377, %f1376, %f112;
	mul.f32 	%f1378, %f1377, %f249;
	cvt.f64.f32	%fd737, %f1378;
	sub.f64 	%fd738, %fd737, %fd736;
	cvt.rn.f32.f64	%f250, %fd738;
	// inline asm
	rcp.approx.ftz.f32 %f1374,%f1039;
	// inline asm
	mul.f32 	%f1379, %f1374, %f188;
	mul.f32 	%f1380, %f1379, %f1379;
	fma.rn.f32 	%f1383, %f2834, %f1380, %f2835;
	fma.rn.f32 	%f1385, %f1383, %f1380, %f2836;
	mul.rn.f32 	%f1386, %f1385, %f1380;
	mul.rn.f32 	%f1387, %f1386, %f1379;
	sub.f32 	%f1388, %f186, %f1379;
	neg.f32 	%f1389, %f1379;
	add.f32 	%f1390, %f1388, %f1388;
	fma.rn.f32 	%f1391, %f1389, %f186, %f1390;
	mul.rn.f32 	%f1392, %f1374, %f1391;
	add.f32 	%f1393, %f1387, %f1379;
	sub.f32 	%f1394, %f1379, %f1393;
	add.f32 	%f1395, %f1387, %f1394;
	add.f32 	%f1396, %f1392, %f1395;
	add.f32 	%f1397, %f1393, %f1396;
	sub.f32 	%f1398, %f1393, %f1397;
	add.f32 	%f1399, %f1396, %f1398;
	add.f32 	%f1400, %f189, %f1397;
	sub.f32 	%f1401, %f189, %f1400;
	add.f32 	%f1402, %f1397, %f1401;
	add.f32 	%f1403, %f1399, %f1402;
	add.f32 	%f1404, %f190, %f1403;
	add.f32 	%f1405, %f1400, %f1404;
	sub.f32 	%f1406, %f1400, %f1405;
	add.f32 	%f1407, %f1404, %f1406;
	mul.rn.f32 	%f1409, %f688, %f1405;
	neg.f32 	%f1410, %f1409;
	fma.rn.f32 	%f1411, %f688, %f1405, %f1410;
	fma.rn.f32 	%f1412, %f688, %f1407, %f1411;
	fma.rn.f32 	%f1414, %f3021, %f1405, %f1412;
	add.rn.f32 	%f1415, %f1409, %f1414;
	neg.f32 	%f1416, %f1415;
	add.rn.f32 	%f1417, %f1409, %f1416;
	add.rn.f32 	%f1418, %f1417, %f1414;
	mov.b32 	 %r591, %f1415;
	setp.eq.s32	%p430, %r591, 1118925336;
	add.s32 	%r592, %r591, -1;
	mov.b32 	 %f1419, %r592;
	add.f32 	%f1420, %f1418, 0f37000000;
	selp.f32	%f1421, %f1419, %f1415, %p430;
	selp.f32	%f251, %f1420, %f1418, %p430;
	mul.f32 	%f1422, %f1421, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1423, %f1422;
	fma.rn.f32 	%f1425, %f1423, %f921, %f1421;
	fma.rn.f32 	%f1427, %f1423, %f923, %f1425;
	mul.f32 	%f1428, %f1427, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1429, %f1428;
	add.f32 	%f1430, %f1423, 0f00000000;
	ex2.approx.f32 	%f1431, %f1430;
	mul.f32 	%f1432, %f1429, %f1431;
	setp.lt.f32	%p431, %f1421, 0fC2D20000;
	selp.f32	%f1433, 0f00000000, %f1432, %p431;
	setp.gt.f32	%p432, %f1421, 0f42D20000;
	selp.f32	%f3008, 0f7F800000, %f1433, %p432;
	setp.eq.f32	%p433, %f3008, 0f7F800000;
	@%p433 bra 	BB6_308;

	fma.rn.f32 	%f3008, %f3008, %f251, %f3008;

BB6_308:
	setp.eq.f32	%p1090, %f184, 0f00000000;
	mov.b32 	 %r593, %f3008;
	xor.b32  	%r594, %r593, -2147483648;
	mov.b32 	 %f1434, %r594;
	selp.f32	%f3010, %f1434, %f3008, %p33;
	@%p1090 bra 	BB6_311;
	bra.uni 	BB6_309;

BB6_311:
	add.f32 	%f1437, %f184, %f184;
	selp.f32	%f3010, %f1437, 0f00000000, %p255;
	bra.uni 	BB6_312;

BB6_309:
	setp.geu.f32	%p435, %f184, 0f00000000;
	@%p435 bra 	BB6_312;

	cvt.rzi.f32.f32	%f1436, %f688;
	setp.neu.f32	%p436, %f1436, 0f40000000;
	selp.f32	%f3010, 0f7FFFFFFF, %f3010, %p436;

BB6_312:
	abs.f32 	%f2838, %f184;
	add.f32 	%f2837, %f2838, 0f40000000;
	mov.b32 	 %r1190, %f2837;
	setp.lt.s32	%p1091, %r1190, 2139095040;
	@%p1091 bra 	BB6_317;

	abs.f32 	%f2914, %f184;
	setp.gtu.f32	%p439, %f2914, 0f7F800000;
	@%p439 bra 	BB6_316;
	bra.uni 	BB6_314;

BB6_316:
	add.f32 	%f3010, %f184, 0f40000000;
	bra.uni 	BB6_317;

BB6_314:
	abs.f32 	%f2915, %f184;
	setp.neu.f32	%p440, %f2915, 0f7F800000;
	@%p440 bra 	BB6_317;

	selp.f32	%f3010, 0fFF800000, 0f7F800000, %p33;

BB6_317:
	setp.eq.f32	%p1092, %f184, 0f3F800000;
	mov.f32 	%f2841, 0f3DAAAABD;
	mov.f32 	%f2840, 0f3C4CAF63;
	mov.f32 	%f2839, 0f3B18F0FE;
	mul.f32 	%f1440, %f3010, 0fBF000000;
	selp.f32	%f1441, 0fBF000000, %f1440, %p1092;
	mul.f32 	%f1442, %f1441, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1443, %f1442;
	fma.rn.f32 	%f1445, %f1443, %f921, %f1441;
	fma.rn.f32 	%f1447, %f1443, %f923, %f1445;
	mul.f32 	%f1448, %f1447, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1449, %f1448;
	add.f32 	%f1450, %f1443, 0f00000000;
	ex2.approx.f32 	%f1451, %f1450;
	mul.f32 	%f1452, %f1449, %f1451;
	setp.lt.f32	%p442, %f1441, 0fC2D20000;
	selp.f32	%f1453, 0f00000000, %f1452, %p442;
	setp.gt.f32	%p443, %f1441, 0f42D20000;
	selp.f32	%f262, 0f7F800000, %f1453, %p443;
	// inline asm
	rcp.approx.ftz.f32 %f1438,%f1117;
	// inline asm
	mul.f32 	%f1454, %f1438, %f207;
	mul.f32 	%f1455, %f1454, %f1454;
	fma.rn.f32 	%f1458, %f2839, %f1455, %f2840;
	fma.rn.f32 	%f1460, %f1458, %f1455, %f2841;
	mul.rn.f32 	%f1461, %f1460, %f1455;
	mul.rn.f32 	%f1462, %f1461, %f1454;
	sub.f32 	%f1463, %f205, %f1454;
	neg.f32 	%f1464, %f1454;
	add.f32 	%f1465, %f1463, %f1463;
	fma.rn.f32 	%f1466, %f1464, %f205, %f1465;
	mul.rn.f32 	%f1467, %f1438, %f1466;
	add.f32 	%f1468, %f1462, %f1454;
	sub.f32 	%f1469, %f1454, %f1468;
	add.f32 	%f1470, %f1462, %f1469;
	add.f32 	%f1471, %f1467, %f1470;
	add.f32 	%f1472, %f1468, %f1471;
	sub.f32 	%f1473, %f1468, %f1472;
	add.f32 	%f1474, %f1471, %f1473;
	add.f32 	%f1475, %f208, %f1472;
	sub.f32 	%f1476, %f208, %f1475;
	add.f32 	%f1477, %f1472, %f1476;
	add.f32 	%f1478, %f1474, %f1477;
	add.f32 	%f1479, %f209, %f1478;
	add.f32 	%f1480, %f1475, %f1479;
	sub.f32 	%f1481, %f1475, %f1480;
	add.f32 	%f1482, %f1479, %f1481;
	mul.rn.f32 	%f1484, %f688, %f1480;
	neg.f32 	%f1485, %f1484;
	fma.rn.f32 	%f1486, %f688, %f1480, %f1485;
	fma.rn.f32 	%f1487, %f688, %f1482, %f1486;
	fma.rn.f32 	%f1489, %f3021, %f1480, %f1487;
	add.rn.f32 	%f1490, %f1484, %f1489;
	neg.f32 	%f1491, %f1490;
	add.rn.f32 	%f1492, %f1484, %f1491;
	add.rn.f32 	%f1493, %f1492, %f1489;
	mov.b32 	 %r595, %f1490;
	setp.eq.s32	%p444, %r595, 1118925336;
	add.s32 	%r596, %r595, -1;
	mov.b32 	 %f1494, %r596;
	add.f32 	%f1495, %f1493, 0f37000000;
	selp.f32	%f1496, %f1494, %f1490, %p444;
	selp.f32	%f263, %f1495, %f1493, %p444;
	mul.f32 	%f1497, %f1496, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1498, %f1497;
	fma.rn.f32 	%f1499, %f1498, %f921, %f1496;
	fma.rn.f32 	%f1500, %f1498, %f923, %f1499;
	mul.f32 	%f1501, %f1500, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1502, %f1501;
	add.f32 	%f1503, %f1498, 0f00000000;
	ex2.approx.f32 	%f1504, %f1503;
	mul.f32 	%f1505, %f1502, %f1504;
	setp.lt.f32	%p445, %f1496, 0fC2D20000;
	selp.f32	%f1506, 0f00000000, %f1505, %p445;
	setp.gt.f32	%p446, %f1496, 0f42D20000;
	selp.f32	%f3011, 0f7F800000, %f1506, %p446;
	setp.eq.f32	%p447, %f3011, 0f7F800000;
	@%p447 bra 	BB6_319;

	fma.rn.f32 	%f3011, %f3011, %f263, %f3011;

BB6_319:
	setp.eq.f32	%p1093, %f203, 0f00000000;
	mov.b32 	 %r597, %f3011;
	xor.b32  	%r598, %r597, -2147483648;
	mov.b32 	 %f1507, %r598;
	selp.f32	%f3013, %f1507, %f3011, %p34;
	@%p1093 bra 	BB6_322;
	bra.uni 	BB6_320;

BB6_322:
	add.f32 	%f1510, %f203, %f203;
	selp.f32	%f3013, %f1510, 0f00000000, %p255;
	bra.uni 	BB6_323;

BB6_320:
	setp.geu.f32	%p449, %f203, 0f00000000;
	@%p449 bra 	BB6_323;

	cvt.rzi.f32.f32	%f1509, %f688;
	setp.neu.f32	%p450, %f1509, 0f40000000;
	selp.f32	%f3013, 0f7FFFFFFF, %f3013, %p450;

BB6_323:
	abs.f32 	%f2923, %f203;
	add.f32 	%f2922, %f2923, 0f40000000;
	mov.b32 	 %r1219, %f2922;
	setp.lt.s32	%p1094, %r1219, 2139095040;
	@%p1094 bra 	BB6_328;

	abs.f32 	%f2912, %f203;
	setp.gtu.f32	%p453, %f2912, 0f7F800000;
	@%p453 bra 	BB6_327;
	bra.uni 	BB6_325;

BB6_327:
	add.f32 	%f3013, %f203, 0f40000000;
	bra.uni 	BB6_328;

BB6_325:
	abs.f32 	%f2913, %f203;
	setp.neu.f32	%p454, %f2913, 0f7F800000;
	@%p454 bra 	BB6_328;

	selp.f32	%f3013, 0fFF800000, 0f7F800000, %p34;

BB6_328:
	setp.eq.f32	%p1095, %f203, 0f3F800000;
	mov.f64 	%fd965, 0d4014000000000000;
	mul.f32 	%f1511, %f3013, 0fBF000000;
	selp.f32	%f1512, 0fBF000000, %f1511, %p1095;
	mul.f32 	%f1513, %f1512, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1514, %f1513;
	fma.rn.f32 	%f1516, %f1514, %f921, %f1512;
	fma.rn.f32 	%f1518, %f1514, %f923, %f1516;
	mul.f32 	%f1519, %f1518, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1520, %f1519;
	add.f32 	%f1521, %f1514, 0f00000000;
	ex2.approx.f32 	%f1522, %f1521;
	mul.f32 	%f1523, %f1520, %f1522;
	setp.lt.f32	%p456, %f1512, 0fC2D20000;
	selp.f32	%f1524, 0f00000000, %f1523, %p456;
	setp.gt.f32	%p457, %f1512, 0f42D20000;
	selp.f32	%f274, 0f7F800000, %f1524, %p457;
	mul.f32 	%f1525, %f128, %f274;
	mul.f32 	%f1526, %f129, %f262;
	sub.f32 	%f1527, %f1526, %f1525;
	div.rn.f32 	%f1528, %f222, %f114;
	mul.f32 	%f1529, %f1528, %f1527;
	mul.f32 	%f275, %f126, %f1529;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd142;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd965;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1027, [retval0+0];
	
	//{
	}// Callseq End 113
	and.pred  	%p37, %p341, %p389;
	or.pred  	%p462, %p340, %p388;
	@%p462 bra 	BB6_330;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r599}, %fd1027;
	}
	xor.b32  	%r600, %r599, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r601, %temp}, %fd1027;
	}
	mov.b64 	%fd1027, {%r601, %r600};

BB6_330:
	mul.f32 	%f2924, %f113, %f630;
	setp.eq.f32	%p1096, %f2924, 0f00000000;
	@%p1096 bra 	BB6_333;
	bra.uni 	BB6_331;

BB6_333:
	setp.lt.s32	%p466, %r79, 0;
	mov.u32 	%r602, 0;
	selp.b32	%r603, %r109, 0, %p389;
	or.b32  	%r604, %r603, 2146435072;
	selp.b32	%r605, %r604, %r603, %p466;
	mov.b64 	%fd1027, {%r602, %r605};
	bra.uni 	BB6_334;

BB6_331:
	@%p340 bra 	BB6_334;

	mov.f64 	%fd981, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd741, %fd981;
	setp.neu.f64	%p465, %fd741, 0d4014000000000000;
	selp.f64	%fd1027, 0dFFF8000000000000, %fd1027, %p465;

BB6_334:
	add.f64 	%fd1028, %fd141, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r606}, %fd1028;
	}
	and.b32  	%r607, %r606, 2146435072;
	setp.ne.s32	%p468, %r607, 2146435072;
	@%p468 bra 	BB6_335;

	setp.gtu.f64	%p469, %fd142, 0d7FF0000000000000;
	@%p469 bra 	BB6_344;

	and.b32  	%r608, %r79, 2147483647;
	setp.ne.s32	%p470, %r608, 2146435072;
	@%p470 bra 	BB6_339;

	mov.f64 	%fd980, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r609, %temp}, %fd980;
	}
	setp.eq.s32	%p471, %r609, 0;
	@%p471 bra 	BB6_343;
	bra.uni 	BB6_339;

BB6_343:
	setp.lt.s32	%p474, %r79, 0;
	mov.u32 	%r618, 0;
	setp.gt.f64	%p475, %fd142, 0d3FF0000000000000;
	selp.b32	%r619, 2146435072, 0, %p475;
	xor.b32  	%r620, %r619, 2146435072;
	selp.b32	%r621, %r620, %r619, %p474;
	setp.eq.f32	%p476, %f114, 0fBF800000;
	selp.b32	%r622, 1072693248, %r621, %p476;
	mov.b64 	%fd1028, {%r618, %r622};
	bra.uni 	BB6_344;

BB6_335:
	mov.f64 	%fd1028, %fd1027;

BB6_344:
	cvt.f64.f32	%fd194, %f129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd194;
	}
	abs.f64 	%fd195, %fd194;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd195;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1030, [retval0+0];
	
	//{
	}// Callseq End 114
	setp.gt.s32	%p477, %r110, -1;
	setp.lt.s32	%p478, %r110, 0;
	and.pred  	%p38, %p478, %p139;
	or.pred  	%p481, %p477, %p286;
	@%p481 bra 	BB6_346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r623}, %fd1030;
	}
	xor.b32  	%r624, %r623, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r625, %temp}, %fd1030;
	}
	mov.b64 	%fd1030, {%r625, %r624};

BB6_346:
	mul.f32 	%f2925, %f113, %f630;
	setp.eq.f32	%p1097, %f2925, 0f3F800000;
	setp.eq.f32	%p482, %f129, 0f00000000;
	selp.f64	%fd199, 0d3FF0000000000000, %fd1028, %p1097;
	@%p482 bra 	BB6_349;
	bra.uni 	BB6_347;

BB6_349:
	mov.u32 	%r626, 0;
	selp.b32	%r627, %r110, 0, %p139;
	or.b32  	%r628, %r627, 2146435072;
	selp.b32	%r629, %r628, %r627, %p140;
	mov.b64 	%fd1030, {%r626, %r629};
	bra.uni 	BB6_350;

BB6_347:
	@%p477 bra 	BB6_350;

	cvt.rzi.f64.f64	%fd745, %fd643;
	setp.neu.f64	%p485, %fd745, 0d4008000000000000;
	selp.f64	%fd1030, 0dFFF8000000000000, %fd1030, %p485;

BB6_350:
	add.f64 	%fd1031, %fd194, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r630}, %fd1031;
	}
	and.b32  	%r631, %r630, 2146435072;
	setp.ne.s32	%p488, %r631, 2146435072;
	@%p488 bra 	BB6_351;

	setp.gtu.f64	%p489, %fd195, 0d7FF0000000000000;
	@%p489 bra 	BB6_360;

	setp.ne.s32	%p490, %r61, 2146435072;
	@%p490 bra 	BB6_355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r632, %temp}, %fd643;
	}
	setp.eq.s32	%p491, %r632, 0;
	@%p491 bra 	BB6_359;
	bra.uni 	BB6_355;

BB6_359:
	mov.u32 	%r637, 0;
	setp.gt.f64	%p495, %fd195, 0d3FF0000000000000;
	selp.b32	%r638, 2146435072, 0, %p495;
	xor.b32  	%r639, %r638, 2146435072;
	selp.b32	%r640, %r639, %r638, %p140;
	setp.eq.f32	%p496, %f129, 0fBF800000;
	selp.b32	%r641, 1072693248, %r640, %p496;
	mov.b64 	%fd1031, {%r637, %r641};
	bra.uni 	BB6_360;

BB6_351:
	mov.f64 	%fd1031, %fd1030;

BB6_360:
	setp.eq.f32	%p497, %f129, 0f3F800000;
	selp.f64	%fd747, 0d3FF0000000000000, %fd1031, %p497;
	cvt.f64.f32	%fd748, %f262;
	mul.f64 	%fd207, %fd748, %fd747;
	cvt.f64.f32	%fd208, %f128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd208;
	}
	abs.f64 	%fd209, %fd208;
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd209;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1033, [retval0+0];
	
	//{
	}// Callseq End 115
	setp.gt.s32	%p498, %r111, -1;
	setp.lt.s32	%p499, %r111, 0;
	and.pred  	%p39, %p499, %p139;
	or.pred  	%p502, %p498, %p286;
	@%p502 bra 	BB6_362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r642}, %fd1033;
	}
	xor.b32  	%r643, %r642, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r644, %temp}, %fd1033;
	}
	mov.b64 	%fd1033, {%r644, %r643};

BB6_362:
	setp.eq.f32	%p503, %f128, 0f00000000;
	@%p503 bra 	BB6_365;
	bra.uni 	BB6_363;

BB6_365:
	mov.u32 	%r645, 0;
	selp.b32	%r646, %r111, 0, %p139;
	or.b32  	%r647, %r646, 2146435072;
	selp.b32	%r648, %r647, %r646, %p140;
	mov.b64 	%fd1033, {%r645, %r648};
	bra.uni 	BB6_366;

BB6_363:
	@%p498 bra 	BB6_366;

	cvt.rzi.f64.f64	%fd751, %fd643;
	setp.neu.f64	%p505, %fd751, 0d4008000000000000;
	selp.f64	%fd1033, 0dFFF8000000000000, %fd1033, %p505;

BB6_366:
	add.f64 	%fd1034, %fd208, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r649}, %fd1034;
	}
	and.b32  	%r650, %r649, 2146435072;
	setp.ne.s32	%p508, %r650, 2146435072;
	@%p508 bra 	BB6_367;

	setp.gtu.f64	%p509, %fd209, 0d7FF0000000000000;
	@%p509 bra 	BB6_376;

	setp.ne.s32	%p510, %r61, 2146435072;
	@%p510 bra 	BB6_371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r651, %temp}, %fd643;
	}
	setp.eq.s32	%p511, %r651, 0;
	@%p511 bra 	BB6_375;
	bra.uni 	BB6_371;

BB6_375:
	mov.u32 	%r656, 0;
	setp.gt.f64	%p515, %fd209, 0d3FF0000000000000;
	selp.b32	%r657, 2146435072, 0, %p515;
	xor.b32  	%r658, %r657, 2146435072;
	selp.b32	%r659, %r658, %r657, %p140;
	setp.eq.f32	%p516, %f128, 0fBF800000;
	selp.b32	%r660, 1072693248, %r659, %p516;
	mov.b64 	%fd1034, {%r656, %r660};
	bra.uni 	BB6_376;

BB6_367:
	mov.f64 	%fd1034, %fd1033;

BB6_376:
	cvt.f64.f32	%fd984, %f126;
	setp.eq.f32	%p517, %f128, 0f3F800000;
	selp.f64	%fd753, 0d3FF0000000000000, %fd1034, %p517;
	cvt.f64.f32	%fd754, %f274;
	mul.f64 	%fd755, %fd754, %fd753;
	sub.f64 	%fd756, %fd207, %fd755;
	div.rn.f64 	%fd757, %fd45, %fd199;
	mul.f64 	%fd758, %fd757, %fd756;
	mul.f64 	%fd759, %fd984, %fd758;
	div.rn.f32 	%f1531, %f1376, %f114;
	mul.f32 	%f1532, %f1531, %f275;
	cvt.f64.f32	%fd760, %f1532;
	sub.f64 	%fd220, %fd760, %fd759;
	div.rn.f32 	%f276, %f60, %f111;
	div.rn.f32 	%f277, %f61, %f113;
	mov.f64 	%fd1036, %fd68;
	@!%p12 bra 	BB6_378;
	bra.uni 	BB6_377;

BB6_377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r661}, %fd68;
	}
	xor.b32  	%r662, %r661, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r663, %temp}, %fd68;
	}
	mov.b64 	%fd1036, {%r663, %r662};

BB6_378:
	sub.f32 	%f2842, %f3033, %f628;
	setp.eq.f32	%p518, %f2842, 0f00000000;
	@%p518 bra 	BB6_381;
	bra.uni 	BB6_379;

BB6_381:
	mov.u32 	%r664, 0;
	mov.b64 	%fd1036, {%r664, %r87};
	bra.uni 	BB6_382;

BB6_379:
	setp.gt.s32	%p519, %r86, -1;
	@%p519 bra 	BB6_382;

	cvt.rzi.f64.f64	%fd762, %fd640;
	setp.neu.f64	%p520, %fd762, 0d4000000000000000;
	selp.f64	%fd1036, 0dFFF8000000000000, %fd1036, %p520;

BB6_382:
	selp.f64	%fd1037, %fd1036, %fd48, %p175;
	@%p25 bra 	BB6_390;

	setp.ne.s32	%p522, %r55, 2146435072;
	@%p522 bra 	BB6_385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r665, %temp}, %fd640;
	}
	setp.eq.s32	%p523, %r665, 0;
	@%p523 bra 	BB6_389;
	bra.uni 	BB6_385;

BB6_389:
	mov.u32 	%r671, 0;
	mov.b64 	%fd1037, {%r671, %r89};
	bra.uni 	BB6_390;

BB6_385:
	and.b32  	%r666, %r86, 2147483647;
	setp.ne.s32	%p524, %r666, 2146435072;
	@%p524 bra 	BB6_386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r667, %temp}, %fd47;
	}
	setp.ne.s32	%p525, %r667, 0;
	mov.f64 	%fd1037, %fd1036;
	@%p525 bra 	BB6_390;

	selp.b32	%r669, %r58, %r57, %p12;
	mov.u32 	%r670, 0;
	mov.b64 	%fd1037, {%r670, %r669};
	bra.uni 	BB6_390;

BB6_339:
	and.b32  	%r610, %r109, 2147483647;
	setp.ne.s32	%p472, %r610, 2146435072;
	@%p472 bra 	BB6_340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r611, %temp}, %fd141;
	}
	setp.ne.s32	%p473, %r611, 0;
	mov.f64 	%fd1028, %fd1027;
	@%p473 bra 	BB6_344;

	shr.s32 	%r612, %r79, 31;
	and.b32  	%r613, %r612, -2146435072;
	add.s32 	%r614, %r613, 2146435072;
	or.b32  	%r615, %r614, -2147483648;
	selp.b32	%r616, %r615, %r614, %p37;
	mov.u32 	%r617, 0;
	mov.b64 	%fd1028, {%r617, %r616};
	bra.uni 	BB6_344;

BB6_355:
	and.b32  	%r633, %r110, 2147483647;
	setp.ne.s32	%p492, %r633, 2146435072;
	@%p492 bra 	BB6_356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r634, %temp}, %fd194;
	}
	setp.ne.s32	%p493, %r634, 0;
	mov.f64 	%fd1031, %fd1030;
	@%p493 bra 	BB6_360;

	selp.b32	%r635, %r64, %r63, %p38;
	mov.u32 	%r636, 0;
	mov.b64 	%fd1031, {%r636, %r635};
	bra.uni 	BB6_360;

BB6_371:
	and.b32  	%r652, %r111, 2147483647;
	setp.ne.s32	%p512, %r652, 2146435072;
	@%p512 bra 	BB6_372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r653, %temp}, %fd208;
	}
	setp.ne.s32	%p513, %r653, 0;
	mov.f64 	%fd1034, %fd1033;
	@%p513 bra 	BB6_376;

	selp.b32	%r654, %r64, %r63, %p39;
	mov.u32 	%r655, 0;
	mov.b64 	%fd1034, {%r655, %r654};
	bra.uni 	BB6_376;

BB6_386:
	mov.f64 	%fd1037, %fd1036;

BB6_390:
	cvt.f64.f32	%fd230, %f63;
	mov.f64 	%fd1039, %fd69;
	@!%p13 bra 	BB6_392;
	bra.uni 	BB6_391;

BB6_391:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r672}, %fd69;
	}
	xor.b32  	%r673, %r672, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r674, %temp}, %fd69;
	}
	mov.b64 	%fd1039, {%r674, %r673};

BB6_392:
	@%p518 bra 	BB6_395;
	bra.uni 	BB6_393;

BB6_395:
	mov.u32 	%r675, 0;
	selp.b32	%r676, %r86, 0, %p139;
	or.b32  	%r677, %r676, 2146435072;
	selp.b32	%r678, %r677, %r676, %p140;
	mov.b64 	%fd1039, {%r675, %r678};
	bra.uni 	BB6_396;

BB6_393:
	setp.gt.s32	%p527, %r86, -1;
	@%p527 bra 	BB6_396;

	cvt.rzi.f64.f64	%fd765, %fd643;
	setp.neu.f64	%p528, %fd765, 0d4008000000000000;
	selp.f64	%fd1039, 0dFFF8000000000000, %fd1039, %p528;

BB6_396:
	selp.f64	%fd1040, %fd1039, %fd49, %p176;
	@%p26 bra 	BB6_404;

	setp.ne.s32	%p532, %r61, 2146435072;
	@%p532 bra 	BB6_399;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r679, %temp}, %fd643;
	}
	setp.eq.s32	%p533, %r679, 0;
	@%p533 bra 	BB6_403;
	bra.uni 	BB6_399;

BB6_403:
	mov.u32 	%r685, 0;
	mov.b64 	%fd1040, {%r685, %r91};
	bra.uni 	BB6_404;

BB6_399:
	and.b32  	%r680, %r86, 2147483647;
	setp.ne.s32	%p534, %r680, 2146435072;
	@%p534 bra 	BB6_400;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r681, %temp}, %fd47;
	}
	setp.ne.s32	%p535, %r681, 0;
	mov.f64 	%fd1040, %fd1039;
	@%p535 bra 	BB6_404;

	selp.b32	%r683, %r64, %r63, %p13;
	mov.u32 	%r684, 0;
	mov.b64 	%fd1040, {%r684, %r683};
	bra.uni 	BB6_404;

BB6_400:
	mov.f64 	%fd1040, %fd1039;

BB6_404:
	mov.f64 	%fd1042, %fd70;
	@!%p14 bra 	BB6_406;
	bra.uni 	BB6_405;

BB6_405:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r686}, %fd70;
	}
	xor.b32  	%r687, %r686, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r688, %temp}, %fd70;
	}
	mov.b64 	%fd1042, {%r688, %r687};

BB6_406:
	setp.eq.f32	%p536, %f629, 0f00000000;
	@%p536 bra 	BB6_409;
	bra.uni 	BB6_407;

BB6_409:
	mov.u32 	%r689, 0;
	mov.b64 	%fd1042, {%r689, %r93};
	bra.uni 	BB6_410;

BB6_407:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1191}, %fd639;
	}
	setp.gt.s32	%p537, %r1191, -1;
	@%p537 bra 	BB6_410;

	cvt.rzi.f64.f64	%fd768, %fd645;
	setp.neu.f64	%p538, %fd768, 0d4010000000000000;
	selp.f64	%fd1042, 0dFFF8000000000000, %fd1042, %p538;

BB6_410:
	selp.f64	%fd1043, %fd1042, %fd38, %p177;
	@%p27 bra 	BB6_418;

	setp.ne.s32	%p540, %r67, 2146435072;
	@%p540 bra 	BB6_413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r690, %temp}, %fd645;
	}
	setp.eq.s32	%p541, %r690, 0;
	@%p541 bra 	BB6_417;
	bra.uni 	BB6_413;

BB6_417:
	mov.u32 	%r694, 0;
	mov.b64 	%fd1043, {%r694, %r95};
	bra.uni 	BB6_418;

BB6_413:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1192}, %fd639;
	}
	and.b32  	%r691, %r1192, 2147483647;
	setp.ne.s32	%p542, %r691, 2146435072;
	@%p542 bra 	BB6_414;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r692, %temp}, %fd639;
	}
	setp.ne.s32	%p543, %r692, 0;
	mov.f64 	%fd1043, %fd1042;
	@%p543 bra 	BB6_418;

	mov.u32 	%r693, 0;
	mov.b64 	%fd1043, {%r693, %r96};
	bra.uni 	BB6_418;

BB6_414:
	mov.f64 	%fd1043, %fd1042;

BB6_418:
	sub.f32 	%f2843, %f3033, %f628;
	setp.eq.f32	%p544, %f629, 0f3F800000;
	selp.f64	%fd771, 0d3FF0000000000000, %fd1043, %p544;
	setp.eq.f32	%p545, %f2843, 0f3F800000;
	selp.f64	%fd772, 0d3FF0000000000000, %fd1040, %p545;
	mul.f64 	%fd773, %fd37, %fd772;
	div.rn.f64 	%fd774, %fd773, %fd771;
	selp.f64	%fd775, 0d3FF0000000000000, %fd1037, %p545;
	mul.f64 	%fd776, %fd36, %fd775;
	div.rn.f64 	%fd777, %fd776, %fd230;
	add.f64 	%fd778, %fd46, %fd777;
	add.f64 	%fd779, %fd778, %fd774;
	cvt.rn.f32.f64	%f278, %fd779;
	mul.f32 	%f279, %f276, %f278;
	mov.f64 	%fd1045, %fd71;
	@!%p15 bra 	BB6_420;
	bra.uni 	BB6_419;

BB6_419:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r695}, %fd71;
	}
	xor.b32  	%r696, %r695, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r697, %temp}, %fd71;
	}
	mov.b64 	%fd1045, {%r697, %r696};

BB6_420:
	add.f32 	%f2844, %f3033, %f628;
	setp.eq.f32	%p546, %f2844, 0f00000000;
	@%p546 bra 	BB6_423;
	bra.uni 	BB6_421;

BB6_423:
	mov.u32 	%r698, 0;
	mov.b64 	%fd1045, {%r698, %r98};
	bra.uni 	BB6_424;

BB6_421:
	setp.gt.s32	%p547, %r97, -1;
	@%p547 bra 	BB6_424;

	cvt.rzi.f64.f64	%fd781, %fd640;
	setp.neu.f64	%p548, %fd781, 0d4000000000000000;
	selp.f64	%fd1045, 0dFFF8000000000000, %fd1045, %p548;

BB6_424:
	selp.f64	%fd1046, %fd1045, %fd52, %p178;
	@%p28 bra 	BB6_432;

	setp.ne.s32	%p550, %r55, 2146435072;
	@%p550 bra 	BB6_427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r699, %temp}, %fd640;
	}
	setp.eq.s32	%p551, %r699, 0;
	@%p551 bra 	BB6_431;
	bra.uni 	BB6_427;

BB6_431:
	mov.u32 	%r705, 0;
	mov.b64 	%fd1046, {%r705, %r100};
	bra.uni 	BB6_432;

BB6_427:
	and.b32  	%r700, %r97, 2147483647;
	setp.ne.s32	%p552, %r700, 2146435072;
	@%p552 bra 	BB6_428;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r701, %temp}, %fd51;
	}
	setp.ne.s32	%p553, %r701, 0;
	mov.f64 	%fd1046, %fd1045;
	@%p553 bra 	BB6_432;

	selp.b32	%r703, %r58, %r57, %p15;
	mov.u32 	%r704, 0;
	mov.b64 	%fd1046, {%r704, %r703};
	bra.uni 	BB6_432;

BB6_428:
	mov.f64 	%fd1046, %fd1045;

BB6_432:
	add.f32 	%f2845, %f3033, %f628;
	setp.eq.f32	%p554, %f2845, 0f3F800000;
	selp.f64	%fd783, 0d3FF0000000000000, %fd1046, %p554;
	mul.f64 	%fd784, %fd39, %fd783;
	div.rn.f64 	%fd258, %fd784, %fd230;
	mov.f64 	%fd1048, %fd72;
	@!%p16 bra 	BB6_434;
	bra.uni 	BB6_433;

BB6_433:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r706}, %fd72;
	}
	xor.b32  	%r707, %r706, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r708, %temp}, %fd72;
	}
	mov.b64 	%fd1048, {%r708, %r707};

BB6_434:
	@%p546 bra 	BB6_437;
	bra.uni 	BB6_435;

BB6_437:
	mov.u32 	%r709, 0;
	selp.b32	%r710, %r97, 0, %p139;
	or.b32  	%r711, %r710, 2146435072;
	selp.b32	%r712, %r711, %r710, %p140;
	mov.b64 	%fd1048, {%r709, %r712};
	bra.uni 	BB6_438;

BB6_435:
	setp.gt.s32	%p556, %r97, -1;
	@%p556 bra 	BB6_438;

	cvt.rzi.f64.f64	%fd786, %fd643;
	setp.neu.f64	%p557, %fd786, 0d4008000000000000;
	selp.f64	%fd1048, 0dFFF8000000000000, %fd1048, %p557;

BB6_438:
	selp.f64	%fd1049, %fd1048, %fd53, %p179;
	@%p29 bra 	BB6_446;

	setp.ne.s32	%p561, %r61, 2146435072;
	@%p561 bra 	BB6_441;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r713, %temp}, %fd643;
	}
	setp.eq.s32	%p562, %r713, 0;
	@%p562 bra 	BB6_445;
	bra.uni 	BB6_441;

BB6_445:
	mov.u32 	%r719, 0;
	mov.b64 	%fd1049, {%r719, %r102};
	bra.uni 	BB6_446;

BB6_441:
	and.b32  	%r714, %r97, 2147483647;
	setp.ne.s32	%p563, %r714, 2146435072;
	@%p563 bra 	BB6_442;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r715, %temp}, %fd51;
	}
	setp.ne.s32	%p564, %r715, 0;
	mov.f64 	%fd1049, %fd1048;
	@%p564 bra 	BB6_446;

	selp.b32	%r717, %r64, %r63, %p16;
	mov.u32 	%r718, 0;
	mov.b64 	%fd1049, {%r718, %r717};
	bra.uni 	BB6_446;

BB6_442:
	mov.f64 	%fd1049, %fd1048;

BB6_446:
	mov.f64 	%fd1051, %fd70;
	@!%p14 bra 	BB6_448;
	bra.uni 	BB6_447;

BB6_447:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r720}, %fd70;
	}
	xor.b32  	%r721, %r720, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r722, %temp}, %fd70;
	}
	mov.b64 	%fd1051, {%r722, %r721};

BB6_448:
	@%p536 bra 	BB6_451;
	bra.uni 	BB6_449;

BB6_451:
	mov.u32 	%r723, 0;
	mov.b64 	%fd1051, {%r723, %r93};
	bra.uni 	BB6_452;

BB6_449:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1193}, %fd639;
	}
	setp.gt.s32	%p566, %r1193, -1;
	@%p566 bra 	BB6_452;

	cvt.rzi.f64.f64	%fd789, %fd645;
	setp.neu.f64	%p567, %fd789, 0d4010000000000000;
	selp.f64	%fd1051, 0dFFF8000000000000, %fd1051, %p567;

BB6_452:
	selp.f64	%fd1052, %fd1051, %fd38, %p177;
	@%p27 bra 	BB6_460;

	setp.ne.s32	%p569, %r67, 2146435072;
	@%p569 bra 	BB6_455;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r724, %temp}, %fd645;
	}
	setp.eq.s32	%p570, %r724, 0;
	@%p570 bra 	BB6_459;
	bra.uni 	BB6_455;

BB6_459:
	mov.u32 	%r728, 0;
	mov.b64 	%fd1052, {%r728, %r95};
	bra.uni 	BB6_460;

BB6_455:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1194}, %fd639;
	}
	and.b32  	%r725, %r1194, 2147483647;
	setp.ne.s32	%p571, %r725, 2146435072;
	@%p571 bra 	BB6_456;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r726, %temp}, %fd639;
	}
	setp.ne.s32	%p572, %r726, 0;
	mov.f64 	%fd1052, %fd1051;
	@%p572 bra 	BB6_460;

	mov.u32 	%r727, 0;
	mov.b64 	%fd1052, {%r727, %r96};
	bra.uni 	BB6_460;

BB6_456:
	mov.f64 	%fd1052, %fd1051;

BB6_460:
	mov.f32 	%f2851, 0f3FC00000;
	mov.f32 	%f2850, 0f35BFBE8E;
	mov.f32 	%f2849, 0f3F317200;
	mov.f32 	%f2848, 0f3DAAAABD;
	mov.f32 	%f2847, 0f3C4CAF63;
	mov.f32 	%f2846, 0f3B18F0FE;
	selp.f64	%fd792, 0d3FF0000000000000, %fd1052, %p544;
	selp.f64	%fd793, 0d3FF0000000000000, %fd1049, %p554;
	mul.f64 	%fd794, %fd40, %fd793;
	div.rn.f64 	%fd795, %fd794, %fd792;
	add.f64 	%fd796, %fd50, %fd258;
	add.f64 	%fd797, %fd796, %fd795;
	cvt.rn.f32.f64	%f280, %fd797;
	mul.f32 	%f281, %f277, %f280;
	mul.f32 	%f1535, %f275, %f281;
	fma.rn.f32 	%f282, %f249, %f279, %f1535;
	abs.f32 	%f283, %f109;
	setp.lt.f32	%p575, %f283, 0f00800000;
	mul.f32 	%f1536, %f283, 0f4B800000;
	selp.f32	%f1537, 0fC3170000, 0fC2FE0000, %p575;
	selp.f32	%f1538, %f1536, %f283, %p575;
	mov.b32 	 %r729, %f1538;
	and.b32  	%r730, %r729, 8388607;
	or.b32  	%r731, %r730, 1065353216;
	mov.b32 	 %f1539, %r731;
	shr.u32 	%r732, %r729, 23;
	cvt.rn.f32.u32	%f1540, %r732;
	add.f32 	%f1541, %f1537, %f1540;
	setp.gt.f32	%p576, %f1539, 0f3FB504F3;
	mul.f32 	%f1542, %f1539, 0f3F000000;
	add.f32 	%f1543, %f1541, 0f3F800000;
	selp.f32	%f1544, %f1542, %f1539, %p576;
	selp.f32	%f1545, %f1543, %f1541, %p576;
	add.f32 	%f1546, %f1544, 0fBF800000;
	add.f32 	%f1534, %f1544, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1533,%f1534;
	// inline asm
	add.f32 	%f1547, %f1546, %f1546;
	mul.f32 	%f1548, %f1533, %f1547;
	mul.f32 	%f1549, %f1548, %f1548;
	fma.rn.f32 	%f1552, %f2846, %f1549, %f2847;
	fma.rn.f32 	%f1554, %f1552, %f1549, %f2848;
	mul.rn.f32 	%f1555, %f1554, %f1549;
	mul.rn.f32 	%f1556, %f1555, %f1548;
	sub.f32 	%f1557, %f1546, %f1548;
	neg.f32 	%f1558, %f1548;
	add.f32 	%f1559, %f1557, %f1557;
	fma.rn.f32 	%f1560, %f1558, %f1546, %f1559;
	mul.rn.f32 	%f1561, %f1533, %f1560;
	add.f32 	%f1562, %f1556, %f1548;
	sub.f32 	%f1563, %f1548, %f1562;
	add.f32 	%f1564, %f1556, %f1563;
	add.f32 	%f1565, %f1561, %f1564;
	add.f32 	%f1566, %f1562, %f1565;
	sub.f32 	%f1567, %f1562, %f1566;
	add.f32 	%f1568, %f1565, %f1567;
	mul.rn.f32 	%f1570, %f1545, %f2849;
	mul.rn.f32 	%f1572, %f1545, %f2850;
	add.f32 	%f1573, %f1570, %f1566;
	sub.f32 	%f1574, %f1570, %f1573;
	add.f32 	%f1575, %f1566, %f1574;
	add.f32 	%f1576, %f1568, %f1575;
	add.f32 	%f1577, %f1572, %f1576;
	add.f32 	%f1578, %f1573, %f1577;
	sub.f32 	%f1579, %f1573, %f1578;
	add.f32 	%f1580, %f1577, %f1579;
	mul.rn.f32 	%f1582, %f2851, %f1578;
	neg.f32 	%f1583, %f1582;
	fma.rn.f32 	%f1584, %f2851, %f1578, %f1583;
	fma.rn.f32 	%f1585, %f2851, %f1580, %f1584;
	fma.rn.f32 	%f1587, %f3021, %f1578, %f1585;
	add.rn.f32 	%f1588, %f1582, %f1587;
	neg.f32 	%f1589, %f1588;
	add.rn.f32 	%f1590, %f1582, %f1589;
	add.rn.f32 	%f1591, %f1590, %f1587;
	mov.b32 	 %r733, %f1588;
	setp.eq.s32	%p577, %r733, 1118925336;
	add.s32 	%r734, %r733, -1;
	mov.b32 	 %f1592, %r734;
	add.f32 	%f1593, %f1591, 0f37000000;
	selp.f32	%f1594, %f1592, %f1588, %p577;
	selp.f32	%f284, %f1593, %f1591, %p577;
	mul.f32 	%f1595, %f1594, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1596, %f1595;
	fma.rn.f32 	%f1598, %f1596, %f921, %f1594;
	fma.rn.f32 	%f1600, %f1596, %f923, %f1598;
	mul.f32 	%f1601, %f1600, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1602, %f1601;
	add.f32 	%f1603, %f1596, 0f00000000;
	ex2.approx.f32 	%f1604, %f1603;
	mul.f32 	%f1605, %f1602, %f1604;
	setp.lt.f32	%p578, %f1594, 0fC2D20000;
	selp.f32	%f1606, 0f00000000, %f1605, %p578;
	setp.gt.f32	%p579, %f1594, 0f42D20000;
	selp.f32	%f3014, 0f7F800000, %f1606, %p579;
	setp.eq.f32	%p580, %f3014, 0f7F800000;
	@%p580 bra 	BB6_462;

	fma.rn.f32 	%f3014, %f3014, %f284, %f3014;

BB6_462:
	mov.f32 	%f2857, 0f3F400000;
	cvt.rzi.f32.f32	%f2856, %f2857;
	add.f32 	%f2855, %f2856, %f2856;
	mov.f32 	%f2854, 0f3FC00000;
	sub.f32 	%f2853, %f2854, %f2855;
	abs.f32 	%f2852, %f2853;
	setp.lt.f32	%p581, %f109, 0f00000000;
	setp.eq.f32	%p582, %f2852, 0f3F800000;
	and.pred  	%p40, %p581, %p582;
	mov.b32 	 %r735, %f3014;
	xor.b32  	%r736, %r735, -2147483648;
	mov.b32 	 %f1607, %r736;
	selp.f32	%f3016, %f1607, %f3014, %p40;
	setp.eq.f32	%p583, %f109, 0f00000000;
	@%p583 bra 	BB6_465;
	bra.uni 	BB6_463;

BB6_465:
	add.f32 	%f1610, %f109, %f109;
	selp.f32	%f3016, %f1610, 0f00000000, %p582;
	bra.uni 	BB6_466;

BB6_463:
	setp.geu.f32	%p584, %f109, 0f00000000;
	@%p584 bra 	BB6_466;

	mov.f32 	%f2911, 0f3FC00000;
	cvt.rzi.f32.f32	%f1609, %f2911;
	setp.neu.f32	%p585, %f1609, 0f3FC00000;
	selp.f32	%f3016, 0f7FFFFFFF, %f3016, %p585;

BB6_466:
	add.f32 	%f1611, %f283, 0f3FC00000;
	mov.b32 	 %r737, %f1611;
	setp.lt.s32	%p587, %r737, 2139095040;
	@%p587 bra 	BB6_471;

	setp.gtu.f32	%p588, %f283, 0f7F800000;
	@%p588 bra 	BB6_470;
	bra.uni 	BB6_468;

BB6_470:
	add.f32 	%f3016, %f109, 0f3FC00000;
	bra.uni 	BB6_471;

BB6_468:
	setp.neu.f32	%p589, %f283, 0f7F800000;
	@%p589 bra 	BB6_471;

	selp.f32	%f3016, 0fFF800000, 0f7F800000, %p40;

BB6_471:
	mov.f32 	%f2863, 0f3FC00000;
	mov.f32 	%f2862, 0f35BFBE8E;
	mov.f32 	%f2861, 0f3F317200;
	mov.f32 	%f2860, 0f3DAAAABD;
	mov.f32 	%f2859, 0f3C4CAF63;
	mov.f32 	%f2858, 0f3B18F0FE;
	setp.eq.f32	%p590, %f109, 0f3F800000;
	selp.f32	%f1614, 0f3F800000, %f3016, %p590;
	div.rn.f32 	%f295, %f64, %f1614;
	abs.f32 	%f296, %f110;
	setp.lt.f32	%p591, %f296, 0f00800000;
	mul.f32 	%f1615, %f296, 0f4B800000;
	selp.f32	%f1616, 0fC3170000, 0fC2FE0000, %p591;
	selp.f32	%f1617, %f1615, %f296, %p591;
	mov.b32 	 %r738, %f1617;
	and.b32  	%r739, %r738, 8388607;
	or.b32  	%r740, %r739, 1065353216;
	mov.b32 	 %f1618, %r740;
	shr.u32 	%r741, %r738, 23;
	cvt.rn.f32.u32	%f1619, %r741;
	add.f32 	%f1620, %f1616, %f1619;
	setp.gt.f32	%p592, %f1618, 0f3FB504F3;
	mul.f32 	%f1621, %f1618, 0f3F000000;
	add.f32 	%f1622, %f1620, 0f3F800000;
	selp.f32	%f1623, %f1621, %f1618, %p592;
	selp.f32	%f1624, %f1622, %f1620, %p592;
	add.f32 	%f1625, %f1623, 0fBF800000;
	add.f32 	%f1613, %f1623, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1612,%f1613;
	// inline asm
	add.f32 	%f1626, %f1625, %f1625;
	mul.f32 	%f1627, %f1612, %f1626;
	mul.f32 	%f1628, %f1627, %f1627;
	fma.rn.f32 	%f1631, %f2858, %f1628, %f2859;
	fma.rn.f32 	%f1633, %f1631, %f1628, %f2860;
	mul.rn.f32 	%f1634, %f1633, %f1628;
	mul.rn.f32 	%f1635, %f1634, %f1627;
	sub.f32 	%f1636, %f1625, %f1627;
	neg.f32 	%f1637, %f1627;
	add.f32 	%f1638, %f1636, %f1636;
	fma.rn.f32 	%f1639, %f1637, %f1625, %f1638;
	mul.rn.f32 	%f1640, %f1612, %f1639;
	add.f32 	%f1641, %f1635, %f1627;
	sub.f32 	%f1642, %f1627, %f1641;
	add.f32 	%f1643, %f1635, %f1642;
	add.f32 	%f1644, %f1640, %f1643;
	add.f32 	%f1645, %f1641, %f1644;
	sub.f32 	%f1646, %f1641, %f1645;
	add.f32 	%f1647, %f1644, %f1646;
	mul.rn.f32 	%f1649, %f1624, %f2861;
	mul.rn.f32 	%f1651, %f1624, %f2862;
	add.f32 	%f1652, %f1649, %f1645;
	sub.f32 	%f1653, %f1649, %f1652;
	add.f32 	%f1654, %f1645, %f1653;
	add.f32 	%f1655, %f1647, %f1654;
	add.f32 	%f1656, %f1651, %f1655;
	add.f32 	%f1657, %f1652, %f1656;
	sub.f32 	%f1658, %f1652, %f1657;
	add.f32 	%f1659, %f1656, %f1658;
	mul.rn.f32 	%f1661, %f2863, %f1657;
	neg.f32 	%f1662, %f1661;
	fma.rn.f32 	%f1663, %f2863, %f1657, %f1662;
	fma.rn.f32 	%f1664, %f2863, %f1659, %f1663;
	fma.rn.f32 	%f1666, %f3021, %f1657, %f1664;
	add.rn.f32 	%f1667, %f1661, %f1666;
	neg.f32 	%f1668, %f1667;
	add.rn.f32 	%f1669, %f1661, %f1668;
	add.rn.f32 	%f1670, %f1669, %f1666;
	mov.b32 	 %r742, %f1667;
	setp.eq.s32	%p593, %r742, 1118925336;
	add.s32 	%r743, %r742, -1;
	mov.b32 	 %f1671, %r743;
	add.f32 	%f1672, %f1670, 0f37000000;
	selp.f32	%f1673, %f1671, %f1667, %p593;
	selp.f32	%f297, %f1672, %f1670, %p593;
	mul.f32 	%f1674, %f1673, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1675, %f1674;
	fma.rn.f32 	%f1677, %f1675, %f921, %f1673;
	fma.rn.f32 	%f1679, %f1675, %f923, %f1677;
	mul.f32 	%f1680, %f1679, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1681, %f1680;
	add.f32 	%f1682, %f1675, 0f00000000;
	ex2.approx.f32 	%f1683, %f1682;
	mul.f32 	%f1684, %f1681, %f1683;
	setp.lt.f32	%p594, %f1673, 0fC2D20000;
	selp.f32	%f1685, 0f00000000, %f1684, %p594;
	setp.gt.f32	%p595, %f1673, 0f42D20000;
	selp.f32	%f3017, 0f7F800000, %f1685, %p595;
	setp.eq.f32	%p596, %f3017, 0f7F800000;
	@%p596 bra 	BB6_473;

	fma.rn.f32 	%f3017, %f3017, %f297, %f3017;

BB6_473:
	setp.lt.f32	%p597, %f110, 0f00000000;
	and.pred  	%p41, %p597, %p582;
	mov.b32 	 %r744, %f3017;
	xor.b32  	%r745, %r744, -2147483648;
	mov.b32 	 %f1686, %r745;
	selp.f32	%f3019, %f1686, %f3017, %p41;
	setp.eq.f32	%p599, %f110, 0f00000000;
	@%p599 bra 	BB6_476;
	bra.uni 	BB6_474;

BB6_476:
	add.f32 	%f1689, %f110, %f110;
	selp.f32	%f3019, %f1689, 0f00000000, %p582;
	bra.uni 	BB6_477;

BB6_474:
	setp.geu.f32	%p600, %f110, 0f00000000;
	@%p600 bra 	BB6_477;

	mov.f32 	%f2910, 0f3FC00000;
	cvt.rzi.f32.f32	%f1688, %f2910;
	setp.neu.f32	%p601, %f1688, 0f3FC00000;
	selp.f32	%f3019, 0f7FFFFFFF, %f3019, %p601;

BB6_477:
	add.f32 	%f1690, %f296, 0f3FC00000;
	mov.b32 	 %r746, %f1690;
	setp.lt.s32	%p603, %r746, 2139095040;
	@%p603 bra 	BB6_482;

	setp.gtu.f32	%p604, %f296, 0f7F800000;
	@%p604 bra 	BB6_481;
	bra.uni 	BB6_479;

BB6_481:
	add.f32 	%f3019, %f110, 0f3FC00000;
	bra.uni 	BB6_482;

BB6_479:
	setp.neu.f32	%p605, %f296, 0f7F800000;
	@%p605 bra 	BB6_482;

	selp.f32	%f3019, 0fFF800000, 0f7F800000, %p41;

BB6_482:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1197}, %fd640;
	}
	bfe.u32 	%r1196, %r1197, 20, 11;
	add.s32 	%r1195, %r1196, -1012;
	mov.u64 	%rd120, 4611686018427387904;
	shl.b64 	%rd119, %rd120, %r1195;
	setp.eq.f32	%p606, %f110, 0f3F800000;
	selp.f32	%f308, 0f3F800000, %f3019, %p606;
	cvt.f64.f32	%fd277, %f278;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd277;
	}
	abs.f64 	%fd278, %fd277;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd278;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1054, [retval0+0];
	
	//{
	}// Callseq End 116
	setp.gt.s32	%p607, %r112, -1;
	setp.lt.s32	%p608, %r112, 0;
	setp.ne.s64	%p609, %rd119, -9223372036854775808;
	and.pred  	%p42, %p608, %p133;
	or.pred  	%p611, %p607, %p609;
	@%p611 bra 	BB6_484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r747}, %fd1054;
	}
	xor.b32  	%r748, %r747, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r749, %temp}, %fd1054;
	}
	mov.b64 	%fd1054, {%r749, %r748};

BB6_484:
	setp.eq.f32	%p612, %f278, 0f00000000;
	@%p612 bra 	BB6_487;
	bra.uni 	BB6_485;

BB6_487:
	mov.u32 	%r750, 0;
	selp.b32	%r751, %r112, 0, %p133;
	or.b32  	%r752, %r751, 2146435072;
	selp.b32	%r753, %r752, %r751, %p135;
	mov.b64 	%fd1054, {%r750, %r753};
	bra.uni 	BB6_488;

BB6_485:
	@%p607 bra 	BB6_488;

	cvt.rzi.f64.f64	%fd800, %fd640;
	setp.neu.f64	%p614, %fd800, 0d4000000000000000;
	selp.f64	%fd1054, 0dFFF8000000000000, %fd1054, %p614;

BB6_488:
	add.f64 	%fd1055, %fd277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r754}, %fd1055;
	}
	and.b32  	%r755, %r754, 2146435072;
	setp.ne.s32	%p617, %r755, 2146435072;
	@%p617 bra 	BB6_489;

	setp.gtu.f64	%p618, %fd278, 0d7FF0000000000000;
	@%p618 bra 	BB6_498;

	setp.ne.s32	%p619, %r55, 2146435072;
	@%p619 bra 	BB6_493;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r756, %temp}, %fd640;
	}
	setp.eq.s32	%p620, %r756, 0;
	@%p620 bra 	BB6_497;
	bra.uni 	BB6_493;

BB6_497:
	mov.u32 	%r761, 0;
	setp.gt.f64	%p624, %fd278, 0d3FF0000000000000;
	selp.b32	%r762, 2146435072, 0, %p624;
	xor.b32  	%r763, %r762, 2146435072;
	selp.b32	%r764, %r763, %r762, %p135;
	setp.eq.f32	%p625, %f278, 0fBF800000;
	selp.b32	%r765, 1072693248, %r764, %p625;
	mov.b64 	%fd1055, {%r761, %r765};
	bra.uni 	BB6_498;

BB6_489:
	mov.f64 	%fd1055, %fd1054;

BB6_498:
	setp.eq.f32	%p626, %f278, 0f3F800000;
	selp.f64	%fd802, 0d3FF0000000000000, %fd1055, %p626;
	cvt.f64.f32	%fd803, %f295;
	mul.f64 	%fd289, %fd803, %fd802;
	mov.f64 	%fd1057, %fd68;
	@!%p12 bra 	BB6_500;
	bra.uni 	BB6_499;

BB6_499:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r766}, %fd68;
	}
	xor.b32  	%r767, %r766, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r768, %temp}, %fd68;
	}
	mov.b64 	%fd1057, {%r768, %r767};

BB6_500:
	@%p518 bra 	BB6_503;
	bra.uni 	BB6_501;

BB6_503:
	mov.u32 	%r769, 0;
	mov.b64 	%fd1057, {%r769, %r87};
	bra.uni 	BB6_504;

BB6_501:
	setp.gt.s32	%p628, %r86, -1;
	@%p628 bra 	BB6_504;

	cvt.rzi.f64.f64	%fd805, %fd640;
	setp.neu.f64	%p629, %fd805, 0d4000000000000000;
	selp.f64	%fd1057, 0dFFF8000000000000, %fd1057, %p629;

BB6_504:
	selp.f64	%fd1058, %fd1057, %fd48, %p175;
	@%p25 bra 	BB6_512;

	setp.ne.s32	%p631, %r55, 2146435072;
	@%p631 bra 	BB6_507;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r770, %temp}, %fd640;
	}
	setp.eq.s32	%p632, %r770, 0;
	@%p632 bra 	BB6_511;
	bra.uni 	BB6_507;

BB6_511:
	mov.u32 	%r776, 0;
	mov.b64 	%fd1058, {%r776, %r89};
	bra.uni 	BB6_512;

BB6_507:
	and.b32  	%r771, %r86, 2147483647;
	setp.ne.s32	%p633, %r771, 2146435072;
	@%p633 bra 	BB6_508;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r772, %temp}, %fd47;
	}
	setp.ne.s32	%p634, %r772, 0;
	mov.f64 	%fd1058, %fd1057;
	@%p634 bra 	BB6_512;

	selp.b32	%r774, %r58, %r57, %p12;
	mov.u32 	%r775, 0;
	mov.b64 	%fd1058, {%r775, %r774};
	bra.uni 	BB6_512;

BB6_493:
	and.b32  	%r757, %r112, 2147483647;
	setp.ne.s32	%p621, %r757, 2146435072;
	@%p621 bra 	BB6_494;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r758, %temp}, %fd277;
	}
	setp.ne.s32	%p622, %r758, 0;
	mov.f64 	%fd1055, %fd1054;
	@%p622 bra 	BB6_498;

	selp.b32	%r759, %r58, %r57, %p42;
	mov.u32 	%r760, 0;
	mov.b64 	%fd1055, {%r760, %r759};
	bra.uni 	BB6_498;

BB6_508:
	mov.f64 	%fd1058, %fd1057;

BB6_512:
	mov.f64 	%fd1060, %fd70;
	@!%p14 bra 	BB6_514;
	bra.uni 	BB6_513;

BB6_513:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r777}, %fd70;
	}
	xor.b32  	%r778, %r777, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r779, %temp}, %fd70;
	}
	mov.b64 	%fd1060, {%r779, %r778};

BB6_514:
	@%p536 bra 	BB6_517;
	bra.uni 	BB6_515;

BB6_517:
	mov.u32 	%r780, 0;
	mov.b64 	%fd1060, {%r780, %r93};
	bra.uni 	BB6_518;

BB6_515:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1198}, %fd639;
	}
	setp.gt.s32	%p636, %r1198, -1;
	@%p636 bra 	BB6_518;

	cvt.rzi.f64.f64	%fd808, %fd645;
	setp.neu.f64	%p637, %fd808, 0d4010000000000000;
	selp.f64	%fd1060, 0dFFF8000000000000, %fd1060, %p637;

BB6_518:
	selp.f64	%fd1061, %fd1060, %fd38, %p177;
	@%p27 bra 	BB6_526;

	setp.ne.s32	%p639, %r67, 2146435072;
	@%p639 bra 	BB6_521;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r781, %temp}, %fd645;
	}
	setp.eq.s32	%p640, %r781, 0;
	@%p640 bra 	BB6_525;
	bra.uni 	BB6_521;

BB6_525:
	mov.u32 	%r785, 0;
	mov.b64 	%fd1061, {%r785, %r95};
	bra.uni 	BB6_526;

BB6_521:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1199}, %fd639;
	}
	and.b32  	%r782, %r1199, 2147483647;
	setp.ne.s32	%p641, %r782, 2146435072;
	@%p641 bra 	BB6_522;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r783, %temp}, %fd639;
	}
	setp.ne.s32	%p642, %r783, 0;
	mov.f64 	%fd1061, %fd1060;
	@%p642 bra 	BB6_526;

	mov.u32 	%r784, 0;
	mov.b64 	%fd1061, {%r784, %r96};
	bra.uni 	BB6_526;

BB6_522:
	mov.f64 	%fd1061, %fd1060;

BB6_526:
	selp.f64	%fd811, 0d3FF0000000000000, %fd1061, %p544;
	selp.f64	%fd812, 0d3FF0000000000000, %fd1058, %p545;
	mul.f64 	%fd813, %fd41, %fd812;
	div.rn.f64 	%fd814, %fd813, %fd811;
	add.f64 	%fd815, %fd54, %fd814;
	cvt.rn.f32.f64	%f1691, %fd815;
	mul.f32 	%f1692, %f276, %f1691;
	cvt.f64.f32	%fd816, %f1692;
	add.f64 	%fd308, %fd289, %fd816;
	cvt.f64.f32	%fd309, %f280;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd309;
	}
	abs.f64 	%fd310, %fd309;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd310;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1063, [retval0+0];
	
	//{
	}// Callseq End 117
	setp.gt.s32	%p645, %r113, -1;
	setp.lt.s32	%p646, %r113, 0;
	and.pred  	%p43, %p646, %p133;
	or.pred  	%p649, %p645, %p609;
	@%p649 bra 	BB6_528;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r786}, %fd1063;
	}
	xor.b32  	%r787, %r786, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r788, %temp}, %fd1063;
	}
	mov.b64 	%fd1063, {%r788, %r787};

BB6_528:
	setp.eq.f32	%p650, %f280, 0f00000000;
	@%p650 bra 	BB6_531;
	bra.uni 	BB6_529;

BB6_531:
	mov.u32 	%r789, 0;
	selp.b32	%r790, %r113, 0, %p133;
	or.b32  	%r791, %r790, 2146435072;
	selp.b32	%r792, %r791, %r790, %p135;
	mov.b64 	%fd1063, {%r789, %r792};
	bra.uni 	BB6_532;

BB6_529:
	@%p645 bra 	BB6_532;

	cvt.rzi.f64.f64	%fd819, %fd640;
	setp.neu.f64	%p652, %fd819, 0d4000000000000000;
	selp.f64	%fd1063, 0dFFF8000000000000, %fd1063, %p652;

BB6_532:
	add.f64 	%fd1064, %fd309, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r793}, %fd1064;
	}
	and.b32  	%r794, %r793, 2146435072;
	setp.ne.s32	%p655, %r794, 2146435072;
	@%p655 bra 	BB6_533;

	setp.gtu.f64	%p656, %fd310, 0d7FF0000000000000;
	@%p656 bra 	BB6_542;

	setp.ne.s32	%p657, %r55, 2146435072;
	@%p657 bra 	BB6_537;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r795, %temp}, %fd640;
	}
	setp.eq.s32	%p658, %r795, 0;
	@%p658 bra 	BB6_541;
	bra.uni 	BB6_537;

BB6_541:
	mov.u32 	%r800, 0;
	setp.gt.f64	%p662, %fd310, 0d3FF0000000000000;
	selp.b32	%r801, 2146435072, 0, %p662;
	xor.b32  	%r802, %r801, 2146435072;
	selp.b32	%r803, %r802, %r801, %p135;
	setp.eq.f32	%p663, %f280, 0fBF800000;
	selp.b32	%r804, 1072693248, %r803, %p663;
	mov.b64 	%fd1064, {%r800, %r804};
	bra.uni 	BB6_542;

BB6_533:
	mov.f64 	%fd1064, %fd1063;

BB6_542:
	setp.eq.f32	%p664, %f280, 0f3F800000;
	selp.f64	%fd821, 0d3FF0000000000000, %fd1064, %p664;
	div.rn.f32 	%f1693, %f65, %f308;
	cvt.f64.f32	%fd822, %f1693;
	mul.f64 	%fd321, %fd822, %fd821;
	mov.f64 	%fd1066, %fd71;
	@!%p15 bra 	BB6_544;
	bra.uni 	BB6_543;

BB6_543:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r805}, %fd71;
	}
	xor.b32  	%r806, %r805, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r807, %temp}, %fd71;
	}
	mov.b64 	%fd1066, {%r807, %r806};

BB6_544:
	@%p546 bra 	BB6_547;
	bra.uni 	BB6_545;

BB6_547:
	mov.u32 	%r808, 0;
	mov.b64 	%fd1066, {%r808, %r98};
	bra.uni 	BB6_548;

BB6_545:
	setp.gt.s32	%p666, %r97, -1;
	@%p666 bra 	BB6_548;

	cvt.rzi.f64.f64	%fd824, %fd640;
	setp.neu.f64	%p667, %fd824, 0d4000000000000000;
	selp.f64	%fd1066, 0dFFF8000000000000, %fd1066, %p667;

BB6_548:
	selp.f64	%fd1067, %fd1066, %fd52, %p178;
	@%p28 bra 	BB6_556;

	setp.ne.s32	%p669, %r55, 2146435072;
	@%p669 bra 	BB6_551;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r809, %temp}, %fd640;
	}
	setp.eq.s32	%p670, %r809, 0;
	@%p670 bra 	BB6_555;
	bra.uni 	BB6_551;

BB6_555:
	mov.u32 	%r815, 0;
	mov.b64 	%fd1067, {%r815, %r100};
	bra.uni 	BB6_556;

BB6_551:
	and.b32  	%r810, %r97, 2147483647;
	setp.ne.s32	%p671, %r810, 2146435072;
	@%p671 bra 	BB6_552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r811, %temp}, %fd51;
	}
	setp.ne.s32	%p672, %r811, 0;
	mov.f64 	%fd1067, %fd1066;
	@%p672 bra 	BB6_556;

	selp.b32	%r813, %r58, %r57, %p15;
	mov.u32 	%r814, 0;
	mov.b64 	%fd1067, {%r814, %r813};
	bra.uni 	BB6_556;

BB6_537:
	and.b32  	%r796, %r113, 2147483647;
	setp.ne.s32	%p659, %r796, 2146435072;
	@%p659 bra 	BB6_538;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r797, %temp}, %fd309;
	}
	setp.ne.s32	%p660, %r797, 0;
	mov.f64 	%fd1064, %fd1063;
	@%p660 bra 	BB6_542;

	selp.b32	%r798, %r58, %r57, %p43;
	mov.u32 	%r799, 0;
	mov.b64 	%fd1064, {%r799, %r798};
	bra.uni 	BB6_542;

BB6_552:
	mov.f64 	%fd1067, %fd1066;

BB6_556:
	mov.f64 	%fd1069, %fd70;
	@!%p14 bra 	BB6_558;
	bra.uni 	BB6_557;

BB6_557:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r816}, %fd70;
	}
	xor.b32  	%r817, %r816, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r818, %temp}, %fd70;
	}
	mov.b64 	%fd1069, {%r818, %r817};

BB6_558:
	@%p536 bra 	BB6_561;
	bra.uni 	BB6_559;

BB6_561:
	mov.u32 	%r819, 0;
	mov.b64 	%fd1069, {%r819, %r93};
	bra.uni 	BB6_562;

BB6_559:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1200}, %fd639;
	}
	setp.gt.s32	%p674, %r1200, -1;
	@%p674 bra 	BB6_562;

	cvt.rzi.f64.f64	%fd827, %fd645;
	setp.neu.f64	%p675, %fd827, 0d4010000000000000;
	selp.f64	%fd1069, 0dFFF8000000000000, %fd1069, %p675;

BB6_562:
	selp.f64	%fd1070, %fd1069, %fd38, %p177;
	@%p27 bra 	BB6_570;

	setp.ne.s32	%p677, %r67, 2146435072;
	@%p677 bra 	BB6_565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r820, %temp}, %fd645;
	}
	setp.eq.s32	%p678, %r820, 0;
	@%p678 bra 	BB6_569;
	bra.uni 	BB6_565;

BB6_569:
	mov.u32 	%r824, 0;
	mov.b64 	%fd1070, {%r824, %r95};
	bra.uni 	BB6_570;

BB6_565:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1201}, %fd639;
	}
	and.b32  	%r821, %r1201, 2147483647;
	setp.ne.s32	%p679, %r821, 2146435072;
	@%p679 bra 	BB6_566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r822, %temp}, %fd639;
	}
	setp.ne.s32	%p680, %r822, 0;
	mov.f64 	%fd1070, %fd1069;
	@%p680 bra 	BB6_570;

	mov.u32 	%r823, 0;
	mov.b64 	%fd1070, {%r823, %r96};
	bra.uni 	BB6_570;

BB6_566:
	mov.f64 	%fd1070, %fd1069;

BB6_570:
	cvt.rn.f32.s32	%f2865, %r1233;
	cvt.rn.f32.s32	%f2864, %r1234;
	selp.f64	%fd830, 0d3FF0000000000000, %fd1070, %p544;
	selp.f64	%fd831, 0d3FF0000000000000, %fd1067, %p554;
	mul.f64 	%fd832, %fd42, %fd831;
	div.rn.f64 	%fd833, %fd832, %fd830;
	add.f64 	%fd834, %fd55, %fd833;
	cvt.rn.f32.f64	%f1695, %fd834;
	mul.f32 	%f1696, %f277, %f1695;
	cvt.f64.f32	%fd835, %f1696;
	add.f64 	%fd836, %fd321, %fd835;
	cvt.rn.f32.f64	%f1697, %fd836;
	mul.f32 	%f1698, %f279, %f279;
	cvt.rn.f32.f64	%f1699, %fd308;
	mul.f32 	%f1700, %f249, %f1699;
	fma.rn.f32 	%f1701, %f250, %f1698, %f1700;
	mul.f32 	%f1702, %f281, %f281;
	cvt.rn.f32.f64	%f1703, %fd220;
	fma.rn.f32 	%f1704, %f1703, %f1702, %f1701;
	fma.rn.f32 	%f309, %f275, %f1697, %f1704;
	mul.f32 	%f1705, %f126, %f3035;
	fma.rn.f32 	%f310, %f141, %f1705, %f2952;
	mad.lo.s32 	%r825, %r1234, %r199, %r1233;
	add.s32 	%r826, %r825, %r7;
	mul.wide.s32 	%rd88, %r826, 4;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.f32 	%f311, [%rd89];
	add.f32 	%f1706, %f2864, %f97;
	fma.rn.f32 	%f1707, %f69, %f1706, %f98;
	add.f32 	%f1708, %f2865, %f1707;
	cvt.rzi.s32.f32	%r827, %f1708;
	mul.wide.s32 	%rd91, %r827, 4;
	add.s64 	%rd92, %rd90, %rd91;
	ld.global.f32 	%f3032, [%rd92];
	mul.f32 	%f313, %f126, %f141;
	setp.leu.f32	%p683, %f310, 0f3C23D70A;
	mov.f32 	%f3020, %f3021;
	@%p683 bra 	BB6_572;

	sub.f32 	%f1709, %f311, %f310;
	add.f32 	%f1710, %f310, %f3032;
	div.rn.f32 	%f3020, %f1709, %f1710;

BB6_572:
	@%p683 bra 	BB6_590;

	add.f32 	%f316, %f310, %f3032;
	cvt.f64.f32	%fd340, %f316;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd340;
	}
	abs.f64 	%fd341, %fd340;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd341;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1072, [retval0+0];
	
	//{
	}// Callseq End 118
	setp.gt.s32	%p687, %r114, -1;
	setp.lt.s32	%p688, %r114, 0;
	and.pred  	%p44, %p688, %p133;
	or.pred  	%p689, %p687, %p609;
	@%p689 bra 	BB6_575;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r828}, %fd1072;
	}
	xor.b32  	%r829, %r828, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r830, %temp}, %fd1072;
	}
	mov.b64 	%fd1072, {%r830, %r829};

BB6_575:
	setp.eq.f32	%p690, %f316, 0f00000000;
	@%p690 bra 	BB6_578;
	bra.uni 	BB6_576;

BB6_578:
	mov.u32 	%r831, 0;
	selp.b32	%r832, %r114, 0, %p133;
	or.b32  	%r833, %r832, 2146435072;
	selp.b32	%r834, %r833, %r832, %p135;
	mov.b64 	%fd1072, {%r831, %r834};
	bra.uni 	BB6_579;

BB6_576:
	@%p687 bra 	BB6_579;

	cvt.rzi.f64.f64	%fd839, %fd640;
	setp.neu.f64	%p692, %fd839, 0d4000000000000000;
	selp.f64	%fd1072, 0dFFF8000000000000, %fd1072, %p692;

BB6_579:
	add.f64 	%fd1073, %fd340, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd1073;
	}
	and.b32  	%r836, %r835, 2146435072;
	setp.ne.s32	%p695, %r836, 2146435072;
	@%p695 bra 	BB6_580;

	setp.gtu.f64	%p696, %fd341, 0d7FF0000000000000;
	@%p696 bra 	BB6_589;

	setp.ne.s32	%p697, %r55, 2146435072;
	@%p697 bra 	BB6_584;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r837, %temp}, %fd640;
	}
	setp.eq.s32	%p698, %r837, 0;
	@%p698 bra 	BB6_588;
	bra.uni 	BB6_584;

BB6_588:
	mov.u32 	%r842, 0;
	setp.gt.f64	%p702, %fd341, 0d3FF0000000000000;
	selp.b32	%r843, 2146435072, 0, %p702;
	xor.b32  	%r844, %r843, 2146435072;
	selp.b32	%r845, %r844, %r843, %p135;
	setp.eq.f32	%p703, %f316, 0fBF800000;
	selp.b32	%r846, 1072693248, %r845, %p703;
	mov.b64 	%fd1073, {%r842, %r846};
	bra.uni 	BB6_589;

BB6_580:
	mov.f64 	%fd1073, %fd1072;

BB6_589:
	setp.eq.f32	%p704, %f316, 0f3F800000;
	selp.f64	%fd841, 0d3FF0000000000000, %fd1073, %p704;
	add.f32 	%f1712, %f311, %f3032;
	cvt.f64.f32	%fd842, %f1712;
	div.rn.f64 	%fd843, %fd842, %fd841;
	cvt.rn.f32.f64	%f3021, %fd843;

BB6_590:
	mov.f32 	%f1713, 0f47C35000;
	min.f32 	%f1714, %f3021, %f1713;
	cvt.f64.f32	%fd352, %f1714;
	min.f32 	%f319, %f3020, %f1713;
	fma.rn.f32 	%f2980, %f319, %f181, %f2980;
	cvt.f64.f32	%fd353, %f181;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd353;
	}
	abs.f64 	%fd354, %fd353;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd354;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1075, [retval0+0];
	
	//{
	}// Callseq End 119
	setp.gt.s32	%p705, %r115, -1;
	setp.lt.s32	%p706, %r115, 0;
	and.pred  	%p45, %p706, %p133;
	or.pred  	%p709, %p705, %p609;
	@%p709 bra 	BB6_592;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r847}, %fd1075;
	}
	xor.b32  	%r848, %r847, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r849, %temp}, %fd1075;
	}
	mov.b64 	%fd1075, {%r849, %r848};

BB6_592:
	setp.eq.f32	%p710, %f181, 0f00000000;
	@%p710 bra 	BB6_595;
	bra.uni 	BB6_593;

BB6_595:
	mov.u32 	%r850, 0;
	selp.b32	%r851, %r115, 0, %p133;
	or.b32  	%r852, %r851, 2146435072;
	selp.b32	%r853, %r852, %r851, %p135;
	mov.b64 	%fd1075, {%r850, %r853};
	bra.uni 	BB6_596;

BB6_593:
	@%p705 bra 	BB6_596;

	cvt.rzi.f64.f64	%fd846, %fd640;
	setp.neu.f64	%p712, %fd846, 0d4000000000000000;
	selp.f64	%fd1075, 0dFFF8000000000000, %fd1075, %p712;

BB6_596:
	add.f64 	%fd1076, %fd353, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r854}, %fd1076;
	}
	and.b32  	%r855, %r854, 2146435072;
	setp.ne.s32	%p715, %r855, 2146435072;
	@%p715 bra 	BB6_597;

	setp.gtu.f64	%p716, %fd354, 0d7FF0000000000000;
	@%p716 bra 	BB6_606;

	setp.ne.s32	%p717, %r55, 2146435072;
	@%p717 bra 	BB6_601;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r856, %temp}, %fd640;
	}
	setp.eq.s32	%p718, %r856, 0;
	@%p718 bra 	BB6_605;
	bra.uni 	BB6_601;

BB6_605:
	mov.u32 	%r861, 0;
	setp.gt.f64	%p722, %fd354, 0d3FF0000000000000;
	selp.b32	%r862, 2146435072, 0, %p722;
	xor.b32  	%r863, %r862, 2146435072;
	selp.b32	%r864, %r863, %r862, %p135;
	setp.eq.f32	%p723, %f181, 0fBF800000;
	selp.b32	%r865, 1072693248, %r864, %p723;
	mov.b64 	%fd1076, {%r861, %r865};
	bra.uni 	BB6_606;

BB6_597:
	mov.f64 	%fd1076, %fd1075;

BB6_606:
	setp.eq.f32	%p724, %f181, 0f3F800000;
	selp.f64	%fd848, 0d3FF0000000000000, %fd1076, %p724;
	mul.f64 	%fd849, %fd352, %fd848;
	mul.f32 	%f1715, %f319, %f182;
	cvt.f64.f32	%fd850, %f1715;
	sub.f64 	%fd851, %fd850, %fd849;
	cvt.f64.f32	%fd852, %f2985;
	add.f64 	%fd853, %fd852, %fd851;
	cvt.rn.f32.f64	%f2985, %fd853;
	fma.rn.f32 	%f2979, %f319, %f223, %f2979;
	cvt.f64.f32	%fd365, %f223;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd365;
	}
	abs.f64 	%fd366, %fd365;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd366;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1078, [retval0+0];
	
	//{
	}// Callseq End 120
	setp.gt.s32	%p725, %r116, -1;
	setp.lt.s32	%p726, %r116, 0;
	and.pred  	%p46, %p726, %p133;
	or.pred  	%p729, %p725, %p609;
	@%p729 bra 	BB6_608;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r866}, %fd1078;
	}
	xor.b32  	%r867, %r866, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r868, %temp}, %fd1078;
	}
	mov.b64 	%fd1078, {%r868, %r867};

BB6_608:
	setp.eq.f32	%p730, %f223, 0f00000000;
	@%p730 bra 	BB6_611;
	bra.uni 	BB6_609;

BB6_611:
	mov.u32 	%r869, 0;
	selp.b32	%r870, %r116, 0, %p133;
	or.b32  	%r871, %r870, 2146435072;
	selp.b32	%r872, %r871, %r870, %p135;
	mov.b64 	%fd1078, {%r869, %r872};
	bra.uni 	BB6_612;

BB6_609:
	@%p725 bra 	BB6_612;

	cvt.rzi.f64.f64	%fd856, %fd640;
	setp.neu.f64	%p732, %fd856, 0d4000000000000000;
	selp.f64	%fd1078, 0dFFF8000000000000, %fd1078, %p732;

BB6_612:
	add.f64 	%fd1079, %fd365, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r873}, %fd1079;
	}
	and.b32  	%r874, %r873, 2146435072;
	setp.ne.s32	%p735, %r874, 2146435072;
	@%p735 bra 	BB6_613;

	setp.gtu.f64	%p736, %fd366, 0d7FF0000000000000;
	@%p736 bra 	BB6_622;

	setp.ne.s32	%p737, %r55, 2146435072;
	@%p737 bra 	BB6_617;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r875, %temp}, %fd640;
	}
	setp.eq.s32	%p738, %r875, 0;
	@%p738 bra 	BB6_621;
	bra.uni 	BB6_617;

BB6_621:
	mov.u32 	%r880, 0;
	setp.gt.f64	%p742, %fd366, 0d3FF0000000000000;
	selp.b32	%r881, 2146435072, 0, %p742;
	xor.b32  	%r882, %r881, 2146435072;
	selp.b32	%r883, %r882, %r881, %p135;
	setp.eq.f32	%p743, %f223, 0fBF800000;
	selp.b32	%r884, 1072693248, %r883, %p743;
	mov.b64 	%fd1079, {%r880, %r884};
	bra.uni 	BB6_622;

BB6_613:
	mov.f64 	%fd1079, %fd1078;

BB6_622:
	setp.eq.f32	%p744, %f223, 0f3F800000;
	selp.f64	%fd858, 0d3FF0000000000000, %fd1079, %p744;
	mul.f64 	%fd859, %fd352, %fd858;
	mul.f32 	%f1716, %f319, %f224;
	cvt.f64.f32	%fd860, %f1716;
	sub.f64 	%fd861, %fd860, %fd859;
	cvt.f64.f32	%fd862, %f2984;
	add.f64 	%fd863, %fd862, %fd861;
	cvt.rn.f32.f64	%f2984, %fd863;
	fma.rn.f32 	%f2978, %f319, %f313, %f2978;
	cvt.f64.f32	%fd377, %f313;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd377;
	}
	abs.f64 	%fd378, %fd377;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd378;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1081, [retval0+0];
	
	//{
	}// Callseq End 121
	setp.gt.s32	%p745, %r117, -1;
	setp.lt.s32	%p746, %r117, 0;
	and.pred  	%p47, %p746, %p133;
	or.pred  	%p749, %p745, %p609;
	@%p749 bra 	BB6_624;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r885}, %fd1081;
	}
	xor.b32  	%r886, %r885, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r887, %temp}, %fd1081;
	}
	mov.b64 	%fd1081, {%r887, %r886};

BB6_624:
	setp.eq.f32	%p750, %f313, 0f00000000;
	@%p750 bra 	BB6_627;
	bra.uni 	BB6_625;

BB6_627:
	mov.u32 	%r888, 0;
	selp.b32	%r889, %r117, 0, %p133;
	or.b32  	%r890, %r889, 2146435072;
	selp.b32	%r891, %r890, %r889, %p135;
	mov.b64 	%fd1081, {%r888, %r891};
	bra.uni 	BB6_628;

BB6_625:
	@%p745 bra 	BB6_628;

	cvt.rzi.f64.f64	%fd866, %fd640;
	setp.neu.f64	%p752, %fd866, 0d4000000000000000;
	selp.f64	%fd1081, 0dFFF8000000000000, %fd1081, %p752;

BB6_628:
	add.f64 	%fd1082, %fd377, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r892}, %fd1082;
	}
	and.b32  	%r893, %r892, 2146435072;
	setp.ne.s32	%p755, %r893, 2146435072;
	@%p755 bra 	BB6_629;

	setp.gtu.f64	%p756, %fd378, 0d7FF0000000000000;
	@%p756 bra 	BB6_638;

	setp.ne.s32	%p757, %r55, 2146435072;
	@%p757 bra 	BB6_633;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r894, %temp}, %fd640;
	}
	setp.eq.s32	%p758, %r894, 0;
	@%p758 bra 	BB6_637;
	bra.uni 	BB6_633;

BB6_637:
	mov.u32 	%r899, 0;
	setp.gt.f64	%p762, %fd378, 0d3FF0000000000000;
	selp.b32	%r900, 2146435072, 0, %p762;
	xor.b32  	%r901, %r900, 2146435072;
	selp.b32	%r902, %r901, %r900, %p135;
	setp.eq.f32	%p763, %f313, 0fBF800000;
	selp.b32	%r903, 1072693248, %r902, %p763;
	mov.b64 	%fd1082, {%r899, %r903};
	bra.uni 	BB6_638;

BB6_629:
	mov.f64 	%fd1082, %fd1081;

BB6_638:
	mul.f32 	%f1717, %f319, 0f00000000;
	cvt.f64.f32	%fd868, %f1717;
	setp.eq.f32	%p764, %f313, 0f3F800000;
	selp.f64	%fd869, 0d3FF0000000000000, %fd1082, %p764;
	mul.f64 	%fd870, %fd352, %fd869;
	sub.f64 	%fd871, %fd868, %fd870;
	cvt.f64.f32	%fd872, %f2983;
	add.f64 	%fd873, %fd872, %fd871;
	cvt.rn.f32.f64	%f2983, %fd873;
	add.f32 	%f2977, %f2977, %f319;
	cvt.f64.f32	%fd874, %f2982;
	sub.f64 	%fd875, %fd868, %fd352;
	add.f64 	%fd876, %fd874, %fd875;
	cvt.rn.f32.f64	%f2982, %fd876;
	fma.rn.f32 	%f2976, %f319, %f282, %f2976;
	mul.f32 	%f329, %f319, %f309;
	cvt.f64.f32	%fd389, %f282;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd389;
	}
	abs.f64 	%fd390, %fd389;
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd390;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd640;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1084, [retval0+0];
	
	//{
	}// Callseq End 122
	setp.gt.s32	%p765, %r118, -1;
	setp.lt.s32	%p766, %r118, 0;
	and.pred  	%p48, %p766, %p133;
	or.pred  	%p769, %p765, %p609;
	@%p769 bra 	BB6_640;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r904}, %fd1084;
	}
	xor.b32  	%r905, %r904, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r906, %temp}, %fd1084;
	}
	mov.b64 	%fd1084, {%r906, %r905};

BB6_640:
	setp.eq.f32	%p770, %f282, 0f00000000;
	@%p770 bra 	BB6_643;
	bra.uni 	BB6_641;

BB6_643:
	mov.u32 	%r907, 0;
	selp.b32	%r908, %r118, 0, %p133;
	or.b32  	%r909, %r908, 2146435072;
	selp.b32	%r910, %r909, %r908, %p135;
	mov.b64 	%fd1084, {%r907, %r910};
	bra.uni 	BB6_644;

BB6_641:
	@%p765 bra 	BB6_644;

	cvt.rzi.f64.f64	%fd879, %fd640;
	setp.neu.f64	%p772, %fd879, 0d4000000000000000;
	selp.f64	%fd1084, 0dFFF8000000000000, %fd1084, %p772;

BB6_644:
	add.f64 	%fd1085, %fd389, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r911}, %fd1085;
	}
	and.b32  	%r912, %r911, 2146435072;
	setp.ne.s32	%p775, %r912, 2146435072;
	@%p775 bra 	BB6_645;

	setp.gtu.f64	%p776, %fd390, 0d7FF0000000000000;
	@%p776 bra 	BB6_654;

	setp.ne.s32	%p777, %r55, 2146435072;
	@%p777 bra 	BB6_649;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r913, %temp}, %fd640;
	}
	setp.eq.s32	%p778, %r913, 0;
	@%p778 bra 	BB6_653;
	bra.uni 	BB6_649;

BB6_653:
	mov.u32 	%r918, 0;
	setp.gt.f64	%p782, %fd390, 0d3FF0000000000000;
	selp.b32	%r919, 2146435072, 0, %p782;
	xor.b32  	%r920, %r919, 2146435072;
	selp.b32	%r921, %r920, %r919, %p135;
	setp.eq.f32	%p783, %f282, 0fBF800000;
	selp.b32	%r922, 1072693248, %r921, %p783;
	mov.b64 	%fd1085, {%r918, %r922};
	bra.uni 	BB6_654;

BB6_645:
	mov.f64 	%fd1085, %fd1084;

BB6_654:
	setp.eq.f32	%p784, %f282, 0f3F800000;
	selp.f64	%fd881, 0d3FF0000000000000, %fd1085, %p784;
	mul.f64 	%fd882, %fd352, %fd881;
	cvt.f64.f32	%fd883, %f329;
	sub.f64 	%fd884, %fd883, %fd882;
	cvt.f64.f32	%fd885, %f2981;
	add.f64 	%fd886, %fd885, %fd884;
	cvt.rn.f32.f64	%f2981, %fd886;
	add.s32 	%r1234, %r1234, 1;
	setp.lt.s32	%p785, %r1234, %r199;
	@%p785 bra 	BB6_68;

	add.s32 	%r1233, %r1233, 1;
	setp.lt.s32	%p786, %r1233, %r199;
	@%p786 bra 	BB6_67;

BB6_656:
	div.rn.f32 	%f1718, %f2980, %f2985;
	mov.f32 	%f1719, 0fBF800000;
	max.f32 	%f1720, %f1718, %f1719;
	mov.f32 	%f1721, 0f3F800000;
	min.f32 	%f1722, %f1720, %f1721;
	sub.f32 	%f3037, %f3037, %f1722;
	div.rn.f32 	%f1723, %f2979, %f2984;
	max.f32 	%f1724, %f1723, %f1719;
	min.f32 	%f1725, %f1724, %f1721;
	sub.f32 	%f3036, %f3036, %f1725;
	neg.f32 	%f1726, %f3035;
	div.rn.f32 	%f1727, %f2978, %f2983;
	max.f32 	%f1728, %f1727, %f1726;
	min.f32 	%f1729, %f1728, %f3035;
	sub.f32 	%f1730, %f3035, %f1729;
	neg.f32 	%f1731, %f2952;
	div.rn.f32 	%f1732, %f2977, %f2982;
	max.f32 	%f1733, %f1732, %f1731;
	min.f32 	%f1734, %f1733, %f2952;
	sub.f32 	%f1735, %f2952, %f1734;
	div.rn.f32 	%f1736, %f2976, %f2981;
	mov.f32 	%f1737, 0fBDCCCCCD;
	max.f32 	%f1738, %f1736, %f1737;
	mov.f32 	%f1739, 0f3DCCCCCD;
	min.f32 	%f1740, %f1738, %f1739;
	sub.f32 	%f3033, %f3033, %f1740;
	max.f32 	%f3035, %f1730, %f1721;
	mov.f32 	%f1741, 0f3C23D70A;
	max.f32 	%f2952, %f1735, %f1741;
	add.s32 	%r1232, %r1232, 1;
	setp.lt.s32	%p787, %r1232, %r201;
	@%p787 bra 	BB6_65;

BB6_657:
	mov.f32 	%f3089, 0f00000000;
	mov.f32 	%f3055, %f3089;
	@%p77 bra 	BB6_939;

	cvt.f64.f32	%fd401, %f624;
	cvt.f64.f32	%fd402, %f626;
	cvt.f64.f32	%fd403, %f625;
	cvt.f64.f32	%fd404, %f627;
	mul.f32 	%f353, %f623, 0f3F000000;
	mul.f32 	%f354, %f630, 0f3F000000;
	mul.f32 	%f1744, %f624, 0f40400000;
	cvt.f64.f32	%fd405, %f1744;
	mul.f32 	%f1745, %f629, %f629;
	mul.f32 	%f1746, %f1745, %f629;
	cvt.f64.f32	%fd406, %f1746;
	mul.f32 	%f1747, %f626, 0f40800000;
	cvt.f64.f32	%fd407, %f1747;
	cvt.f64.f32	%fd408, %f629;
	add.f64 	%fd409, %fd408, 0d4010000000000000;
	mul.f32 	%f1748, %f625, 0f40400000;
	cvt.f64.f32	%fd410, %f1748;
	mul.f32 	%f1749, %f627, 0f40800000;
	cvt.f64.f32	%fd411, %f1749;
	sub.f32 	%f355, %f3033, %f628;
	div.rn.f32 	%f356, %f355, %f629;
	cvt.f64.f32	%fd412, %f356;
	add.f64 	%fd413, %fd412, 0d4000000000000000;
	add.f64 	%fd414, %fd412, 0d4008000000000000;
	add.f64 	%fd415, %fd412, 0d4010000000000000;
	add.f32 	%f357, %f3033, %f628;
	div.rn.f32 	%f358, %f357, %f629;
	cvt.f64.f32	%fd416, %f358;
	add.f64 	%fd417, %fd416, 0d4000000000000000;
	add.f64 	%fd418, %fd416, 0d4008000000000000;
	add.f64 	%fd419, %fd416, 0d4010000000000000;
	div.rn.f32 	%f359, %f3035, 0fC0206C98;
	add.f32 	%f1750, %f355, %f355;
	div.rn.f32 	%f1751, %f1750, %f1745;
	cvt.f64.f32	%fd420, %f1751;
	cvt.f64.f32	%fd421, %f355;
	add.f64 	%fd422, %fd421, 0d4000000000000000;
	add.f64 	%fd423, %fd421, 0d4008000000000000;
	add.f32 	%f1752, %f357, %f357;
	div.rn.f32 	%f1753, %f1752, %f1745;
	cvt.f64.f32	%fd424, %f1753;
	cvt.f64.f32	%fd425, %f357;
	add.f64 	%fd426, %fd425, 0d4000000000000000;
	add.f64 	%fd427, %fd425, 0d4008000000000000;
	mov.u32 	%r923, 0;
	mov.f32 	%f3055, 0f00000000;
	mov.u32 	%r1235, %r923;

BB6_659:
	mov.f64 	%fd887, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r925}, %fd887;
	}
	bfe.u32 	%r926, %r925, 20, 11;
	add.s32 	%r927, %r926, -1012;
	mov.u64 	%rd93, 4611686018427387904;
	shl.b64 	%rd94, %rd93, %r927;
	setp.eq.s64	%p789, %rd94, -9223372036854775808;
	abs.f64 	%fd888, %fd412;
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd888;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd887;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 123
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd412;
	}
	setp.lt.s32	%p790, %r123, 0;
	and.pred  	%p49, %p790, %p789;
	selp.b32	%r928, %r123, 0, %p789;
	setp.lt.s32	%p791, %r925, 0;
	or.b32  	%r929, %r928, 2146435072;
	selp.b32	%r124, %r929, %r928, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd413;
	}
	and.b32  	%r125, %r930, 2146435072;
	setp.gtu.f64	%p792, %fd888, 0d7FF0000000000000;
	and.b32  	%r126, %r925, 2147483647;
	setp.gt.f64	%p793, %fd888, 0d3FF0000000000000;
	selp.b32	%r931, 2146435072, 0, %p793;
	xor.b32  	%r932, %r931, 2146435072;
	selp.b32	%r933, %r932, %r931, %p791;
	setp.eq.f32	%p794, %f356, 0fBF800000;
	selp.b32	%r127, 1072693248, %r933, %p794;
	and.b32  	%r128, %r123, 2147483647;
	shr.s32 	%r934, %r925, 31;
	and.b32  	%r935, %r934, -2146435072;
	add.s32 	%r936, %r935, 2146435072;
	or.b32  	%r937, %r936, -2147483648;
	selp.b32	%r129, %r937, %r936, %p49;
	mov.f64 	%fd889, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r938}, %fd889;
	}
	bfe.u32 	%r939, %r938, 20, 11;
	add.s32 	%r940, %r939, -1012;
	mov.u64 	%rd95, 4613937818241073152;
	shl.b64 	%rd96, %rd95, %r940;
	setp.eq.s64	%p795, %rd96, -9223372036854775808;
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd888;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd429, [retval0+0];
	
	//{
	}// Callseq End 124
	and.pred  	%p50, %p790, %p795;
	selp.b32	%r941, %r123, 0, %p795;
	setp.lt.s32	%p796, %r938, 0;
	or.b32  	%r942, %r941, 2146435072;
	selp.b32	%r130, %r942, %r941, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r943}, %fd414;
	}
	and.b32  	%r131, %r943, 2146435072;
	and.b32  	%r132, %r938, 2147483647;
	selp.b32	%r944, %r932, %r931, %p796;
	selp.b32	%r133, 1072693248, %r944, %p794;
	shr.s32 	%r945, %r938, 31;
	and.b32  	%r946, %r945, -2146435072;
	add.s32 	%r947, %r946, 2146435072;
	or.b32  	%r948, %r947, -2147483648;
	selp.b32	%r134, %r948, %r947, %p50;
	mov.f64 	%fd890, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r949}, %fd890;
	}
	bfe.u32 	%r950, %r949, 20, 11;
	add.s32 	%r951, %r950, -1012;
	mov.u64 	%rd97, 4616189618054758400;
	shl.b64 	%rd98, %rd97, %r951;
	setp.eq.s64	%p797, %rd98, -9223372036854775808;
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd888;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd890;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd430, [retval0+0];
	
	//{
	}// Callseq End 125
	and.pred  	%p51, %p790, %p797;
	selp.b32	%r952, %r123, 0, %p797;
	setp.lt.s32	%p798, %r949, 0;
	or.b32  	%r953, %r952, 2146435072;
	selp.b32	%r135, %r953, %r952, %p798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r954}, %fd415;
	}
	and.b32  	%r136, %r954, 2146435072;
	and.b32  	%r137, %r949, 2147483647;
	selp.b32	%r955, %r932, %r931, %p798;
	selp.b32	%r138, 1072693248, %r955, %p794;
	shr.s32 	%r956, %r949, 31;
	and.b32  	%r957, %r956, -2146435072;
	add.s32 	%r958, %r957, 2146435072;
	or.b32  	%r959, %r958, -2147483648;
	selp.b32	%r139, %r959, %r958, %p51;
	abs.f64 	%fd891, %fd416;
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd891;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd887;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 126
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd416;
	}
	setp.lt.s32	%p799, %r140, 0;
	and.pred  	%p52, %p799, %p789;
	selp.b32	%r960, %r140, 0, %p789;
	or.b32  	%r961, %r960, 2146435072;
	selp.b32	%r141, %r961, %r960, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r962}, %fd417;
	}
	and.b32  	%r142, %r962, 2146435072;
	setp.gtu.f64	%p800, %fd891, 0d7FF0000000000000;
	setp.gt.f64	%p801, %fd891, 0d3FF0000000000000;
	selp.b32	%r963, 2146435072, 0, %p801;
	xor.b32  	%r964, %r963, 2146435072;
	selp.b32	%r965, %r964, %r963, %p791;
	setp.eq.f32	%p802, %f358, 0fBF800000;
	selp.b32	%r143, 1072693248, %r965, %p802;
	and.b32  	%r144, %r140, 2147483647;
	selp.b32	%r145, %r937, %r936, %p52;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd891;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd432, [retval0+0];
	
	//{
	}// Callseq End 127
	and.pred  	%p53, %p799, %p795;
	selp.b32	%r966, %r140, 0, %p795;
	or.b32  	%r967, %r966, 2146435072;
	selp.b32	%r146, %r967, %r966, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r968}, %fd418;
	}
	and.b32  	%r147, %r968, 2146435072;
	selp.b32	%r969, %r964, %r963, %p796;
	selp.b32	%r148, 1072693248, %r969, %p802;
	selp.b32	%r149, %r948, %r947, %p53;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd891;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd890;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd433, [retval0+0];
	
	//{
	}// Callseq End 128
	and.pred  	%p54, %p799, %p797;
	selp.b32	%r970, %r140, 0, %p797;
	or.b32  	%r971, %r970, 2146435072;
	selp.b32	%r150, %r971, %r970, %p798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r972}, %fd419;
	}
	and.b32  	%r151, %r972, 2146435072;
	selp.b32	%r973, %r964, %r963, %p798;
	selp.b32	%r152, 1072693248, %r973, %p802;
	selp.b32	%r153, %r959, %r958, %p54;
	cvt.rn.f32.s32	%f1754, %r1235;
	sub.f32 	%f361, %f1754, %f3037;
	add.f32 	%f362, %f361, 0f3F800000;
	add.f32 	%f1755, %f1754, 0f3F800000;
	sub.f32 	%f363, %f1755, %f3037;
	mov.f32 	%f1756, 0f3F800000;
	cvt.rzi.f32.f32	%f1757, %f1756;
	add.f32 	%f1758, %f1757, %f1757;
	mov.f32 	%f1759, 0f40000000;
	sub.f32 	%f1760, %f1759, %f1758;
	abs.f32 	%f364, %f1760;
	abs.f64 	%fd892, %fd421;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd892;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd887;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd434, [retval0+0];
	
	//{
	}// Callseq End 129
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd421;
	}
	setp.lt.s32	%p803, %r154, 0;
	and.pred  	%p55, %p803, %p789;
	selp.b32	%r974, %r154, 0, %p789;
	or.b32  	%r975, %r974, 2146435072;
	selp.b32	%r155, %r975, %r974, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r976}, %fd422;
	}
	and.b32  	%r156, %r976, 2146435072;
	setp.gtu.f64	%p804, %fd892, 0d7FF0000000000000;
	setp.gt.f64	%p805, %fd892, 0d3FF0000000000000;
	selp.b32	%r977, 2146435072, 0, %p805;
	xor.b32  	%r978, %r977, 2146435072;
	selp.b32	%r979, %r978, %r977, %p791;
	setp.eq.f32	%p806, %f355, 0fBF800000;
	selp.b32	%r157, 1072693248, %r979, %p806;
	and.b32  	%r158, %r154, 2147483647;
	selp.b32	%r159, %r937, %r936, %p55;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd892;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd435, [retval0+0];
	
	//{
	}// Callseq End 130
	and.pred  	%p56, %p803, %p795;
	selp.b32	%r980, %r154, 0, %p795;
	or.b32  	%r981, %r980, 2146435072;
	selp.b32	%r160, %r981, %r980, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r982}, %fd423;
	}
	and.b32  	%r161, %r982, 2146435072;
	selp.b32	%r983, %r978, %r977, %p796;
	selp.b32	%r162, 1072693248, %r983, %p806;
	selp.b32	%r163, %r948, %r947, %p56;
	abs.f64 	%fd893, %fd408;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd890;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd436, [retval0+0];
	
	//{
	}// Callseq End 131
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd408;
	}
	setp.lt.s32	%p807, %r164, 0;
	and.pred  	%p57, %p807, %p797;
	selp.b32	%r984, %r164, 0, %p797;
	or.b32  	%r985, %r984, 2146435072;
	selp.b32	%r165, %r985, %r984, %p798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r986}, %fd409;
	}
	and.b32  	%r166, %r986, 2146435072;
	setp.gtu.f64	%p808, %fd893, 0d7FF0000000000000;
	setp.gt.f64	%p809, %fd893, 0d3FF0000000000000;
	selp.b32	%r987, 2146435072, 0, %p809;
	xor.b32  	%r988, %r987, 2146435072;
	selp.b32	%r989, %r988, %r987, %p798;
	setp.eq.f32	%p810, %f629, 0fBF800000;
	selp.b32	%r167, 1072693248, %r989, %p810;
	and.b32  	%r168, %r164, 2147483647;
	selp.b32	%r169, %r959, %r958, %p57;
	abs.f64 	%fd894, %fd425;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd887;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd437, [retval0+0];
	
	//{
	}// Callseq End 132
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd425;
	}
	setp.lt.s32	%p811, %r170, 0;
	and.pred  	%p58, %p811, %p789;
	selp.b32	%r990, %r170, 0, %p789;
	or.b32  	%r991, %r990, 2146435072;
	selp.b32	%r171, %r991, %r990, %p791;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r992}, %fd426;
	}
	and.b32  	%r172, %r992, 2146435072;
	setp.gtu.f64	%p812, %fd894, 0d7FF0000000000000;
	setp.gt.f64	%p813, %fd894, 0d3FF0000000000000;
	selp.b32	%r993, 2146435072, 0, %p813;
	xor.b32  	%r994, %r993, 2146435072;
	selp.b32	%r995, %r994, %r993, %p791;
	setp.eq.f32	%p814, %f357, 0fBF800000;
	selp.b32	%r173, 1072693248, %r995, %p814;
	and.b32  	%r174, %r170, 2147483647;
	selp.b32	%r175, %r937, %r936, %p58;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd438, [retval0+0];
	
	//{
	}// Callseq End 133
	and.pred  	%p59, %p811, %p795;
	selp.b32	%r996, %r170, 0, %p795;
	or.b32  	%r997, %r996, 2146435072;
	selp.b32	%r176, %r997, %r996, %p796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r998}, %fd427;
	}
	and.b32  	%r177, %r998, 2146435072;
	selp.b32	%r999, %r994, %r993, %p796;
	selp.b32	%r178, 1072693248, %r999, %p814;
	selp.b32	%r179, %r948, %r947, %p59;
	setp.ne.s32	%p815, %r125, 2146435072;
	or.pred  	%p60, %p815, %p792;
	setp.ne.s32	%p816, %r131, 2146435072;
	or.pred  	%p61, %p816, %p792;
	setp.ne.s32	%p817, %r136, 2146435072;
	or.pred  	%p62, %p817, %p792;
	setp.ne.s32	%p818, %r142, 2146435072;
	or.pred  	%p63, %p818, %p800;
	setp.ne.s32	%p819, %r147, 2146435072;
	or.pred  	%p64, %p819, %p800;
	setp.ne.s32	%p820, %r151, 2146435072;
	or.pred  	%p65, %p820, %p800;
	setp.ne.s32	%p821, %r156, 2146435072;
	or.pred  	%p66, %p821, %p804;
	setp.ne.s32	%p822, %r161, 2146435072;
	or.pred  	%p67, %p822, %p804;
	setp.ne.s32	%p823, %r166, 2146435072;
	or.pred  	%p68, %p823, %p808;
	setp.ne.s32	%p824, %r172, 2146435072;
	or.pred  	%p69, %p824, %p812;
	setp.ne.s32	%p825, %r177, 2146435072;
	or.pred  	%p70, %p825, %p812;
	ld.local.f32 	%f3054, [%rd2];
	ld.local.f32 	%f3053, [%rd2+4];
	ld.local.f32 	%f3052, [%rd2+8];
	ld.local.f32 	%f3051, [%rd2+12];
	ld.local.f32 	%f3050, [%rd2+16];
	ld.local.f32 	%f3049, [%rd2+24];
	ld.local.f32 	%f3048, [%rd2+28];
	ld.local.f32 	%f3047, [%rd2+32];
	ld.local.f32 	%f3046, [%rd2+36];
	ld.local.f32 	%f3045, [%rd2+48];
	ld.local.f32 	%f3044, [%rd2+52];
	ld.local.f32 	%f3043, [%rd2+56];
	ld.local.f32 	%f3042, [%rd2+72];
	ld.local.f32 	%f3041, [%rd2+76];
	ld.local.f32 	%f3040, [%rd2+96];
	mov.u32 	%r1236, %r923;

BB6_660:
	mov.f64 	%fd1087, %fd428;
	@!%p49 bra 	BB6_662;
	bra.uni 	BB6_661;

BB6_661:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1000}, %fd428;
	}
	xor.b32  	%r1001, %r1000, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1002, %temp}, %fd428;
	}
	mov.b64 	%fd1087, {%r1002, %r1001};

BB6_662:
	setp.eq.f32	%p826, %f356, 0f00000000;
	@%p826 bra 	BB6_665;
	bra.uni 	BB6_663;

BB6_665:
	mov.u32 	%r1003, 0;
	mov.b64 	%fd1087, {%r1003, %r124};
	bra.uni 	BB6_666;

BB6_663:
	setp.gt.s32	%p827, %r123, -1;
	@%p827 bra 	BB6_666;

	cvt.rzi.f64.f64	%fd896, %fd887;
	setp.neu.f64	%p828, %fd896, 0d4000000000000000;
	selp.f64	%fd1087, 0dFFF8000000000000, %fd1087, %p828;

BB6_666:
	selp.f64	%fd1088, %fd1087, %fd413, %p815;
	@%p60 bra 	BB6_674;

	setp.ne.s32	%p830, %r126, 2146435072;
	@%p830 bra 	BB6_669;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1004, %temp}, %fd887;
	}
	setp.eq.s32	%p831, %r1004, 0;
	@%p831 bra 	BB6_673;
	bra.uni 	BB6_669;

BB6_673:
	mov.u32 	%r1007, 0;
	mov.b64 	%fd1088, {%r1007, %r127};
	bra.uni 	BB6_674;

BB6_669:
	setp.ne.s32	%p832, %r128, 2146435072;
	@%p832 bra 	BB6_670;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1005, %temp}, %fd412;
	}
	setp.ne.s32	%p833, %r1005, 0;
	mov.f64 	%fd1088, %fd1087;
	@%p833 bra 	BB6_674;

	mov.u32 	%r1006, 0;
	mov.b64 	%fd1088, {%r1006, %r129};
	bra.uni 	BB6_674;

BB6_670:
	mov.f64 	%fd1088, %fd1087;

BB6_674:
	mov.f64 	%fd1090, %fd429;
	@!%p50 bra 	BB6_676;
	bra.uni 	BB6_675;

BB6_675:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1008}, %fd429;
	}
	xor.b32  	%r1009, %r1008, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1010, %temp}, %fd429;
	}
	mov.b64 	%fd1090, {%r1010, %r1009};

BB6_676:
	@%p826 bra 	BB6_679;
	bra.uni 	BB6_677;

BB6_679:
	mov.u32 	%r1011, 0;
	mov.b64 	%fd1090, {%r1011, %r130};
	bra.uni 	BB6_680;

BB6_677:
	setp.gt.s32	%p835, %r123, -1;
	@%p835 bra 	BB6_680;

	cvt.rzi.f64.f64	%fd899, %fd889;
	setp.neu.f64	%p836, %fd899, 0d4008000000000000;
	selp.f64	%fd1090, 0dFFF8000000000000, %fd1090, %p836;

BB6_680:
	selp.f64	%fd1091, %fd1090, %fd414, %p816;
	@%p61 bra 	BB6_688;

	setp.ne.s32	%p838, %r132, 2146435072;
	@%p838 bra 	BB6_683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1012, %temp}, %fd889;
	}
	setp.eq.s32	%p839, %r1012, 0;
	@%p839 bra 	BB6_687;
	bra.uni 	BB6_683;

BB6_687:
	mov.u32 	%r1015, 0;
	mov.b64 	%fd1091, {%r1015, %r133};
	bra.uni 	BB6_688;

BB6_683:
	setp.ne.s32	%p840, %r128, 2146435072;
	@%p840 bra 	BB6_684;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1013, %temp}, %fd412;
	}
	setp.ne.s32	%p841, %r1013, 0;
	mov.f64 	%fd1091, %fd1090;
	@%p841 bra 	BB6_688;

	mov.u32 	%r1014, 0;
	mov.b64 	%fd1091, {%r1014, %r134};
	bra.uni 	BB6_688;

BB6_684:
	mov.f64 	%fd1091, %fd1090;

BB6_688:
	setp.eq.f32	%p842, %f356, 0f3F800000;
	selp.f64	%fd901, 0d3FF0000000000000, %fd1091, %p842;
	add.f64 	%fd902, %fd1088, 0d3FF0000000000000;
	selp.f64	%fd903, 0d4000000000000000, %fd902, %p842;
	fma.rn.f64 	%fd457, %fd401, %fd901, %fd903;
	mov.f64 	%fd1093, %fd430;
	@!%p51 bra 	BB6_690;
	bra.uni 	BB6_689;

BB6_689:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1016}, %fd430;
	}
	xor.b32  	%r1017, %r1016, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1018, %temp}, %fd430;
	}
	mov.b64 	%fd1093, {%r1018, %r1017};

BB6_690:
	@%p826 bra 	BB6_693;
	bra.uni 	BB6_691;

BB6_693:
	mov.u32 	%r1019, 0;
	mov.b64 	%fd1093, {%r1019, %r135};
	bra.uni 	BB6_694;

BB6_691:
	setp.gt.s32	%p844, %r123, -1;
	@%p844 bra 	BB6_694;

	cvt.rzi.f64.f64	%fd905, %fd890;
	setp.neu.f64	%p845, %fd905, 0d4010000000000000;
	selp.f64	%fd1093, 0dFFF8000000000000, %fd1093, %p845;

BB6_694:
	selp.f64	%fd1094, %fd1093, %fd415, %p817;
	@%p62 bra 	BB6_702;

	setp.ne.s32	%p847, %r137, 2146435072;
	@%p847 bra 	BB6_697;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1020, %temp}, %fd890;
	}
	setp.eq.s32	%p848, %r1020, 0;
	@%p848 bra 	BB6_701;
	bra.uni 	BB6_697;

BB6_701:
	mov.u32 	%r1023, 0;
	mov.b64 	%fd1094, {%r1023, %r138};
	bra.uni 	BB6_702;

BB6_697:
	setp.ne.s32	%p849, %r128, 2146435072;
	@%p849 bra 	BB6_698;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1021, %temp}, %fd412;
	}
	setp.ne.s32	%p850, %r1021, 0;
	mov.f64 	%fd1094, %fd1093;
	@%p850 bra 	BB6_702;

	mov.u32 	%r1022, 0;
	mov.b64 	%fd1094, {%r1022, %r139};
	bra.uni 	BB6_702;

BB6_698:
	mov.f64 	%fd1094, %fd1093;

BB6_702:
	selp.f64	%fd907, 0d3FF0000000000000, %fd1094, %p842;
	fma.rn.f64 	%fd467, %fd402, %fd907, %fd457;
	mov.f64 	%fd1096, %fd431;
	@!%p52 bra 	BB6_704;
	bra.uni 	BB6_703;

BB6_703:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1024}, %fd431;
	}
	xor.b32  	%r1025, %r1024, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1026, %temp}, %fd431;
	}
	mov.b64 	%fd1096, {%r1026, %r1025};

BB6_704:
	setp.eq.f32	%p852, %f358, 0f00000000;
	@%p852 bra 	BB6_707;
	bra.uni 	BB6_705;

BB6_707:
	mov.u32 	%r1027, 0;
	mov.b64 	%fd1096, {%r1027, %r141};
	bra.uni 	BB6_708;

BB6_705:
	setp.gt.s32	%p853, %r140, -1;
	@%p853 bra 	BB6_708;

	cvt.rzi.f64.f64	%fd909, %fd887;
	setp.neu.f64	%p854, %fd909, 0d4000000000000000;
	selp.f64	%fd1096, 0dFFF8000000000000, %fd1096, %p854;

BB6_708:
	selp.f64	%fd1097, %fd1096, %fd417, %p818;
	@%p63 bra 	BB6_716;

	setp.ne.s32	%p856, %r126, 2146435072;
	@%p856 bra 	BB6_711;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1028, %temp}, %fd887;
	}
	setp.eq.s32	%p857, %r1028, 0;
	@%p857 bra 	BB6_715;
	bra.uni 	BB6_711;

BB6_715:
	mov.u32 	%r1031, 0;
	mov.b64 	%fd1097, {%r1031, %r143};
	bra.uni 	BB6_716;

BB6_711:
	setp.ne.s32	%p858, %r144, 2146435072;
	@%p858 bra 	BB6_712;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1029, %temp}, %fd416;
	}
	setp.ne.s32	%p859, %r1029, 0;
	mov.f64 	%fd1097, %fd1096;
	@%p859 bra 	BB6_716;

	mov.u32 	%r1030, 0;
	mov.b64 	%fd1097, {%r1030, %r145};
	bra.uni 	BB6_716;

BB6_712:
	mov.f64 	%fd1097, %fd1096;

BB6_716:
	mov.f64 	%fd1099, %fd432;
	@!%p53 bra 	BB6_718;
	bra.uni 	BB6_717;

BB6_717:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1032}, %fd432;
	}
	xor.b32  	%r1033, %r1032, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1034, %temp}, %fd432;
	}
	mov.b64 	%fd1099, {%r1034, %r1033};

BB6_718:
	@%p852 bra 	BB6_721;
	bra.uni 	BB6_719;

BB6_721:
	mov.u32 	%r1035, 0;
	mov.b64 	%fd1099, {%r1035, %r146};
	bra.uni 	BB6_722;

BB6_719:
	setp.gt.s32	%p861, %r140, -1;
	@%p861 bra 	BB6_722;

	cvt.rzi.f64.f64	%fd912, %fd889;
	setp.neu.f64	%p862, %fd912, 0d4008000000000000;
	selp.f64	%fd1099, 0dFFF8000000000000, %fd1099, %p862;

BB6_722:
	selp.f64	%fd1100, %fd1099, %fd418, %p819;
	@%p64 bra 	BB6_730;

	setp.ne.s32	%p864, %r132, 2146435072;
	@%p864 bra 	BB6_725;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1036, %temp}, %fd889;
	}
	setp.eq.s32	%p865, %r1036, 0;
	@%p865 bra 	BB6_729;
	bra.uni 	BB6_725;

BB6_729:
	mov.u32 	%r1039, 0;
	mov.b64 	%fd1100, {%r1039, %r148};
	bra.uni 	BB6_730;

BB6_725:
	setp.ne.s32	%p866, %r144, 2146435072;
	@%p866 bra 	BB6_726;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1037, %temp}, %fd416;
	}
	setp.ne.s32	%p867, %r1037, 0;
	mov.f64 	%fd1100, %fd1099;
	@%p867 bra 	BB6_730;

	mov.u32 	%r1038, 0;
	mov.b64 	%fd1100, {%r1038, %r149};
	bra.uni 	BB6_730;

BB6_726:
	mov.f64 	%fd1100, %fd1099;

BB6_730:
	setp.eq.f32	%p868, %f358, 0f3F800000;
	selp.f64	%fd914, 0d3FF0000000000000, %fd1100, %p868;
	add.f64 	%fd915, %fd1097, 0d3FF0000000000000;
	selp.f64	%fd916, 0d4000000000000000, %fd915, %p868;
	fma.rn.f64 	%fd486, %fd403, %fd914, %fd916;
	mov.f64 	%fd1102, %fd433;
	@!%p54 bra 	BB6_732;
	bra.uni 	BB6_731;

BB6_731:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1040}, %fd433;
	}
	xor.b32  	%r1041, %r1040, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1042, %temp}, %fd433;
	}
	mov.b64 	%fd1102, {%r1042, %r1041};

BB6_732:
	@%p852 bra 	BB6_735;
	bra.uni 	BB6_733;

BB6_735:
	mov.u32 	%r1043, 0;
	mov.b64 	%fd1102, {%r1043, %r150};
	bra.uni 	BB6_736;

BB6_733:
	setp.gt.s32	%p870, %r140, -1;
	@%p870 bra 	BB6_736;

	cvt.rzi.f64.f64	%fd918, %fd890;
	setp.neu.f64	%p871, %fd918, 0d4010000000000000;
	selp.f64	%fd1102, 0dFFF8000000000000, %fd1102, %p871;

BB6_736:
	selp.f64	%fd1103, %fd1102, %fd419, %p820;
	@%p65 bra 	BB6_744;

	setp.ne.s32	%p873, %r137, 2146435072;
	@%p873 bra 	BB6_739;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1044, %temp}, %fd890;
	}
	setp.eq.s32	%p874, %r1044, 0;
	@%p874 bra 	BB6_743;
	bra.uni 	BB6_739;

BB6_743:
	mov.u32 	%r1047, 0;
	mov.b64 	%fd1103, {%r1047, %r152};
	bra.uni 	BB6_744;

BB6_739:
	setp.ne.s32	%p875, %r144, 2146435072;
	@%p875 bra 	BB6_740;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1045, %temp}, %fd416;
	}
	setp.ne.s32	%p876, %r1045, 0;
	mov.f64 	%fd1103, %fd1102;
	@%p876 bra 	BB6_744;

	mov.u32 	%r1046, 0;
	mov.b64 	%fd1103, {%r1046, %r153};
	bra.uni 	BB6_744;

BB6_740:
	mov.f64 	%fd1103, %fd1102;

BB6_744:
	selp.f64	%fd920, 0d3FF0000000000000, %fd1103, %p868;
	fma.rn.f64 	%fd921, %fd404, %fd920, %fd486;
	cvt.rn.f32.f64	%f1761, %fd921;
	cvt.rn.f32.f64	%f1762, %fd467;
	sqrt.rn.f32 	%f396, %f1762;
	mul.f32 	%f397, %f396, %f623;
	sqrt.rn.f32 	%f398, %f1761;
	mul.f32 	%f399, %f398, %f630;
	mov.f32 	%f1763, 0f3F000000;
	div.rn.f32 	%f1764, %f1763, %f397;
	div.rn.f32 	%f1765, %f1764, %f397;
	sqrt.rn.f32 	%f400, %f1765;
	mul.f32 	%f401, %f362, %f400;
	abs.f32 	%f402, %f401;
	setp.ltu.f32	%p878, %f402, 0f3F800000;
	@%p878 bra 	BB6_746;
	bra.uni 	BB6_745;

BB6_746:
	mul.f32 	%f1784, %f401, %f401;
	mov.f32 	%f1785, 0f3BA0C9F8;
	mov.f32 	%f1786, 0fBA1268FB;
	fma.rn.f32 	%f1787, %f1786, %f1784, %f1785;
	mov.f32 	%f1788, 0fBCDABFD4;
	fma.rn.f32 	%f1789, %f1787, %f1784, %f1788;
	mov.f32 	%f1790, 0f3DE70331;
	fma.rn.f32 	%f1791, %f1789, %f1784, %f1790;
	mov.f32 	%f1792, 0fBEC09330;
	fma.rn.f32 	%f1793, %f1791, %f1784, %f1792;
	mov.f32 	%f1794, 0f3F906EBA;
	fma.rn.f32 	%f1795, %f1793, %f1784, %f1794;
	mul.f32 	%f3056, %f401, %f1795;
	bra.uni 	BB6_747;

BB6_745:
	mov.f32 	%f1766, 0f3A03BB71;
	mov.f32 	%f1767, 0fB7B730FB;
	fma.rn.f32 	%f1768, %f1767, %f402, %f1766;
	mov.f32 	%f1769, 0fBBACA3B3;
	fma.rn.f32 	%f1770, %f1768, %f402, %f1769;
	mov.f32 	%f1771, 0f3D0A7445;
	fma.rn.f32 	%f1772, %f1770, %f402, %f1771;
	mov.f32 	%f1773, 0fBE1B3B75;
	fma.rn.f32 	%f1774, %f1772, %f402, %f1773;
	mov.f32 	%f1775, 0fBF6B385A;
	fma.rn.f32 	%f1776, %f1774, %f402, %f1775;
	mov.f32 	%f1777, 0fBFD0316E;
	fma.rn.f32 	%f1778, %f1776, %f402, %f1777;
	mov.f32 	%f1779, 0fBA031CCE;
	fma.rn.f32 	%f1780, %f1778, %f402, %f1779;
	ex2.approx.ftz.f32 	%f1781, %f1780;
	sub.f32 	%f1783, %f1756, %f1781;
	mov.b32 	 %r1048, %f1783;
	setp.ltu.f32	%p879, %f402, 0f407AD445;
	selp.b32	%r1049, %r1048, 1065353216, %p879;
	mov.b32 	 %r1050, %f401;
	and.b32  	%r1051, %r1050, -2147483648;
	or.b32  	%r1052, %r1049, %r1051;
	mov.b32 	 %f3056, %r1052;

BB6_747:
	mul.f32 	%f406, %f361, %f400;
	abs.f32 	%f407, %f406;
	setp.ltu.f32	%p880, %f407, 0f3F800000;
	@%p880 bra 	BB6_749;
	bra.uni 	BB6_748;

BB6_749:
	mul.f32 	%f1814, %f406, %f406;
	mov.f32 	%f1815, 0f3BA0C9F8;
	mov.f32 	%f1816, 0fBA1268FB;
	fma.rn.f32 	%f1817, %f1816, %f1814, %f1815;
	mov.f32 	%f1818, 0fBCDABFD4;
	fma.rn.f32 	%f1819, %f1817, %f1814, %f1818;
	mov.f32 	%f1820, 0f3DE70331;
	fma.rn.f32 	%f1821, %f1819, %f1814, %f1820;
	mov.f32 	%f1822, 0fBEC09330;
	fma.rn.f32 	%f1823, %f1821, %f1814, %f1822;
	mov.f32 	%f1824, 0f3F906EBA;
	fma.rn.f32 	%f1825, %f1823, %f1814, %f1824;
	mul.f32 	%f3057, %f406, %f1825;
	bra.uni 	BB6_750;

BB6_748:
	mov.f32 	%f1796, 0f3A03BB71;
	mov.f32 	%f1797, 0fB7B730FB;
	fma.rn.f32 	%f1798, %f1797, %f407, %f1796;
	mov.f32 	%f1799, 0fBBACA3B3;
	fma.rn.f32 	%f1800, %f1798, %f407, %f1799;
	mov.f32 	%f1801, 0f3D0A7445;
	fma.rn.f32 	%f1802, %f1800, %f407, %f1801;
	mov.f32 	%f1803, 0fBE1B3B75;
	fma.rn.f32 	%f1804, %f1802, %f407, %f1803;
	mov.f32 	%f1805, 0fBF6B385A;
	fma.rn.f32 	%f1806, %f1804, %f407, %f1805;
	mov.f32 	%f1807, 0fBFD0316E;
	fma.rn.f32 	%f1808, %f1806, %f407, %f1807;
	mov.f32 	%f1809, 0fBA031CCE;
	fma.rn.f32 	%f1810, %f1808, %f407, %f1809;
	ex2.approx.ftz.f32 	%f1811, %f1810;
	sub.f32 	%f1813, %f1756, %f1811;
	mov.b32 	 %r1053, %f1813;
	setp.ltu.f32	%p881, %f407, 0f407AD445;
	selp.b32	%r1054, %r1053, 1065353216, %p881;
	mov.b32 	 %r1055, %f406;
	and.b32  	%r1056, %r1055, -2147483648;
	or.b32  	%r1057, %r1054, %r1056;
	mov.b32 	 %f3057, %r1057;

BB6_750:
	sub.f32 	%f1826, %f3056, %f3057;
	mul.f32 	%f411, %f1826, 0f3F000000;
	div.rn.f32 	%f1828, %f1763, %f399;
	div.rn.f32 	%f1829, %f1828, %f399;
	cvt.rn.f32.s32	%f412, %r1236;
	sub.f32 	%f413, %f412, %f3036;
	add.f32 	%f414, %f413, 0f3F800000;
	sqrt.rn.f32 	%f415, %f1829;
	mul.f32 	%f416, %f414, %f415;
	abs.f32 	%f417, %f416;
	setp.ltu.f32	%p882, %f417, 0f3F800000;
	@%p882 bra 	BB6_752;
	bra.uni 	BB6_751;

BB6_752:
	mul.f32 	%f1848, %f416, %f416;
	mov.f32 	%f1849, 0f3BA0C9F8;
	mov.f32 	%f1850, 0fBA1268FB;
	fma.rn.f32 	%f1851, %f1850, %f1848, %f1849;
	mov.f32 	%f1852, 0fBCDABFD4;
	fma.rn.f32 	%f1853, %f1851, %f1848, %f1852;
	mov.f32 	%f1854, 0f3DE70331;
	fma.rn.f32 	%f1855, %f1853, %f1848, %f1854;
	mov.f32 	%f1856, 0fBEC09330;
	fma.rn.f32 	%f1857, %f1855, %f1848, %f1856;
	mov.f32 	%f1858, 0f3F906EBA;
	fma.rn.f32 	%f1859, %f1857, %f1848, %f1858;
	mul.f32 	%f3058, %f416, %f1859;
	bra.uni 	BB6_753;

BB6_751:
	mov.f32 	%f1830, 0f3A03BB71;
	mov.f32 	%f1831, 0fB7B730FB;
	fma.rn.f32 	%f1832, %f1831, %f417, %f1830;
	mov.f32 	%f1833, 0fBBACA3B3;
	fma.rn.f32 	%f1834, %f1832, %f417, %f1833;
	mov.f32 	%f1835, 0f3D0A7445;
	fma.rn.f32 	%f1836, %f1834, %f417, %f1835;
	mov.f32 	%f1837, 0fBE1B3B75;
	fma.rn.f32 	%f1838, %f1836, %f417, %f1837;
	mov.f32 	%f1839, 0fBF6B385A;
	fma.rn.f32 	%f1840, %f1838, %f417, %f1839;
	mov.f32 	%f1841, 0fBFD0316E;
	fma.rn.f32 	%f1842, %f1840, %f417, %f1841;
	mov.f32 	%f1843, 0fBA031CCE;
	fma.rn.f32 	%f1844, %f1842, %f417, %f1843;
	ex2.approx.ftz.f32 	%f1845, %f1844;
	sub.f32 	%f1847, %f1756, %f1845;
	mov.b32 	 %r1058, %f1847;
	setp.ltu.f32	%p883, %f417, 0f407AD445;
	selp.b32	%r1059, %r1058, 1065353216, %p883;
	mov.b32 	 %r1060, %f416;
	and.b32  	%r1061, %r1060, -2147483648;
	or.b32  	%r1062, %r1059, %r1061;
	mov.b32 	 %f3058, %r1062;

BB6_753:
	mul.f32 	%f421, %f413, %f415;
	abs.f32 	%f422, %f421;
	setp.ltu.f32	%p884, %f422, 0f3F800000;
	@%p884 bra 	BB6_755;
	bra.uni 	BB6_754;

BB6_755:
	mul.f32 	%f1878, %f421, %f421;
	mov.f32 	%f1879, 0f3BA0C9F8;
	mov.f32 	%f1880, 0fBA1268FB;
	fma.rn.f32 	%f1881, %f1880, %f1878, %f1879;
	mov.f32 	%f1882, 0fBCDABFD4;
	fma.rn.f32 	%f1883, %f1881, %f1878, %f1882;
	mov.f32 	%f1884, 0f3DE70331;
	fma.rn.f32 	%f1885, %f1883, %f1878, %f1884;
	mov.f32 	%f1886, 0fBEC09330;
	fma.rn.f32 	%f1887, %f1885, %f1878, %f1886;
	mov.f32 	%f1888, 0f3F906EBA;
	fma.rn.f32 	%f1889, %f1887, %f1878, %f1888;
	mul.f32 	%f3059, %f421, %f1889;
	bra.uni 	BB6_756;

BB6_754:
	mov.f32 	%f1860, 0f3A03BB71;
	mov.f32 	%f1861, 0fB7B730FB;
	fma.rn.f32 	%f1862, %f1861, %f422, %f1860;
	mov.f32 	%f1863, 0fBBACA3B3;
	fma.rn.f32 	%f1864, %f1862, %f422, %f1863;
	mov.f32 	%f1865, 0f3D0A7445;
	fma.rn.f32 	%f1866, %f1864, %f422, %f1865;
	mov.f32 	%f1867, 0fBE1B3B75;
	fma.rn.f32 	%f1868, %f1866, %f422, %f1867;
	mov.f32 	%f1869, 0fBF6B385A;
	fma.rn.f32 	%f1870, %f1868, %f422, %f1869;
	mov.f32 	%f1871, 0fBFD0316E;
	fma.rn.f32 	%f1872, %f1870, %f422, %f1871;
	mov.f32 	%f1873, 0fBA031CCE;
	fma.rn.f32 	%f1874, %f1872, %f422, %f1873;
	ex2.approx.ftz.f32 	%f1875, %f1874;
	sub.f32 	%f1877, %f1756, %f1875;
	mov.b32 	 %r1063, %f1877;
	setp.ltu.f32	%p885, %f422, 0f407AD445;
	selp.b32	%r1064, %r1063, 1065353216, %p885;
	mov.b32 	 %r1065, %f421;
	and.b32  	%r1066, %r1065, -2147483648;
	or.b32  	%r1067, %r1064, %r1066;
	mov.b32 	 %f3059, %r1067;

BB6_756:
	sub.f32 	%f1892, %f3058, %f3059;
	mul.f32 	%f426, %f1892, 0f3F000000;
	div.rn.f32 	%f427, %f363, %f397;
	abs.f32 	%f428, %f427;
	setp.lt.f32	%p886, %f428, 0f00800000;
	mul.f32 	%f1893, %f428, 0f4B800000;
	selp.f32	%f1894, 0fC3170000, 0fC2FE0000, %p886;
	selp.f32	%f1895, %f1893, %f428, %p886;
	mov.b32 	 %r1068, %f1895;
	and.b32  	%r1069, %r1068, 8388607;
	or.b32  	%r1070, %r1069, 1065353216;
	mov.b32 	 %f1896, %r1070;
	shr.u32 	%r1071, %r1068, 23;
	cvt.rn.f32.u32	%f1897, %r1071;
	add.f32 	%f1898, %f1894, %f1897;
	setp.gt.f32	%p887, %f1896, 0f3FB504F3;
	mul.f32 	%f1899, %f1896, 0f3F000000;
	add.f32 	%f1900, %f1898, 0f3F800000;
	selp.f32	%f1901, %f1899, %f1896, %p887;
	selp.f32	%f1902, %f1900, %f1898, %p887;
	add.f32 	%f429, %f1901, 0fBF800000;
	add.f32 	%f1891, %f1901, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1890,%f1891;
	// inline asm
	add.f32 	%f431, %f429, %f429;
	mul.f32 	%f1903, %f1890, %f431;
	mul.f32 	%f1904, %f1903, %f1903;
	mov.f32 	%f1905, 0f3C4CAF63;
	mov.f32 	%f1906, 0f3B18F0FE;
	fma.rn.f32 	%f1907, %f1906, %f1904, %f1905;
	mov.f32 	%f1908, 0f3DAAAABD;
	fma.rn.f32 	%f1909, %f1907, %f1904, %f1908;
	mul.rn.f32 	%f1910, %f1909, %f1904;
	mul.rn.f32 	%f1911, %f1910, %f1903;
	sub.f32 	%f1912, %f429, %f1903;
	neg.f32 	%f1913, %f1903;
	add.f32 	%f1914, %f1912, %f1912;
	fma.rn.f32 	%f1915, %f1913, %f429, %f1914;
	mul.rn.f32 	%f1916, %f1890, %f1915;
	add.f32 	%f1917, %f1911, %f1903;
	sub.f32 	%f1918, %f1903, %f1917;
	add.f32 	%f1919, %f1911, %f1918;
	add.f32 	%f1920, %f1916, %f1919;
	add.f32 	%f1921, %f1917, %f1920;
	sub.f32 	%f1922, %f1917, %f1921;
	add.f32 	%f1923, %f1920, %f1922;
	mov.f32 	%f1924, 0f3F317200;
	mul.rn.f32 	%f432, %f1902, %f1924;
	mov.f32 	%f1925, 0f35BFBE8E;
	mul.rn.f32 	%f433, %f1902, %f1925;
	add.f32 	%f1926, %f432, %f1921;
	sub.f32 	%f1927, %f432, %f1926;
	add.f32 	%f1928, %f1921, %f1927;
	add.f32 	%f1929, %f1923, %f1928;
	add.f32 	%f1930, %f433, %f1929;
	add.f32 	%f1931, %f1926, %f1930;
	sub.f32 	%f1932, %f1926, %f1931;
	add.f32 	%f1933, %f1930, %f1932;
	mul.rn.f32 	%f1935, %f1759, %f1931;
	neg.f32 	%f1936, %f1935;
	fma.rn.f32 	%f1937, %f1759, %f1931, %f1936;
	fma.rn.f32 	%f1938, %f1759, %f1933, %f1937;
	mov.f32 	%f1939, 0f00000000;
	fma.rn.f32 	%f1940, %f1939, %f1931, %f1938;
	add.rn.f32 	%f1941, %f1935, %f1940;
	neg.f32 	%f1942, %f1941;
	add.rn.f32 	%f1943, %f1935, %f1942;
	add.rn.f32 	%f1944, %f1943, %f1940;
	mov.b32 	 %r1072, %f1941;
	setp.eq.s32	%p888, %r1072, 1118925336;
	add.s32 	%r1073, %r1072, -1;
	mov.b32 	 %f1945, %r1073;
	add.f32 	%f1946, %f1944, 0f37000000;
	selp.f32	%f1947, %f1945, %f1941, %p888;
	selp.f32	%f434, %f1946, %f1944, %p888;
	mul.f32 	%f1948, %f1947, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1949, %f1948;
	mov.f32 	%f1950, 0fBF317200;
	fma.rn.f32 	%f1951, %f1949, %f1950, %f1947;
	mov.f32 	%f1952, 0fB5BFBE8E;
	fma.rn.f32 	%f1953, %f1949, %f1952, %f1951;
	mul.f32 	%f1954, %f1953, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1955, %f1954;
	add.f32 	%f1956, %f1949, 0f00000000;
	ex2.approx.f32 	%f1957, %f1956;
	mul.f32 	%f1958, %f1955, %f1957;
	setp.lt.f32	%p889, %f1947, 0fC2D20000;
	selp.f32	%f1959, 0f00000000, %f1958, %p889;
	setp.gt.f32	%p890, %f1947, 0f42D20000;
	selp.f32	%f3060, 0f7F800000, %f1959, %p890;
	setp.eq.f32	%p891, %f3060, 0f7F800000;
	@%p891 bra 	BB6_758;

	fma.rn.f32 	%f3060, %f3060, %f434, %f3060;

BB6_758:
	setp.lt.f32	%p892, %f427, 0f00000000;
	setp.eq.f32	%p893, %f364, 0f3F800000;
	and.pred  	%p71, %p892, %p893;
	mov.b32 	 %r1074, %f3060;
	xor.b32  	%r1075, %r1074, -2147483648;
	mov.b32 	 %f1960, %r1075;
	selp.f32	%f3062, %f1960, %f3060, %p71;
	setp.eq.f32	%p894, %f427, 0f00000000;
	@%p894 bra 	BB6_761;
	bra.uni 	BB6_759;

BB6_761:
	add.f32 	%f1963, %f427, %f427;
	selp.f32	%f3062, %f1963, 0f00000000, %p893;
	bra.uni 	BB6_762;

BB6_759:
	setp.geu.f32	%p895, %f427, 0f00000000;
	@%p895 bra 	BB6_762;

	cvt.rzi.f32.f32	%f1962, %f1759;
	setp.neu.f32	%p896, %f1962, 0f40000000;
	selp.f32	%f3062, 0f7FFFFFFF, %f3062, %p896;

BB6_762:
	add.f32 	%f1964, %f428, 0f40000000;
	mov.b32 	 %r181, %f1964;
	setp.lt.s32	%p898, %r181, 2139095040;
	@%p898 bra 	BB6_767;

	setp.gtu.f32	%p899, %f428, 0f7F800000;
	@%p899 bra 	BB6_766;
	bra.uni 	BB6_764;

BB6_766:
	add.f32 	%f3062, %f427, 0f40000000;
	bra.uni 	BB6_767;

BB6_764:
	setp.neu.f32	%p900, %f428, 0f7F800000;
	@%p900 bra 	BB6_767;

	selp.f32	%f3062, 0fFF800000, 0f7F800000, %p71;

BB6_767:
	mul.f32 	%f1967, %f3062, 0fBF000000;
	setp.eq.f32	%p901, %f427, 0f3F800000;
	selp.f32	%f1968, 0fBF000000, %f1967, %p901;
	mul.f32 	%f1969, %f1968, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1970, %f1969;
	fma.rn.f32 	%f1972, %f1970, %f1950, %f1968;
	fma.rn.f32 	%f1974, %f1970, %f1952, %f1972;
	mul.f32 	%f1975, %f1974, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1976, %f1975;
	add.f32 	%f1977, %f1970, 0f00000000;
	ex2.approx.f32 	%f1978, %f1977;
	mul.f32 	%f1979, %f1976, %f1978;
	setp.lt.f32	%p902, %f1968, 0fC2D20000;
	selp.f32	%f1980, 0f00000000, %f1979, %p902;
	setp.gt.f32	%p903, %f1968, 0f42D20000;
	selp.f32	%f445, 0f7F800000, %f1980, %p903;
	div.rn.f32 	%f446, %f361, %f397;
	abs.f32 	%f447, %f446;
	setp.lt.f32	%p904, %f447, 0f00800000;
	mul.f32 	%f1981, %f447, 0f4B800000;
	selp.f32	%f1982, 0fC3170000, 0fC2FE0000, %p904;
	selp.f32	%f1983, %f1981, %f447, %p904;
	mov.b32 	 %r1076, %f1983;
	and.b32  	%r1077, %r1076, 8388607;
	or.b32  	%r1078, %r1077, 1065353216;
	mov.b32 	 %f1984, %r1078;
	shr.u32 	%r1079, %r1076, 23;
	cvt.rn.f32.u32	%f1985, %r1079;
	add.f32 	%f1986, %f1982, %f1985;
	setp.gt.f32	%p905, %f1984, 0f3FB504F3;
	mul.f32 	%f1987, %f1984, 0f3F000000;
	add.f32 	%f1988, %f1986, 0f3F800000;
	selp.f32	%f1989, %f1987, %f1984, %p905;
	selp.f32	%f1990, %f1988, %f1986, %p905;
	add.f32 	%f448, %f1989, 0fBF800000;
	add.f32 	%f1966, %f1989, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1965,%f1966;
	// inline asm
	add.f32 	%f450, %f448, %f448;
	mul.f32 	%f1991, %f1965, %f450;
	mul.f32 	%f1992, %f1991, %f1991;
	fma.rn.f32 	%f1995, %f1906, %f1992, %f1905;
	fma.rn.f32 	%f1997, %f1995, %f1992, %f1908;
	mul.rn.f32 	%f1998, %f1997, %f1992;
	mul.rn.f32 	%f1999, %f1998, %f1991;
	sub.f32 	%f2000, %f448, %f1991;
	neg.f32 	%f2001, %f1991;
	add.f32 	%f2002, %f2000, %f2000;
	fma.rn.f32 	%f2003, %f2001, %f448, %f2002;
	mul.rn.f32 	%f2004, %f1965, %f2003;
	add.f32 	%f2005, %f1999, %f1991;
	sub.f32 	%f2006, %f1991, %f2005;
	add.f32 	%f2007, %f1999, %f2006;
	add.f32 	%f2008, %f2004, %f2007;
	add.f32 	%f2009, %f2005, %f2008;
	sub.f32 	%f2010, %f2005, %f2009;
	add.f32 	%f2011, %f2008, %f2010;
	mul.rn.f32 	%f451, %f1990, %f1924;
	mul.rn.f32 	%f452, %f1990, %f1925;
	add.f32 	%f2014, %f451, %f2009;
	sub.f32 	%f2015, %f451, %f2014;
	add.f32 	%f2016, %f2009, %f2015;
	add.f32 	%f2017, %f2011, %f2016;
	add.f32 	%f2018, %f452, %f2017;
	add.f32 	%f2019, %f2014, %f2018;
	sub.f32 	%f2020, %f2014, %f2019;
	add.f32 	%f2021, %f2018, %f2020;
	mul.rn.f32 	%f2023, %f1759, %f2019;
	neg.f32 	%f2024, %f2023;
	fma.rn.f32 	%f2025, %f1759, %f2019, %f2024;
	fma.rn.f32 	%f2026, %f1759, %f2021, %f2025;
	fma.rn.f32 	%f2028, %f1939, %f2019, %f2026;
	add.rn.f32 	%f2029, %f2023, %f2028;
	neg.f32 	%f2030, %f2029;
	add.rn.f32 	%f2031, %f2023, %f2030;
	add.rn.f32 	%f2032, %f2031, %f2028;
	mov.b32 	 %r1080, %f2029;
	setp.eq.s32	%p906, %r1080, 1118925336;
	add.s32 	%r1081, %r1080, -1;
	mov.b32 	 %f2033, %r1081;
	add.f32 	%f2034, %f2032, 0f37000000;
	selp.f32	%f2035, %f2033, %f2029, %p906;
	selp.f32	%f453, %f2034, %f2032, %p906;
	mul.f32 	%f2036, %f2035, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2037, %f2036;
	fma.rn.f32 	%f2038, %f2037, %f1950, %f2035;
	fma.rn.f32 	%f2039, %f2037, %f1952, %f2038;
	mul.f32 	%f2040, %f2039, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2041, %f2040;
	add.f32 	%f2042, %f2037, 0f00000000;
	ex2.approx.f32 	%f2043, %f2042;
	mul.f32 	%f2044, %f2041, %f2043;
	setp.lt.f32	%p907, %f2035, 0fC2D20000;
	selp.f32	%f2045, 0f00000000, %f2044, %p907;
	setp.gt.f32	%p908, %f2035, 0f42D20000;
	selp.f32	%f3063, 0f7F800000, %f2045, %p908;
	setp.eq.f32	%p909, %f3063, 0f7F800000;
	@%p909 bra 	BB6_769;

	fma.rn.f32 	%f3063, %f3063, %f453, %f3063;

BB6_769:
	setp.lt.f32	%p910, %f446, 0f00000000;
	and.pred  	%p72, %p910, %p893;
	mov.b32 	 %r1082, %f3063;
	xor.b32  	%r1083, %r1082, -2147483648;
	mov.b32 	 %f2046, %r1083;
	selp.f32	%f3065, %f2046, %f3063, %p72;
	setp.eq.f32	%p912, %f446, 0f00000000;
	@%p912 bra 	BB6_772;
	bra.uni 	BB6_770;

BB6_772:
	add.f32 	%f2049, %f446, %f446;
	selp.f32	%f3065, %f2049, 0f00000000, %p893;
	bra.uni 	BB6_773;

BB6_770:
	setp.geu.f32	%p913, %f446, 0f00000000;
	@%p913 bra 	BB6_773;

	cvt.rzi.f32.f32	%f2048, %f1759;
	setp.neu.f32	%p914, %f2048, 0f40000000;
	selp.f32	%f3065, 0f7FFFFFFF, %f3065, %p914;

BB6_773:
	add.f32 	%f2050, %f447, 0f40000000;
	mov.b32 	 %r182, %f2050;
	setp.lt.s32	%p916, %r182, 2139095040;
	@%p916 bra 	BB6_778;

	setp.gtu.f32	%p917, %f447, 0f7F800000;
	@%p917 bra 	BB6_777;
	bra.uni 	BB6_775;

BB6_777:
	add.f32 	%f3065, %f446, 0f40000000;
	bra.uni 	BB6_778;

BB6_775:
	setp.neu.f32	%p918, %f447, 0f7F800000;
	@%p918 bra 	BB6_778;

	selp.f32	%f3065, 0fFF800000, 0f7F800000, %p72;

BB6_778:
	mul.f32 	%f2053, %f3065, 0fBF000000;
	setp.eq.f32	%p919, %f446, 0f3F800000;
	selp.f32	%f2054, 0fBF000000, %f2053, %p919;
	mul.f32 	%f2055, %f2054, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2056, %f2055;
	fma.rn.f32 	%f2058, %f2056, %f1950, %f2054;
	fma.rn.f32 	%f2060, %f2056, %f1952, %f2058;
	mul.f32 	%f2061, %f2060, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2062, %f2061;
	add.f32 	%f2063, %f2056, 0f00000000;
	ex2.approx.f32 	%f2064, %f2063;
	mul.f32 	%f2065, %f2062, %f2064;
	setp.lt.f32	%p920, %f2054, 0fC2D20000;
	selp.f32	%f2066, 0f00000000, %f2065, %p920;
	setp.gt.f32	%p921, %f2054, 0f42D20000;
	selp.f32	%f2067, 0f7F800000, %f2066, %p921;
	sub.f32 	%f2068, %f445, %f2067;
	div.rn.f32 	%f464, %f359, %f397;
	mul.f32 	%f2069, %f464, %f2068;
	mul.f32 	%f465, %f426, %f2069;
	add.f32 	%f2070, %f412, 0f3F800000;
	sub.f32 	%f2071, %f2070, %f3036;
	div.rn.f32 	%f466, %f2071, %f399;
	abs.f32 	%f467, %f466;
	setp.lt.f32	%p922, %f467, 0f00800000;
	mul.f32 	%f2072, %f467, 0f4B800000;
	selp.f32	%f2073, 0fC3170000, 0fC2FE0000, %p922;
	selp.f32	%f2074, %f2072, %f467, %p922;
	mov.b32 	 %r1084, %f2074;
	and.b32  	%r1085, %r1084, 8388607;
	or.b32  	%r1086, %r1085, 1065353216;
	mov.b32 	 %f2075, %r1086;
	shr.u32 	%r1087, %r1084, 23;
	cvt.rn.f32.u32	%f2076, %r1087;
	add.f32 	%f2077, %f2073, %f2076;
	setp.gt.f32	%p923, %f2075, 0f3FB504F3;
	mul.f32 	%f2078, %f2075, 0f3F000000;
	add.f32 	%f2079, %f2077, 0f3F800000;
	selp.f32	%f2080, %f2078, %f2075, %p923;
	selp.f32	%f2081, %f2079, %f2077, %p923;
	add.f32 	%f468, %f2080, 0fBF800000;
	add.f32 	%f2052, %f2080, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2051,%f2052;
	// inline asm
	add.f32 	%f470, %f468, %f468;
	mul.f32 	%f2082, %f2051, %f470;
	mul.f32 	%f2083, %f2082, %f2082;
	fma.rn.f32 	%f2086, %f1906, %f2083, %f1905;
	fma.rn.f32 	%f2088, %f2086, %f2083, %f1908;
	mul.rn.f32 	%f2089, %f2088, %f2083;
	mul.rn.f32 	%f2090, %f2089, %f2082;
	sub.f32 	%f2091, %f468, %f2082;
	neg.f32 	%f2092, %f2082;
	add.f32 	%f2093, %f2091, %f2091;
	fma.rn.f32 	%f2094, %f2092, %f468, %f2093;
	mul.rn.f32 	%f2095, %f2051, %f2094;
	add.f32 	%f2096, %f2090, %f2082;
	sub.f32 	%f2097, %f2082, %f2096;
	add.f32 	%f2098, %f2090, %f2097;
	add.f32 	%f2099, %f2095, %f2098;
	add.f32 	%f2100, %f2096, %f2099;
	sub.f32 	%f2101, %f2096, %f2100;
	add.f32 	%f2102, %f2099, %f2101;
	mul.rn.f32 	%f471, %f2081, %f1924;
	mul.rn.f32 	%f472, %f2081, %f1925;
	add.f32 	%f2105, %f471, %f2100;
	sub.f32 	%f2106, %f471, %f2105;
	add.f32 	%f2107, %f2100, %f2106;
	add.f32 	%f2108, %f2102, %f2107;
	add.f32 	%f2109, %f472, %f2108;
	add.f32 	%f2110, %f2105, %f2109;
	sub.f32 	%f2111, %f2105, %f2110;
	add.f32 	%f2112, %f2109, %f2111;
	mul.rn.f32 	%f2114, %f1759, %f2110;
	neg.f32 	%f2115, %f2114;
	fma.rn.f32 	%f2116, %f1759, %f2110, %f2115;
	fma.rn.f32 	%f2117, %f1759, %f2112, %f2116;
	fma.rn.f32 	%f2119, %f1939, %f2110, %f2117;
	add.rn.f32 	%f2120, %f2114, %f2119;
	neg.f32 	%f2121, %f2120;
	add.rn.f32 	%f2122, %f2114, %f2121;
	add.rn.f32 	%f2123, %f2122, %f2119;
	mov.b32 	 %r1088, %f2120;
	setp.eq.s32	%p924, %r1088, 1118925336;
	add.s32 	%r1089, %r1088, -1;
	mov.b32 	 %f2124, %r1089;
	add.f32 	%f2125, %f2123, 0f37000000;
	selp.f32	%f2126, %f2124, %f2120, %p924;
	selp.f32	%f473, %f2125, %f2123, %p924;
	mul.f32 	%f2127, %f2126, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2128, %f2127;
	fma.rn.f32 	%f2129, %f2128, %f1950, %f2126;
	fma.rn.f32 	%f2130, %f2128, %f1952, %f2129;
	mul.f32 	%f2131, %f2130, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2132, %f2131;
	add.f32 	%f2133, %f2128, 0f00000000;
	ex2.approx.f32 	%f2134, %f2133;
	mul.f32 	%f2135, %f2132, %f2134;
	setp.lt.f32	%p925, %f2126, 0fC2D20000;
	selp.f32	%f2136, 0f00000000, %f2135, %p925;
	setp.gt.f32	%p926, %f2126, 0f42D20000;
	selp.f32	%f3066, 0f7F800000, %f2136, %p926;
	setp.eq.f32	%p927, %f3066, 0f7F800000;
	@%p927 bra 	BB6_780;

	fma.rn.f32 	%f3066, %f3066, %f473, %f3066;

BB6_780:
	setp.lt.f32	%p928, %f466, 0f00000000;
	and.pred  	%p73, %p928, %p893;
	mov.b32 	 %r1090, %f3066;
	xor.b32  	%r1091, %r1090, -2147483648;
	mov.b32 	 %f2137, %r1091;
	selp.f32	%f3068, %f2137, %f3066, %p73;
	setp.eq.f32	%p930, %f466, 0f00000000;
	@%p930 bra 	BB6_783;
	bra.uni 	BB6_781;

BB6_783:
	add.f32 	%f2140, %f466, %f466;
	selp.f32	%f3068, %f2140, 0f00000000, %p893;
	bra.uni 	BB6_784;

BB6_781:
	setp.geu.f32	%p931, %f466, 0f00000000;
	@%p931 bra 	BB6_784;

	cvt.rzi.f32.f32	%f2139, %f1759;
	setp.neu.f32	%p932, %f2139, 0f40000000;
	selp.f32	%f3068, 0f7FFFFFFF, %f3068, %p932;

BB6_784:
	add.f32 	%f2141, %f467, 0f40000000;
	mov.b32 	 %r183, %f2141;
	setp.lt.s32	%p934, %r183, 2139095040;
	@%p934 bra 	BB6_789;

	setp.gtu.f32	%p935, %f467, 0f7F800000;
	@%p935 bra 	BB6_788;
	bra.uni 	BB6_786;

BB6_788:
	add.f32 	%f3068, %f466, 0f40000000;
	bra.uni 	BB6_789;

BB6_786:
	setp.neu.f32	%p936, %f467, 0f7F800000;
	@%p936 bra 	BB6_789;

	selp.f32	%f3068, 0fFF800000, 0f7F800000, %p73;

BB6_789:
	mul.f32 	%f2144, %f3068, 0fBF000000;
	setp.eq.f32	%p937, %f466, 0f3F800000;
	selp.f32	%f2145, 0fBF000000, %f2144, %p937;
	mul.f32 	%f2146, %f2145, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2147, %f2146;
	fma.rn.f32 	%f2149, %f2147, %f1950, %f2145;
	fma.rn.f32 	%f2151, %f2147, %f1952, %f2149;
	mul.f32 	%f2152, %f2151, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2153, %f2152;
	add.f32 	%f2154, %f2147, 0f00000000;
	ex2.approx.f32 	%f2155, %f2154;
	mul.f32 	%f2156, %f2153, %f2155;
	setp.lt.f32	%p938, %f2145, 0fC2D20000;
	selp.f32	%f2157, 0f00000000, %f2156, %p938;
	setp.gt.f32	%p939, %f2145, 0f42D20000;
	selp.f32	%f484, 0f7F800000, %f2157, %p939;
	div.rn.f32 	%f485, %f413, %f399;
	abs.f32 	%f486, %f485;
	setp.lt.f32	%p940, %f486, 0f00800000;
	mul.f32 	%f2158, %f486, 0f4B800000;
	selp.f32	%f2159, 0fC3170000, 0fC2FE0000, %p940;
	selp.f32	%f2160, %f2158, %f486, %p940;
	mov.b32 	 %r1092, %f2160;
	and.b32  	%r1093, %r1092, 8388607;
	or.b32  	%r1094, %r1093, 1065353216;
	mov.b32 	 %f2161, %r1094;
	shr.u32 	%r1095, %r1092, 23;
	cvt.rn.f32.u32	%f2162, %r1095;
	add.f32 	%f2163, %f2159, %f2162;
	setp.gt.f32	%p941, %f2161, 0f3FB504F3;
	mul.f32 	%f2164, %f2161, 0f3F000000;
	add.f32 	%f2165, %f2163, 0f3F800000;
	selp.f32	%f2166, %f2164, %f2161, %p941;
	selp.f32	%f2167, %f2165, %f2163, %p941;
	add.f32 	%f487, %f2166, 0fBF800000;
	add.f32 	%f2143, %f2166, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2142,%f2143;
	// inline asm
	add.f32 	%f489, %f487, %f487;
	mul.f32 	%f2168, %f2142, %f489;
	mul.f32 	%f2169, %f2168, %f2168;
	fma.rn.f32 	%f2172, %f1906, %f2169, %f1905;
	fma.rn.f32 	%f2174, %f2172, %f2169, %f1908;
	mul.rn.f32 	%f2175, %f2174, %f2169;
	mul.rn.f32 	%f2176, %f2175, %f2168;
	sub.f32 	%f2177, %f487, %f2168;
	neg.f32 	%f2178, %f2168;
	add.f32 	%f2179, %f2177, %f2177;
	fma.rn.f32 	%f2180, %f2178, %f487, %f2179;
	mul.rn.f32 	%f2181, %f2142, %f2180;
	add.f32 	%f2182, %f2176, %f2168;
	sub.f32 	%f2183, %f2168, %f2182;
	add.f32 	%f2184, %f2176, %f2183;
	add.f32 	%f2185, %f2181, %f2184;
	add.f32 	%f2186, %f2182, %f2185;
	sub.f32 	%f2187, %f2182, %f2186;
	add.f32 	%f2188, %f2185, %f2187;
	mul.rn.f32 	%f490, %f2167, %f1924;
	mul.rn.f32 	%f491, %f2167, %f1925;
	add.f32 	%f2191, %f490, %f2186;
	sub.f32 	%f2192, %f490, %f2191;
	add.f32 	%f2193, %f2186, %f2192;
	add.f32 	%f2194, %f2188, %f2193;
	add.f32 	%f2195, %f491, %f2194;
	add.f32 	%f2196, %f2191, %f2195;
	sub.f32 	%f2197, %f2191, %f2196;
	add.f32 	%f2198, %f2195, %f2197;
	mul.rn.f32 	%f2200, %f1759, %f2196;
	neg.f32 	%f2201, %f2200;
	fma.rn.f32 	%f2202, %f1759, %f2196, %f2201;
	fma.rn.f32 	%f2203, %f1759, %f2198, %f2202;
	fma.rn.f32 	%f2205, %f1939, %f2196, %f2203;
	add.rn.f32 	%f2206, %f2200, %f2205;
	neg.f32 	%f2207, %f2206;
	add.rn.f32 	%f2208, %f2200, %f2207;
	add.rn.f32 	%f2209, %f2208, %f2205;
	mov.b32 	 %r1096, %f2206;
	setp.eq.s32	%p942, %r1096, 1118925336;
	add.s32 	%r1097, %r1096, -1;
	mov.b32 	 %f2210, %r1097;
	add.f32 	%f2211, %f2209, 0f37000000;
	selp.f32	%f2212, %f2210, %f2206, %p942;
	selp.f32	%f492, %f2211, %f2209, %p942;
	mul.f32 	%f2213, %f2212, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2214, %f2213;
	fma.rn.f32 	%f2215, %f2214, %f1950, %f2212;
	fma.rn.f32 	%f2216, %f2214, %f1952, %f2215;
	mul.f32 	%f2217, %f2216, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2218, %f2217;
	add.f32 	%f2219, %f2214, 0f00000000;
	ex2.approx.f32 	%f2220, %f2219;
	mul.f32 	%f2221, %f2218, %f2220;
	setp.lt.f32	%p943, %f2212, 0fC2D20000;
	selp.f32	%f2222, 0f00000000, %f2221, %p943;
	setp.gt.f32	%p944, %f2212, 0f42D20000;
	selp.f32	%f3069, 0f7F800000, %f2222, %p944;
	setp.eq.f32	%p945, %f3069, 0f7F800000;
	@%p945 bra 	BB6_791;

	fma.rn.f32 	%f3069, %f3069, %f492, %f3069;

BB6_791:
	setp.lt.f32	%p946, %f485, 0f00000000;
	and.pred  	%p74, %p946, %p893;
	mov.b32 	 %r1098, %f3069;
	xor.b32  	%r1099, %r1098, -2147483648;
	mov.b32 	 %f2223, %r1099;
	selp.f32	%f3071, %f2223, %f3069, %p74;
	setp.eq.f32	%p948, %f485, 0f00000000;
	@%p948 bra 	BB6_794;
	bra.uni 	BB6_792;

BB6_794:
	add.f32 	%f2226, %f485, %f485;
	selp.f32	%f3071, %f2226, 0f00000000, %p893;
	bra.uni 	BB6_795;

BB6_792:
	setp.geu.f32	%p949, %f485, 0f00000000;
	@%p949 bra 	BB6_795;

	cvt.rzi.f32.f32	%f2225, %f1759;
	setp.neu.f32	%p950, %f2225, 0f40000000;
	selp.f32	%f3071, 0f7FFFFFFF, %f3071, %p950;

BB6_795:
	add.f32 	%f2227, %f486, 0f40000000;
	mov.b32 	 %r184, %f2227;
	setp.lt.s32	%p952, %r184, 2139095040;
	@%p952 bra 	BB6_800;

	setp.gtu.f32	%p953, %f486, 0f7F800000;
	@%p953 bra 	BB6_799;
	bra.uni 	BB6_797;

BB6_799:
	add.f32 	%f3071, %f485, 0f40000000;
	bra.uni 	BB6_800;

BB6_797:
	setp.neu.f32	%p954, %f486, 0f7F800000;
	@%p954 bra 	BB6_800;

	selp.f32	%f3071, 0fFF800000, 0f7F800000, %p74;

BB6_800:
	mul.f32 	%f2230, %f3071, 0fBF000000;
	setp.eq.f32	%p955, %f485, 0f3F800000;
	selp.f32	%f2231, 0fBF000000, %f2230, %p955;
	mul.f32 	%f2232, %f2231, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2233, %f2232;
	fma.rn.f32 	%f2235, %f2233, %f1950, %f2231;
	fma.rn.f32 	%f2237, %f2233, %f1952, %f2235;
	mul.f32 	%f2238, %f2237, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2239, %f2238;
	add.f32 	%f2240, %f2233, 0f00000000;
	ex2.approx.f32 	%f2241, %f2240;
	mul.f32 	%f2242, %f2239, %f2241;
	setp.lt.f32	%p956, %f2231, 0fC2D20000;
	selp.f32	%f2243, 0f00000000, %f2242, %p956;
	setp.gt.f32	%p957, %f2231, 0f42D20000;
	selp.f32	%f2244, 0f7F800000, %f2243, %p957;
	sub.f32 	%f2245, %f484, %f2244;
	div.rn.f32 	%f503, %f359, %f399;
	mul.f32 	%f2246, %f503, %f2245;
	mul.f32 	%f504, %f411, %f2246;
	// inline asm
	rcp.approx.ftz.f32 %f2228,%f1891;
	// inline asm
	mul.f32 	%f2247, %f2228, %f431;
	mul.f32 	%f2248, %f2247, %f2247;
	fma.rn.f32 	%f2251, %f1906, %f2248, %f1905;
	fma.rn.f32 	%f2253, %f2251, %f2248, %f1908;
	mul.rn.f32 	%f2254, %f2253, %f2248;
	mul.rn.f32 	%f2255, %f2254, %f2247;
	sub.f32 	%f2256, %f429, %f2247;
	neg.f32 	%f2257, %f2247;
	add.f32 	%f2258, %f2256, %f2256;
	fma.rn.f32 	%f2259, %f2257, %f429, %f2258;
	mul.rn.f32 	%f2260, %f2228, %f2259;
	add.f32 	%f2261, %f2255, %f2247;
	sub.f32 	%f2262, %f2247, %f2261;
	add.f32 	%f2263, %f2255, %f2262;
	add.f32 	%f2264, %f2260, %f2263;
	add.f32 	%f2265, %f2261, %f2264;
	sub.f32 	%f2266, %f2261, %f2265;
	add.f32 	%f2267, %f2264, %f2266;
	add.f32 	%f2268, %f432, %f2265;
	sub.f32 	%f2269, %f432, %f2268;
	add.f32 	%f2270, %f2265, %f2269;
	add.f32 	%f2271, %f2267, %f2270;
	add.f32 	%f2272, %f433, %f2271;
	add.f32 	%f2273, %f2268, %f2272;
	sub.f32 	%f2274, %f2268, %f2273;
	add.f32 	%f2275, %f2272, %f2274;
	mul.rn.f32 	%f2277, %f1759, %f2273;
	neg.f32 	%f2278, %f2277;
	fma.rn.f32 	%f2279, %f1759, %f2273, %f2278;
	fma.rn.f32 	%f2280, %f1759, %f2275, %f2279;
	fma.rn.f32 	%f2282, %f1939, %f2273, %f2280;
	add.rn.f32 	%f2283, %f2277, %f2282;
	neg.f32 	%f2284, %f2283;
	add.rn.f32 	%f2285, %f2277, %f2284;
	add.rn.f32 	%f2286, %f2285, %f2282;
	mov.b32 	 %r1100, %f2283;
	setp.eq.s32	%p958, %r1100, 1118925336;
	add.s32 	%r1101, %r1100, -1;
	mov.b32 	 %f2287, %r1101;
	add.f32 	%f2288, %f2286, 0f37000000;
	selp.f32	%f2289, %f2287, %f2283, %p958;
	selp.f32	%f505, %f2288, %f2286, %p958;
	mul.f32 	%f2290, %f2289, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2291, %f2290;
	fma.rn.f32 	%f2292, %f2291, %f1950, %f2289;
	fma.rn.f32 	%f2293, %f2291, %f1952, %f2292;
	mul.f32 	%f2294, %f2293, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2295, %f2294;
	add.f32 	%f2296, %f2291, 0f00000000;
	ex2.approx.f32 	%f2297, %f2296;
	mul.f32 	%f2298, %f2295, %f2297;
	setp.lt.f32	%p959, %f2289, 0fC2D20000;
	selp.f32	%f2299, 0f00000000, %f2298, %p959;
	setp.gt.f32	%p960, %f2289, 0f42D20000;
	selp.f32	%f3072, 0f7F800000, %f2299, %p960;
	setp.eq.f32	%p961, %f3072, 0f7F800000;
	@%p961 bra 	BB6_802;

	fma.rn.f32 	%f3072, %f3072, %f505, %f3072;

BB6_802:
	mov.b32 	 %r1102, %f3072;
	xor.b32  	%r1103, %r1102, -2147483648;
	mov.b32 	 %f2300, %r1103;
	selp.f32	%f3074, %f2300, %f3072, %p71;
	@%p894 bra 	BB6_805;
	bra.uni 	BB6_803;

BB6_805:
	add.f32 	%f2303, %f427, %f427;
	selp.f32	%f3074, %f2303, 0f00000000, %p893;
	bra.uni 	BB6_806;

BB6_803:
	setp.geu.f32	%p963, %f427, 0f00000000;
	@%p963 bra 	BB6_806;

	cvt.rzi.f32.f32	%f2302, %f1759;
	setp.neu.f32	%p964, %f2302, 0f40000000;
	selp.f32	%f3074, 0f7FFFFFFF, %f3074, %p964;

BB6_806:
	@%p898 bra 	BB6_811;

	setp.gtu.f32	%p967, %f428, 0f7F800000;
	@%p967 bra 	BB6_810;
	bra.uni 	BB6_808;

BB6_810:
	add.f32 	%f3074, %f427, 0f40000000;
	bra.uni 	BB6_811;

BB6_808:
	setp.neu.f32	%p968, %f428, 0f7F800000;
	@%p968 bra 	BB6_811;

	selp.f32	%f3074, 0fFF800000, 0f7F800000, %p71;

BB6_811:
	mul.f32 	%f2306, %f3074, 0fBF000000;
	selp.f32	%f2307, 0fBF000000, %f2306, %p901;
	mul.f32 	%f2308, %f2307, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2309, %f2308;
	fma.rn.f32 	%f2311, %f2309, %f1950, %f2307;
	fma.rn.f32 	%f2313, %f2309, %f1952, %f2311;
	mul.f32 	%f2314, %f2313, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2315, %f2314;
	add.f32 	%f2316, %f2309, 0f00000000;
	ex2.approx.f32 	%f2317, %f2316;
	mul.f32 	%f2318, %f2315, %f2317;
	setp.lt.f32	%p970, %f2307, 0fC2D20000;
	selp.f32	%f2319, 0f00000000, %f2318, %p970;
	setp.gt.f32	%p971, %f2307, 0f42D20000;
	selp.f32	%f516, 0f7F800000, %f2319, %p971;
	// inline asm
	rcp.approx.ftz.f32 %f2304,%f1966;
	// inline asm
	mul.f32 	%f2320, %f2304, %f450;
	mul.f32 	%f2321, %f2320, %f2320;
	fma.rn.f32 	%f2324, %f1906, %f2321, %f1905;
	fma.rn.f32 	%f2326, %f2324, %f2321, %f1908;
	mul.rn.f32 	%f2327, %f2326, %f2321;
	mul.rn.f32 	%f2328, %f2327, %f2320;
	sub.f32 	%f2329, %f448, %f2320;
	neg.f32 	%f2330, %f2320;
	add.f32 	%f2331, %f2329, %f2329;
	fma.rn.f32 	%f2332, %f2330, %f448, %f2331;
	mul.rn.f32 	%f2333, %f2304, %f2332;
	add.f32 	%f2334, %f2328, %f2320;
	sub.f32 	%f2335, %f2320, %f2334;
	add.f32 	%f2336, %f2328, %f2335;
	add.f32 	%f2337, %f2333, %f2336;
	add.f32 	%f2338, %f2334, %f2337;
	sub.f32 	%f2339, %f2334, %f2338;
	add.f32 	%f2340, %f2337, %f2339;
	add.f32 	%f2341, %f451, %f2338;
	sub.f32 	%f2342, %f451, %f2341;
	add.f32 	%f2343, %f2338, %f2342;
	add.f32 	%f2344, %f2340, %f2343;
	add.f32 	%f2345, %f452, %f2344;
	add.f32 	%f2346, %f2341, %f2345;
	sub.f32 	%f2347, %f2341, %f2346;
	add.f32 	%f2348, %f2345, %f2347;
	mul.rn.f32 	%f2350, %f1759, %f2346;
	neg.f32 	%f2351, %f2350;
	fma.rn.f32 	%f2352, %f1759, %f2346, %f2351;
	fma.rn.f32 	%f2353, %f1759, %f2348, %f2352;
	fma.rn.f32 	%f2355, %f1939, %f2346, %f2353;
	add.rn.f32 	%f2356, %f2350, %f2355;
	neg.f32 	%f2357, %f2356;
	add.rn.f32 	%f2358, %f2350, %f2357;
	add.rn.f32 	%f2359, %f2358, %f2355;
	mov.b32 	 %r1104, %f2356;
	setp.eq.s32	%p972, %r1104, 1118925336;
	add.s32 	%r1105, %r1104, -1;
	mov.b32 	 %f2360, %r1105;
	add.f32 	%f2361, %f2359, 0f37000000;
	selp.f32	%f2362, %f2360, %f2356, %p972;
	selp.f32	%f517, %f2361, %f2359, %p972;
	mul.f32 	%f2363, %f2362, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2364, %f2363;
	fma.rn.f32 	%f2365, %f2364, %f1950, %f2362;
	fma.rn.f32 	%f2366, %f2364, %f1952, %f2365;
	mul.f32 	%f2367, %f2366, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2368, %f2367;
	add.f32 	%f2369, %f2364, 0f00000000;
	ex2.approx.f32 	%f2370, %f2369;
	mul.f32 	%f2371, %f2368, %f2370;
	setp.lt.f32	%p973, %f2362, 0fC2D20000;
	selp.f32	%f2372, 0f00000000, %f2371, %p973;
	setp.gt.f32	%p974, %f2362, 0f42D20000;
	selp.f32	%f3075, 0f7F800000, %f2372, %p974;
	setp.eq.f32	%p975, %f3075, 0f7F800000;
	@%p975 bra 	BB6_813;

	fma.rn.f32 	%f3075, %f3075, %f517, %f3075;

BB6_813:
	mov.b32 	 %r1106, %f3075;
	xor.b32  	%r1107, %r1106, -2147483648;
	mov.b32 	 %f2373, %r1107;
	selp.f32	%f3077, %f2373, %f3075, %p72;
	@%p912 bra 	BB6_816;
	bra.uni 	BB6_814;

BB6_816:
	add.f32 	%f2376, %f446, %f446;
	selp.f32	%f3077, %f2376, 0f00000000, %p893;
	bra.uni 	BB6_817;

BB6_814:
	setp.geu.f32	%p977, %f446, 0f00000000;
	@%p977 bra 	BB6_817;

	cvt.rzi.f32.f32	%f2375, %f1759;
	setp.neu.f32	%p978, %f2375, 0f40000000;
	selp.f32	%f3077, 0f7FFFFFFF, %f3077, %p978;

BB6_817:
	@%p916 bra 	BB6_822;

	setp.gtu.f32	%p981, %f447, 0f7F800000;
	@%p981 bra 	BB6_821;
	bra.uni 	BB6_819;

BB6_821:
	add.f32 	%f3077, %f446, 0f40000000;
	bra.uni 	BB6_822;

BB6_819:
	setp.neu.f32	%p982, %f447, 0f7F800000;
	@%p982 bra 	BB6_822;

	selp.f32	%f3077, 0fFF800000, 0f7F800000, %p72;

BB6_822:
	mul.f32 	%f2379, %f3077, 0fBF000000;
	selp.f32	%f2380, 0fBF000000, %f2379, %p919;
	mul.f32 	%f2381, %f2380, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2382, %f2381;
	fma.rn.f32 	%f2384, %f2382, %f1950, %f2380;
	fma.rn.f32 	%f2386, %f2382, %f1952, %f2384;
	mul.f32 	%f2387, %f2386, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2388, %f2387;
	add.f32 	%f2389, %f2382, 0f00000000;
	ex2.approx.f32 	%f2390, %f2389;
	mul.f32 	%f2391, %f2388, %f2390;
	setp.lt.f32	%p984, %f2380, 0fC2D20000;
	selp.f32	%f2392, 0f00000000, %f2391, %p984;
	setp.gt.f32	%p985, %f2380, 0f42D20000;
	selp.f32	%f2393, 0f7F800000, %f2392, %p985;
	mul.f32 	%f2394, %f361, %f2393;
	mul.f32 	%f2395, %f362, %f516;
	sub.f32 	%f2396, %f2395, %f2394;
	div.rn.f32 	%f2397, %f464, %f397;
	mul.f32 	%f2398, %f2397, %f2396;
	mul.f32 	%f528, %f426, %f2398;
	// inline asm
	rcp.approx.ftz.f32 %f2377,%f2052;
	// inline asm
	mul.f32 	%f2399, %f2377, %f470;
	mul.f32 	%f2400, %f2399, %f2399;
	fma.rn.f32 	%f2403, %f1906, %f2400, %f1905;
	fma.rn.f32 	%f2405, %f2403, %f2400, %f1908;
	mul.rn.f32 	%f2406, %f2405, %f2400;
	mul.rn.f32 	%f2407, %f2406, %f2399;
	sub.f32 	%f2408, %f468, %f2399;
	neg.f32 	%f2409, %f2399;
	add.f32 	%f2410, %f2408, %f2408;
	fma.rn.f32 	%f2411, %f2409, %f468, %f2410;
	mul.rn.f32 	%f2412, %f2377, %f2411;
	add.f32 	%f2413, %f2407, %f2399;
	sub.f32 	%f2414, %f2399, %f2413;
	add.f32 	%f2415, %f2407, %f2414;
	add.f32 	%f2416, %f2412, %f2415;
	add.f32 	%f2417, %f2413, %f2416;
	sub.f32 	%f2418, %f2413, %f2417;
	add.f32 	%f2419, %f2416, %f2418;
	add.f32 	%f2420, %f471, %f2417;
	sub.f32 	%f2421, %f471, %f2420;
	add.f32 	%f2422, %f2417, %f2421;
	add.f32 	%f2423, %f2419, %f2422;
	add.f32 	%f2424, %f472, %f2423;
	add.f32 	%f2425, %f2420, %f2424;
	sub.f32 	%f2426, %f2420, %f2425;
	add.f32 	%f2427, %f2424, %f2426;
	mul.rn.f32 	%f2429, %f1759, %f2425;
	neg.f32 	%f2430, %f2429;
	fma.rn.f32 	%f2431, %f1759, %f2425, %f2430;
	fma.rn.f32 	%f2432, %f1759, %f2427, %f2431;
	fma.rn.f32 	%f2434, %f1939, %f2425, %f2432;
	add.rn.f32 	%f2435, %f2429, %f2434;
	neg.f32 	%f2436, %f2435;
	add.rn.f32 	%f2437, %f2429, %f2436;
	add.rn.f32 	%f2438, %f2437, %f2434;
	mov.b32 	 %r1108, %f2435;
	setp.eq.s32	%p986, %r1108, 1118925336;
	add.s32 	%r1109, %r1108, -1;
	mov.b32 	 %f2439, %r1109;
	add.f32 	%f2440, %f2438, 0f37000000;
	selp.f32	%f2441, %f2439, %f2435, %p986;
	selp.f32	%f529, %f2440, %f2438, %p986;
	mul.f32 	%f2442, %f2441, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2443, %f2442;
	fma.rn.f32 	%f2444, %f2443, %f1950, %f2441;
	fma.rn.f32 	%f2445, %f2443, %f1952, %f2444;
	mul.f32 	%f2446, %f2445, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2447, %f2446;
	add.f32 	%f2448, %f2443, 0f00000000;
	ex2.approx.f32 	%f2449, %f2448;
	mul.f32 	%f2450, %f2447, %f2449;
	setp.lt.f32	%p987, %f2441, 0fC2D20000;
	selp.f32	%f2451, 0f00000000, %f2450, %p987;
	setp.gt.f32	%p988, %f2441, 0f42D20000;
	selp.f32	%f3078, 0f7F800000, %f2451, %p988;
	setp.eq.f32	%p989, %f3078, 0f7F800000;
	@%p989 bra 	BB6_824;

	fma.rn.f32 	%f3078, %f3078, %f529, %f3078;

BB6_824:
	mov.b32 	 %r1110, %f3078;
	xor.b32  	%r1111, %r1110, -2147483648;
	mov.b32 	 %f2452, %r1111;
	selp.f32	%f3080, %f2452, %f3078, %p73;
	@%p930 bra 	BB6_827;
	bra.uni 	BB6_825;

BB6_827:
	add.f32 	%f2455, %f466, %f466;
	selp.f32	%f3080, %f2455, 0f00000000, %p893;
	bra.uni 	BB6_828;

BB6_825:
	setp.geu.f32	%p991, %f466, 0f00000000;
	@%p991 bra 	BB6_828;

	cvt.rzi.f32.f32	%f2454, %f1759;
	setp.neu.f32	%p992, %f2454, 0f40000000;
	selp.f32	%f3080, 0f7FFFFFFF, %f3080, %p992;

BB6_828:
	@%p934 bra 	BB6_833;

	setp.gtu.f32	%p995, %f467, 0f7F800000;
	@%p995 bra 	BB6_832;
	bra.uni 	BB6_830;

BB6_832:
	add.f32 	%f3080, %f466, 0f40000000;
	bra.uni 	BB6_833;

BB6_830:
	setp.neu.f32	%p996, %f467, 0f7F800000;
	@%p996 bra 	BB6_833;

	selp.f32	%f3080, 0fFF800000, 0f7F800000, %p73;

BB6_833:
	mul.f32 	%f2458, %f3080, 0fBF000000;
	selp.f32	%f2459, 0fBF000000, %f2458, %p937;
	mul.f32 	%f2460, %f2459, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2461, %f2460;
	fma.rn.f32 	%f2463, %f2461, %f1950, %f2459;
	fma.rn.f32 	%f2465, %f2461, %f1952, %f2463;
	mul.f32 	%f2466, %f2465, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2467, %f2466;
	add.f32 	%f2468, %f2461, 0f00000000;
	ex2.approx.f32 	%f2469, %f2468;
	mul.f32 	%f2470, %f2467, %f2469;
	setp.lt.f32	%p998, %f2459, 0fC2D20000;
	selp.f32	%f2471, 0f00000000, %f2470, %p998;
	setp.gt.f32	%p999, %f2459, 0f42D20000;
	selp.f32	%f540, 0f7F800000, %f2471, %p999;
	// inline asm
	rcp.approx.ftz.f32 %f2456,%f2143;
	// inline asm
	mul.f32 	%f2472, %f2456, %f489;
	mul.f32 	%f2473, %f2472, %f2472;
	fma.rn.f32 	%f2476, %f1906, %f2473, %f1905;
	fma.rn.f32 	%f2478, %f2476, %f2473, %f1908;
	mul.rn.f32 	%f2479, %f2478, %f2473;
	mul.rn.f32 	%f2480, %f2479, %f2472;
	sub.f32 	%f2481, %f487, %f2472;
	neg.f32 	%f2482, %f2472;
	add.f32 	%f2483, %f2481, %f2481;
	fma.rn.f32 	%f2484, %f2482, %f487, %f2483;
	mul.rn.f32 	%f2485, %f2456, %f2484;
	add.f32 	%f2486, %f2480, %f2472;
	sub.f32 	%f2487, %f2472, %f2486;
	add.f32 	%f2488, %f2480, %f2487;
	add.f32 	%f2489, %f2485, %f2488;
	add.f32 	%f2490, %f2486, %f2489;
	sub.f32 	%f2491, %f2486, %f2490;
	add.f32 	%f2492, %f2489, %f2491;
	add.f32 	%f2493, %f490, %f2490;
	sub.f32 	%f2494, %f490, %f2493;
	add.f32 	%f2495, %f2490, %f2494;
	add.f32 	%f2496, %f2492, %f2495;
	add.f32 	%f2497, %f491, %f2496;
	add.f32 	%f2498, %f2493, %f2497;
	sub.f32 	%f2499, %f2493, %f2498;
	add.f32 	%f2500, %f2497, %f2499;
	mul.rn.f32 	%f2502, %f1759, %f2498;
	neg.f32 	%f2503, %f2502;
	fma.rn.f32 	%f2504, %f1759, %f2498, %f2503;
	fma.rn.f32 	%f2505, %f1759, %f2500, %f2504;
	fma.rn.f32 	%f2507, %f1939, %f2498, %f2505;
	add.rn.f32 	%f2508, %f2502, %f2507;
	neg.f32 	%f2509, %f2508;
	add.rn.f32 	%f2510, %f2502, %f2509;
	add.rn.f32 	%f2511, %f2510, %f2507;
	mov.b32 	 %r1112, %f2508;
	setp.eq.s32	%p1000, %r1112, 1118925336;
	add.s32 	%r1113, %r1112, -1;
	mov.b32 	 %f2512, %r1113;
	add.f32 	%f2513, %f2511, 0f37000000;
	selp.f32	%f2514, %f2512, %f2508, %p1000;
	selp.f32	%f541, %f2513, %f2511, %p1000;
	mul.f32 	%f2515, %f2514, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2516, %f2515;
	fma.rn.f32 	%f2517, %f2516, %f1950, %f2514;
	fma.rn.f32 	%f2518, %f2516, %f1952, %f2517;
	mul.f32 	%f2519, %f2518, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2520, %f2519;
	add.f32 	%f2521, %f2516, 0f00000000;
	ex2.approx.f32 	%f2522, %f2521;
	mul.f32 	%f2523, %f2520, %f2522;
	setp.lt.f32	%p1001, %f2514, 0fC2D20000;
	selp.f32	%f2524, 0f00000000, %f2523, %p1001;
	setp.gt.f32	%p1002, %f2514, 0f42D20000;
	selp.f32	%f3081, 0f7F800000, %f2524, %p1002;
	setp.eq.f32	%p1003, %f3081, 0f7F800000;
	@%p1003 bra 	BB6_835;

	fma.rn.f32 	%f3081, %f3081, %f541, %f3081;

BB6_835:
	mov.b32 	 %r1114, %f3081;
	xor.b32  	%r1115, %r1114, -2147483648;
	mov.b32 	 %f2525, %r1115;
	selp.f32	%f3083, %f2525, %f3081, %p74;
	@%p948 bra 	BB6_838;
	bra.uni 	BB6_836;

BB6_838:
	add.f32 	%f2528, %f485, %f485;
	selp.f32	%f3083, %f2528, 0f00000000, %p893;
	bra.uni 	BB6_839;

BB6_836:
	setp.geu.f32	%p1005, %f485, 0f00000000;
	@%p1005 bra 	BB6_839;

	cvt.rzi.f32.f32	%f2527, %f1759;
	setp.neu.f32	%p1006, %f2527, 0f40000000;
	selp.f32	%f3083, 0f7FFFFFFF, %f3083, %p1006;

BB6_839:
	@%p952 bra 	BB6_844;

	setp.gtu.f32	%p1009, %f486, 0f7F800000;
	@%p1009 bra 	BB6_843;
	bra.uni 	BB6_841;

BB6_843:
	add.f32 	%f3083, %f485, 0f40000000;
	bra.uni 	BB6_844;

BB6_841:
	setp.neu.f32	%p1010, %f486, 0f7F800000;
	@%p1010 bra 	BB6_844;

	selp.f32	%f3083, 0fFF800000, 0f7F800000, %p74;

BB6_844:
	mul.f32 	%f2529, %f3083, 0fBF000000;
	selp.f32	%f2530, 0fBF000000, %f2529, %p955;
	mul.f32 	%f2531, %f2530, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2532, %f2531;
	fma.rn.f32 	%f2534, %f2532, %f1950, %f2530;
	fma.rn.f32 	%f2536, %f2532, %f1952, %f2534;
	mul.f32 	%f2537, %f2536, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2538, %f2537;
	add.f32 	%f2539, %f2532, 0f00000000;
	ex2.approx.f32 	%f2540, %f2539;
	mul.f32 	%f2541, %f2538, %f2540;
	setp.lt.f32	%p1012, %f2530, 0fC2D20000;
	selp.f32	%f2542, 0f00000000, %f2541, %p1012;
	setp.gt.f32	%p1013, %f2530, 0f42D20000;
	selp.f32	%f2543, 0f7F800000, %f2542, %p1013;
	mul.f32 	%f2544, %f413, %f2543;
	mul.f32 	%f2545, %f414, %f540;
	sub.f32 	%f2546, %f2545, %f2544;
	div.rn.f32 	%f2547, %f503, %f399;
	mul.f32 	%f552, %f2547, %f2546;
	mov.f64 	%fd1105, %fd434;
	@!%p55 bra 	BB6_846;
	bra.uni 	BB6_845;

BB6_845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1116}, %fd434;
	}
	xor.b32  	%r1117, %r1116, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1118, %temp}, %fd434;
	}
	mov.b64 	%fd1105, {%r1118, %r1117};

BB6_846:
	setp.eq.f32	%p1014, %f355, 0f00000000;
	@%p1014 bra 	BB6_849;
	bra.uni 	BB6_847;

BB6_849:
	mov.u32 	%r1119, 0;
	mov.b64 	%fd1105, {%r1119, %r155};
	bra.uni 	BB6_850;

BB6_847:
	setp.gt.s32	%p1015, %r154, -1;
	@%p1015 bra 	BB6_850;

	cvt.rzi.f64.f64	%fd923, %fd887;
	setp.neu.f64	%p1016, %fd923, 0d4000000000000000;
	selp.f64	%fd1105, 0dFFF8000000000000, %fd1105, %p1016;

BB6_850:
	selp.f64	%fd1106, %fd1105, %fd422, %p821;
	@%p66 bra 	BB6_858;

	setp.ne.s32	%p1018, %r126, 2146435072;
	@%p1018 bra 	BB6_853;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1120, %temp}, %fd887;
	}
	setp.eq.s32	%p1019, %r1120, 0;
	@%p1019 bra 	BB6_857;
	bra.uni 	BB6_853;

BB6_857:
	mov.u32 	%r1123, 0;
	mov.b64 	%fd1106, {%r1123, %r157};
	bra.uni 	BB6_858;

BB6_853:
	setp.ne.s32	%p1020, %r158, 2146435072;
	@%p1020 bra 	BB6_854;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1121, %temp}, %fd421;
	}
	setp.ne.s32	%p1021, %r1121, 0;
	mov.f64 	%fd1106, %fd1105;
	@%p1021 bra 	BB6_858;

	mov.u32 	%r1122, 0;
	mov.b64 	%fd1106, {%r1122, %r159};
	bra.uni 	BB6_858;

BB6_854:
	mov.f64 	%fd1106, %fd1105;

BB6_858:
	mov.f64 	%fd1108, %fd435;
	@!%p56 bra 	BB6_860;
	bra.uni 	BB6_859;

BB6_859:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1124}, %fd435;
	}
	xor.b32  	%r1125, %r1124, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1126, %temp}, %fd435;
	}
	mov.b64 	%fd1108, {%r1126, %r1125};

BB6_860:
	@%p1014 bra 	BB6_863;
	bra.uni 	BB6_861;

BB6_863:
	mov.u32 	%r1127, 0;
	mov.b64 	%fd1108, {%r1127, %r160};
	bra.uni 	BB6_864;

BB6_861:
	setp.gt.s32	%p1023, %r154, -1;
	@%p1023 bra 	BB6_864;

	cvt.rzi.f64.f64	%fd926, %fd889;
	setp.neu.f64	%p1024, %fd926, 0d4008000000000000;
	selp.f64	%fd1108, 0dFFF8000000000000, %fd1108, %p1024;

BB6_864:
	selp.f64	%fd1109, %fd1108, %fd423, %p822;
	@%p67 bra 	BB6_872;

	setp.ne.s32	%p1026, %r132, 2146435072;
	@%p1026 bra 	BB6_867;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1128, %temp}, %fd889;
	}
	setp.eq.s32	%p1027, %r1128, 0;
	@%p1027 bra 	BB6_871;
	bra.uni 	BB6_867;

BB6_871:
	mov.u32 	%r1131, 0;
	mov.b64 	%fd1109, {%r1131, %r162};
	bra.uni 	BB6_872;

BB6_867:
	setp.ne.s32	%p1028, %r158, 2146435072;
	@%p1028 bra 	BB6_868;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1129, %temp}, %fd421;
	}
	setp.ne.s32	%p1029, %r1129, 0;
	mov.f64 	%fd1109, %fd1108;
	@%p1029 bra 	BB6_872;

	mov.u32 	%r1130, 0;
	mov.b64 	%fd1109, {%r1130, %r163};
	bra.uni 	BB6_872;

BB6_868:
	mov.f64 	%fd1109, %fd1108;

BB6_872:
	mov.f64 	%fd1111, %fd436;
	@!%p57 bra 	BB6_874;
	bra.uni 	BB6_873;

BB6_873:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1132}, %fd436;
	}
	xor.b32  	%r1133, %r1132, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1134, %temp}, %fd436;
	}
	mov.b64 	%fd1111, {%r1134, %r1133};

BB6_874:
	setp.eq.f32	%p1030, %f629, 0f00000000;
	@%p1030 bra 	BB6_877;
	bra.uni 	BB6_875;

BB6_877:
	mov.u32 	%r1135, 0;
	mov.b64 	%fd1111, {%r1135, %r165};
	bra.uni 	BB6_878;

BB6_875:
	setp.gt.s32	%p1031, %r164, -1;
	@%p1031 bra 	BB6_878;

	cvt.rzi.f64.f64	%fd929, %fd890;
	setp.neu.f64	%p1032, %fd929, 0d4010000000000000;
	selp.f64	%fd1111, 0dFFF8000000000000, %fd1111, %p1032;

BB6_878:
	selp.f64	%fd1112, %fd1111, %fd409, %p823;
	@%p68 bra 	BB6_886;

	setp.ne.s32	%p1034, %r137, 2146435072;
	@%p1034 bra 	BB6_881;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1136, %temp}, %fd890;
	}
	setp.eq.s32	%p1035, %r1136, 0;
	@%p1035 bra 	BB6_885;
	bra.uni 	BB6_881;

BB6_885:
	mov.u32 	%r1139, 0;
	mov.b64 	%fd1112, {%r1139, %r167};
	bra.uni 	BB6_886;

BB6_881:
	setp.ne.s32	%p1036, %r168, 2146435072;
	@%p1036 bra 	BB6_882;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1137, %temp}, %fd408;
	}
	setp.ne.s32	%p1037, %r1137, 0;
	mov.f64 	%fd1112, %fd1111;
	@%p1037 bra 	BB6_886;

	mov.u32 	%r1138, 0;
	mov.b64 	%fd1112, {%r1138, %r169};
	bra.uni 	BB6_886;

BB6_882:
	mov.f64 	%fd1112, %fd1111;

BB6_886:
	setp.eq.f32	%p1038, %f629, 0f3F800000;
	selp.f64	%fd931, 0d3FF0000000000000, %fd1112, %p1038;
	setp.eq.f32	%p1039, %f355, 0f3F800000;
	selp.f64	%fd932, 0d3FF0000000000000, %fd1109, %p1039;
	mul.f64 	%fd933, %fd407, %fd932;
	div.rn.f64 	%fd934, %fd933, %fd931;
	selp.f64	%fd935, 0d3FF0000000000000, %fd1106, %p1039;
	mul.f64 	%fd936, %fd405, %fd935;
	div.rn.f64 	%fd937, %fd936, %fd406;
	add.f64 	%fd938, %fd420, %fd937;
	add.f64 	%fd939, %fd938, %fd934;
	cvt.rn.f32.f64	%f2548, %fd939;
	div.rn.f32 	%f2549, %f353, %f396;
	mul.f32 	%f553, %f2549, %f2548;
	mov.f64 	%fd1114, %fd437;
	@!%p58 bra 	BB6_888;
	bra.uni 	BB6_887;

BB6_887:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1140}, %fd437;
	}
	xor.b32  	%r1141, %r1140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1142, %temp}, %fd437;
	}
	mov.b64 	%fd1114, {%r1142, %r1141};

BB6_888:
	setp.eq.f32	%p1040, %f357, 0f00000000;
	@%p1040 bra 	BB6_891;
	bra.uni 	BB6_889;

BB6_891:
	mov.u32 	%r1143, 0;
	mov.b64 	%fd1114, {%r1143, %r171};
	bra.uni 	BB6_892;

BB6_889:
	setp.gt.s32	%p1041, %r170, -1;
	@%p1041 bra 	BB6_892;

	cvt.rzi.f64.f64	%fd941, %fd887;
	setp.neu.f64	%p1042, %fd941, 0d4000000000000000;
	selp.f64	%fd1114, 0dFFF8000000000000, %fd1114, %p1042;

BB6_892:
	selp.f64	%fd1115, %fd1114, %fd426, %p824;
	@%p69 bra 	BB6_900;

	setp.ne.s32	%p1044, %r126, 2146435072;
	@%p1044 bra 	BB6_895;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1144, %temp}, %fd887;
	}
	setp.eq.s32	%p1045, %r1144, 0;
	@%p1045 bra 	BB6_899;
	bra.uni 	BB6_895;

BB6_899:
	mov.u32 	%r1147, 0;
	mov.b64 	%fd1115, {%r1147, %r173};
	bra.uni 	BB6_900;

BB6_895:
	setp.ne.s32	%p1046, %r174, 2146435072;
	@%p1046 bra 	BB6_896;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1145, %temp}, %fd425;
	}
	setp.ne.s32	%p1047, %r1145, 0;
	mov.f64 	%fd1115, %fd1114;
	@%p1047 bra 	BB6_900;

	mov.u32 	%r1146, 0;
	mov.b64 	%fd1115, {%r1146, %r175};
	bra.uni 	BB6_900;

BB6_896:
	mov.f64 	%fd1115, %fd1114;

BB6_900:
	mov.f64 	%fd1117, %fd438;
	@!%p59 bra 	BB6_902;
	bra.uni 	BB6_901;

BB6_901:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1148}, %fd438;
	}
	xor.b32  	%r1149, %r1148, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1150, %temp}, %fd438;
	}
	mov.b64 	%fd1117, {%r1150, %r1149};

BB6_902:
	@%p1040 bra 	BB6_905;
	bra.uni 	BB6_903;

BB6_905:
	mov.u32 	%r1151, 0;
	mov.b64 	%fd1117, {%r1151, %r176};
	bra.uni 	BB6_906;

BB6_903:
	setp.gt.s32	%p1049, %r170, -1;
	@%p1049 bra 	BB6_906;

	cvt.rzi.f64.f64	%fd944, %fd889;
	setp.neu.f64	%p1050, %fd944, 0d4008000000000000;
	selp.f64	%fd1117, 0dFFF8000000000000, %fd1117, %p1050;

BB6_906:
	selp.f64	%fd1118, %fd1117, %fd427, %p825;
	@%p70 bra 	BB6_914;

	setp.ne.s32	%p1052, %r132, 2146435072;
	@%p1052 bra 	BB6_909;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1152, %temp}, %fd889;
	}
	setp.eq.s32	%p1053, %r1152, 0;
	@%p1053 bra 	BB6_913;
	bra.uni 	BB6_909;

BB6_913:
	mov.u32 	%r1155, 0;
	mov.b64 	%fd1118, {%r1155, %r178};
	bra.uni 	BB6_914;

BB6_909:
	setp.ne.s32	%p1054, %r174, 2146435072;
	@%p1054 bra 	BB6_910;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1153, %temp}, %fd425;
	}
	setp.ne.s32	%p1055, %r1153, 0;
	mov.f64 	%fd1118, %fd1117;
	@%p1055 bra 	BB6_914;

	mov.u32 	%r1154, 0;
	mov.b64 	%fd1118, {%r1154, %r179};
	bra.uni 	BB6_914;

BB6_910:
	mov.f64 	%fd1118, %fd1117;

BB6_914:
	mov.f64 	%fd1120, %fd436;
	@!%p57 bra 	BB6_916;
	bra.uni 	BB6_915;

BB6_915:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1156}, %fd436;
	}
	xor.b32  	%r1157, %r1156, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1158, %temp}, %fd436;
	}
	mov.b64 	%fd1120, {%r1158, %r1157};

BB6_916:
	@%p1030 bra 	BB6_919;
	bra.uni 	BB6_917;

BB6_919:
	mov.u32 	%r1159, 0;
	mov.b64 	%fd1120, {%r1159, %r165};
	bra.uni 	BB6_920;

BB6_917:
	setp.gt.s32	%p1057, %r164, -1;
	@%p1057 bra 	BB6_920;

	cvt.rzi.f64.f64	%fd947, %fd890;
	setp.neu.f64	%p1058, %fd947, 0d4010000000000000;
	selp.f64	%fd1120, 0dFFF8000000000000, %fd1120, %p1058;

BB6_920:
	selp.f64	%fd1121, %fd1120, %fd409, %p823;
	@%p68 bra 	BB6_928;

	setp.ne.s32	%p1060, %r137, 2146435072;
	@%p1060 bra 	BB6_923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1160, %temp}, %fd890;
	}
	setp.eq.s32	%p1061, %r1160, 0;
	@%p1061 bra 	BB6_927;
	bra.uni 	BB6_923;

BB6_927:
	mov.u32 	%r1163, 0;
	mov.b64 	%fd1121, {%r1163, %r167};
	bra.uni 	BB6_928;

BB6_923:
	setp.ne.s32	%p1062, %r168, 2146435072;
	@%p1062 bra 	BB6_924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1161, %temp}, %fd408;
	}
	setp.ne.s32	%p1063, %r1161, 0;
	mov.f64 	%fd1121, %fd1120;
	@%p1063 bra 	BB6_928;

	mov.u32 	%r1162, 0;
	mov.b64 	%fd1121, {%r1162, %r169};
	bra.uni 	BB6_928;

BB6_924:
	mov.f64 	%fd1121, %fd1120;

BB6_928:
	selp.f64	%fd949, 0d3FF0000000000000, %fd1121, %p1038;
	setp.eq.f32	%p1065, %f357, 0f3F800000;
	selp.f64	%fd950, 0d3FF0000000000000, %fd1118, %p1065;
	mul.f64 	%fd951, %fd411, %fd950;
	div.rn.f64 	%fd952, %fd951, %fd949;
	selp.f64	%fd953, 0d3FF0000000000000, %fd1115, %p1065;
	mul.f64 	%fd954, %fd410, %fd953;
	div.rn.f64 	%fd955, %fd954, %fd406;
	add.f64 	%fd956, %fd424, %fd955;
	add.f64 	%fd957, %fd956, %fd952;
	cvt.rn.f32.f64	%f2550, %fd957;
	div.rn.f32 	%f2551, %f354, %f398;
	mul.f32 	%f2552, %f2551, %f2550;
	mul.f32 	%f2553, %f411, %f552;
	mul.f32 	%f2554, %f2553, %f2552;
	fma.rn.f32 	%f2555, %f528, %f553, %f2554;
	mul.f32 	%f2556, %f411, %f3035;
	fma.rn.f32 	%f554, %f426, %f2556, %f2952;
	mad.lo.s32 	%r1164, %r1236, %r199, %r1235;
	add.s32 	%r1165, %r1164, %r7;
	mul.wide.s32 	%rd99, %r1165, 4;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.f32 	%f555, [%rd100];
	mul.f32 	%f2557, %f465, %f465;
	div.rn.f32 	%f2558, %f2557, %f554;
	add.f32 	%f3054, %f2558, %f3054;
	mul.f32 	%f2559, %f504, %f465;
	div.rn.f32 	%f2560, %f2559, %f554;
	add.f32 	%f3053, %f2560, %f3053;
	mul.f32 	%f2561, %f411, %f426;
	mul.f32 	%f2562, %f2561, %f465;
	div.rn.f32 	%f2563, %f2562, %f554;
	add.f32 	%f3052, %f2563, %f3052;
	div.rn.f32 	%f2564, %f465, %f554;
	add.f32 	%f3051, %f2564, %f3051;
	mul.f32 	%f2565, %f2555, %f465;
	div.rn.f32 	%f2566, %f2565, %f554;
	add.f32 	%f3050, %f2566, %f3050;
	mul.f32 	%f2567, %f504, %f504;
	div.rn.f32 	%f2568, %f2567, %f554;
	add.f32 	%f3049, %f2568, %f3049;
	mul.f32 	%f2569, %f2561, %f504;
	div.rn.f32 	%f2570, %f2569, %f554;
	add.f32 	%f3048, %f2570, %f3048;
	div.rn.f32 	%f2571, %f504, %f554;
	add.f32 	%f3047, %f2571, %f3047;
	mul.f32 	%f2572, %f2555, %f504;
	div.rn.f32 	%f2573, %f2572, %f554;
	add.f32 	%f3046, %f2573, %f3046;
	mul.f32 	%f2574, %f2561, %f2561;
	div.rn.f32 	%f2575, %f2574, %f554;
	add.f32 	%f3045, %f2575, %f3045;
	div.rn.f32 	%f2576, %f2561, %f554;
	add.f32 	%f3044, %f2576, %f3044;
	mul.f32 	%f2577, %f2555, %f2561;
	div.rn.f32 	%f2578, %f2577, %f554;
	add.f32 	%f3043, %f2578, %f3043;
	rcp.rn.f32 	%f2579, %f554;
	add.f32 	%f3042, %f2579, %f3042;
	div.rn.f32 	%f2580, %f2555, %f554;
	add.f32 	%f3041, %f2580, %f3041;
	mul.f32 	%f2581, %f2555, %f2555;
	div.rn.f32 	%f2582, %f2581, %f554;
	add.f32 	%f3040, %f2582, %f3040;
	add.f32 	%f571, %f3032, %f554;
	setp.leu.f32	%p1066, %f571, 0f00000000;
	@%p1066 bra 	BB6_937;

	add.f32 	%f572, %f3032, %f555;
	setp.gt.f32	%p1067, %f572, 0f00000000;
	@%p1067 bra 	BB6_931;
	bra.uni 	BB6_930;

BB6_931:
	setp.lt.f32	%p1068, %f571, 0f00800000;
	mul.f32 	%f2584, %f571, 0f4B000000;
	selp.f32	%f574, %f2584, %f571, %p1068;
	selp.f32	%f2585, 0fC1B80000, 0f00000000, %p1068;
	mov.b32 	 %r1166, %f574;
	add.s32 	%r1167, %r1166, -1059760811;
	and.b32  	%r1168, %r1167, -8388608;
	sub.s32 	%r1169, %r1166, %r1168;
	mov.b32 	 %f2586, %r1169;
	cvt.rn.f32.s32	%f2587, %r1168;
	mov.f32 	%f2588, 0f34000000;
	fma.rn.f32 	%f2589, %f2587, %f2588, %f2585;
	add.f32 	%f2590, %f2586, 0fBF800000;
	mov.f32 	%f2591, 0f3E1039F6;
	mov.f32 	%f2592, 0fBE055027;
	fma.rn.f32 	%f2593, %f2592, %f2590, %f2591;
	mov.f32 	%f2594, 0fBDF8CDCC;
	fma.rn.f32 	%f2595, %f2593, %f2590, %f2594;
	mov.f32 	%f2596, 0f3E0F2955;
	fma.rn.f32 	%f2597, %f2595, %f2590, %f2596;
	mov.f32 	%f2598, 0fBE2AD8B9;
	fma.rn.f32 	%f2599, %f2597, %f2590, %f2598;
	mov.f32 	%f2600, 0f3E4CED0B;
	fma.rn.f32 	%f2601, %f2599, %f2590, %f2600;
	mov.f32 	%f2602, 0fBE7FFF22;
	fma.rn.f32 	%f2603, %f2601, %f2590, %f2602;
	mov.f32 	%f2604, 0f3EAAAA78;
	fma.rn.f32 	%f2605, %f2603, %f2590, %f2604;
	mov.f32 	%f2606, 0fBF000000;
	fma.rn.f32 	%f2607, %f2605, %f2590, %f2606;
	mul.f32 	%f2608, %f2590, %f2607;
	fma.rn.f32 	%f2609, %f2608, %f2590, %f2590;
	mov.f32 	%f2610, 0f3F317218;
	fma.rn.f32 	%f3084, %f2589, %f2610, %f2609;
	setp.lt.u32	%p1069, %r1166, 2139095040;
	@%p1069 bra 	BB6_933;

	mov.f32 	%f2611, 0f7F800000;
	fma.rn.f32 	%f3084, %f574, %f2611, %f2611;

BB6_933:
	setp.eq.f32	%p1070, %f574, 0f00000000;
	selp.f32	%f2612, 0fFF800000, %f3084, %p1070;
	mul.f32 	%f2613, %f572, %f2612;
	sub.f32 	%f578, %f2613, %f554;
	mul.f32 	%f2614, %f572, 0f4B000000;
	setp.lt.f32	%p1071, %f572, 0f00800000;
	selp.f32	%f579, %f2614, %f572, %p1071;
	selp.f32	%f2615, 0fC1B80000, 0f00000000, %p1071;
	mov.b32 	 %r1170, %f579;
	add.s32 	%r1171, %r1170, -1059760811;
	and.b32  	%r1172, %r1171, -8388608;
	sub.s32 	%r1173, %r1170, %r1172;
	mov.b32 	 %f2616, %r1173;
	cvt.rn.f32.s32	%f2617, %r1172;
	fma.rn.f32 	%f2619, %f2617, %f2588, %f2615;
	add.f32 	%f2620, %f2616, 0fBF800000;
	fma.rn.f32 	%f2623, %f2592, %f2620, %f2591;
	fma.rn.f32 	%f2625, %f2623, %f2620, %f2594;
	fma.rn.f32 	%f2627, %f2625, %f2620, %f2596;
	fma.rn.f32 	%f2629, %f2627, %f2620, %f2598;
	fma.rn.f32 	%f2631, %f2629, %f2620, %f2600;
	fma.rn.f32 	%f2633, %f2631, %f2620, %f2602;
	fma.rn.f32 	%f2635, %f2633, %f2620, %f2604;
	fma.rn.f32 	%f2637, %f2635, %f2620, %f2606;
	mul.f32 	%f2638, %f2620, %f2637;
	fma.rn.f32 	%f2639, %f2638, %f2620, %f2620;
	fma.rn.f32 	%f3085, %f2619, %f2610, %f2639;
	setp.lt.u32	%p1072, %r1170, 2139095040;
	@%p1072 bra 	BB6_935;

	mov.f32 	%f2641, 0f7F800000;
	fma.rn.f32 	%f3085, %f579, %f2641, %f2641;

BB6_935:
	setp.eq.f32	%p1073, %f579, 0f00000000;
	selp.f32	%f2642, 0fFF800000, %f3085, %p1073;
	mul.f32 	%f2643, %f572, %f2642;
	sub.f32 	%f2644, %f578, %f2643;
	add.f32 	%f3086, %f555, %f2644;
	bra.uni 	BB6_936;

BB6_930:
	neg.f32 	%f2583, %f554;
	sub.f32 	%f3086, %f2583, %f3032;

BB6_936:
	add.f32 	%f3055, %f3055, %f3086;

BB6_937:
	add.s32 	%r1236, %r1236, 1;
	setp.lt.s32	%p1074, %r1236, %r199;
	@%p1074 bra 	BB6_660;

	st.local.f32 	[%rd2], %f3054;
	st.local.f32 	[%rd2+4], %f3053;
	st.local.f32 	[%rd2+20], %f3053;
	st.local.f32 	[%rd2+8], %f3052;
	st.local.f32 	[%rd2+40], %f3052;
	st.local.f32 	[%rd2+12], %f3051;
	st.local.f32 	[%rd2+60], %f3051;
	st.local.f32 	[%rd2+16], %f3050;
	st.local.f32 	[%rd2+80], %f3050;
	st.local.f32 	[%rd2+24], %f3049;
	st.local.f32 	[%rd2+28], %f3048;
	st.local.f32 	[%rd2+44], %f3048;
	st.local.f32 	[%rd2+32], %f3047;
	st.local.f32 	[%rd2+64], %f3047;
	st.local.f32 	[%rd2+36], %f3046;
	st.local.f32 	[%rd2+84], %f3046;
	st.local.f32 	[%rd2+48], %f3045;
	st.local.f32 	[%rd2+52], %f3044;
	st.local.f32 	[%rd2+68], %f3044;
	st.local.f32 	[%rd2+56], %f3043;
	st.local.f32 	[%rd2+88], %f3043;
	st.local.f32 	[%rd2+72], %f3042;
	st.local.f32 	[%rd2+76], %f3041;
	st.local.f32 	[%rd2+92], %f3041;
	st.local.f32 	[%rd2+96], %f3040;
	add.s32 	%r1235, %r1235, 1;
	setp.lt.s32	%p1075, %r1235, %r199;
	@%p1075 bra 	BB6_659;

BB6_939:
	ld.local.f32 	%f2646, [%rd2];
	rcp.rn.f32 	%f588, %f2646;
	ld.local.f32 	%f2647, [%rd2+4];
	mul.f32 	%f589, %f588, %f2647;
	ld.local.f32 	%f2648, [%rd2+8];
	ld.local.f32 	%f2649, [%rd2+12];
	ld.local.f32 	%f2650, [%rd2+16];
	ld.local.f32 	%f2651, [%rd2+20];
	ld.local.f32 	%f2652, [%rd2+24];
	ld.local.f32 	%f2653, [%rd2+28];
	ld.local.f32 	%f2654, [%rd2+32];
	ld.local.f32 	%f2655, [%rd2+36];
	ld.local.f32 	%f2656, [%rd2+40];
	ld.local.f32 	%f2657, [%rd2+44];
	st.local.f32 	[%rd2+4], %f589;
	mul.f32 	%f590, %f588, %f2648;
	st.local.f32 	[%rd2+8], %f590;
	mul.f32 	%f591, %f588, %f2649;
	st.local.f32 	[%rd2+12], %f591;
	mul.f32 	%f592, %f588, %f2650;
	st.local.f32 	[%rd2+16], %f592;
	ld.local.f32 	%f2658, [%rd2+4];
	fma.rn.f32 	%f2659, %f2658, %f2651, 0f00000000;
	sub.f32 	%f2660, %f2652, %f2659;
	ld.local.f32 	%f593, [%rd2+20];
	st.local.f32 	[%rd2+24], %f2660;
	fma.rn.f32 	%f2661, %f590, %f593, 0f00000000;
	rcp.rn.f32 	%f594, %f2660;
	sub.f32 	%f2662, %f2653, %f2661;
	mul.f32 	%f595, %f594, %f2662;
	st.local.f32 	[%rd2+28], %f595;
	fma.rn.f32 	%f2663, %f591, %f593, 0f00000000;
	sub.f32 	%f2664, %f2654, %f2663;
	mul.f32 	%f596, %f594, %f2664;
	st.local.f32 	[%rd2+32], %f596;
	fma.rn.f32 	%f2665, %f592, %f593, 0f00000000;
	sub.f32 	%f2666, %f2655, %f2665;
	mul.f32 	%f597, %f594, %f2666;
	st.local.f32 	[%rd2+36], %f597;
	ld.local.f32 	%f2667, [%rd2+4];
	fma.rn.f32 	%f2668, %f2667, %f2656, 0f00000000;
	sub.f32 	%f598, %f2657, %f2668;
	st.local.f32 	[%rd2+44], %f598;
	add.s64 	%rd130, %rd2, 40;
	add.s64 	%rd129, %rd2, 8;
	mov.u32 	%r1237, -1;

BB6_940:
	ld.local.f32 	%f2669, [%rd130];
	ld.local.f32 	%f2670, [%rd129];
	fma.rn.f32 	%f3089, %f2670, %f2669, %f3089;
	add.s64 	%rd130, %rd130, 4;
	add.s64 	%rd129, %rd129, 20;
	add.s32 	%r1237, %r1237, 1;
	setp.lt.s32	%p1076, %r1237, 1;
	@%p1076 bra 	BB6_940;

	ld.local.f32 	%f2672, [%rd2+48];
	sub.f32 	%f2673, %f2672, %f3089;
	ld.local.f32 	%f601, [%rd2+40];
	ld.local.f32 	%f2674, [%rd2+52];
	ld.local.f32 	%f2675, [%rd2+56];
	ld.local.f32 	%f2676, [%rd2+60];
	ld.local.f32 	%f2677, [%rd2+4];
	ld.local.f32 	%f2678, [%rd2+64];
	st.local.f32 	[%rd2+48], %f2673;
	fma.rn.f32 	%f2679, %f591, %f601, 0f00000000;
	fma.rn.f32 	%f2680, %f596, %f598, %f2679;
	rcp.rn.f32 	%f602, %f2673;
	sub.f32 	%f2681, %f2674, %f2680;
	mul.f32 	%f603, %f602, %f2681;
	st.local.f32 	[%rd2+52], %f603;
	fma.rn.f32 	%f2682, %f592, %f601, 0f00000000;
	fma.rn.f32 	%f2683, %f597, %f598, %f2682;
	sub.f32 	%f2684, %f2675, %f2683;
	mul.f32 	%f604, %f602, %f2684;
	st.local.f32 	[%rd2+56], %f604;
	fma.rn.f32 	%f2685, %f2677, %f2676, 0f00000000;
	sub.f32 	%f605, %f2678, %f2685;
	st.local.f32 	[%rd2+64], %f605;
	add.s64 	%rd132, %rd2, 60;
	add.s64 	%rd131, %rd2, 8;
	mov.f32 	%f3090, 0f00000000;
	mov.u32 	%r1238, -1;

BB6_942:
	ld.local.f32 	%f2686, [%rd132];
	ld.local.f32 	%f2687, [%rd131];
	fma.rn.f32 	%f3090, %f2687, %f2686, %f3090;
	add.s64 	%rd132, %rd132, 4;
	add.s64 	%rd131, %rd131, 20;
	add.s32 	%r1238, %r1238, 1;
	setp.lt.s32	%p1077, %r1238, 1;
	@%p1077 bra 	BB6_942;

	ld.local.f32 	%f2689, [%rd2+68];
	sub.f32 	%f608, %f2689, %f3090;
	st.local.f32 	[%rd2+68], %f608;
	add.s64 	%rd134, %rd2, 60;
	add.s64 	%rd133, %rd2, 12;
	mov.f32 	%f3091, 0f00000000;
	mov.u32 	%r1239, -1;

BB6_944:
	ld.local.f32 	%f2690, [%rd134];
	ld.local.f32 	%f2691, [%rd133];
	fma.rn.f32 	%f3091, %f2691, %f2690, %f3091;
	add.s64 	%rd134, %rd134, 4;
	add.s64 	%rd133, %rd133, 20;
	add.s32 	%r1239, %r1239, 1;
	setp.lt.s32	%p1078, %r1239, 2;
	@%p1078 bra 	BB6_944;

	ld.local.f32 	%f2693, [%rd2+72];
	sub.f32 	%f2694, %f2693, %f3091;
	ld.local.f32 	%f611, [%rd2+60];
	ld.local.f32 	%f2695, [%rd2+76];
	ld.local.f32 	%f2696, [%rd2+80];
	ld.local.f32 	%f2697, [%rd2+4];
	ld.local.f32 	%f2698, [%rd2+84];
	st.local.f32 	[%rd2+72], %f2694;
	fma.rn.f32 	%f2699, %f592, %f611, 0f00000000;
	fma.rn.f32 	%f2700, %f597, %f605, %f2699;
	fma.rn.f32 	%f2701, %f604, %f608, %f2700;
	rcp.rn.f32 	%f612, %f2694;
	sub.f32 	%f2702, %f2695, %f2701;
	mul.f32 	%f613, %f612, %f2702;
	st.local.f32 	[%rd2+76], %f613;
	fma.rn.f32 	%f2703, %f2697, %f2696, 0f00000000;
	sub.f32 	%f614, %f2698, %f2703;
	st.local.f32 	[%rd2+84], %f614;
	add.s64 	%rd136, %rd2, 80;
	add.s64 	%rd135, %rd2, 8;
	mov.f32 	%f3092, 0f00000000;
	mov.u32 	%r1240, -1;

BB6_946:
	ld.local.f32 	%f2704, [%rd136];
	ld.local.f32 	%f2705, [%rd135];
	fma.rn.f32 	%f3092, %f2705, %f2704, %f3092;
	add.s64 	%rd136, %rd136, 4;
	add.s64 	%rd135, %rd135, 20;
	add.s32 	%r1240, %r1240, 1;
	setp.lt.s32	%p1079, %r1240, 1;
	@%p1079 bra 	BB6_946;

	ld.local.f32 	%f2707, [%rd2+88];
	sub.f32 	%f617, %f2707, %f3092;
	st.local.f32 	[%rd2+88], %f617;
	add.s64 	%rd138, %rd2, 80;
	add.s64 	%rd137, %rd2, 12;
	mov.f32 	%f3093, 0f00000000;
	mov.u32 	%r1241, -1;

BB6_948:
	ld.local.f32 	%f2708, [%rd138];
	ld.local.f32 	%f2709, [%rd137];
	fma.rn.f32 	%f3093, %f2709, %f2708, %f3093;
	add.s64 	%rd138, %rd138, 4;
	add.s64 	%rd137, %rd137, 20;
	add.s32 	%r1241, %r1241, 1;
	setp.lt.s32	%p1080, %r1241, 2;
	@%p1080 bra 	BB6_948;

	ld.local.f32 	%f2711, [%rd2+92];
	sub.f32 	%f620, %f2711, %f3093;
	st.local.f32 	[%rd2+92], %f620;
	add.s64 	%rd140, %rd2, 80;
	add.s64 	%rd139, %rd2, 16;
	mov.f32 	%f3094, 0f00000000;
	mov.u32 	%r1242, -1;

BB6_950:
	ld.local.f32 	%f2712, [%rd140];
	ld.local.f32 	%f2713, [%rd139];
	fma.rn.f32 	%f3094, %f2713, %f2712, %f3094;
	add.s64 	%rd140, %rd140, 4;
	add.s64 	%rd139, %rd139, 20;
	add.s32 	%r1242, %r1242, 1;
	setp.lt.s32	%p1081, %r1242, 3;
	@%p1081 bra 	BB6_950;

	ld.param.u64 	%rd124, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_17];
	ld.param.u64 	%rd123, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_16];
	ld.param.u32 	%r1202, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_18];
	mul.wide.s32 	%rd122, %r4, 4;
	ld.param.u64 	%rd121, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_15];
	ld.local.f32 	%f2714, [%rd2+96];
	sub.f32 	%f2715, %f2714, %f3094;
	ld.local.f32 	%f2716, [%rd2+80];
	st.local.f32 	[%rd2+96], %f2715;
	add.f32 	%f2717, %f589, 0f00000000;
	mov.f32 	%f2718, 0f00000000;
	sub.f32 	%f2719, %f2718, %f2717;
	add.f32 	%f2720, %f590, 0f00000000;
	fma.rn.f32 	%f2721, %f595, %f2719, %f2720;
	sub.f32 	%f2722, %f2718, %f2721;
	add.f32 	%f2723, %f591, 0f00000000;
	fma.rn.f32 	%f2724, %f596, %f2719, %f2723;
	fma.rn.f32 	%f2725, %f603, %f2722, %f2724;
	sub.f32 	%f2726, %f2718, %f2725;
	add.f32 	%f2727, %f592, 0f00000000;
	fma.rn.f32 	%f2728, %f597, %f2719, %f2727;
	fma.rn.f32 	%f2729, %f604, %f2722, %f2728;
	fma.rn.f32 	%f2730, %f613, %f2726, %f2729;
	sub.f32 	%f2731, %f2718, %f2730;
	div.rn.f32 	%f2732, %f2731, %f2715;
	fma.rn.f32 	%f2733, %f620, %f2732, 0f00000000;
	sub.f32 	%f2734, %f2726, %f2733;
	mul.f32 	%f2735, %f612, %f2734;
	fma.rn.f32 	%f2736, %f608, %f2735, 0f00000000;
	fma.rn.f32 	%f2737, %f617, %f2732, %f2736;
	sub.f32 	%f2738, %f2722, %f2737;
	mul.f32 	%f2739, %f602, %f2738;
	fma.rn.f32 	%f2740, %f598, %f2739, 0f00000000;
	fma.rn.f32 	%f2741, %f605, %f2735, %f2740;
	fma.rn.f32 	%f2742, %f614, %f2732, %f2741;
	sub.f32 	%f2743, %f2719, %f2742;
	mul.f32 	%f2744, %f594, %f2743;
	fma.rn.f32 	%f2745, %f593, %f2744, 0f00000000;
	fma.rn.f32 	%f2746, %f601, %f2739, %f2745;
	fma.rn.f32 	%f2747, %f611, %f2735, %f2746;
	fma.rn.f32 	%f2748, %f2716, %f2732, %f2747;
	mov.f32 	%f2749, 0f3F800000;
	sub.f32 	%f2750, %f2749, %f2748;
	mul.f32 	%f2751, %f588, %f2750;
	fma.rn.f32 	%f2752, %f589, 0f00000000, 0f00000000;
	sub.f32 	%f2753, %f2749, %f2752;
	fma.rn.f32 	%f2754, %f590, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2755, %f595, %f2753, %f2754;
	sub.f32 	%f2756, %f2718, %f2755;
	fma.rn.f32 	%f2757, %f591, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2758, %f596, %f2753, %f2757;
	fma.rn.f32 	%f2759, %f603, %f2756, %f2758;
	sub.f32 	%f2760, %f2718, %f2759;
	fma.rn.f32 	%f2761, %f592, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2762, %f597, %f2753, %f2761;
	fma.rn.f32 	%f2763, %f604, %f2756, %f2762;
	fma.rn.f32 	%f2764, %f613, %f2760, %f2763;
	sub.f32 	%f2765, %f2718, %f2764;
	div.rn.f32 	%f2766, %f2765, %f2715;
	fma.rn.f32 	%f2767, %f620, %f2766, 0f00000000;
	sub.f32 	%f2768, %f2760, %f2767;
	mul.f32 	%f2769, %f612, %f2768;
	fma.rn.f32 	%f2770, %f608, %f2769, 0f00000000;
	fma.rn.f32 	%f2771, %f617, %f2766, %f2770;
	sub.f32 	%f2772, %f2756, %f2771;
	mul.f32 	%f2773, %f602, %f2772;
	fma.rn.f32 	%f2774, %f598, %f2773, 0f00000000;
	fma.rn.f32 	%f2775, %f605, %f2769, %f2774;
	fma.rn.f32 	%f2776, %f614, %f2766, %f2775;
	sub.f32 	%f2777, %f2753, %f2776;
	mul.f32 	%f2778, %f594, %f2777;
	sub.f32 	%f2779, %f2718, %f2752;
	fma.rn.f32 	%f2780, %f595, %f2779, %f2754;
	sub.f32 	%f2781, %f2749, %f2780;
	fma.rn.f32 	%f2782, %f596, %f2779, %f2757;
	fma.rn.f32 	%f2783, %f603, %f2781, %f2782;
	sub.f32 	%f2784, %f2718, %f2783;
	fma.rn.f32 	%f2785, %f597, %f2779, %f2761;
	fma.rn.f32 	%f2786, %f604, %f2781, %f2785;
	fma.rn.f32 	%f2787, %f613, %f2784, %f2786;
	sub.f32 	%f2788, %f2718, %f2787;
	div.rn.f32 	%f2789, %f2788, %f2715;
	fma.rn.f32 	%f2790, %f620, %f2789, 0f00000000;
	sub.f32 	%f2791, %f2784, %f2790;
	mul.f32 	%f2792, %f612, %f2791;
	fma.rn.f32 	%f2793, %f608, %f2792, 0f00000000;
	fma.rn.f32 	%f2794, %f617, %f2789, %f2793;
	sub.f32 	%f2795, %f2781, %f2794;
	mul.f32 	%f2796, %f602, %f2795;
	sub.f32 	%f2797, %f2718, %f2780;
	fma.rn.f32 	%f2798, %f603, %f2797, %f2782;
	sub.f32 	%f2799, %f2749, %f2798;
	fma.rn.f32 	%f2800, %f604, %f2797, %f2785;
	fma.rn.f32 	%f2801, %f613, %f2799, %f2800;
	sub.f32 	%f2802, %f2718, %f2801;
	div.rn.f32 	%f2803, %f2802, %f2715;
	fma.rn.f32 	%f2804, %f620, %f2803, 0f00000000;
	sub.f32 	%f2805, %f2799, %f2804;
	mul.f32 	%f2806, %f612, %f2805;
	sub.f32 	%f2807, %f2718, %f2798;
	fma.rn.f32 	%f2808, %f613, %f2807, %f2800;
	sub.f32 	%f2809, %f2749, %f2808;
	div.rn.f32 	%f2810, %f2809, %f2715;
	cvta.to.global.u64 	%rd101, %rd121;
	add.s64 	%rd103, %rd101, %rd122;
	st.global.f32 	[%rd103], %f3037;
	shl.b32 	%r1184, %r1202, 2;
	cvt.s64.s32	%rd104, %r1184;
	add.s64 	%rd105, %rd103, %rd104;
	st.global.f32 	[%rd105], %f3036;
	add.s64 	%rd106, %rd105, %rd104;
	st.global.f32 	[%rd106], %f3035;
	add.s64 	%rd107, %rd106, %rd104;
	st.global.f32 	[%rd107], %f2952;
	add.s64 	%rd108, %rd107, %rd104;
	st.global.f32 	[%rd108], %f3033;
	cvta.to.global.u64 	%rd109, %rd123;
	add.s64 	%rd110, %rd109, %rd122;
	st.global.f32 	[%rd110], %f2751;
	add.s64 	%rd111, %rd110, %rd104;
	st.global.f32 	[%rd111], %f2778;
	add.s64 	%rd112, %rd111, %rd104;
	st.global.f32 	[%rd112], %f2796;
	add.s64 	%rd113, %rd112, %rd104;
	st.global.f32 	[%rd113], %f2806;
	add.s64 	%rd114, %rd113, %rd104;
	st.global.f32 	[%rd114], %f2810;
	cvta.to.global.u64 	%rd115, %rd124;
	add.s64 	%rd116, %rd115, %rd122;
	st.global.f32 	[%rd116], %f3055;

BB6_952:
	ret;
}

	// .globl	_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i
.visible .entry _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i(
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_0,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_1,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_2,
	.param .f32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_3,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_4,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_5,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_6,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_7,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_8,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_9,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_10
)
{
	.local .align 16 .b8 	__local_depot7[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<646>;
	.reg .f32 	%f<3010>;
	.reg .b32 	%r<733>;
	.reg .f64 	%fd<515>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd76, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd77, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_1];
	ld.param.u64 	%rd78, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_2];
	ld.param.f32 	%f2941, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_3];
	ld.param.u32 	%r124, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_4];
	ld.param.u32 	%r125, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_5];
	ld.param.u32 	%r126, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	ld.param.u32 	%r127, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd76;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p36, %r4, %r127;
	@%p36 bra 	BB7_467;

	mov.u32 	%r128, 0;
	mov.u64 	%rd143, %rd2;
	mov.u32 	%r706, %r128;

BB7_2:
	st.local.u32 	[%rd143], %r128;
	add.s64 	%rd143, %rd143, 4;
	add.s32 	%r706, %r706, 1;
	setp.lt.u32	%p37, %r706, 36;
	@%p37 bra 	BB7_2;

	mul.lo.s32 	%r130, %r124, %r124;
	mul.lo.s32 	%r7, %r130, %r4;
	mov.f32 	%f601, 0f00000000;
	setp.lt.s32	%p38, %r124, 1;
	mov.f32 	%f2855, %f601;
	mov.f32 	%f2856, %f601;
	mov.f32 	%f2857, %f601;
	@%p38 bra 	BB7_18;

	and.b32  	%r8, %r124, 3;
	shl.b32 	%r9, %r124, 2;
	mov.f32 	%f604, 0f00000000;
	mov.u32 	%r131, 0;
	mov.u32 	%r707, %r131;
	mov.f32 	%f2855, %f604;
	mov.f32 	%f2856, %f604;
	mov.f32 	%f2857, %f604;

BB7_5:
	cvt.rn.f32.s32	%f4, %r707;
	setp.eq.s32	%p39, %r8, 0;
	@%p39 bra 	BB7_6;

	setp.eq.s32	%p40, %r8, 1;
	@%p40 bra 	BB7_8;
	bra.uni 	BB7_9;

BB7_8:
	mov.u32 	%r709, %r131;
	bra.uni 	BB7_13;

BB7_6:
	mov.u32 	%r712, %r131;
	mov.f32 	%f2846, %f2855;
	mov.f32 	%f2847, %f2856;
	mov.f32 	%f2848, %f2857;
	mov.f32 	%f2855, %f604;
	mov.f32 	%f2856, %f604;
	mov.f32 	%f2857, %f604;
	bra.uni 	BB7_14;

BB7_9:
	setp.eq.s32	%p41, %r8, 2;
	@%p41 bra 	BB7_10;
	bra.uni 	BB7_11;

BB7_10:
	mov.u32 	%r708, %r131;
	bra.uni 	BB7_12;

BB7_11:
	add.s32 	%r136, %r707, %r7;
	mul.wide.s32 	%rd84, %r136, 4;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.f32 	%f608, [%rd85];
	fma.rn.f32 	%f2857, %f4, %f608, %f2857;
	fma.rn.f32 	%f2856, %f608, 0f00000000, %f2856;
	add.f32 	%f2855, %f2855, %f608;
	mov.u32 	%r708, 1;

BB7_12:
	neg.s32 	%r137, %r708;
	and.b32  	%r138, %r137, %r124;
	add.s32 	%r139, %r138, %r707;
	add.s32 	%r140, %r139, %r7;
	mul.wide.s32 	%rd86, %r140, 4;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.f32 	%f609, [%rd87];
	fma.rn.f32 	%f2857, %f4, %f609, %f2857;
	cvt.rn.f32.s32	%f610, %r708;
	fma.rn.f32 	%f2856, %f610, %f609, %f2856;
	add.f32 	%f2855, %f2855, %f609;
	add.s32 	%r709, %r708, 1;

BB7_13:
	mad.lo.s32 	%r141, %r709, %r124, %r707;
	add.s32 	%r142, %r141, %r7;
	mul.wide.s32 	%rd88, %r142, 4;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.f32 	%f611, [%rd89];
	fma.rn.f32 	%f2848, %f4, %f611, %f2857;
	cvt.rn.f32.s32	%f612, %r709;
	fma.rn.f32 	%f2847, %f612, %f611, %f2856;
	add.f32 	%f2846, %f2855, %f611;
	add.s32 	%r712, %r709, 1;
	mov.f32 	%f2855, %f2846;
	mov.f32 	%f2856, %f2847;
	mov.f32 	%f2857, %f2848;

BB7_14:
	setp.lt.u32	%p42, %r124, 4;
	@%p42 bra 	BB7_17;

	mad.lo.s32 	%r711, %r124, %r712, %r707;
	mov.f32 	%f2855, %f2846;
	mov.f32 	%f2856, %f2847;
	mov.f32 	%f2857, %f2848;

BB7_16:
	add.s32 	%r143, %r711, %r7;
	mul.wide.s32 	%rd90, %r143, 4;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.f32 	%f613, [%rd91];
	fma.rn.f32 	%f614, %f4, %f613, %f2857;
	cvt.rn.f32.s32	%f615, %r712;
	fma.rn.f32 	%f616, %f615, %f613, %f2856;
	add.f32 	%f617, %f2855, %f613;
	cvt.s64.s32	%rd92, %r9;
	add.s64 	%rd93, %rd91, %rd92;
	ld.global.f32 	%f618, [%rd93];
	fma.rn.f32 	%f619, %f4, %f618, %f614;
	add.s32 	%r144, %r712, 1;
	cvt.rn.f32.s32	%f620, %r144;
	fma.rn.f32 	%f621, %f620, %f618, %f616;
	add.f32 	%f622, %f617, %f618;
	add.s64 	%rd94, %rd93, %rd92;
	ld.global.f32 	%f623, [%rd94];
	fma.rn.f32 	%f624, %f4, %f623, %f619;
	add.s32 	%r145, %r712, 2;
	cvt.rn.f32.s32	%f625, %r145;
	fma.rn.f32 	%f626, %f625, %f623, %f621;
	add.f32 	%f627, %f622, %f623;
	add.s64 	%rd95, %rd94, %rd92;
	ld.global.f32 	%f628, [%rd95];
	fma.rn.f32 	%f2857, %f4, %f628, %f624;
	add.s32 	%r146, %r712, 3;
	cvt.rn.f32.s32	%f629, %r146;
	fma.rn.f32 	%f2856, %f629, %f628, %f626;
	add.f32 	%f2855, %f627, %f628;
	add.s32 	%r711, %r711, %r9;
	add.s32 	%r712, %r712, 4;
	setp.lt.s32	%p43, %r712, %r124;
	@%p43 bra 	BB7_16;

BB7_17:
	add.s32 	%r707, %r707, 1;
	setp.lt.s32	%p44, %r707, %r124;
	@%p44 bra 	BB7_5;

BB7_18:
	div.rn.f32 	%f2946, %f2857, %f2855;
	div.rn.f32 	%f2945, %f2856, %f2855;
	mov.f32 	%f2863, 0f51BA43B7;
	mov.f32 	%f2864, %f601;
	@%p38 bra 	BB7_63;

	mov.f32 	%f634, 0f3F000000;
	div.rn.f32 	%f635, %f634, %f2941;
	div.rn.f32 	%f636, %f635, %f2941;
	cvt.f64.f32	%fd1, %f636;
	mul.wide.s32 	%rd96, %r7, 4;
	add.s64 	%rd6, %rd1, %rd96;
	mov.f32 	%f2864, 0f00000000;
	mov.u32 	%r147, 0;
	mov.f32 	%f2863, 0f51BA43B7;
	mov.u32 	%r713, %r147;

BB7_20:
	mov.u32 	%r714, %r147;

BB7_21:
	mov.f32 	%f2867, 0f00000000;
	mov.f32 	%f2868, %f2867;
	mov.u32 	%r715, %r147;

BB7_22:
	sub.s32 	%r154, %r715, %r713;
	cvt.rn.f32.s32	%f46, %r154;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd2;
	}
	mov.f64 	%fd202, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd202;
	}
	bfe.u32 	%r155, %r27, 20, 11;
	add.s32 	%r156, %r155, -1012;
	mov.u64 	%rd97, 4611686018427387904;
	shl.b64 	%rd7, %rd97, %r156;
	setp.eq.s64	%p46, %rd7, -9223372036854775808;
	abs.f64 	%fd203, %fd2;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd203;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd202;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 134
	setp.lt.s32	%p47, %r26, 0;
	and.pred  	%p1, %p47, %p46;
	selp.b32	%r157, %r26, 0, %p46;
	setp.lt.s32	%p48, %r27, 0;
	or.b32  	%r158, %r157, 2146435072;
	selp.b32	%r28, %r158, %r157, %p48;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd4;
	}
	and.b32  	%r29, %r159, 2146435072;
	setp.gtu.f64	%p49, %fd203, 0d7FF0000000000000;
	and.b32  	%r30, %r27, 2147483647;
	setp.gt.f64	%p50, %fd203, 0d3FF0000000000000;
	selp.b32	%r160, 2146435072, 0, %p50;
	xor.b32  	%r161, %r160, 2146435072;
	selp.b32	%r162, %r161, %r160, %p48;
	setp.eq.f32	%p51, %f46, 0fBF800000;
	selp.b32	%r31, 1072693248, %r162, %p51;
	and.b32  	%r32, %r26, 2147483647;
	shr.s32 	%r163, %r27, 31;
	and.b32  	%r164, %r163, -2146435072;
	add.s32 	%r33, %r164, 2146435072;
	or.b32  	%r34, %r33, -2147483648;
	selp.b32	%r35, %r34, %r33, %p1;
	setp.ne.s32	%p52, %r29, 2146435072;
	or.pred  	%p2, %p52, %p49;
	mul.lo.s32 	%r165, %r124, %r715;
	mul.wide.s32 	%rd98, %r165, 4;
	add.s64 	%rd144, %rd6, %rd98;
	mov.u32 	%r716, %r714;
	mov.u32 	%r717, %r147;
	bra.uni 	BB7_23;

BB7_51:
	and.b32  	%r196, %r41, 2147483647;
	setp.ne.s32	%p79, %r196, 2146435072;
	@%p79 bra 	BB7_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r197, %temp}, %fd19;
	}
	setp.ne.s32	%p80, %r197, 0;
	mov.f64 	%fd471, %fd470;
	@%p80 bra 	BB7_56;

	selp.b32	%r198, %r34, %r33, %p3;
	mov.u32 	%r199, 0;
	mov.b64 	%fd471, {%r199, %r198};
	bra.uni 	BB7_56;

BB7_52:
	mov.f64 	%fd471, %fd470;
	bra.uni 	BB7_56;

BB7_23:
	mov.f64 	%fd466, %fd3;
	@!%p1 bra 	BB7_25;
	bra.uni 	BB7_24;

BB7_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd3;
	}
	xor.b32  	%r167, %r166, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r168, %temp}, %fd3;
	}
	mov.b64 	%fd466, {%r168, %r167};

BB7_25:
	setp.eq.f32	%p53, %f46, 0f00000000;
	@%p53 bra 	BB7_28;
	bra.uni 	BB7_26;

BB7_28:
	mov.u32 	%r169, 0;
	mov.b64 	%fd466, {%r169, %r28};
	bra.uni 	BB7_29;

BB7_26:
	setp.gt.s32	%p54, %r26, -1;
	@%p54 bra 	BB7_29;

	cvt.rzi.f64.f64	%fd205, %fd202;
	setp.neu.f64	%p55, %fd205, 0d4000000000000000;
	selp.f64	%fd466, 0dFFF8000000000000, %fd466, %p55;

BB7_29:
	selp.f64	%fd467, %fd466, %fd4, %p52;
	@%p2 bra 	BB7_37;

	setp.ne.s32	%p57, %r30, 2146435072;
	@%p57 bra 	BB7_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r170, %temp}, %fd202;
	}
	setp.eq.s32	%p58, %r170, 0;
	@%p58 bra 	BB7_36;
	bra.uni 	BB7_32;

BB7_36:
	mov.u32 	%r173, 0;
	mov.b64 	%fd467, {%r173, %r31};
	bra.uni 	BB7_37;

BB7_32:
	setp.ne.s32	%p59, %r32, 2146435072;
	@%p59 bra 	BB7_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r171, %temp}, %fd2;
	}
	setp.ne.s32	%p60, %r171, 0;
	mov.f64 	%fd467, %fd466;
	@%p60 bra 	BB7_37;

	mov.u32 	%r172, 0;
	mov.b64 	%fd467, {%r172, %r35};
	bra.uni 	BB7_37;

BB7_33:
	mov.f64 	%fd467, %fd466;

BB7_37:
	setp.eq.f32	%p61, %f46, 0f3F800000;
	selp.f64	%fd207, 0d3FF0000000000000, %fd467, %p61;
	mul.f64 	%fd14, %fd1, %fd207;
	neg.f64 	%fd208, %fd14;
	mov.f64 	%fd209, 0d4338000000000000;
	mov.f64 	%fd210, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd211, %fd208, %fd210, %fd209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd211;
	}
	mov.f64 	%fd212, 0dC338000000000000;
	add.rn.f64 	%fd213, %fd211, %fd212;
	mov.f64 	%fd214, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd215, %fd213, %fd214, %fd208;
	mov.f64 	%fd216, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd217, %fd213, %fd216, %fd215;
	mov.f64 	%fd218, 0d3E928AF3FCA213EA;
	mov.f64 	%fd219, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd220, %fd219, %fd217, %fd218;
	mov.f64 	%fd221, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd222, %fd220, %fd217, %fd221;
	mov.f64 	%fd223, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd224, %fd222, %fd217, %fd223;
	mov.f64 	%fd225, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd226, %fd224, %fd217, %fd225;
	mov.f64 	%fd227, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd228, %fd226, %fd217, %fd227;
	mov.f64 	%fd229, 0d3F81111111122322;
	fma.rn.f64 	%fd230, %fd228, %fd217, %fd229;
	mov.f64 	%fd231, 0d3FA55555555502A1;
	fma.rn.f64 	%fd232, %fd230, %fd217, %fd231;
	mov.f64 	%fd233, 0d3FC5555555555511;
	fma.rn.f64 	%fd234, %fd232, %fd217, %fd233;
	mov.f64 	%fd235, 0d3FE000000000000B;
	fma.rn.f64 	%fd236, %fd234, %fd217, %fd235;
	mov.f64 	%fd237, 0d3FF0000000000000;
	fma.rn.f64 	%fd238, %fd236, %fd217, %fd237;
	fma.rn.f64 	%fd239, %fd238, %fd217, %fd237;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd239;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd239;
	}
	shl.b32 	%r174, %r38, 20;
	add.s32 	%r175, %r40, %r174;
	mov.b64 	%fd468, {%r39, %r175};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r176}, %fd208;
	}
	mov.b32 	 %f639, %r176;
	abs.f32 	%f49, %f639;
	setp.lt.f32	%p62, %f49, 0f4086232B;
	@%p62 bra 	BB7_40;

	setp.gt.f64	%p63, %fd14, 0d8000000000000000;
	mov.f64 	%fd240, 0d7FF0000000000000;
	sub.f64 	%fd241, %fd240, %fd14;
	selp.f64	%fd468, 0d0000000000000000, %fd241, %p63;
	setp.geu.f32	%p64, %f49, 0f40874800;
	@%p64 bra 	BB7_40;

	shr.u32 	%r177, %r38, 31;
	add.s32 	%r178, %r38, %r177;
	shr.s32 	%r179, %r178, 1;
	shl.b32 	%r180, %r179, 20;
	add.s32 	%r181, %r180, %r40;
	mov.b64 	%fd242, {%r39, %r181};
	sub.s32 	%r182, %r38, %r179;
	shl.b32 	%r183, %r182, 20;
	add.s32 	%r184, %r183, 1072693248;
	mov.u32 	%r185, 0;
	mov.b64 	%fd243, {%r185, %r184};
	mul.f64 	%fd468, %fd242, %fd243;

BB7_40:
	cvt.rn.f32.s32	%f50, %r716;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd202;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd470, [retval0+0];
	
	//{
	}// Callseq End 135
	setp.gt.s32	%p65, %r41, -1;
	setp.lt.s32	%p66, %r41, 0;
	setp.ne.s64	%p67, %rd7, -9223372036854775808;
	and.pred  	%p3, %p66, %p46;
	or.pred  	%p69, %p65, %p67;
	@%p69 bra 	BB7_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r186}, %fd470;
	}
	xor.b32  	%r187, %r186, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r188, %temp}, %fd470;
	}
	mov.b64 	%fd470, {%r188, %r187};

BB7_42:
	setp.eq.f32	%p70, %f50, 0f00000000;
	@%p70 bra 	BB7_45;
	bra.uni 	BB7_43;

BB7_45:
	mov.u32 	%r189, 0;
	selp.b32	%r190, %r41, 0, %p46;
	or.b32  	%r191, %r190, 2146435072;
	selp.b32	%r192, %r191, %r190, %p48;
	mov.b64 	%fd470, {%r189, %r192};
	bra.uni 	BB7_46;

BB7_43:
	@%p65 bra 	BB7_46;

	cvt.rzi.f64.f64	%fd246, %fd202;
	setp.neu.f64	%p72, %fd246, 0d4000000000000000;
	selp.f64	%fd470, 0dFFF8000000000000, %fd470, %p72;

BB7_46:
	add.f64 	%fd471, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r193}, %fd471;
	}
	and.b32  	%r194, %r193, 2146435072;
	setp.ne.s32	%p75, %r194, 2146435072;
	@%p75 bra 	BB7_47;

	setp.gtu.f64	%p76, %fd20, 0d7FF0000000000000;
	@%p76 bra 	BB7_56;

	setp.ne.s32	%p77, %r30, 2146435072;
	@%p77 bra 	BB7_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r195, %temp}, %fd202;
	}
	setp.eq.s32	%p78, %r195, 0;
	@%p78 bra 	BB7_55;
	bra.uni 	BB7_51;

BB7_55:
	mov.u32 	%r200, 0;
	setp.gt.f64	%p82, %fd20, 0d3FF0000000000000;
	selp.b32	%r201, 2146435072, 0, %p82;
	xor.b32  	%r202, %r201, 2146435072;
	selp.b32	%r203, %r202, %r201, %p48;
	setp.eq.f32	%p83, %f50, 0fBF800000;
	selp.b32	%r204, 1072693248, %r203, %p83;
	mov.b64 	%fd471, {%r200, %r204};
	bra.uni 	BB7_56;

BB7_47:
	mov.f64 	%fd471, %fd470;

BB7_56:
	setp.eq.f32	%p84, %f50, 0f3F800000;
	selp.f64	%fd248, 0d3FF0000000000000, %fd471, %p84;
	mul.f64 	%fd31, %fd1, %fd248;
	neg.f64 	%fd249, %fd31;
	fma.rn.f64 	%fd252, %fd249, %fd210, %fd209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd252;
	}
	add.rn.f64 	%fd254, %fd252, %fd212;
	fma.rn.f64 	%fd256, %fd254, %fd214, %fd249;
	fma.rn.f64 	%fd258, %fd254, %fd216, %fd256;
	fma.rn.f64 	%fd261, %fd219, %fd258, %fd218;
	fma.rn.f64 	%fd263, %fd261, %fd258, %fd221;
	fma.rn.f64 	%fd265, %fd263, %fd258, %fd223;
	fma.rn.f64 	%fd267, %fd265, %fd258, %fd225;
	fma.rn.f64 	%fd269, %fd267, %fd258, %fd227;
	fma.rn.f64 	%fd271, %fd269, %fd258, %fd229;
	fma.rn.f64 	%fd273, %fd271, %fd258, %fd231;
	fma.rn.f64 	%fd275, %fd273, %fd258, %fd233;
	fma.rn.f64 	%fd277, %fd275, %fd258, %fd235;
	fma.rn.f64 	%fd279, %fd277, %fd258, %fd237;
	fma.rn.f64 	%fd280, %fd279, %fd258, %fd237;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd280;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd280;
	}
	shl.b32 	%r205, %r42, 20;
	add.s32 	%r206, %r44, %r205;
	mov.b64 	%fd472, {%r43, %r206};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd249;
	}
	mov.b32 	 %f640, %r207;
	abs.f32 	%f51, %f640;
	setp.lt.f32	%p85, %f51, 0f4086232B;
	@%p85 bra 	BB7_59;

	setp.gt.f64	%p86, %fd31, 0d8000000000000000;
	mov.f64 	%fd281, 0d7FF0000000000000;
	sub.f64 	%fd282, %fd281, %fd31;
	selp.f64	%fd472, 0d0000000000000000, %fd282, %p86;
	setp.geu.f32	%p87, %f51, 0f40874800;
	@%p87 bra 	BB7_59;

	shr.u32 	%r208, %r42, 31;
	add.s32 	%r209, %r42, %r208;
	shr.s32 	%r210, %r209, 1;
	shl.b32 	%r211, %r210, 20;
	add.s32 	%r212, %r211, %r44;
	mov.b64 	%fd283, {%r43, %r212};
	sub.s32 	%r213, %r42, %r210;
	shl.b32 	%r214, %r213, 20;
	add.s32 	%r215, %r214, 1072693248;
	mov.u32 	%r216, 0;
	mov.b64 	%fd284, {%r216, %r215};
	mul.f64 	%fd472, %fd283, %fd284;

BB7_59:
	ld.global.f32 	%f641, [%rd144];
	cvt.f64.f32	%fd285, %f641;
	mul.f64 	%fd286, %fd468, %fd472;
	cvt.f64.f32	%fd287, %f2868;
	fma.rn.f64 	%fd288, %fd286, %fd285, %fd287;
	cvt.f64.f32	%fd289, %f2867;
	add.f64 	%fd290, %fd289, %fd286;
	cvt.rn.f32.f64	%f2867, %fd290;
	cvt.rn.f32.f64	%f2868, %fd288;
	add.s32 	%r716, %r716, -1;
	add.s64 	%rd144, %rd144, 4;
	add.s32 	%r717, %r717, 1;
	setp.lt.s32	%p88, %r717, %r124;
	@%p88 bra 	BB7_23;

	add.s32 	%r715, %r715, 1;
	setp.lt.s32	%p89, %r715, %r124;
	@%p89 bra 	BB7_22;

	div.rn.f32 	%f642, %f2868, %f2867;
	max.f32 	%f2864, %f2864, %f642;
	min.f32 	%f2863, %f2863, %f642;
	add.s32 	%r714, %r714, 1;
	setp.lt.s32	%p90, %r714, %r124;
	@%p90 bra 	BB7_21;

	add.s32 	%r713, %r713, 1;
	setp.lt.s32	%p91, %r713, %r124;
	@%p91 bra 	BB7_20;

BB7_63:
	sub.f32 	%f644, %f2864, %f2863;
	add.f32 	%f645, %f644, %f644;
	fma.rn.f32 	%f646, %f644, 0f40000000, %f645;
	mul.f32 	%f647, %f646, 0f40490FD8;
	mul.f32 	%f648, %f647, %f2941;
	mul.f32 	%f649, %f648, %f2941;
	max.f32 	%f2944, %f601, %f649;
	setp.lt.s32	%p92, %r126, 1;
	@%p92 bra 	BB7_64;

	cvt.rn.f32.s32	%f652, %r124;
	mul.f32 	%f59, %f652, 0f3F000000;
	cvt.rn.f32.s32	%f60, %r125;
	mov.u32 	%r718, 0;
	cvta.to.global.u64 	%rd99, %rd77;
	cvta.to.global.u64 	%rd109, %rd78;
	mov.f32 	%f2942, %f2941;

BB7_66:
	mov.f32 	%f2890, 0f00000000;
	mov.f32 	%f2891, %f2890;
	mov.f32 	%f2892, %f2890;
	mov.f32 	%f2893, %f2890;
	mov.f32 	%f2894, %f2890;
	mov.f32 	%f2895, %f2890;
	mov.f32 	%f2896, %f2890;
	mov.f32 	%f2897, %f2890;
	mov.f32 	%f2898, %f2890;
	mov.f32 	%f2899, %f2890;
	mov.f32 	%f2900, %f2890;
	mov.f32 	%f2901, %f2890;
	@%p38 bra 	BB7_359;

	mov.f32 	%f677, 0f3F000000;
	div.rn.f32 	%f678, %f677, %f2942;
	div.rn.f32 	%f68, %f678, %f2942;
	div.rn.f32 	%f679, %f677, %f2941;
	div.rn.f32 	%f69, %f679, %f2941;
	neg.f32 	%f680, %f2944;
	div.rn.f32 	%f681, %f680, 0f40206C98;
	div.rn.f32 	%f70, %f681, %f2942;
	cvt.f64.f32	%fd36, %f681;
	div.rn.f32 	%f71, %f681, %f2941;
	div.rn.f32 	%f72, %f70, %f2942;
	mov.f32 	%f682, 0fC0000000;
	div.rn.f32 	%f73, %f682, %f2942;
	div.rn.f32 	%f683, %f2944, 0f40206C98;
	cvt.f64.f32	%fd37, %f683;
	div.rn.f32 	%f74, %f71, %f2941;
	div.rn.f32 	%f75, %f682, %f2941;
	mov.u32 	%r719, 0;
	mov.f32 	%f2890, 0f00000000;
	mov.f32 	%f2891, %f2890;
	mov.f32 	%f2892, %f2890;
	mov.f32 	%f2893, %f2890;
	mov.f32 	%f2894, %f2890;
	mov.f32 	%f2895, %f2890;
	mov.f32 	%f2896, %f2890;
	mov.f32 	%f2897, %f2890;
	mov.f32 	%f2898, %f2890;
	mov.f32 	%f2899, %f2890;
	mov.f32 	%f2900, %f2890;
	mov.f32 	%f2901, %f2890;

BB7_68:
	mov.u32 	%r720, 0;
	cvt.rn.f32.s32	%f88, %r719;
	sub.f32 	%f89, %f88, %f2946;
	add.f32 	%f90, %f89, 0f3F800000;
	sqrt.rn.f32 	%f684, %f68;
	mul.f32 	%f91, %f90, %f684;
	abs.f32 	%f92, %f91;
	mul.f32 	%f93, %f91, %f91;
	mul.f32 	%f94, %f89, %f684;
	abs.f32 	%f95, %f94;
	sqrt.rn.f32 	%f97, %f69;
	shl.b32 	%r224, %r4, 1;
	mul.wide.s32 	%rd100, %r224, 4;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.f32 	%f98, [%rd101+4];
	ld.global.f32 	%f99, [%rd101];
	add.f32 	%f685, %f88, 0f3F800000;
	sub.f32 	%f100, %f685, %f2946;
	div.rn.f32 	%f101, %f100, %f2942;
	mov.f32 	%f686, 0f3F800000;
	cvt.rzi.f32.f32	%f687, %f686;
	add.f32 	%f688, %f687, %f687;
	mov.f32 	%f689, 0f40000000;
	sub.f32 	%f690, %f689, %f688;
	abs.f32 	%f102, %f690;
	setp.eq.f32	%p94, %f102, 0f3F800000;
	abs.f32 	%f103, %f101;
	setp.lt.f32	%p95, %f103, 0f00800000;
	mul.f32 	%f691, %f103, 0f4B800000;
	selp.f32	%f692, 0fC3170000, 0fC2FE0000, %p95;
	selp.f32	%f693, %f691, %f103, %p95;
	mov.b32 	 %r225, %f693;
	and.b32  	%r226, %r225, 8388607;
	or.b32  	%r227, %r226, 1065353216;
	mov.b32 	 %f694, %r227;
	shr.u32 	%r228, %r225, 23;
	cvt.rn.f32.u32	%f695, %r228;
	add.f32 	%f696, %f692, %f695;
	setp.gt.f32	%p96, %f694, 0f3FB504F3;
	mul.f32 	%f697, %f694, 0f3F000000;
	add.f32 	%f698, %f696, 0f3F800000;
	selp.f32	%f699, %f697, %f694, %p96;
	selp.f32	%f700, %f698, %f696, %p96;
	add.f32 	%f104, %f699, 0fBF800000;
	add.f32 	%f105, %f699, 0f3F800000;
	add.f32 	%f106, %f104, %f104;
	mov.f32 	%f701, 0f3F317200;
	mul.rn.f32 	%f107, %f700, %f701;
	mov.f32 	%f702, 0f35BFBE8E;
	mul.rn.f32 	%f108, %f700, %f702;
	setp.lt.f32	%p97, %f101, 0f00000000;
	and.pred  	%p4, %p97, %p94;
	add.f32 	%f703, %f101, %f101;
	selp.f32	%f109, %f703, 0f00000000, %p94;
	div.rn.f32 	%f110, %f89, %f2942;
	abs.f32 	%f111, %f110;
	setp.lt.f32	%p98, %f111, 0f00800000;
	mul.f32 	%f705, %f111, 0f4B800000;
	selp.f32	%f706, 0fC3170000, 0fC2FE0000, %p98;
	selp.f32	%f707, %f705, %f111, %p98;
	mov.b32 	 %r229, %f707;
	and.b32  	%r230, %r229, 8388607;
	or.b32  	%r231, %r230, 1065353216;
	mov.b32 	 %f708, %r231;
	shr.u32 	%r232, %r229, 23;
	cvt.rn.f32.u32	%f709, %r232;
	add.f32 	%f710, %f706, %f709;
	setp.gt.f32	%p99, %f708, 0f3FB504F3;
	mul.f32 	%f711, %f708, 0f3F000000;
	add.f32 	%f712, %f710, 0f3F800000;
	selp.f32	%f713, %f711, %f708, %p99;
	selp.f32	%f714, %f712, %f710, %p99;
	add.f32 	%f112, %f713, 0fBF800000;
	add.f32 	%f113, %f713, 0f3F800000;
	add.f32 	%f114, %f112, %f112;
	mul.rn.f32 	%f115, %f714, %f701;
	mul.rn.f32 	%f116, %f714, %f702;
	setp.lt.f32	%p100, %f110, 0f00000000;
	and.pred  	%p5, %p100, %p94;
	add.f32 	%f715, %f110, %f110;
	selp.f32	%f117, %f715, 0f00000000, %p94;
	cvt.f64.f32	%fd291, %f2942;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd291;
	}
	mov.f64 	%fd292, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd292;
	}
	bfe.u32 	%r233, %r55, 20, 11;
	add.s32 	%r234, %r233, -1012;
	mov.u64 	%rd102, 4613937818241073152;
	shl.b64 	%rd11, %rd102, %r234;
	setp.eq.s64	%p101, %rd11, -9223372036854775808;
	abs.f64 	%fd293, %fd291;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd293;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd38, [retval0+0];
	
	//{
	}// Callseq End 136
	setp.lt.s32	%p102, %r54, 0;
	and.pred  	%p6, %p102, %p101;
	setp.lt.s32	%p103, %r55, 0;
	add.f64 	%fd294, %fd291, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd294;
	}
	and.b32  	%r56, %r235, 2146435072;
	setp.gtu.f64	%p104, %fd293, 0d7FF0000000000000;
	setp.gt.f64	%p105, %fd293, 0d3FF0000000000000;
	selp.b32	%r236, 2146435072, 0, %p105;
	xor.b32  	%r237, %r236, 2146435072;
	selp.b32	%r238, %r237, %r236, %p103;
	setp.eq.f32	%p106, %f2942, 0fBF800000;
	selp.b32	%r57, 1072693248, %r238, %p106;
	shr.s32 	%r239, %r55, 31;
	and.b32  	%r240, %r239, -2146435072;
	add.s32 	%r58, %r240, 2146435072;
	or.b32  	%r59, %r58, -2147483648;
	cvt.f64.f32	%fd295, %f2941;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd295;
	}
	abs.f64 	%fd296, %fd295;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd296;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 137
	setp.lt.s32	%p107, %r60, 0;
	and.pred  	%p7, %p107, %p101;
	add.f64 	%fd297, %fd295, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd297;
	}
	and.b32  	%r61, %r241, 2146435072;
	setp.gtu.f64	%p108, %fd296, 0d7FF0000000000000;
	setp.gt.f64	%p109, %fd296, 0d3FF0000000000000;
	selp.b32	%r242, 2146435072, 0, %p109;
	xor.b32  	%r243, %r242, 2146435072;
	selp.b32	%r244, %r243, %r242, %p103;
	setp.eq.f32	%p110, %f2941, 0fBF800000;
	selp.b32	%r62, 1072693248, %r244, %p110;
	mov.f64 	%fd298, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd298;
	}
	bfe.u32 	%r246, %r245, 20, 11;
	add.s32 	%r247, %r246, -1012;
	mov.u64 	%rd103, 4617315517961601024;
	shl.b64 	%rd104, %rd103, %r247;
	setp.eq.s64	%p111, %rd104, -9223372036854775808;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd293;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd298;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 138
	and.pred  	%p8, %p102, %p111;
	selp.b32	%r248, %r54, 0, %p111;
	setp.lt.s32	%p112, %r245, 0;
	or.b32  	%r249, %r248, 2146435072;
	selp.b32	%r63, %r249, %r248, %p112;
	add.f64 	%fd299, %fd291, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd299;
	}
	and.b32  	%r64, %r250, 2146435072;
	selp.b32	%r251, %r237, %r236, %p112;
	selp.b32	%r66, 1072693248, %r251, %p106;
	cvt.f64.f32	%fd41, %f90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd41;
	}
	abs.f64 	%fd300, %fd41;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd300;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd42, [retval0+0];
	
	//{
	}// Callseq End 139
	setp.lt.s32	%p113, %r68, 0;
	and.pred  	%p9, %p113, %p101;
	add.f64 	%fd43, %fd41, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd43;
	}
	and.b32  	%r69, %r256, 2146435072;
	setp.gtu.f64	%p114, %fd300, 0d7FF0000000000000;
	setp.gt.f64	%p115, %fd300, 0d3FF0000000000000;
	selp.b32	%r257, 2146435072, 0, %p115;
	xor.b32  	%r258, %r257, 2146435072;
	selp.b32	%r259, %r258, %r257, %p103;
	setp.eq.f32	%p116, %f90, 0fBF800000;
	selp.b32	%r70, 1072693248, %r259, %p116;
	cvt.f64.f32	%fd44, %f89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd44;
	}
	abs.f64 	%fd301, %fd44;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd301;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd45, [retval0+0];
	
	//{
	}// Callseq End 140
	setp.lt.s32	%p117, %r71, 0;
	and.pred  	%p10, %p117, %p101;
	add.f64 	%fd46, %fd44, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r260}, %fd46;
	}
	and.b32  	%r72, %r260, 2146435072;
	setp.gtu.f64	%p118, %fd301, 0d7FF0000000000000;
	setp.gt.f64	%p119, %fd301, 0d3FF0000000000000;
	selp.b32	%r261, 2146435072, 0, %p119;
	xor.b32  	%r262, %r261, 2146435072;
	selp.b32	%r263, %r262, %r261, %p103;
	setp.eq.f32	%p120, %f89, 0fBF800000;
	selp.b32	%r73, 1072693248, %r263, %p120;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd296;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd298;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd47, [retval0+0];
	
	//{
	}// Callseq End 141
	and.pred  	%p11, %p107, %p111;
	selp.b32	%r264, %r60, 0, %p111;
	or.b32  	%r265, %r264, 2146435072;
	selp.b32	%r74, %r265, %r264, %p112;
	add.f64 	%fd302, %fd295, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r266}, %fd302;
	}
	and.b32  	%r75, %r266, 2146435072;
	selp.b32	%r267, %r243, %r242, %p112;
	selp.b32	%r76, 1072693248, %r267, %p110;
	mov.f64 	%fd303, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd303;
	}
	bfe.u32 	%r268, %r78, 20, 11;
	add.s32 	%r269, %r268, -1012;
	mov.u64 	%rd105, 4611686018427387904;
	shl.b64 	%rd12, %rd105, %r269;
	shr.s32 	%r270, %r78, 31;
	and.b32  	%r271, %r270, -2146435072;
	add.s32 	%r79, %r271, 2146435072;
	setp.ne.s32	%p121, %r56, 2146435072;
	or.pred  	%p14, %p121, %p104;
	setp.ne.s32	%p122, %r61, 2146435072;
	or.pred  	%p15, %p122, %p108;
	setp.ne.s32	%p123, %r64, 2146435072;
	or.pred  	%p16, %p123, %p104;
	setp.ne.s32	%p124, %r69, 2146435072;
	or.pred  	%p17, %p124, %p114;
	setp.ne.s32	%p125, %r72, 2146435072;
	or.pred  	%p18, %p125, %p118;
	setp.ne.s32	%p126, %r75, 2146435072;
	or.pred  	%p19, %p126, %p108;
	bra.uni 	BB7_69;

BB7_236:
	and.b32  	%r424, %r83, 2147483647;
	setp.ne.s32	%p322, %r424, 2146435072;
	@%p322 bra 	BB7_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r425, %temp}, %fd103;
	}
	setp.ne.s32	%p323, %r425, 0;
	mov.f64 	%fd493, %fd492;
	@%p323 bra 	BB7_241;

	selp.b32	%r426, %r59, %r58, %p22;
	mov.u32 	%r427, 0;
	mov.b64 	%fd493, {%r427, %r426};
	bra.uni 	BB7_241;

BB7_252:
	and.b32  	%r444, %r84, 2147483647;
	setp.ne.s32	%p342, %r444, 2146435072;
	@%p342 bra 	BB7_253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r445, %temp}, %fd116;
	}
	setp.ne.s32	%p343, %r445, 0;
	mov.f64 	%fd496, %fd495;
	@%p343 bra 	BB7_257;

	selp.b32	%r446, %r59, %r58, %p23;
	mov.u32 	%r447, 0;
	mov.b64 	%fd496, {%r447, %r446};
	bra.uni 	BB7_257;

BB7_288:
	and.b32  	%r485, %r86, 2147483647;
	setp.ne.s32	%p385, %r485, 2146435072;
	@%p385 bra 	BB7_289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r486, %temp}, %fd142;
	}
	setp.ne.s32	%p386, %r486, 0;
	mov.f64 	%fd502, %fd501;
	@%p386 bra 	BB7_293;

	or.b32  	%r487, %r79, -2147483648;
	selp.b32	%r488, %r487, %r79, %p25;
	mov.u32 	%r489, 0;
	mov.b64 	%fd502, {%r489, %r488};
	bra.uni 	BB7_293;

BB7_304:
	and.b32  	%r506, %r87, 2147483647;
	setp.ne.s32	%p405, %r506, 2146435072;
	@%p405 bra 	BB7_305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r507, %temp}, %fd154;
	}
	setp.ne.s32	%p406, %r507, 0;
	mov.f64 	%fd505, %fd504;
	@%p406 bra 	BB7_309;

	or.b32  	%r508, %r79, -2147483648;
	selp.b32	%r509, %r508, %r79, %p26;
	mov.u32 	%r510, 0;
	mov.b64 	%fd505, {%r510, %r509};
	bra.uni 	BB7_309;

BB7_320:
	and.b32  	%r527, %r88, 2147483647;
	setp.ne.s32	%p425, %r527, 2146435072;
	@%p425 bra 	BB7_321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r528, %temp}, %fd166;
	}
	setp.ne.s32	%p426, %r528, 0;
	mov.f64 	%fd508, %fd507;
	@%p426 bra 	BB7_325;

	or.b32  	%r529, %r79, -2147483648;
	selp.b32	%r530, %r529, %r79, %p27;
	mov.u32 	%r531, 0;
	mov.b64 	%fd508, {%r531, %r530};
	bra.uni 	BB7_325;

BB7_336:
	and.b32  	%r548, %r89, 2147483647;
	setp.ne.s32	%p445, %r548, 2146435072;
	@%p445 bra 	BB7_337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r549, %temp}, %fd178;
	}
	setp.ne.s32	%p446, %r549, 0;
	mov.f64 	%fd511, %fd510;
	@%p446 bra 	BB7_341;

	or.b32  	%r550, %r79, -2147483648;
	selp.b32	%r551, %r550, %r79, %p28;
	mov.u32 	%r552, 0;
	mov.b64 	%fd511, {%r552, %r551};
	bra.uni 	BB7_341;

BB7_352:
	and.b32  	%r569, %r90, 2147483647;
	setp.ne.s32	%p465, %r569, 2146435072;
	@%p465 bra 	BB7_353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r570, %temp}, %fd190;
	}
	setp.ne.s32	%p466, %r570, 0;
	mov.f64 	%fd514, %fd513;
	@%p466 bra 	BB7_357;

	or.b32  	%r571, %r79, -2147483648;
	selp.b32	%r572, %r571, %r79, %p29;
	mov.u32 	%r573, 0;
	mov.b64 	%fd514, {%r573, %r572};
	bra.uni 	BB7_357;

BB7_271:
	and.b32  	%r464, %r85, 2147483647;
	setp.ne.s32	%p365, %r464, 2146435072;
	@%p365 bra 	BB7_272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r465, %temp}, %fd129;
	}
	setp.ne.s32	%p366, %r465, 0;
	mov.f64 	%fd499, %fd498;
	@%p366 bra 	BB7_276;

	or.b32  	%r466, %r79, -2147483648;
	selp.b32	%r467, %r466, %r79, %p24;
	mov.u32 	%r468, 0;
	mov.b64 	%fd499, {%r468, %r467};
	bra.uni 	BB7_276;

BB7_237:
	mov.f64 	%fd493, %fd492;
	bra.uni 	BB7_241;

BB7_253:
	mov.f64 	%fd496, %fd495;
	bra.uni 	BB7_257;

BB7_289:
	mov.f64 	%fd502, %fd501;
	bra.uni 	BB7_293;

BB7_305:
	mov.f64 	%fd505, %fd504;
	bra.uni 	BB7_309;

BB7_321:
	mov.f64 	%fd508, %fd507;
	bra.uni 	BB7_325;

BB7_337:
	mov.f64 	%fd511, %fd510;
	bra.uni 	BB7_341;

BB7_353:
	mov.f64 	%fd514, %fd513;
	bra.uni 	BB7_357;

BB7_272:
	mov.f64 	%fd499, %fd498;
	bra.uni 	BB7_276;

BB7_69:
	setp.ltu.f32	%p127, %f92, 0f3F800000;
	@%p127 bra 	BB7_71;
	bra.uni 	BB7_70;

BB7_71:
	mov.f32 	%f735, 0f3BA0C9F8;
	mov.f32 	%f736, 0fBA1268FB;
	fma.rn.f32 	%f737, %f736, %f93, %f735;
	mov.f32 	%f738, 0fBCDABFD4;
	fma.rn.f32 	%f739, %f737, %f93, %f738;
	mov.f32 	%f740, 0f3DE70331;
	fma.rn.f32 	%f741, %f739, %f93, %f740;
	mov.f32 	%f742, 0fBEC09330;
	fma.rn.f32 	%f743, %f741, %f93, %f742;
	mov.f32 	%f744, 0f3F906EBA;
	fma.rn.f32 	%f745, %f743, %f93, %f744;
	mul.f32 	%f2902, %f91, %f745;
	bra.uni 	BB7_72;

BB7_70:
	mov.f32 	%f2790, 0f3F800000;
	setp.ltu.f32	%p128, %f92, 0f407AD445;
	mov.f32 	%f717, 0f3A03BB71;
	mov.f32 	%f718, 0fB7B730FB;
	fma.rn.f32 	%f719, %f718, %f92, %f717;
	mov.f32 	%f720, 0fBBACA3B3;
	fma.rn.f32 	%f721, %f719, %f92, %f720;
	mov.f32 	%f722, 0f3D0A7445;
	fma.rn.f32 	%f723, %f721, %f92, %f722;
	mov.f32 	%f724, 0fBE1B3B75;
	fma.rn.f32 	%f725, %f723, %f92, %f724;
	mov.f32 	%f726, 0fBF6B385A;
	fma.rn.f32 	%f727, %f725, %f92, %f726;
	mov.f32 	%f728, 0fBFD0316E;
	fma.rn.f32 	%f729, %f727, %f92, %f728;
	mov.f32 	%f730, 0fBA031CCE;
	fma.rn.f32 	%f731, %f729, %f92, %f730;
	ex2.approx.ftz.f32 	%f732, %f731;
	sub.f32 	%f734, %f2790, %f732;
	mov.b32 	 %r272, %f734;
	selp.b32	%r273, %r272, 1065353216, %p128;
	mov.b32 	 %r274, %f91;
	and.b32  	%r275, %r274, -2147483648;
	or.b32  	%r276, %r273, %r275;
	mov.b32 	 %f2902, %r276;

BB7_72:
	setp.ltu.f32	%p129, %f95, 0f3F800000;
	@%p129 bra 	BB7_74;
	bra.uni 	BB7_73;

BB7_74:
	cvt.rn.f32.s32	%f2825, %r719;
	sub.f32 	%f2824, %f2825, %f2946;
	mul.f32 	%f2823, %f2824, %f684;
	mul.f32 	%f2822, %f2823, %f2823;
	mov.f32 	%f764, 0f3BA0C9F8;
	mov.f32 	%f765, 0fBA1268FB;
	fma.rn.f32 	%f766, %f765, %f2822, %f764;
	mov.f32 	%f767, 0fBCDABFD4;
	fma.rn.f32 	%f768, %f766, %f2822, %f767;
	mov.f32 	%f769, 0f3DE70331;
	fma.rn.f32 	%f770, %f768, %f2822, %f769;
	mov.f32 	%f771, 0fBEC09330;
	fma.rn.f32 	%f772, %f770, %f2822, %f771;
	mov.f32 	%f773, 0f3F906EBA;
	fma.rn.f32 	%f774, %f772, %f2822, %f773;
	mul.f32 	%f2903, %f2823, %f774;
	bra.uni 	BB7_75;

BB7_73:
	cvt.rn.f32.s32	%f2834, %r719;
	sub.f32 	%f2833, %f2834, %f2946;
	mul.f32 	%f2832, %f2833, %f684;
	mov.f32 	%f2791, 0f3F800000;
	setp.ltu.f32	%p130, %f95, 0f407AD445;
	mov.f32 	%f746, 0f3A03BB71;
	mov.f32 	%f747, 0fB7B730FB;
	fma.rn.f32 	%f748, %f747, %f95, %f746;
	mov.f32 	%f749, 0fBBACA3B3;
	fma.rn.f32 	%f750, %f748, %f95, %f749;
	mov.f32 	%f751, 0f3D0A7445;
	fma.rn.f32 	%f752, %f750, %f95, %f751;
	mov.f32 	%f753, 0fBE1B3B75;
	fma.rn.f32 	%f754, %f752, %f95, %f753;
	mov.f32 	%f755, 0fBF6B385A;
	fma.rn.f32 	%f756, %f754, %f95, %f755;
	mov.f32 	%f757, 0fBFD0316E;
	fma.rn.f32 	%f758, %f756, %f95, %f757;
	mov.f32 	%f759, 0fBA031CCE;
	fma.rn.f32 	%f760, %f758, %f95, %f759;
	ex2.approx.ftz.f32 	%f761, %f760;
	sub.f32 	%f763, %f2791, %f761;
	mov.b32 	 %r277, %f763;
	selp.b32	%r278, %r277, 1065353216, %p130;
	mov.b32 	 %r279, %f2832;
	and.b32  	%r280, %r279, -2147483648;
	or.b32  	%r281, %r278, %r280;
	mov.b32 	 %f2903, %r281;

BB7_75:
	sub.f32 	%f775, %f2902, %f2903;
	mul.f32 	%f136, %f775, 0f3F000000;
	cvt.rn.f32.s32	%f137, %r720;
	sub.f32 	%f138, %f137, %f2945;
	add.f32 	%f139, %f138, 0f3F800000;
	mul.f32 	%f140, %f139, %f97;
	abs.f32 	%f141, %f140;
	setp.ltu.f32	%p131, %f141, 0f3F800000;
	@%p131 bra 	BB7_77;
	bra.uni 	BB7_76;

BB7_77:
	mul.f32 	%f794, %f140, %f140;
	mov.f32 	%f795, 0f3BA0C9F8;
	mov.f32 	%f796, 0fBA1268FB;
	fma.rn.f32 	%f797, %f796, %f794, %f795;
	mov.f32 	%f798, 0fBCDABFD4;
	fma.rn.f32 	%f799, %f797, %f794, %f798;
	mov.f32 	%f800, 0f3DE70331;
	fma.rn.f32 	%f801, %f799, %f794, %f800;
	mov.f32 	%f802, 0fBEC09330;
	fma.rn.f32 	%f803, %f801, %f794, %f802;
	mov.f32 	%f804, 0f3F906EBA;
	fma.rn.f32 	%f805, %f803, %f794, %f804;
	mul.f32 	%f2904, %f140, %f805;
	bra.uni 	BB7_78;

BB7_76:
	mov.f32 	%f2792, 0f3F800000;
	mov.f32 	%f776, 0f3A03BB71;
	mov.f32 	%f777, 0fB7B730FB;
	fma.rn.f32 	%f778, %f777, %f141, %f776;
	mov.f32 	%f779, 0fBBACA3B3;
	fma.rn.f32 	%f780, %f778, %f141, %f779;
	mov.f32 	%f781, 0f3D0A7445;
	fma.rn.f32 	%f782, %f780, %f141, %f781;
	mov.f32 	%f783, 0fBE1B3B75;
	fma.rn.f32 	%f784, %f782, %f141, %f783;
	mov.f32 	%f785, 0fBF6B385A;
	fma.rn.f32 	%f786, %f784, %f141, %f785;
	mov.f32 	%f787, 0fBFD0316E;
	fma.rn.f32 	%f788, %f786, %f141, %f787;
	mov.f32 	%f789, 0fBA031CCE;
	fma.rn.f32 	%f790, %f788, %f141, %f789;
	ex2.approx.ftz.f32 	%f791, %f790;
	sub.f32 	%f793, %f2792, %f791;
	mov.b32 	 %r282, %f793;
	setp.ltu.f32	%p132, %f141, 0f407AD445;
	selp.b32	%r283, %r282, 1065353216, %p132;
	mov.b32 	 %r284, %f140;
	and.b32  	%r285, %r284, -2147483648;
	or.b32  	%r286, %r283, %r285;
	mov.b32 	 %f2904, %r286;

BB7_78:
	mul.f32 	%f145, %f138, %f97;
	abs.f32 	%f146, %f145;
	setp.ltu.f32	%p133, %f146, 0f3F800000;
	@%p133 bra 	BB7_80;
	bra.uni 	BB7_79;

BB7_80:
	mul.f32 	%f824, %f145, %f145;
	mov.f32 	%f825, 0f3BA0C9F8;
	mov.f32 	%f826, 0fBA1268FB;
	fma.rn.f32 	%f827, %f826, %f824, %f825;
	mov.f32 	%f828, 0fBCDABFD4;
	fma.rn.f32 	%f829, %f827, %f824, %f828;
	mov.f32 	%f830, 0f3DE70331;
	fma.rn.f32 	%f831, %f829, %f824, %f830;
	mov.f32 	%f832, 0fBEC09330;
	fma.rn.f32 	%f833, %f831, %f824, %f832;
	mov.f32 	%f834, 0f3F906EBA;
	fma.rn.f32 	%f835, %f833, %f824, %f834;
	mul.f32 	%f2905, %f145, %f835;
	bra.uni 	BB7_81;

BB7_79:
	mov.f32 	%f2793, 0f3F800000;
	mov.f32 	%f806, 0f3A03BB71;
	mov.f32 	%f807, 0fB7B730FB;
	fma.rn.f32 	%f808, %f807, %f146, %f806;
	mov.f32 	%f809, 0fBBACA3B3;
	fma.rn.f32 	%f810, %f808, %f146, %f809;
	mov.f32 	%f811, 0f3D0A7445;
	fma.rn.f32 	%f812, %f810, %f146, %f811;
	mov.f32 	%f813, 0fBE1B3B75;
	fma.rn.f32 	%f814, %f812, %f146, %f813;
	mov.f32 	%f815, 0fBF6B385A;
	fma.rn.f32 	%f816, %f814, %f146, %f815;
	mov.f32 	%f817, 0fBFD0316E;
	fma.rn.f32 	%f818, %f816, %f146, %f817;
	mov.f32 	%f819, 0fBA031CCE;
	fma.rn.f32 	%f820, %f818, %f146, %f819;
	ex2.approx.ftz.f32 	%f821, %f820;
	sub.f32 	%f823, %f2793, %f821;
	mov.b32 	 %r287, %f823;
	setp.ltu.f32	%p134, %f146, 0f407AD445;
	selp.b32	%r288, %r287, 1065353216, %p134;
	mov.b32 	 %r289, %f145;
	and.b32  	%r290, %r289, -2147483648;
	or.b32  	%r291, %r288, %r290;
	mov.b32 	 %f2905, %r291;

BB7_81:
	cvt.rn.f32.s32	%f2794, %r719;
	sub.f32 	%f838, %f2904, %f2905;
	mul.f32 	%f150, %f838, 0f3F000000;
	mul.f32 	%f839, %f136, %f2944;
	fma.rn.f32 	%f151, %f150, %f839, %f2863;
	mad.lo.s32 	%r292, %r720, %r124, %r719;
	add.s32 	%r293, %r292, %r7;
	mul.wide.s32 	%rd107, %r293, 4;
	add.s64 	%rd108, %rd1, %rd107;
	ld.global.f32 	%f152, [%rd108];
	add.f32 	%f840, %f137, %f98;
	fma.rn.f32 	%f841, %f60, %f840, %f99;
	add.f32 	%f842, %f2794, %f841;
	cvt.rzi.s32.f32	%r294, %f842;
	mul.wide.s32 	%rd110, %r294, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.f32 	%f2940, [%rd111];
	// inline asm
	rcp.approx.ftz.f32 %f836,%f105;
	// inline asm
	mul.f32 	%f843, %f836, %f106;
	mul.f32 	%f844, %f843, %f843;
	mov.f32 	%f845, 0f3C4CAF63;
	mov.f32 	%f846, 0f3B18F0FE;
	fma.rn.f32 	%f847, %f846, %f844, %f845;
	mov.f32 	%f848, 0f3DAAAABD;
	fma.rn.f32 	%f849, %f847, %f844, %f848;
	mul.rn.f32 	%f850, %f849, %f844;
	mul.rn.f32 	%f851, %f850, %f843;
	sub.f32 	%f852, %f104, %f843;
	neg.f32 	%f853, %f843;
	add.f32 	%f854, %f852, %f852;
	fma.rn.f32 	%f855, %f853, %f104, %f854;
	mul.rn.f32 	%f856, %f836, %f855;
	add.f32 	%f857, %f851, %f843;
	sub.f32 	%f858, %f843, %f857;
	add.f32 	%f859, %f851, %f858;
	add.f32 	%f860, %f856, %f859;
	add.f32 	%f861, %f857, %f860;
	sub.f32 	%f862, %f857, %f861;
	add.f32 	%f863, %f860, %f862;
	add.f32 	%f864, %f107, %f861;
	sub.f32 	%f865, %f107, %f864;
	add.f32 	%f866, %f861, %f865;
	add.f32 	%f867, %f863, %f866;
	add.f32 	%f868, %f108, %f867;
	add.f32 	%f869, %f864, %f868;
	sub.f32 	%f870, %f864, %f869;
	add.f32 	%f871, %f868, %f870;
	mul.rn.f32 	%f873, %f689, %f869;
	neg.f32 	%f874, %f873;
	fma.rn.f32 	%f875, %f689, %f869, %f874;
	fma.rn.f32 	%f876, %f689, %f871, %f875;
	mov.f32 	%f877, 0f00000000;
	fma.rn.f32 	%f878, %f877, %f869, %f876;
	add.rn.f32 	%f879, %f873, %f878;
	neg.f32 	%f880, %f879;
	add.rn.f32 	%f881, %f873, %f880;
	add.rn.f32 	%f882, %f881, %f878;
	mov.b32 	 %r295, %f879;
	setp.eq.s32	%p135, %r295, 1118925336;
	add.s32 	%r296, %r295, -1;
	mov.b32 	 %f883, %r296;
	add.f32 	%f884, %f882, 0f37000000;
	selp.f32	%f885, %f883, %f879, %p135;
	selp.f32	%f154, %f884, %f882, %p135;
	mul.f32 	%f886, %f885, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f887, %f886;
	mov.f32 	%f888, 0fBF317200;
	fma.rn.f32 	%f889, %f887, %f888, %f885;
	mov.f32 	%f890, 0fB5BFBE8E;
	fma.rn.f32 	%f891, %f887, %f890, %f889;
	mul.f32 	%f892, %f891, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f893, %f892;
	add.f32 	%f894, %f887, 0f00000000;
	ex2.approx.f32 	%f895, %f894;
	mul.f32 	%f896, %f893, %f895;
	setp.lt.f32	%p136, %f885, 0fC2D20000;
	selp.f32	%f897, 0f00000000, %f896, %p136;
	setp.gt.f32	%p137, %f885, 0f42D20000;
	selp.f32	%f2906, 0f7F800000, %f897, %p137;
	setp.eq.f32	%p138, %f2906, 0f7F800000;
	@%p138 bra 	BB7_83;

	fma.rn.f32 	%f2906, %f2906, %f154, %f2906;

BB7_83:
	setp.geu.f32	%p639, %f101, 0f00000000;
	mov.b32 	 %r297, %f2906;
	xor.b32  	%r298, %r297, -2147483648;
	mov.b32 	 %f898, %r298;
	selp.f32	%f158, %f898, %f2906, %p4;
	setp.eq.f32	%p139, %f101, 0f00000000;
	selp.f32	%f2907, %f109, %f158, %p139;
	@%p639 bra 	BB7_85;

	cvt.rzi.f32.f32	%f900, %f689;
	setp.neu.f32	%p140, %f900, 0f40000000;
	selp.f32	%f2907, 0f7FFFFFFF, %f158, %p140;

BB7_85:
	abs.f32 	%f2800, %f101;
	add.f32 	%f2799, %f2800, 0f40000000;
	mov.b32 	 %r700, %f2799;
	mov.f32 	%f2798, 0f00000000;
	mov.f32 	%f2797, 0f3DAAAABD;
	mov.f32 	%f2796, 0f3C4CAF63;
	mov.f32 	%f2795, 0f3B18F0FE;
	add.f32 	%f903, %f101, 0f40000000;
	setp.gtu.f32	%p141, %f2800, 0f7F800000;
	selp.f32	%f904, %f903, %f2907, %p141;
	selp.f32	%f905, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p142, %f2800, 0f7F800000;
	selp.f32	%f906, %f904, %f905, %p142;
	setp.gt.s32	%p143, %r700, 2139095039;
	selp.f32	%f907, %f906, %f2907, %p143;
	mul.f32 	%f908, %f907, 0fBF000000;
	setp.eq.f32	%p144, %f101, 0f3F800000;
	selp.f32	%f909, 0fBF000000, %f908, %p144;
	mul.f32 	%f910, %f909, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f911, %f910;
	fma.rn.f32 	%f913, %f911, %f888, %f909;
	fma.rn.f32 	%f915, %f911, %f890, %f913;
	mul.f32 	%f916, %f915, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f917, %f916;
	add.f32 	%f918, %f911, 0f00000000;
	ex2.approx.f32 	%f919, %f918;
	mul.f32 	%f920, %f917, %f919;
	setp.lt.f32	%p145, %f909, 0fC2D20000;
	selp.f32	%f921, 0f00000000, %f920, %p145;
	setp.gt.f32	%p146, %f909, 0f42D20000;
	selp.f32	%f162, 0f7F800000, %f921, %p146;
	// inline asm
	rcp.approx.ftz.f32 %f901,%f113;
	// inline asm
	mul.f32 	%f922, %f901, %f114;
	mul.f32 	%f923, %f922, %f922;
	fma.rn.f32 	%f926, %f2795, %f923, %f2796;
	fma.rn.f32 	%f928, %f926, %f923, %f2797;
	mul.rn.f32 	%f929, %f928, %f923;
	mul.rn.f32 	%f930, %f929, %f922;
	sub.f32 	%f931, %f112, %f922;
	neg.f32 	%f932, %f922;
	add.f32 	%f933, %f931, %f931;
	fma.rn.f32 	%f934, %f932, %f112, %f933;
	mul.rn.f32 	%f935, %f901, %f934;
	add.f32 	%f936, %f930, %f922;
	sub.f32 	%f937, %f922, %f936;
	add.f32 	%f938, %f930, %f937;
	add.f32 	%f939, %f935, %f938;
	add.f32 	%f940, %f936, %f939;
	sub.f32 	%f941, %f936, %f940;
	add.f32 	%f942, %f939, %f941;
	add.f32 	%f943, %f115, %f940;
	sub.f32 	%f944, %f115, %f943;
	add.f32 	%f945, %f940, %f944;
	add.f32 	%f946, %f942, %f945;
	add.f32 	%f947, %f116, %f946;
	add.f32 	%f948, %f943, %f947;
	sub.f32 	%f949, %f943, %f948;
	add.f32 	%f950, %f947, %f949;
	mul.rn.f32 	%f952, %f689, %f948;
	neg.f32 	%f953, %f952;
	fma.rn.f32 	%f954, %f689, %f948, %f953;
	fma.rn.f32 	%f955, %f689, %f950, %f954;
	fma.rn.f32 	%f957, %f2798, %f948, %f955;
	add.rn.f32 	%f958, %f952, %f957;
	neg.f32 	%f959, %f958;
	add.rn.f32 	%f960, %f952, %f959;
	add.rn.f32 	%f961, %f960, %f957;
	mov.b32 	 %r299, %f958;
	setp.eq.s32	%p147, %r299, 1118925336;
	add.s32 	%r300, %r299, -1;
	mov.b32 	 %f962, %r300;
	add.f32 	%f963, %f961, 0f37000000;
	selp.f32	%f964, %f962, %f958, %p147;
	selp.f32	%f163, %f963, %f961, %p147;
	mul.f32 	%f965, %f964, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f966, %f965;
	fma.rn.f32 	%f967, %f966, %f888, %f964;
	fma.rn.f32 	%f968, %f966, %f890, %f967;
	mul.f32 	%f969, %f968, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f970, %f969;
	add.f32 	%f971, %f966, 0f00000000;
	ex2.approx.f32 	%f972, %f971;
	mul.f32 	%f973, %f970, %f972;
	setp.lt.f32	%p148, %f964, 0fC2D20000;
	selp.f32	%f974, 0f00000000, %f973, %p148;
	setp.gt.f32	%p149, %f964, 0f42D20000;
	selp.f32	%f2908, 0f7F800000, %f974, %p149;
	setp.eq.f32	%p150, %f2908, 0f7F800000;
	@%p150 bra 	BB7_87;

	fma.rn.f32 	%f2908, %f2908, %f163, %f2908;

BB7_87:
	setp.geu.f32	%p640, %f110, 0f00000000;
	mov.b32 	 %r301, %f2908;
	xor.b32  	%r302, %r301, -2147483648;
	mov.b32 	 %f975, %r302;
	selp.f32	%f167, %f975, %f2908, %p5;
	setp.eq.f32	%p151, %f110, 0f00000000;
	selp.f32	%f2909, %f117, %f167, %p151;
	@%p640 bra 	BB7_89;

	cvt.rzi.f32.f32	%f977, %f689;
	setp.neu.f32	%p152, %f977, 0f40000000;
	selp.f32	%f2909, 0f7FFFFFFF, %f167, %p152;

BB7_89:
	abs.f32 	%f2802, %f110;
	add.f32 	%f2801, %f2802, 0f40000000;
	mov.b32 	 %r701, %f2801;
	add.f32 	%f978, %f110, 0f40000000;
	setp.gtu.f32	%p153, %f2802, 0f7F800000;
	selp.f32	%f979, %f978, %f2909, %p153;
	selp.f32	%f980, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p154, %f2802, 0f7F800000;
	selp.f32	%f981, %f979, %f980, %p154;
	setp.gt.s32	%p155, %r701, 2139095039;
	selp.f32	%f982, %f981, %f2909, %p155;
	mul.f32 	%f983, %f982, 0fBF000000;
	setp.eq.f32	%p156, %f110, 0f3F800000;
	selp.f32	%f984, 0fBF000000, %f983, %p156;
	mul.f32 	%f985, %f984, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f986, %f985;
	fma.rn.f32 	%f988, %f986, %f888, %f984;
	fma.rn.f32 	%f990, %f986, %f890, %f988;
	mul.f32 	%f991, %f990, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f992, %f991;
	add.f32 	%f993, %f986, 0f00000000;
	ex2.approx.f32 	%f994, %f993;
	mul.f32 	%f995, %f992, %f994;
	setp.lt.f32	%p157, %f984, 0fC2D20000;
	selp.f32	%f996, 0f00000000, %f995, %p157;
	setp.gt.f32	%p158, %f984, 0f42D20000;
	selp.f32	%f171, 0f7F800000, %f996, %p158;
	sub.f32 	%f997, %f162, %f171;
	mul.f32 	%f998, %f70, %f997;
	mul.f32 	%f172, %f150, %f998;
	mov.f64 	%fd474, %fd38;
	@!%p6 bra 	BB7_91;
	bra.uni 	BB7_90;

BB7_90:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd38;
	}
	xor.b32  	%r304, %r303, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd38;
	}
	mov.b64 	%fd474, {%r305, %r304};

BB7_91:
	setp.eq.f32	%p159, %f2942, 0f00000000;
	@%p159 bra 	BB7_94;
	bra.uni 	BB7_92;

BB7_94:
	mov.u32 	%r306, 0;
	selp.b32	%r307, %r54, 0, %p101;
	or.b32  	%r308, %r307, 2146435072;
	selp.b32	%r309, %r308, %r307, %p103;
	mov.b64 	%fd474, {%r306, %r309};
	bra.uni 	BB7_95;

BB7_92:
	setp.gt.s32	%p160, %r54, -1;
	@%p160 bra 	BB7_95;

	cvt.rzi.f64.f64	%fd305, %fd292;
	setp.neu.f64	%p161, %fd305, 0d4008000000000000;
	selp.f64	%fd474, 0dFFF8000000000000, %fd474, %p161;

BB7_95:
	cvt.f64.f32	%fd460, %f2942;
	add.f64 	%fd459, %fd460, 0d4008000000000000;
	selp.f64	%fd475, %fd474, %fd459, %p121;
	@%p14 bra 	BB7_103;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r702}, %fd292;
	}
	and.b32  	%r310, %r702, 2147483647;
	setp.ne.s32	%p165, %r310, 2146435072;
	@%p165 bra 	BB7_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r311, %temp}, %fd292;
	}
	setp.eq.s32	%p166, %r311, 0;
	@%p166 bra 	BB7_102;
	bra.uni 	BB7_98;

BB7_102:
	mov.u32 	%r317, 0;
	mov.b64 	%fd475, {%r317, %r57};
	bra.uni 	BB7_103;

BB7_98:
	and.b32  	%r312, %r54, 2147483647;
	setp.ne.s32	%p167, %r312, 2146435072;
	@%p167 bra 	BB7_99;

	cvt.f64.f32	%fd461, %f2942;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r313, %temp}, %fd461;
	}
	setp.ne.s32	%p168, %r313, 0;
	mov.f64 	%fd475, %fd474;
	@%p168 bra 	BB7_103;

	selp.b32	%r315, %r59, %r58, %p6;
	mov.u32 	%r316, 0;
	mov.b64 	%fd475, {%r316, %r315};
	bra.uni 	BB7_103;

BB7_99:
	mov.f64 	%fd475, %fd474;

BB7_103:
	cvt.rn.f32.s32	%f2812, %r720;
	mov.f32 	%f2811, 0f35BFBE8E;
	mov.f32 	%f2810, 0f3F317200;
	cvt.rn.f32.s32	%f2809, %r719;
	add.f32 	%f2808, %f2809, 0f3F800000;
	sub.f32 	%f2807, %f2808, %f2946;
	mov.f32 	%f2806, 0f00000000;
	mov.f32 	%f2805, 0f3DAAAABD;
	mov.f32 	%f2804, 0f3C4CAF63;
	mov.f32 	%f2803, 0f3B18F0FE;
	setp.eq.f32	%p169, %f2942, 0f3F800000;
	selp.f64	%fd310, 0d3FF0000000000000, %fd475, %p169;
	div.rn.f64 	%fd311, %fd36, %fd310;
	mul.f32 	%f1001, %f89, %f171;
	mul.f32 	%f1002, %f2807, %f162;
	sub.f32 	%f1003, %f1002, %f1001;
	cvt.f64.f32	%fd312, %f1003;
	mul.f64 	%fd313, %fd312, %fd311;
	cvt.f64.f32	%fd314, %f150;
	mul.f64 	%fd315, %fd314, %fd313;
	cvt.rn.f32.f64	%f173, %fd315;
	add.f32 	%f1004, %f2812, 0f3F800000;
	sub.f32 	%f174, %f1004, %f2945;
	div.rn.f32 	%f175, %f174, %f2941;
	abs.f32 	%f176, %f175;
	setp.lt.f32	%p170, %f176, 0f00800000;
	mul.f32 	%f1005, %f176, 0f4B800000;
	selp.f32	%f1006, 0fC3170000, 0fC2FE0000, %p170;
	selp.f32	%f1007, %f1005, %f176, %p170;
	mov.b32 	 %r318, %f1007;
	and.b32  	%r319, %r318, 8388607;
	or.b32  	%r320, %r319, 1065353216;
	mov.b32 	 %f1008, %r320;
	shr.u32 	%r321, %r318, 23;
	cvt.rn.f32.u32	%f1009, %r321;
	add.f32 	%f1010, %f1006, %f1009;
	setp.gt.f32	%p171, %f1008, 0f3FB504F3;
	mul.f32 	%f1011, %f1008, 0f3F000000;
	add.f32 	%f1012, %f1010, 0f3F800000;
	selp.f32	%f1013, %f1011, %f1008, %p171;
	selp.f32	%f1014, %f1012, %f1010, %p171;
	add.f32 	%f177, %f1013, 0fBF800000;
	add.f32 	%f1000, %f1013, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f999,%f1000;
	// inline asm
	add.f32 	%f179, %f177, %f177;
	mul.f32 	%f1015, %f999, %f179;
	mul.f32 	%f1016, %f1015, %f1015;
	fma.rn.f32 	%f1019, %f2803, %f1016, %f2804;
	fma.rn.f32 	%f1021, %f1019, %f1016, %f2805;
	mul.rn.f32 	%f1022, %f1021, %f1016;
	mul.rn.f32 	%f1023, %f1022, %f1015;
	sub.f32 	%f1024, %f177, %f1015;
	neg.f32 	%f1025, %f1015;
	add.f32 	%f1026, %f1024, %f1024;
	fma.rn.f32 	%f1027, %f1025, %f177, %f1026;
	mul.rn.f32 	%f1028, %f999, %f1027;
	add.f32 	%f1029, %f1023, %f1015;
	sub.f32 	%f1030, %f1015, %f1029;
	add.f32 	%f1031, %f1023, %f1030;
	add.f32 	%f1032, %f1028, %f1031;
	add.f32 	%f1033, %f1029, %f1032;
	sub.f32 	%f1034, %f1029, %f1033;
	add.f32 	%f1035, %f1032, %f1034;
	mul.rn.f32 	%f180, %f1014, %f2810;
	mul.rn.f32 	%f181, %f1014, %f2811;
	add.f32 	%f1038, %f180, %f1033;
	sub.f32 	%f1039, %f180, %f1038;
	add.f32 	%f1040, %f1033, %f1039;
	add.f32 	%f1041, %f1035, %f1040;
	add.f32 	%f1042, %f181, %f1041;
	add.f32 	%f1043, %f1038, %f1042;
	sub.f32 	%f1044, %f1038, %f1043;
	add.f32 	%f1045, %f1042, %f1044;
	mul.rn.f32 	%f1047, %f689, %f1043;
	neg.f32 	%f1048, %f1047;
	fma.rn.f32 	%f1049, %f689, %f1043, %f1048;
	fma.rn.f32 	%f1050, %f689, %f1045, %f1049;
	fma.rn.f32 	%f1052, %f2806, %f1043, %f1050;
	add.rn.f32 	%f1053, %f1047, %f1052;
	neg.f32 	%f1054, %f1053;
	add.rn.f32 	%f1055, %f1047, %f1054;
	add.rn.f32 	%f1056, %f1055, %f1052;
	mov.b32 	 %r322, %f1053;
	setp.eq.s32	%p172, %r322, 1118925336;
	add.s32 	%r323, %r322, -1;
	mov.b32 	 %f1057, %r323;
	add.f32 	%f1058, %f1056, 0f37000000;
	selp.f32	%f1059, %f1057, %f1053, %p172;
	selp.f32	%f182, %f1058, %f1056, %p172;
	mul.f32 	%f1060, %f1059, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1061, %f1060;
	fma.rn.f32 	%f1063, %f1061, %f888, %f1059;
	fma.rn.f32 	%f1065, %f1061, %f890, %f1063;
	mul.f32 	%f1066, %f1065, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1067, %f1066;
	add.f32 	%f1068, %f1061, 0f00000000;
	ex2.approx.f32 	%f1069, %f1068;
	mul.f32 	%f1070, %f1067, %f1069;
	setp.lt.f32	%p173, %f1059, 0fC2D20000;
	selp.f32	%f1071, 0f00000000, %f1070, %p173;
	setp.gt.f32	%p174, %f1059, 0f42D20000;
	selp.f32	%f2910, 0f7F800000, %f1071, %p174;
	setp.eq.f32	%p175, %f2910, 0f7F800000;
	@%p175 bra 	BB7_105;

	fma.rn.f32 	%f2910, %f2910, %f182, %f2910;

BB7_105:
	setp.lt.f32	%p176, %f175, 0f00000000;
	and.pred  	%p20, %p176, %p94;
	mov.b32 	 %r324, %f2910;
	xor.b32  	%r325, %r324, -2147483648;
	mov.b32 	 %f1072, %r325;
	selp.f32	%f2912, %f1072, %f2910, %p20;
	setp.eq.f32	%p178, %f175, 0f00000000;
	@%p178 bra 	BB7_108;
	bra.uni 	BB7_106;

BB7_108:
	add.f32 	%f1075, %f175, %f175;
	selp.f32	%f2912, %f1075, 0f00000000, %p94;
	bra.uni 	BB7_109;

BB7_106:
	setp.geu.f32	%p179, %f175, 0f00000000;
	@%p179 bra 	BB7_109;

	cvt.rzi.f32.f32	%f1074, %f689;
	setp.neu.f32	%p180, %f1074, 0f40000000;
	selp.f32	%f2912, 0f7FFFFFFF, %f2912, %p180;

BB7_109:
	abs.f32 	%f2813, %f175;
	add.f32 	%f1076, %f2813, 0f40000000;
	mov.b32 	 %r81, %f1076;
	setp.lt.s32	%p182, %r81, 2139095040;
	@%p182 bra 	BB7_114;

	abs.f32 	%f2820, %f175;
	setp.gtu.f32	%p183, %f2820, 0f7F800000;
	@%p183 bra 	BB7_113;
	bra.uni 	BB7_111;

BB7_113:
	add.f32 	%f2912, %f175, 0f40000000;
	bra.uni 	BB7_114;

BB7_111:
	abs.f32 	%f2821, %f175;
	setp.neu.f32	%p184, %f2821, 0f7F800000;
	@%p184 bra 	BB7_114;

	selp.f32	%f2912, 0fFF800000, 0f7F800000, %p20;

BB7_114:
	mov.f32 	%f2819, 0f35BFBE8E;
	mov.f32 	%f2818, 0f3F317200;
	mov.f32 	%f2817, 0f00000000;
	mov.f32 	%f2816, 0f3DAAAABD;
	mov.f32 	%f2815, 0f3C4CAF63;
	mov.f32 	%f2814, 0f3B18F0FE;
	mul.f32 	%f1079, %f2912, 0fBF000000;
	setp.eq.f32	%p185, %f175, 0f3F800000;
	selp.f32	%f1080, 0fBF000000, %f1079, %p185;
	mul.f32 	%f1081, %f1080, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1082, %f1081;
	fma.rn.f32 	%f1084, %f1082, %f888, %f1080;
	fma.rn.f32 	%f1086, %f1082, %f890, %f1084;
	mul.f32 	%f1087, %f1086, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1088, %f1087;
	add.f32 	%f1089, %f1082, 0f00000000;
	ex2.approx.f32 	%f1090, %f1089;
	mul.f32 	%f1091, %f1088, %f1090;
	setp.lt.f32	%p186, %f1080, 0fC2D20000;
	selp.f32	%f1092, 0f00000000, %f1091, %p186;
	setp.gt.f32	%p187, %f1080, 0f42D20000;
	selp.f32	%f193, 0f7F800000, %f1092, %p187;
	div.rn.f32 	%f194, %f138, %f2941;
	abs.f32 	%f195, %f194;
	setp.lt.f32	%p188, %f195, 0f00800000;
	mul.f32 	%f1093, %f195, 0f4B800000;
	selp.f32	%f1094, 0fC3170000, 0fC2FE0000, %p188;
	selp.f32	%f1095, %f1093, %f195, %p188;
	mov.b32 	 %r326, %f1095;
	and.b32  	%r327, %r326, 8388607;
	or.b32  	%r328, %r327, 1065353216;
	mov.b32 	 %f1096, %r328;
	shr.u32 	%r329, %r326, 23;
	cvt.rn.f32.u32	%f1097, %r329;
	add.f32 	%f1098, %f1094, %f1097;
	setp.gt.f32	%p189, %f1096, 0f3FB504F3;
	mul.f32 	%f1099, %f1096, 0f3F000000;
	add.f32 	%f1100, %f1098, 0f3F800000;
	selp.f32	%f1101, %f1099, %f1096, %p189;
	selp.f32	%f1102, %f1100, %f1098, %p189;
	add.f32 	%f196, %f1101, 0fBF800000;
	add.f32 	%f1078, %f1101, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1077,%f1078;
	// inline asm
	add.f32 	%f198, %f196, %f196;
	mul.f32 	%f1103, %f1077, %f198;
	mul.f32 	%f1104, %f1103, %f1103;
	fma.rn.f32 	%f1107, %f2814, %f1104, %f2815;
	fma.rn.f32 	%f1109, %f1107, %f1104, %f2816;
	mul.rn.f32 	%f1110, %f1109, %f1104;
	mul.rn.f32 	%f1111, %f1110, %f1103;
	sub.f32 	%f1112, %f196, %f1103;
	neg.f32 	%f1113, %f1103;
	add.f32 	%f1114, %f1112, %f1112;
	fma.rn.f32 	%f1115, %f1113, %f196, %f1114;
	mul.rn.f32 	%f1116, %f1077, %f1115;
	add.f32 	%f1117, %f1111, %f1103;
	sub.f32 	%f1118, %f1103, %f1117;
	add.f32 	%f1119, %f1111, %f1118;
	add.f32 	%f1120, %f1116, %f1119;
	add.f32 	%f1121, %f1117, %f1120;
	sub.f32 	%f1122, %f1117, %f1121;
	add.f32 	%f1123, %f1120, %f1122;
	mul.rn.f32 	%f199, %f1102, %f2818;
	mul.rn.f32 	%f200, %f1102, %f2819;
	add.f32 	%f1126, %f199, %f1121;
	sub.f32 	%f1127, %f199, %f1126;
	add.f32 	%f1128, %f1121, %f1127;
	add.f32 	%f1129, %f1123, %f1128;
	add.f32 	%f1130, %f200, %f1129;
	add.f32 	%f1131, %f1126, %f1130;
	sub.f32 	%f1132, %f1126, %f1131;
	add.f32 	%f1133, %f1130, %f1132;
	mul.rn.f32 	%f1135, %f689, %f1131;
	neg.f32 	%f1136, %f1135;
	fma.rn.f32 	%f1137, %f689, %f1131, %f1136;
	fma.rn.f32 	%f1138, %f689, %f1133, %f1137;
	fma.rn.f32 	%f1140, %f2817, %f1131, %f1138;
	add.rn.f32 	%f1141, %f1135, %f1140;
	neg.f32 	%f1142, %f1141;
	add.rn.f32 	%f1143, %f1135, %f1142;
	add.rn.f32 	%f1144, %f1143, %f1140;
	mov.b32 	 %r330, %f1141;
	setp.eq.s32	%p190, %r330, 1118925336;
	add.s32 	%r331, %r330, -1;
	mov.b32 	 %f1145, %r331;
	add.f32 	%f1146, %f1144, 0f37000000;
	selp.f32	%f1147, %f1145, %f1141, %p190;
	selp.f32	%f201, %f1146, %f1144, %p190;
	mul.f32 	%f1148, %f1147, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1149, %f1148;
	fma.rn.f32 	%f1150, %f1149, %f888, %f1147;
	fma.rn.f32 	%f1151, %f1149, %f890, %f1150;
	mul.f32 	%f1152, %f1151, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1153, %f1152;
	add.f32 	%f1154, %f1149, 0f00000000;
	ex2.approx.f32 	%f1155, %f1154;
	mul.f32 	%f1156, %f1153, %f1155;
	setp.lt.f32	%p191, %f1147, 0fC2D20000;
	selp.f32	%f1157, 0f00000000, %f1156, %p191;
	setp.gt.f32	%p192, %f1147, 0f42D20000;
	selp.f32	%f2913, 0f7F800000, %f1157, %p192;
	setp.eq.f32	%p193, %f2913, 0f7F800000;
	@%p193 bra 	BB7_116;

	fma.rn.f32 	%f2913, %f2913, %f201, %f2913;

BB7_116:
	setp.lt.f32	%p194, %f194, 0f00000000;
	and.pred  	%p21, %p194, %p94;
	mov.b32 	 %r332, %f2913;
	xor.b32  	%r333, %r332, -2147483648;
	mov.b32 	 %f1158, %r333;
	selp.f32	%f2915, %f1158, %f2913, %p21;
	setp.eq.f32	%p196, %f194, 0f00000000;
	@%p196 bra 	BB7_119;
	bra.uni 	BB7_117;

BB7_119:
	add.f32 	%f1161, %f194, %f194;
	selp.f32	%f2915, %f1161, 0f00000000, %p94;
	bra.uni 	BB7_120;

BB7_117:
	setp.geu.f32	%p197, %f194, 0f00000000;
	@%p197 bra 	BB7_120;

	cvt.rzi.f32.f32	%f1160, %f689;
	setp.neu.f32	%p198, %f1160, 0f40000000;
	selp.f32	%f2915, 0f7FFFFFFF, %f2915, %p198;

BB7_120:
	abs.f32 	%f2751, %f194;
	add.f32 	%f1162, %f2751, 0f40000000;
	mov.b32 	 %r82, %f1162;
	setp.lt.s32	%p200, %r82, 2139095040;
	@%p200 bra 	BB7_125;

	abs.f32 	%f2830, %f194;
	setp.gtu.f32	%p201, %f2830, 0f7F800000;
	@%p201 bra 	BB7_124;
	bra.uni 	BB7_122;

BB7_124:
	add.f32 	%f2915, %f194, 0f40000000;
	bra.uni 	BB7_125;

BB7_122:
	abs.f32 	%f2831, %f194;
	setp.neu.f32	%p202, %f2831, 0f7F800000;
	@%p202 bra 	BB7_125;

	selp.f32	%f2915, 0fFF800000, 0f7F800000, %p21;

BB7_125:
	mul.f32 	%f1163, %f2915, 0fBF000000;
	setp.eq.f32	%p203, %f194, 0f3F800000;
	selp.f32	%f1164, 0fBF000000, %f1163, %p203;
	mul.f32 	%f1165, %f1164, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1166, %f1165;
	fma.rn.f32 	%f1168, %f1166, %f888, %f1164;
	fma.rn.f32 	%f1170, %f1166, %f890, %f1168;
	mul.f32 	%f1171, %f1170, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1172, %f1171;
	add.f32 	%f1173, %f1166, 0f00000000;
	ex2.approx.f32 	%f1174, %f1173;
	mul.f32 	%f1175, %f1172, %f1174;
	setp.lt.f32	%p204, %f1164, 0fC2D20000;
	selp.f32	%f1176, 0f00000000, %f1175, %p204;
	setp.gt.f32	%p205, %f1164, 0f42D20000;
	selp.f32	%f212, 0f7F800000, %f1176, %p205;
	sub.f32 	%f1177, %f193, %f212;
	mul.f32 	%f1178, %f71, %f1177;
	mul.f32 	%f213, %f136, %f1178;
	mov.f64 	%fd477, %fd39;
	@!%p7 bra 	BB7_127;
	bra.uni 	BB7_126;

BB7_126:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r334}, %fd39;
	}
	xor.b32  	%r335, %r334, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r336, %temp}, %fd39;
	}
	mov.b64 	%fd477, {%r336, %r335};

BB7_127:
	setp.eq.f32	%p206, %f2941, 0f00000000;
	@%p206 bra 	BB7_130;
	bra.uni 	BB7_128;

BB7_130:
	mov.u32 	%r337, 0;
	selp.b32	%r338, %r60, 0, %p101;
	or.b32  	%r339, %r338, 2146435072;
	selp.b32	%r340, %r339, %r338, %p103;
	mov.b64 	%fd477, {%r337, %r340};
	bra.uni 	BB7_131;

BB7_128:
	setp.gt.s32	%p207, %r60, -1;
	@%p207 bra 	BB7_131;

	cvt.rzi.f64.f64	%fd317, %fd292;
	setp.neu.f64	%p208, %fd317, 0d4008000000000000;
	selp.f64	%fd477, 0dFFF8000000000000, %fd477, %p208;

BB7_131:
	cvt.f64.f32	%fd440, %f2941;
	add.f64 	%fd439, %fd440, 0d4008000000000000;
	selp.f64	%fd478, %fd477, %fd439, %p122;
	@%p15 bra 	BB7_139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r672}, %fd292;
	}
	and.b32  	%r341, %r672, 2147483647;
	setp.ne.s32	%p212, %r341, 2146435072;
	@%p212 bra 	BB7_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r342, %temp}, %fd292;
	}
	setp.eq.s32	%p213, %r342, 0;
	@%p213 bra 	BB7_138;
	bra.uni 	BB7_134;

BB7_138:
	mov.u32 	%r348, 0;
	mov.b64 	%fd478, {%r348, %r62};
	bra.uni 	BB7_139;

BB7_134:
	and.b32  	%r343, %r60, 2147483647;
	setp.ne.s32	%p214, %r343, 2146435072;
	@%p214 bra 	BB7_135;

	cvt.f64.f32	%fd441, %f2941;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r344, %temp}, %fd441;
	}
	setp.ne.s32	%p215, %r344, 0;
	mov.f64 	%fd478, %fd477;
	@%p215 bra 	BB7_139;

	selp.b32	%r346, %r59, %r58, %p7;
	mov.u32 	%r347, 0;
	mov.b64 	%fd478, {%r347, %r346};
	bra.uni 	BB7_139;

BB7_135:
	mov.f64 	%fd478, %fd477;

BB7_139:
	cvt.rn.f32.s32	%f2758, %r720;
	add.f32 	%f2757, %f2758, 0f3F800000;
	sub.f32 	%f2756, %f2757, %f2945;
	mov.f32 	%f2755, 0f00000000;
	mov.f32 	%f2754, 0f3DAAAABD;
	mov.f32 	%f2753, 0f3C4CAF63;
	mov.f32 	%f2752, 0f3B18F0FE;
	setp.eq.f32	%p216, %f2941, 0f3F800000;
	selp.f64	%fd322, 0d3FF0000000000000, %fd478, %p216;
	div.rn.f64 	%fd323, %fd36, %fd322;
	mul.f32 	%f1181, %f138, %f212;
	mul.f32 	%f1182, %f2756, %f193;
	sub.f32 	%f1183, %f1182, %f1181;
	cvt.f64.f32	%fd324, %f1183;
	mul.f64 	%fd325, %fd324, %fd323;
	cvt.f64.f32	%fd326, %f136;
	mul.f64 	%fd327, %fd326, %fd325;
	cvt.rn.f32.f64	%f214, %fd327;
	// inline asm
	rcp.approx.ftz.f32 %f1179,%f105;
	// inline asm
	mul.f32 	%f1184, %f1179, %f106;
	mul.f32 	%f1185, %f1184, %f1184;
	fma.rn.f32 	%f1188, %f2752, %f1185, %f2753;
	fma.rn.f32 	%f1190, %f1188, %f1185, %f2754;
	mul.rn.f32 	%f1191, %f1190, %f1185;
	mul.rn.f32 	%f1192, %f1191, %f1184;
	sub.f32 	%f1193, %f104, %f1184;
	neg.f32 	%f1194, %f1184;
	add.f32 	%f1195, %f1193, %f1193;
	fma.rn.f32 	%f1196, %f1194, %f104, %f1195;
	mul.rn.f32 	%f1197, %f1179, %f1196;
	add.f32 	%f1198, %f1192, %f1184;
	sub.f32 	%f1199, %f1184, %f1198;
	add.f32 	%f1200, %f1192, %f1199;
	add.f32 	%f1201, %f1197, %f1200;
	add.f32 	%f1202, %f1198, %f1201;
	sub.f32 	%f1203, %f1198, %f1202;
	add.f32 	%f1204, %f1201, %f1203;
	add.f32 	%f1205, %f107, %f1202;
	sub.f32 	%f1206, %f107, %f1205;
	add.f32 	%f1207, %f1202, %f1206;
	add.f32 	%f1208, %f1204, %f1207;
	add.f32 	%f1209, %f108, %f1208;
	add.f32 	%f1210, %f1205, %f1209;
	sub.f32 	%f1211, %f1205, %f1210;
	add.f32 	%f1212, %f1209, %f1211;
	mul.rn.f32 	%f1214, %f689, %f1210;
	neg.f32 	%f1215, %f1214;
	fma.rn.f32 	%f1216, %f689, %f1210, %f1215;
	fma.rn.f32 	%f1217, %f689, %f1212, %f1216;
	fma.rn.f32 	%f1219, %f2755, %f1210, %f1217;
	add.rn.f32 	%f1220, %f1214, %f1219;
	neg.f32 	%f1221, %f1220;
	add.rn.f32 	%f1222, %f1214, %f1221;
	add.rn.f32 	%f1223, %f1222, %f1219;
	mov.b32 	 %r349, %f1220;
	setp.eq.s32	%p217, %r349, 1118925336;
	add.s32 	%r350, %r349, -1;
	mov.b32 	 %f1224, %r350;
	add.f32 	%f1225, %f1223, 0f37000000;
	selp.f32	%f1226, %f1224, %f1220, %p217;
	selp.f32	%f215, %f1225, %f1223, %p217;
	mul.f32 	%f1227, %f1226, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1228, %f1227;
	fma.rn.f32 	%f1230, %f1228, %f888, %f1226;
	fma.rn.f32 	%f1232, %f1228, %f890, %f1230;
	mul.f32 	%f1233, %f1232, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1234, %f1233;
	add.f32 	%f1235, %f1228, 0f00000000;
	ex2.approx.f32 	%f1236, %f1235;
	mul.f32 	%f1237, %f1234, %f1236;
	setp.lt.f32	%p218, %f1226, 0fC2D20000;
	selp.f32	%f1238, 0f00000000, %f1237, %p218;
	setp.gt.f32	%p219, %f1226, 0f42D20000;
	selp.f32	%f2916, 0f7F800000, %f1238, %p219;
	setp.eq.f32	%p220, %f2916, 0f7F800000;
	@%p220 bra 	BB7_141;

	fma.rn.f32 	%f2916, %f2916, %f215, %f2916;

BB7_141:
	setp.eq.f32	%p623, %f101, 0f00000000;
	setp.geu.f32	%p622, %f101, 0f00000000;
	mov.b32 	 %r351, %f2916;
	xor.b32  	%r352, %r351, -2147483648;
	mov.b32 	 %f1239, %r352;
	selp.f32	%f219, %f1239, %f2916, %p4;
	selp.f32	%f2917, %f109, %f219, %p623;
	@%p622 bra 	BB7_143;

	cvt.rzi.f32.f32	%f1241, %f689;
	setp.neu.f32	%p222, %f1241, 0f40000000;
	selp.f32	%f2917, 0f7FFFFFFF, %f219, %p222;

BB7_143:
	abs.f32 	%f2766, %f101;
	setp.eq.f32	%p627, %f101, 0f3F800000;
	add.f32 	%f2765, %f2766, 0f40000000;
	mov.b32 	 %r673, %f2765;
	setp.gt.s32	%p626, %r673, 2139095039;
	setp.neu.f32	%p625, %f2766, 0f7F800000;
	selp.f32	%f2764, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p624, %f2766, 0f7F800000;
	add.f32 	%f2763, %f101, 0f40000000;
	mov.f32 	%f2762, 0f00000000;
	mov.f32 	%f2761, 0f3DAAAABD;
	mov.f32 	%f2760, 0f3C4CAF63;
	mov.f32 	%f2759, 0f3B18F0FE;
	selp.f32	%f1245, %f2763, %f2917, %p624;
	selp.f32	%f1247, %f1245, %f2764, %p625;
	selp.f32	%f1248, %f1247, %f2917, %p626;
	mul.f32 	%f1249, %f1248, 0fBF000000;
	selp.f32	%f1250, 0fBF000000, %f1249, %p627;
	mul.f32 	%f1251, %f1250, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1252, %f1251;
	fma.rn.f32 	%f1254, %f1252, %f888, %f1250;
	fma.rn.f32 	%f1256, %f1252, %f890, %f1254;
	mul.f32 	%f1257, %f1256, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1258, %f1257;
	add.f32 	%f1259, %f1252, 0f00000000;
	ex2.approx.f32 	%f1260, %f1259;
	mul.f32 	%f1261, %f1258, %f1260;
	setp.lt.f32	%p227, %f1250, 0fC2D20000;
	selp.f32	%f1262, 0f00000000, %f1261, %p227;
	setp.gt.f32	%p228, %f1250, 0f42D20000;
	selp.f32	%f223, 0f7F800000, %f1262, %p228;
	// inline asm
	rcp.approx.ftz.f32 %f1242,%f113;
	// inline asm
	mul.f32 	%f1263, %f1242, %f114;
	mul.f32 	%f1264, %f1263, %f1263;
	fma.rn.f32 	%f1267, %f2759, %f1264, %f2760;
	fma.rn.f32 	%f1269, %f1267, %f1264, %f2761;
	mul.rn.f32 	%f1270, %f1269, %f1264;
	mul.rn.f32 	%f1271, %f1270, %f1263;
	sub.f32 	%f1272, %f112, %f1263;
	neg.f32 	%f1273, %f1263;
	add.f32 	%f1274, %f1272, %f1272;
	fma.rn.f32 	%f1275, %f1273, %f112, %f1274;
	mul.rn.f32 	%f1276, %f1242, %f1275;
	add.f32 	%f1277, %f1271, %f1263;
	sub.f32 	%f1278, %f1263, %f1277;
	add.f32 	%f1279, %f1271, %f1278;
	add.f32 	%f1280, %f1276, %f1279;
	add.f32 	%f1281, %f1277, %f1280;
	sub.f32 	%f1282, %f1277, %f1281;
	add.f32 	%f1283, %f1280, %f1282;
	add.f32 	%f1284, %f115, %f1281;
	sub.f32 	%f1285, %f115, %f1284;
	add.f32 	%f1286, %f1281, %f1285;
	add.f32 	%f1287, %f1283, %f1286;
	add.f32 	%f1288, %f116, %f1287;
	add.f32 	%f1289, %f1284, %f1288;
	sub.f32 	%f1290, %f1284, %f1289;
	add.f32 	%f1291, %f1288, %f1290;
	mul.rn.f32 	%f1293, %f689, %f1289;
	neg.f32 	%f1294, %f1293;
	fma.rn.f32 	%f1295, %f689, %f1289, %f1294;
	fma.rn.f32 	%f1296, %f689, %f1291, %f1295;
	fma.rn.f32 	%f1298, %f2762, %f1289, %f1296;
	add.rn.f32 	%f1299, %f1293, %f1298;
	neg.f32 	%f1300, %f1299;
	add.rn.f32 	%f1301, %f1293, %f1300;
	add.rn.f32 	%f1302, %f1301, %f1298;
	mov.b32 	 %r353, %f1299;
	setp.eq.s32	%p229, %r353, 1118925336;
	add.s32 	%r354, %r353, -1;
	mov.b32 	 %f1303, %r354;
	add.f32 	%f1304, %f1302, 0f37000000;
	selp.f32	%f1305, %f1303, %f1299, %p229;
	selp.f32	%f224, %f1304, %f1302, %p229;
	mul.f32 	%f1306, %f1305, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1307, %f1306;
	fma.rn.f32 	%f1308, %f1307, %f888, %f1305;
	fma.rn.f32 	%f1309, %f1307, %f890, %f1308;
	mul.f32 	%f1310, %f1309, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1311, %f1310;
	add.f32 	%f1312, %f1307, 0f00000000;
	ex2.approx.f32 	%f1313, %f1312;
	mul.f32 	%f1314, %f1311, %f1313;
	setp.lt.f32	%p230, %f1305, 0fC2D20000;
	selp.f32	%f1315, 0f00000000, %f1314, %p230;
	setp.gt.f32	%p231, %f1305, 0f42D20000;
	selp.f32	%f2918, 0f7F800000, %f1315, %p231;
	setp.eq.f32	%p232, %f2918, 0f7F800000;
	@%p232 bra 	BB7_145;

	fma.rn.f32 	%f2918, %f2918, %f224, %f2918;

BB7_145:
	setp.eq.f32	%p629, %f110, 0f00000000;
	setp.geu.f32	%p628, %f110, 0f00000000;
	mov.b32 	 %r355, %f2918;
	xor.b32  	%r356, %r355, -2147483648;
	mov.b32 	 %f1316, %r356;
	selp.f32	%f228, %f1316, %f2918, %p5;
	selp.f32	%f2919, %f117, %f228, %p629;
	@%p628 bra 	BB7_147;

	cvt.rzi.f32.f32	%f1318, %f689;
	setp.neu.f32	%p234, %f1318, 0f40000000;
	selp.f32	%f2919, 0f7FFFFFFF, %f228, %p234;

BB7_147:
	abs.f32 	%f2770, %f110;
	setp.eq.f32	%p633, %f110, 0f3F800000;
	add.f32 	%f2769, %f2770, 0f40000000;
	mov.b32 	 %r674, %f2769;
	setp.gt.s32	%p632, %r674, 2139095039;
	setp.neu.f32	%p631, %f2770, 0f7F800000;
	selp.f32	%f2768, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p630, %f2770, 0f7F800000;
	add.f32 	%f2767, %f110, 0f40000000;
	selp.f32	%f1320, %f2767, %f2919, %p630;
	selp.f32	%f1322, %f1320, %f2768, %p631;
	selp.f32	%f1323, %f1322, %f2919, %p632;
	mul.f32 	%f1324, %f1323, 0fBF000000;
	selp.f32	%f1325, 0fBF000000, %f1324, %p633;
	mul.f32 	%f1326, %f1325, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1327, %f1326;
	fma.rn.f32 	%f1329, %f1327, %f888, %f1325;
	fma.rn.f32 	%f1331, %f1327, %f890, %f1329;
	mul.f32 	%f1332, %f1331, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1333, %f1332;
	add.f32 	%f1334, %f1327, 0f00000000;
	ex2.approx.f32 	%f1335, %f1334;
	mul.f32 	%f1336, %f1333, %f1335;
	setp.lt.f32	%p239, %f1325, 0fC2D20000;
	selp.f32	%f1337, 0f00000000, %f1336, %p239;
	setp.gt.f32	%p240, %f1325, 0f42D20000;
	selp.f32	%f232, 0f7F800000, %f1337, %p240;
	mul.f32 	%f1338, %f89, %f232;
	mul.f32 	%f1339, %f90, %f223;
	sub.f32 	%f1340, %f1339, %f1338;
	mul.f32 	%f1341, %f72, %f1340;
	mul.f32 	%f233, %f150, %f1341;
	mov.f64 	%fd480, %fd40;
	@!%p8 bra 	BB7_149;
	bra.uni 	BB7_148;

BB7_148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r357}, %fd40;
	}
	xor.b32  	%r358, %r357, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r359, %temp}, %fd40;
	}
	mov.b64 	%fd480, {%r359, %r358};

BB7_149:
	setp.eq.f32	%p634, %f2942, 0f00000000;
	@%p634 bra 	BB7_152;
	bra.uni 	BB7_150;

BB7_152:
	mov.u32 	%r360, 0;
	mov.b64 	%fd480, {%r360, %r63};
	bra.uni 	BB7_153;

BB7_150:
	setp.gt.s32	%p242, %r54, -1;
	@%p242 bra 	BB7_153;

	mov.f64 	%fd463, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd329, %fd463;
	setp.neu.f64	%p243, %fd329, 0d4014000000000000;
	selp.f64	%fd480, 0dFFF8000000000000, %fd480, %p243;

BB7_153:
	cvt.f64.f32	%fd443, %f2942;
	add.f64 	%fd442, %fd443, 0d4014000000000000;
	selp.f64	%fd481, %fd480, %fd442, %p123;
	@%p16 bra 	BB7_161;

	mov.f64 	%fd444, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r676}, %fd444;
	}
	and.b32  	%r675, %r676, 2147483647;
	setp.ne.s32	%p245, %r675, 2146435072;
	@%p245 bra 	BB7_156;

	mov.f64 	%fd447, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd447;
	}
	setp.eq.s32	%p246, %r361, 0;
	@%p246 bra 	BB7_160;
	bra.uni 	BB7_156;

BB7_160:
	mov.u32 	%r365, 0;
	mov.b64 	%fd481, {%r365, %r66};
	bra.uni 	BB7_161;

BB7_156:
	and.b32  	%r362, %r54, 2147483647;
	setp.ne.s32	%p247, %r362, 2146435072;
	@%p247 bra 	BB7_157;

	cvt.f64.f32	%fd445, %f2942;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r363, %temp}, %fd445;
	}
	setp.ne.s32	%p248, %r363, 0;
	mov.f64 	%fd481, %fd480;
	@%p248 bra 	BB7_161;

	mov.f64 	%fd446, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r682}, %fd446;
	}
	shr.s32 	%r681, %r682, 31;
	and.b32  	%r680, %r681, -2146435072;
	add.s32 	%r679, %r680, 2146435072;
	or.b32  	%r678, %r679, -2147483648;
	selp.b32	%r677, %r678, %r679, %p8;
	mov.u32 	%r364, 0;
	mov.b64 	%fd481, {%r364, %r677};
	bra.uni 	BB7_161;

BB7_157:
	mov.f64 	%fd481, %fd480;

BB7_161:
	mov.f64 	%fd483, %fd42;
	@!%p9 bra 	BB7_163;
	bra.uni 	BB7_162;

BB7_162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r366}, %fd42;
	}
	xor.b32  	%r367, %r366, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r368, %temp}, %fd42;
	}
	mov.b64 	%fd483, {%r368, %r367};

BB7_163:
	setp.eq.f32	%p249, %f90, 0f00000000;
	@%p249 bra 	BB7_166;
	bra.uni 	BB7_164;

BB7_166:
	mov.u32 	%r369, 0;
	selp.b32	%r370, %r68, 0, %p101;
	or.b32  	%r371, %r370, 2146435072;
	selp.b32	%r372, %r371, %r370, %p103;
	mov.b64 	%fd483, {%r369, %r372};
	bra.uni 	BB7_167;

BB7_164:
	setp.gt.s32	%p250, %r68, -1;
	@%p250 bra 	BB7_167;

	cvt.rzi.f64.f64	%fd335, %fd292;
	setp.neu.f64	%p251, %fd335, 0d4008000000000000;
	selp.f64	%fd483, 0dFFF8000000000000, %fd483, %p251;

BB7_167:
	selp.f64	%fd484, %fd483, %fd43, %p124;
	@%p17 bra 	BB7_175;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r683}, %fd292;
	}
	and.b32  	%r373, %r683, 2147483647;
	setp.ne.s32	%p255, %r373, 2146435072;
	@%p255 bra 	BB7_170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r374, %temp}, %fd292;
	}
	setp.eq.s32	%p256, %r374, 0;
	@%p256 bra 	BB7_174;
	bra.uni 	BB7_170;

BB7_174:
	mov.u32 	%r380, 0;
	mov.b64 	%fd484, {%r380, %r70};
	bra.uni 	BB7_175;

BB7_170:
	and.b32  	%r375, %r68, 2147483647;
	setp.ne.s32	%p257, %r375, 2146435072;
	@%p257 bra 	BB7_171;

	cvt.rn.f32.s32	%f2773, %r719;
	sub.f32 	%f2772, %f2773, %f2946;
	add.f32 	%f2771, %f2772, 0f3F800000;
	cvt.f64.f32	%fd448, %f2771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r376, %temp}, %fd448;
	}
	setp.ne.s32	%p258, %r376, 0;
	mov.f64 	%fd484, %fd483;
	@%p258 bra 	BB7_175;

	selp.b32	%r378, %r59, %r58, %p9;
	mov.u32 	%r379, 0;
	mov.b64 	%fd484, {%r379, %r378};
	bra.uni 	BB7_175;

BB7_171:
	mov.f64 	%fd484, %fd483;

BB7_175:
	setp.eq.f32	%p259, %f90, 0f3F800000;
	selp.f64	%fd337, 0d3FF0000000000000, %fd484, %p259;
	cvt.f64.f32	%fd338, %f223;
	mul.f64 	%fd84, %fd338, %fd337;
	mov.f64 	%fd486, %fd45;
	@!%p10 bra 	BB7_177;
	bra.uni 	BB7_176;

BB7_176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd45;
	}
	xor.b32  	%r382, %r381, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r383, %temp}, %fd45;
	}
	mov.b64 	%fd486, {%r383, %r382};

BB7_177:
	setp.eq.f32	%p260, %f89, 0f00000000;
	@%p260 bra 	BB7_180;
	bra.uni 	BB7_178;

BB7_180:
	mov.u32 	%r384, 0;
	selp.b32	%r385, %r71, 0, %p101;
	or.b32  	%r386, %r385, 2146435072;
	selp.b32	%r387, %r386, %r385, %p103;
	mov.b64 	%fd486, {%r384, %r387};
	bra.uni 	BB7_181;

BB7_178:
	setp.gt.s32	%p261, %r71, -1;
	@%p261 bra 	BB7_181;

	cvt.rzi.f64.f64	%fd340, %fd292;
	setp.neu.f64	%p262, %fd340, 0d4008000000000000;
	selp.f64	%fd486, 0dFFF8000000000000, %fd486, %p262;

BB7_181:
	cvt.rn.f32.s32	%f2775, %r719;
	sub.f32 	%f2774, %f2775, %f2946;
	cvt.f64.f32	%fd450, %f2774;
	add.f64 	%fd449, %fd450, 0d4008000000000000;
	selp.f64	%fd487, %fd486, %fd449, %p125;
	@%p18 bra 	BB7_189;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r684}, %fd292;
	}
	and.b32  	%r388, %r684, 2147483647;
	setp.ne.s32	%p266, %r388, 2146435072;
	@%p266 bra 	BB7_184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r389, %temp}, %fd292;
	}
	setp.eq.s32	%p267, %r389, 0;
	@%p267 bra 	BB7_188;
	bra.uni 	BB7_184;

BB7_188:
	mov.u32 	%r395, 0;
	mov.b64 	%fd487, {%r395, %r73};
	bra.uni 	BB7_189;

BB7_184:
	and.b32  	%r390, %r71, 2147483647;
	setp.ne.s32	%p268, %r390, 2146435072;
	@%p268 bra 	BB7_185;

	cvt.rn.f32.s32	%f2777, %r719;
	sub.f32 	%f2776, %f2777, %f2946;
	cvt.f64.f32	%fd451, %f2776;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r391, %temp}, %fd451;
	}
	setp.ne.s32	%p269, %r391, 0;
	mov.f64 	%fd487, %fd486;
	@%p269 bra 	BB7_189;

	selp.b32	%r393, %r59, %r58, %p10;
	mov.u32 	%r394, 0;
	mov.b64 	%fd487, {%r394, %r393};
	bra.uni 	BB7_189;

BB7_185:
	mov.f64 	%fd487, %fd486;

BB7_189:
	cvt.f64.f32	%fd452, %f150;
	setp.eq.f32	%p635, %f2942, 0f3F800000;
	mov.f32 	%f2781, 0f00000000;
	mov.f32 	%f2780, 0f3DAAAABD;
	mov.f32 	%f2779, 0f3C4CAF63;
	mov.f32 	%f2778, 0f3B18F0FE;
	setp.eq.f32	%p270, %f89, 0f3F800000;
	selp.f64	%fd342, 0d3FF0000000000000, %fd487, %p270;
	cvt.f64.f32	%fd343, %f232;
	mul.f64 	%fd344, %fd343, %fd342;
	sub.f64 	%fd345, %fd84, %fd344;
	selp.f64	%fd346, 0d3FF0000000000000, %fd481, %p635;
	div.rn.f64 	%fd347, %fd37, %fd346;
	mul.f64 	%fd348, %fd347, %fd345;
	mul.f64 	%fd350, %fd452, %fd348;
	mul.f32 	%f1344, %f73, %f233;
	cvt.f64.f32	%fd351, %f1344;
	sub.f64 	%fd352, %fd351, %fd350;
	cvt.rn.f32.f64	%f234, %fd352;
	// inline asm
	rcp.approx.ftz.f32 %f1342,%f1000;
	// inline asm
	mul.f32 	%f1345, %f1342, %f179;
	mul.f32 	%f1346, %f1345, %f1345;
	fma.rn.f32 	%f1349, %f2778, %f1346, %f2779;
	fma.rn.f32 	%f1351, %f1349, %f1346, %f2780;
	mul.rn.f32 	%f1352, %f1351, %f1346;
	mul.rn.f32 	%f1353, %f1352, %f1345;
	sub.f32 	%f1354, %f177, %f1345;
	neg.f32 	%f1355, %f1345;
	add.f32 	%f1356, %f1354, %f1354;
	fma.rn.f32 	%f1357, %f1355, %f177, %f1356;
	mul.rn.f32 	%f1358, %f1342, %f1357;
	add.f32 	%f1359, %f1353, %f1345;
	sub.f32 	%f1360, %f1345, %f1359;
	add.f32 	%f1361, %f1353, %f1360;
	add.f32 	%f1362, %f1358, %f1361;
	add.f32 	%f1363, %f1359, %f1362;
	sub.f32 	%f1364, %f1359, %f1363;
	add.f32 	%f1365, %f1362, %f1364;
	add.f32 	%f1366, %f180, %f1363;
	sub.f32 	%f1367, %f180, %f1366;
	add.f32 	%f1368, %f1363, %f1367;
	add.f32 	%f1369, %f1365, %f1368;
	add.f32 	%f1370, %f181, %f1369;
	add.f32 	%f1371, %f1366, %f1370;
	sub.f32 	%f1372, %f1366, %f1371;
	add.f32 	%f1373, %f1370, %f1372;
	mul.rn.f32 	%f1375, %f689, %f1371;
	neg.f32 	%f1376, %f1375;
	fma.rn.f32 	%f1377, %f689, %f1371, %f1376;
	fma.rn.f32 	%f1378, %f689, %f1373, %f1377;
	fma.rn.f32 	%f1380, %f2781, %f1371, %f1378;
	add.rn.f32 	%f1381, %f1375, %f1380;
	neg.f32 	%f1382, %f1381;
	add.rn.f32 	%f1383, %f1375, %f1382;
	add.rn.f32 	%f1384, %f1383, %f1380;
	mov.b32 	 %r396, %f1381;
	setp.eq.s32	%p272, %r396, 1118925336;
	add.s32 	%r397, %r396, -1;
	mov.b32 	 %f1385, %r397;
	add.f32 	%f1386, %f1384, 0f37000000;
	selp.f32	%f1387, %f1385, %f1381, %p272;
	selp.f32	%f235, %f1386, %f1384, %p272;
	mul.f32 	%f1388, %f1387, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1389, %f1388;
	fma.rn.f32 	%f1391, %f1389, %f888, %f1387;
	fma.rn.f32 	%f1393, %f1389, %f890, %f1391;
	mul.f32 	%f1394, %f1393, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1395, %f1394;
	add.f32 	%f1396, %f1389, 0f00000000;
	ex2.approx.f32 	%f1397, %f1396;
	mul.f32 	%f1398, %f1395, %f1397;
	setp.lt.f32	%p273, %f1387, 0fC2D20000;
	selp.f32	%f1399, 0f00000000, %f1398, %p273;
	setp.gt.f32	%p274, %f1387, 0f42D20000;
	selp.f32	%f2920, 0f7F800000, %f1399, %p274;
	setp.eq.f32	%p275, %f2920, 0f7F800000;
	@%p275 bra 	BB7_191;

	fma.rn.f32 	%f2920, %f2920, %f235, %f2920;

BB7_191:
	setp.eq.f32	%p636, %f175, 0f00000000;
	mov.b32 	 %r398, %f2920;
	xor.b32  	%r399, %r398, -2147483648;
	mov.b32 	 %f1400, %r399;
	selp.f32	%f2922, %f1400, %f2920, %p20;
	@%p636 bra 	BB7_194;
	bra.uni 	BB7_192;

BB7_194:
	add.f32 	%f1403, %f175, %f175;
	selp.f32	%f2922, %f1403, 0f00000000, %p94;
	bra.uni 	BB7_195;

BB7_192:
	setp.geu.f32	%p277, %f175, 0f00000000;
	@%p277 bra 	BB7_195;

	cvt.rzi.f32.f32	%f1402, %f689;
	setp.neu.f32	%p278, %f1402, 0f40000000;
	selp.f32	%f2922, 0f7FFFFFFF, %f2922, %p278;

BB7_195:
	abs.f32 	%f2783, %f175;
	add.f32 	%f2782, %f2783, 0f40000000;
	mov.b32 	 %r685, %f2782;
	setp.lt.s32	%p637, %r685, 2139095040;
	@%p637 bra 	BB7_200;

	abs.f32 	%f2828, %f175;
	setp.gtu.f32	%p281, %f2828, 0f7F800000;
	@%p281 bra 	BB7_199;
	bra.uni 	BB7_197;

BB7_199:
	add.f32 	%f2922, %f175, 0f40000000;
	bra.uni 	BB7_200;

BB7_197:
	abs.f32 	%f2829, %f175;
	setp.neu.f32	%p282, %f2829, 0f7F800000;
	@%p282 bra 	BB7_200;

	selp.f32	%f2922, 0fFF800000, 0f7F800000, %p20;

BB7_200:
	setp.eq.f32	%p638, %f175, 0f3F800000;
	mov.f32 	%f2787, 0f00000000;
	mov.f32 	%f2786, 0f3DAAAABD;
	mov.f32 	%f2785, 0f3C4CAF63;
	mov.f32 	%f2784, 0f3B18F0FE;
	mul.f32 	%f1406, %f2922, 0fBF000000;
	selp.f32	%f1407, 0fBF000000, %f1406, %p638;
	mul.f32 	%f1408, %f1407, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1409, %f1408;
	fma.rn.f32 	%f1411, %f1409, %f888, %f1407;
	fma.rn.f32 	%f1413, %f1409, %f890, %f1411;
	mul.f32 	%f1414, %f1413, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1415, %f1414;
	add.f32 	%f1416, %f1409, 0f00000000;
	ex2.approx.f32 	%f1417, %f1416;
	mul.f32 	%f1418, %f1415, %f1417;
	setp.lt.f32	%p284, %f1407, 0fC2D20000;
	selp.f32	%f1419, 0f00000000, %f1418, %p284;
	setp.gt.f32	%p285, %f1407, 0f42D20000;
	selp.f32	%f246, 0f7F800000, %f1419, %p285;
	// inline asm
	rcp.approx.ftz.f32 %f1404,%f1078;
	// inline asm
	mul.f32 	%f1420, %f1404, %f198;
	mul.f32 	%f1421, %f1420, %f1420;
	fma.rn.f32 	%f1424, %f2784, %f1421, %f2785;
	fma.rn.f32 	%f1426, %f1424, %f1421, %f2786;
	mul.rn.f32 	%f1427, %f1426, %f1421;
	mul.rn.f32 	%f1428, %f1427, %f1420;
	sub.f32 	%f1429, %f196, %f1420;
	neg.f32 	%f1430, %f1420;
	add.f32 	%f1431, %f1429, %f1429;
	fma.rn.f32 	%f1432, %f1430, %f196, %f1431;
	mul.rn.f32 	%f1433, %f1404, %f1432;
	add.f32 	%f1434, %f1428, %f1420;
	sub.f32 	%f1435, %f1420, %f1434;
	add.f32 	%f1436, %f1428, %f1435;
	add.f32 	%f1437, %f1433, %f1436;
	add.f32 	%f1438, %f1434, %f1437;
	sub.f32 	%f1439, %f1434, %f1438;
	add.f32 	%f1440, %f1437, %f1439;
	add.f32 	%f1441, %f199, %f1438;
	sub.f32 	%f1442, %f199, %f1441;
	add.f32 	%f1443, %f1438, %f1442;
	add.f32 	%f1444, %f1440, %f1443;
	add.f32 	%f1445, %f200, %f1444;
	add.f32 	%f1446, %f1441, %f1445;
	sub.f32 	%f1447, %f1441, %f1446;
	add.f32 	%f1448, %f1445, %f1447;
	mul.rn.f32 	%f1450, %f689, %f1446;
	neg.f32 	%f1451, %f1450;
	fma.rn.f32 	%f1452, %f689, %f1446, %f1451;
	fma.rn.f32 	%f1453, %f689, %f1448, %f1452;
	fma.rn.f32 	%f1455, %f2787, %f1446, %f1453;
	add.rn.f32 	%f1456, %f1450, %f1455;
	neg.f32 	%f1457, %f1456;
	add.rn.f32 	%f1458, %f1450, %f1457;
	add.rn.f32 	%f1459, %f1458, %f1455;
	mov.b32 	 %r400, %f1456;
	setp.eq.s32	%p286, %r400, 1118925336;
	add.s32 	%r401, %r400, -1;
	mov.b32 	 %f1460, %r401;
	add.f32 	%f1461, %f1459, 0f37000000;
	selp.f32	%f1462, %f1460, %f1456, %p286;
	selp.f32	%f247, %f1461, %f1459, %p286;
	mul.f32 	%f1463, %f1462, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1464, %f1463;
	fma.rn.f32 	%f1465, %f1464, %f888, %f1462;
	fma.rn.f32 	%f1466, %f1464, %f890, %f1465;
	mul.f32 	%f1467, %f1466, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1468, %f1467;
	add.f32 	%f1469, %f1464, 0f00000000;
	ex2.approx.f32 	%f1470, %f1469;
	mul.f32 	%f1471, %f1468, %f1470;
	setp.lt.f32	%p287, %f1462, 0fC2D20000;
	selp.f32	%f1472, 0f00000000, %f1471, %p287;
	setp.gt.f32	%p288, %f1462, 0f42D20000;
	selp.f32	%f2923, 0f7F800000, %f1472, %p288;
	setp.eq.f32	%p289, %f2923, 0f7F800000;
	@%p289 bra 	BB7_202;

	fma.rn.f32 	%f2923, %f2923, %f247, %f2923;

BB7_202:
	setp.eq.f32	%p641, %f194, 0f00000000;
	mov.b32 	 %r402, %f2923;
	xor.b32  	%r403, %r402, -2147483648;
	mov.b32 	 %f1473, %r403;
	selp.f32	%f2925, %f1473, %f2923, %p21;
	@%p641 bra 	BB7_205;
	bra.uni 	BB7_203;

BB7_205:
	add.f32 	%f1476, %f194, %f194;
	selp.f32	%f2925, %f1476, 0f00000000, %p94;
	bra.uni 	BB7_206;

BB7_203:
	setp.geu.f32	%p291, %f194, 0f00000000;
	@%p291 bra 	BB7_206;

	cvt.rzi.f32.f32	%f1475, %f689;
	setp.neu.f32	%p292, %f1475, 0f40000000;
	selp.f32	%f2925, 0f7FFFFFFF, %f2925, %p292;

BB7_206:
	abs.f32 	%f2836, %f194;
	add.f32 	%f2835, %f2836, 0f40000000;
	mov.b32 	 %r705, %f2835;
	setp.lt.s32	%p642, %r705, 2139095040;
	@%p642 bra 	BB7_211;

	abs.f32 	%f2826, %f194;
	setp.gtu.f32	%p295, %f2826, 0f7F800000;
	@%p295 bra 	BB7_210;
	bra.uni 	BB7_208;

BB7_210:
	add.f32 	%f2925, %f194, 0f40000000;
	bra.uni 	BB7_211;

BB7_208:
	abs.f32 	%f2827, %f194;
	setp.neu.f32	%p296, %f2827, 0f7F800000;
	@%p296 bra 	BB7_211;

	selp.f32	%f2925, 0fFF800000, 0f7F800000, %p21;

BB7_211:
	setp.eq.f32	%p643, %f194, 0f3F800000;
	mul.f32 	%f1477, %f2925, 0fBF000000;
	selp.f32	%f1478, 0fBF000000, %f1477, %p643;
	mul.f32 	%f1479, %f1478, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1480, %f1479;
	fma.rn.f32 	%f1482, %f1480, %f888, %f1478;
	fma.rn.f32 	%f1484, %f1480, %f890, %f1482;
	mul.f32 	%f1485, %f1484, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1486, %f1485;
	add.f32 	%f1487, %f1480, 0f00000000;
	ex2.approx.f32 	%f1488, %f1487;
	mul.f32 	%f1489, %f1486, %f1488;
	setp.lt.f32	%p298, %f1478, 0fC2D20000;
	selp.f32	%f1490, 0f00000000, %f1489, %p298;
	setp.gt.f32	%p299, %f1478, 0f42D20000;
	selp.f32	%f258, 0f7F800000, %f1490, %p299;
	mul.f32 	%f1491, %f138, %f258;
	mul.f32 	%f1492, %f139, %f246;
	sub.f32 	%f1493, %f1492, %f1491;
	mul.f32 	%f1494, %f74, %f1493;
	mul.f32 	%f259, %f136, %f1494;
	mov.f64 	%fd489, %fd47;
	@!%p11 bra 	BB7_213;
	bra.uni 	BB7_212;

BB7_212:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd47;
	}
	xor.b32  	%r405, %r404, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd47;
	}
	mov.b64 	%fd489, {%r406, %r405};

BB7_213:
	setp.eq.f32	%p644, %f2941, 0f00000000;
	@%p644 bra 	BB7_216;
	bra.uni 	BB7_214;

BB7_216:
	mov.u32 	%r407, 0;
	mov.b64 	%fd489, {%r407, %r74};
	bra.uni 	BB7_217;

BB7_214:
	setp.gt.s32	%p301, %r60, -1;
	@%p301 bra 	BB7_217;

	mov.f64 	%fd462, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd354, %fd462;
	setp.neu.f64	%p302, %fd354, 0d4014000000000000;
	selp.f64	%fd489, 0dFFF8000000000000, %fd489, %p302;

BB7_217:
	cvt.f64.f32	%fd454, %f2941;
	add.f64 	%fd453, %fd454, 0d4014000000000000;
	selp.f64	%fd490, %fd489, %fd453, %p126;
	@%p19 bra 	BB7_225;

	mov.f64 	%fd455, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r687}, %fd455;
	}
	and.b32  	%r686, %r687, 2147483647;
	setp.ne.s32	%p304, %r686, 2146435072;
	@%p304 bra 	BB7_220;

	mov.f64 	%fd458, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r408, %temp}, %fd458;
	}
	setp.eq.s32	%p305, %r408, 0;
	@%p305 bra 	BB7_224;
	bra.uni 	BB7_220;

BB7_224:
	mov.u32 	%r412, 0;
	mov.b64 	%fd490, {%r412, %r76};
	bra.uni 	BB7_225;

BB7_220:
	and.b32  	%r409, %r60, 2147483647;
	setp.ne.s32	%p306, %r409, 2146435072;
	@%p306 bra 	BB7_221;

	cvt.f64.f32	%fd456, %f2941;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r410, %temp}, %fd456;
	}
	setp.ne.s32	%p307, %r410, 0;
	mov.f64 	%fd490, %fd489;
	@%p307 bra 	BB7_225;

	mov.f64 	%fd457, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r693}, %fd457;
	}
	shr.s32 	%r692, %r693, 31;
	and.b32  	%r691, %r692, -2146435072;
	add.s32 	%r690, %r691, 2146435072;
	or.b32  	%r689, %r690, -2147483648;
	selp.b32	%r688, %r689, %r690, %p11;
	mov.u32 	%r411, 0;
	mov.b64 	%fd490, {%r411, %r688};
	bra.uni 	BB7_225;

BB7_221:
	mov.f64 	%fd490, %fd489;

BB7_225:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r696}, %fd292;
	}
	bfe.u32 	%r695, %r696, 20, 11;
	add.s32 	%r694, %r695, -1012;
	mov.u64 	%rd139, 4613937818241073152;
	shl.b64 	%rd138, %rd139, %r694;
	cvt.f64.f32	%fd103, %f139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd103;
	}
	abs.f64 	%fd104, %fd103;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd104;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd492, [retval0+0];
	
	//{
	}// Callseq End 142
	setp.gt.s32	%p308, %r83, -1;
	setp.lt.s32	%p309, %r83, 0;
	setp.ne.s64	%p310, %rd138, -9223372036854775808;
	and.pred  	%p22, %p309, %p101;
	or.pred  	%p312, %p308, %p310;
	@%p312 bra 	BB7_227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r413}, %fd492;
	}
	xor.b32  	%r414, %r413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r415, %temp}, %fd492;
	}
	mov.b64 	%fd492, {%r415, %r414};

BB7_227:
	setp.eq.f32	%p313, %f139, 0f00000000;
	@%p313 bra 	BB7_230;
	bra.uni 	BB7_228;

BB7_230:
	mov.u32 	%r416, 0;
	selp.b32	%r417, %r83, 0, %p101;
	or.b32  	%r418, %r417, 2146435072;
	selp.b32	%r419, %r418, %r417, %p103;
	mov.b64 	%fd492, {%r416, %r419};
	bra.uni 	BB7_231;

BB7_228:
	@%p308 bra 	BB7_231;

	cvt.rzi.f64.f64	%fd361, %fd292;
	setp.neu.f64	%p315, %fd361, 0d4008000000000000;
	selp.f64	%fd492, 0dFFF8000000000000, %fd492, %p315;

BB7_231:
	add.f64 	%fd493, %fd103, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r420}, %fd493;
	}
	and.b32  	%r421, %r420, 2146435072;
	setp.ne.s32	%p318, %r421, 2146435072;
	@%p318 bra 	BB7_232;

	setp.gtu.f64	%p319, %fd104, 0d7FF0000000000000;
	@%p319 bra 	BB7_241;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r704}, %fd292;
	}
	and.b32  	%r422, %r704, 2147483647;
	setp.ne.s32	%p320, %r422, 2146435072;
	@%p320 bra 	BB7_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd292;
	}
	setp.eq.s32	%p321, %r423, 0;
	@%p321 bra 	BB7_240;
	bra.uni 	BB7_236;

BB7_240:
	mov.u32 	%r428, 0;
	setp.gt.f64	%p325, %fd104, 0d3FF0000000000000;
	selp.b32	%r429, 2146435072, 0, %p325;
	xor.b32  	%r430, %r429, 2146435072;
	selp.b32	%r431, %r430, %r429, %p103;
	setp.eq.f32	%p326, %f139, 0fBF800000;
	selp.b32	%r432, 1072693248, %r431, %p326;
	mov.b64 	%fd493, {%r428, %r432};
	bra.uni 	BB7_241;

BB7_232:
	mov.f64 	%fd493, %fd492;

BB7_241:
	setp.eq.f32	%p327, %f139, 0f3F800000;
	selp.f64	%fd363, 0d3FF0000000000000, %fd493, %p327;
	cvt.f64.f32	%fd364, %f246;
	mul.f64 	%fd115, %fd364, %fd363;
	cvt.f64.f32	%fd116, %f138;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd116;
	}
	abs.f64 	%fd117, %fd116;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd495, [retval0+0];
	
	//{
	}// Callseq End 143
	setp.gt.s32	%p328, %r84, -1;
	setp.lt.s32	%p329, %r84, 0;
	and.pred  	%p23, %p329, %p101;
	or.pred  	%p332, %p328, %p310;
	@%p332 bra 	BB7_243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd495;
	}
	xor.b32  	%r434, %r433, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r435, %temp}, %fd495;
	}
	mov.b64 	%fd495, {%r435, %r434};

BB7_243:
	setp.eq.f32	%p333, %f138, 0f00000000;
	@%p333 bra 	BB7_246;
	bra.uni 	BB7_244;

BB7_246:
	mov.u32 	%r436, 0;
	selp.b32	%r437, %r84, 0, %p101;
	or.b32  	%r438, %r437, 2146435072;
	selp.b32	%r439, %r438, %r437, %p103;
	mov.b64 	%fd495, {%r436, %r439};
	bra.uni 	BB7_247;

BB7_244:
	@%p328 bra 	BB7_247;

	cvt.rzi.f64.f64	%fd367, %fd292;
	setp.neu.f64	%p335, %fd367, 0d4008000000000000;
	selp.f64	%fd495, 0dFFF8000000000000, %fd495, %p335;

BB7_247:
	add.f64 	%fd496, %fd116, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r440}, %fd496;
	}
	and.b32  	%r441, %r440, 2146435072;
	setp.ne.s32	%p338, %r441, 2146435072;
	@%p338 bra 	BB7_248;

	setp.gtu.f64	%p339, %fd117, 0d7FF0000000000000;
	@%p339 bra 	BB7_257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r703}, %fd292;
	}
	and.b32  	%r442, %r703, 2147483647;
	setp.ne.s32	%p340, %r442, 2146435072;
	@%p340 bra 	BB7_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd292;
	}
	setp.eq.s32	%p341, %r443, 0;
	@%p341 bra 	BB7_256;
	bra.uni 	BB7_252;

BB7_256:
	mov.u32 	%r448, 0;
	setp.gt.f64	%p345, %fd117, 0d3FF0000000000000;
	selp.b32	%r449, 2146435072, 0, %p345;
	xor.b32  	%r450, %r449, 2146435072;
	selp.b32	%r451, %r450, %r449, %p103;
	setp.eq.f32	%p346, %f138, 0fBF800000;
	selp.b32	%r452, 1072693248, %r451, %p346;
	mov.b64 	%fd496, {%r448, %r452};
	bra.uni 	BB7_257;

BB7_248:
	mov.f64 	%fd496, %fd495;

BB7_257:
	cvt.f64.f32	%fd464, %f136;
	setp.eq.f32	%p645, %f2941, 0f3F800000;
	mov.f32 	%f2926, 0f00000000;
	setp.eq.f32	%p347, %f138, 0f3F800000;
	selp.f64	%fd369, 0d3FF0000000000000, %fd496, %p347;
	cvt.f64.f32	%fd370, %f258;
	mul.f64 	%fd371, %fd370, %fd369;
	sub.f64 	%fd372, %fd115, %fd371;
	selp.f64	%fd373, 0d3FF0000000000000, %fd490, %p645;
	div.rn.f64 	%fd374, %fd37, %fd373;
	mul.f64 	%fd375, %fd374, %fd372;
	mul.f64 	%fd128, %fd464, %fd375;
	mul.f32 	%f260, %f136, %f150;
	setp.leu.f32	%p349, %f151, 0f3C23D70A;
	@%p349 bra 	BB7_259;

	sub.f32 	%f1496, %f152, %f151;
	add.f32 	%f1497, %f151, %f2940;
	div.rn.f32 	%f2926, %f1496, %f1497;

BB7_259:
	mov.f32 	%f2927, 0f00000000;
	@%p349 bra 	BB7_277;

	setp.ne.s64	%p351, %rd12, -9223372036854775808;
	setp.eq.s64	%p352, %rd12, -9223372036854775808;
	add.f32 	%f263, %f151, %f2940;
	cvt.f64.f32	%fd129, %f263;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd129;
	}
	abs.f64 	%fd130, %fd129;
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd130;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd498, [retval0+0];
	
	//{
	}// Callseq End 144
	setp.gt.s32	%p353, %r85, -1;
	setp.lt.s32	%p354, %r85, 0;
	and.pred  	%p24, %p354, %p352;
	or.pred  	%p355, %p353, %p351;
	@%p355 bra 	BB7_262;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r453}, %fd498;
	}
	xor.b32  	%r454, %r453, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r455, %temp}, %fd498;
	}
	mov.b64 	%fd498, {%r455, %r454};

BB7_262:
	setp.eq.f32	%p356, %f263, 0f00000000;
	@%p356 bra 	BB7_265;
	bra.uni 	BB7_263;

BB7_265:
	setp.lt.s32	%p359, %r78, 0;
	mov.u32 	%r456, 0;
	selp.b32	%r457, %r85, 0, %p352;
	or.b32  	%r458, %r457, 2146435072;
	selp.b32	%r459, %r458, %r457, %p359;
	mov.b64 	%fd498, {%r456, %r459};
	bra.uni 	BB7_266;

BB7_263:
	@%p353 bra 	BB7_266;

	cvt.rzi.f64.f64	%fd379, %fd303;
	setp.neu.f64	%p358, %fd379, 0d4000000000000000;
	selp.f64	%fd498, 0dFFF8000000000000, %fd498, %p358;

BB7_266:
	add.f64 	%fd499, %fd129, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r460}, %fd499;
	}
	and.b32  	%r461, %r460, 2146435072;
	setp.ne.s32	%p361, %r461, 2146435072;
	@%p361 bra 	BB7_267;

	setp.gtu.f64	%p362, %fd130, 0d7FF0000000000000;
	@%p362 bra 	BB7_276;

	and.b32  	%r462, %r78, 2147483647;
	setp.ne.s32	%p363, %r462, 2146435072;
	@%p363 bra 	BB7_271;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r463, %temp}, %fd303;
	}
	setp.eq.s32	%p364, %r463, 0;
	@%p364 bra 	BB7_275;
	bra.uni 	BB7_271;

BB7_275:
	setp.lt.s32	%p367, %r78, 0;
	mov.u32 	%r469, 0;
	setp.gt.f64	%p368, %fd130, 0d3FF0000000000000;
	selp.b32	%r470, 2146435072, 0, %p368;
	xor.b32  	%r471, %r470, 2146435072;
	selp.b32	%r472, %r471, %r470, %p367;
	setp.eq.f32	%p369, %f263, 0fBF800000;
	selp.b32	%r473, 1072693248, %r472, %p369;
	mov.b64 	%fd499, {%r469, %r473};
	bra.uni 	BB7_276;

BB7_267:
	mov.f64 	%fd499, %fd498;

BB7_276:
	setp.eq.f32	%p370, %f263, 0f3F800000;
	selp.f64	%fd381, 0d3FF0000000000000, %fd499, %p370;
	add.f32 	%f1499, %f152, %f2940;
	cvt.f64.f32	%fd382, %f1499;
	div.rn.f64 	%fd383, %fd382, %fd381;
	cvt.rn.f32.f64	%f2927, %fd383;

BB7_277:
	mov.f32 	%f1500, 0f47C35000;
	min.f32 	%f1501, %f2927, %f1500;
	cvt.f64.f32	%fd141, %f1501;
	min.f32 	%f266, %f2926, %f1500;
	fma.rn.f32 	%f2895, %f266, %f172, %f2895;
	cvt.f64.f32	%fd142, %f172;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd142;
	}
	abs.f64 	%fd143, %fd142;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd143;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd501, [retval0+0];
	
	//{
	}// Callseq End 145
	setp.gt.s32	%p371, %r86, -1;
	setp.lt.s32	%p372, %r86, 0;
	setp.ne.s64	%p373, %rd12, -9223372036854775808;
	setp.eq.s64	%p374, %rd12, -9223372036854775808;
	and.pred  	%p25, %p372, %p374;
	or.pred  	%p375, %p371, %p373;
	@%p375 bra 	BB7_279;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r474}, %fd501;
	}
	xor.b32  	%r475, %r474, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r476, %temp}, %fd501;
	}
	mov.b64 	%fd501, {%r476, %r475};

BB7_279:
	setp.eq.f32	%p376, %f172, 0f00000000;
	@%p376 bra 	BB7_282;
	bra.uni 	BB7_280;

BB7_282:
	setp.lt.s32	%p379, %r78, 0;
	mov.u32 	%r477, 0;
	selp.b32	%r478, %r86, 0, %p374;
	or.b32  	%r479, %r478, 2146435072;
	selp.b32	%r480, %r479, %r478, %p379;
	mov.b64 	%fd501, {%r477, %r480};
	bra.uni 	BB7_283;

BB7_280:
	@%p371 bra 	BB7_283;

	cvt.rzi.f64.f64	%fd386, %fd303;
	setp.neu.f64	%p378, %fd386, 0d4000000000000000;
	selp.f64	%fd501, 0dFFF8000000000000, %fd501, %p378;

BB7_283:
	add.f64 	%fd502, %fd142, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r481}, %fd502;
	}
	and.b32  	%r482, %r481, 2146435072;
	setp.ne.s32	%p381, %r482, 2146435072;
	@%p381 bra 	BB7_284;

	setp.gtu.f64	%p382, %fd143, 0d7FF0000000000000;
	@%p382 bra 	BB7_293;

	and.b32  	%r483, %r78, 2147483647;
	setp.ne.s32	%p383, %r483, 2146435072;
	@%p383 bra 	BB7_288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd303;
	}
	setp.eq.s32	%p384, %r484, 0;
	@%p384 bra 	BB7_292;
	bra.uni 	BB7_288;

BB7_292:
	setp.lt.s32	%p387, %r78, 0;
	mov.u32 	%r490, 0;
	setp.gt.f64	%p388, %fd143, 0d3FF0000000000000;
	selp.b32	%r491, 2146435072, 0, %p388;
	xor.b32  	%r492, %r491, 2146435072;
	selp.b32	%r493, %r492, %r491, %p387;
	setp.eq.f32	%p389, %f172, 0fBF800000;
	selp.b32	%r494, 1072693248, %r493, %p389;
	mov.b64 	%fd502, {%r490, %r494};
	bra.uni 	BB7_293;

BB7_284:
	mov.f64 	%fd502, %fd501;

BB7_293:
	setp.eq.f32	%p390, %f172, 0f3F800000;
	selp.f64	%fd388, 0d3FF0000000000000, %fd502, %p390;
	mul.f64 	%fd389, %fd141, %fd388;
	mul.f32 	%f1502, %f266, %f173;
	cvt.f64.f32	%fd390, %f1502;
	sub.f64 	%fd391, %fd390, %fd389;
	cvt.f64.f32	%fd392, %f2901;
	add.f64 	%fd393, %fd392, %fd391;
	cvt.rn.f32.f64	%f2901, %fd393;
	fma.rn.f32 	%f2894, %f266, %f213, %f2894;
	cvt.f64.f32	%fd154, %f213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd154;
	}
	abs.f64 	%fd155, %fd154;
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd155;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd504, [retval0+0];
	
	//{
	}// Callseq End 146
	setp.gt.s32	%p391, %r87, -1;
	setp.lt.s32	%p392, %r87, 0;
	and.pred  	%p26, %p392, %p374;
	or.pred  	%p395, %p391, %p373;
	@%p395 bra 	BB7_295;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r495}, %fd504;
	}
	xor.b32  	%r496, %r495, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r497, %temp}, %fd504;
	}
	mov.b64 	%fd504, {%r497, %r496};

BB7_295:
	setp.eq.f32	%p396, %f213, 0f00000000;
	@%p396 bra 	BB7_298;
	bra.uni 	BB7_296;

BB7_298:
	setp.lt.s32	%p399, %r78, 0;
	mov.u32 	%r498, 0;
	selp.b32	%r499, %r87, 0, %p374;
	or.b32  	%r500, %r499, 2146435072;
	selp.b32	%r501, %r500, %r499, %p399;
	mov.b64 	%fd504, {%r498, %r501};
	bra.uni 	BB7_299;

BB7_296:
	@%p391 bra 	BB7_299;

	cvt.rzi.f64.f64	%fd396, %fd303;
	setp.neu.f64	%p398, %fd396, 0d4000000000000000;
	selp.f64	%fd504, 0dFFF8000000000000, %fd504, %p398;

BB7_299:
	add.f64 	%fd505, %fd154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r502}, %fd505;
	}
	and.b32  	%r503, %r502, 2146435072;
	setp.ne.s32	%p401, %r503, 2146435072;
	@%p401 bra 	BB7_300;

	setp.gtu.f64	%p402, %fd155, 0d7FF0000000000000;
	@%p402 bra 	BB7_309;

	and.b32  	%r504, %r78, 2147483647;
	setp.ne.s32	%p403, %r504, 2146435072;
	@%p403 bra 	BB7_304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd303;
	}
	setp.eq.s32	%p404, %r505, 0;
	@%p404 bra 	BB7_308;
	bra.uni 	BB7_304;

BB7_308:
	setp.lt.s32	%p407, %r78, 0;
	mov.u32 	%r511, 0;
	setp.gt.f64	%p408, %fd155, 0d3FF0000000000000;
	selp.b32	%r512, 2146435072, 0, %p408;
	xor.b32  	%r513, %r512, 2146435072;
	selp.b32	%r514, %r513, %r512, %p407;
	setp.eq.f32	%p409, %f213, 0fBF800000;
	selp.b32	%r515, 1072693248, %r514, %p409;
	mov.b64 	%fd505, {%r511, %r515};
	bra.uni 	BB7_309;

BB7_300:
	mov.f64 	%fd505, %fd504;

BB7_309:
	setp.eq.f32	%p410, %f213, 0f3F800000;
	selp.f64	%fd398, 0d3FF0000000000000, %fd505, %p410;
	mul.f64 	%fd399, %fd141, %fd398;
	mul.f32 	%f1503, %f266, %f214;
	cvt.f64.f32	%fd400, %f1503;
	sub.f64 	%fd401, %fd400, %fd399;
	cvt.f64.f32	%fd402, %f2900;
	add.f64 	%fd403, %fd402, %fd401;
	cvt.rn.f32.f64	%f2900, %fd403;
	fma.rn.f32 	%f2893, %f266, %f260, %f2893;
	cvt.f64.f32	%fd166, %f260;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd166;
	}
	abs.f64 	%fd167, %fd166;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd167;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd507, [retval0+0];
	
	//{
	}// Callseq End 147
	setp.gt.s32	%p411, %r88, -1;
	setp.lt.s32	%p412, %r88, 0;
	and.pred  	%p27, %p412, %p374;
	or.pred  	%p415, %p411, %p373;
	@%p415 bra 	BB7_311;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r516}, %fd507;
	}
	xor.b32  	%r517, %r516, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r518, %temp}, %fd507;
	}
	mov.b64 	%fd507, {%r518, %r517};

BB7_311:
	setp.eq.f32	%p416, %f260, 0f00000000;
	@%p416 bra 	BB7_314;
	bra.uni 	BB7_312;

BB7_314:
	setp.lt.s32	%p419, %r78, 0;
	mov.u32 	%r519, 0;
	selp.b32	%r520, %r88, 0, %p374;
	or.b32  	%r521, %r520, 2146435072;
	selp.b32	%r522, %r521, %r520, %p419;
	mov.b64 	%fd507, {%r519, %r522};
	bra.uni 	BB7_315;

BB7_312:
	@%p411 bra 	BB7_315;

	cvt.rzi.f64.f64	%fd406, %fd303;
	setp.neu.f64	%p418, %fd406, 0d4000000000000000;
	selp.f64	%fd507, 0dFFF8000000000000, %fd507, %p418;

BB7_315:
	add.f64 	%fd508, %fd166, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r523}, %fd508;
	}
	and.b32  	%r524, %r523, 2146435072;
	setp.ne.s32	%p421, %r524, 2146435072;
	@%p421 bra 	BB7_316;

	setp.gtu.f64	%p422, %fd167, 0d7FF0000000000000;
	@%p422 bra 	BB7_325;

	and.b32  	%r525, %r78, 2147483647;
	setp.ne.s32	%p423, %r525, 2146435072;
	@%p423 bra 	BB7_320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r526, %temp}, %fd303;
	}
	setp.eq.s32	%p424, %r526, 0;
	@%p424 bra 	BB7_324;
	bra.uni 	BB7_320;

BB7_324:
	setp.lt.s32	%p427, %r78, 0;
	mov.u32 	%r532, 0;
	setp.gt.f64	%p428, %fd167, 0d3FF0000000000000;
	selp.b32	%r533, 2146435072, 0, %p428;
	xor.b32  	%r534, %r533, 2146435072;
	selp.b32	%r535, %r534, %r533, %p427;
	setp.eq.f32	%p429, %f260, 0fBF800000;
	selp.b32	%r536, 1072693248, %r535, %p429;
	mov.b64 	%fd508, {%r532, %r536};
	bra.uni 	BB7_325;

BB7_316:
	mov.f64 	%fd508, %fd507;

BB7_325:
	mul.f32 	%f1504, %f266, 0f00000000;
	cvt.f64.f32	%fd408, %f1504;
	setp.eq.f32	%p430, %f260, 0f3F800000;
	selp.f64	%fd409, 0d3FF0000000000000, %fd508, %p430;
	mul.f64 	%fd410, %fd141, %fd409;
	sub.f64 	%fd411, %fd408, %fd410;
	cvt.f64.f32	%fd412, %f2899;
	add.f64 	%fd413, %fd412, %fd411;
	cvt.rn.f32.f64	%f2899, %fd413;
	add.f32 	%f2892, %f2892, %f266;
	cvt.f64.f32	%fd414, %f2898;
	sub.f64 	%fd415, %fd408, %fd141;
	add.f64 	%fd416, %fd414, %fd415;
	cvt.rn.f32.f64	%f2898, %fd416;
	fma.rn.f32 	%f2891, %f266, %f233, %f2891;
	cvt.f64.f32	%fd178, %f233;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd178;
	}
	abs.f64 	%fd179, %fd178;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd179;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd510, [retval0+0];
	
	//{
	}// Callseq End 148
	setp.gt.s32	%p431, %r89, -1;
	setp.lt.s32	%p432, %r89, 0;
	and.pred  	%p28, %p432, %p374;
	or.pred  	%p435, %p431, %p373;
	@%p435 bra 	BB7_327;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r537}, %fd510;
	}
	xor.b32  	%r538, %r537, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r539, %temp}, %fd510;
	}
	mov.b64 	%fd510, {%r539, %r538};

BB7_327:
	setp.eq.f32	%p436, %f233, 0f00000000;
	@%p436 bra 	BB7_330;
	bra.uni 	BB7_328;

BB7_330:
	setp.lt.s32	%p439, %r78, 0;
	mov.u32 	%r540, 0;
	selp.b32	%r541, %r89, 0, %p374;
	or.b32  	%r542, %r541, 2146435072;
	selp.b32	%r543, %r542, %r541, %p439;
	mov.b64 	%fd510, {%r540, %r543};
	bra.uni 	BB7_331;

BB7_328:
	@%p431 bra 	BB7_331;

	cvt.rzi.f64.f64	%fd419, %fd303;
	setp.neu.f64	%p438, %fd419, 0d4000000000000000;
	selp.f64	%fd510, 0dFFF8000000000000, %fd510, %p438;

BB7_331:
	add.f64 	%fd511, %fd178, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r544}, %fd511;
	}
	and.b32  	%r545, %r544, 2146435072;
	setp.ne.s32	%p441, %r545, 2146435072;
	@%p441 bra 	BB7_332;

	setp.gtu.f64	%p442, %fd179, 0d7FF0000000000000;
	@%p442 bra 	BB7_341;

	and.b32  	%r546, %r78, 2147483647;
	setp.ne.s32	%p443, %r546, 2146435072;
	@%p443 bra 	BB7_336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r547, %temp}, %fd303;
	}
	setp.eq.s32	%p444, %r547, 0;
	@%p444 bra 	BB7_340;
	bra.uni 	BB7_336;

BB7_340:
	setp.lt.s32	%p447, %r78, 0;
	mov.u32 	%r553, 0;
	setp.gt.f64	%p448, %fd179, 0d3FF0000000000000;
	selp.b32	%r554, 2146435072, 0, %p448;
	xor.b32  	%r555, %r554, 2146435072;
	selp.b32	%r556, %r555, %r554, %p447;
	setp.eq.f32	%p449, %f233, 0fBF800000;
	selp.b32	%r557, 1072693248, %r556, %p449;
	mov.b64 	%fd511, {%r553, %r557};
	bra.uni 	BB7_341;

BB7_332:
	mov.f64 	%fd511, %fd510;

BB7_341:
	setp.eq.f32	%p450, %f233, 0f3F800000;
	selp.f64	%fd421, 0d3FF0000000000000, %fd511, %p450;
	mul.f64 	%fd422, %fd141, %fd421;
	mul.f32 	%f1505, %f266, %f234;
	cvt.f64.f32	%fd423, %f1505;
	sub.f64 	%fd424, %fd423, %fd422;
	cvt.f64.f32	%fd425, %f2897;
	add.f64 	%fd426, %fd425, %fd424;
	cvt.rn.f32.f64	%f2897, %fd426;
	fma.rn.f32 	%f2890, %f266, %f259, %f2890;
	mul.f32 	%f1506, %f75, %f259;
	cvt.f64.f32	%fd427, %f1506;
	sub.f64 	%fd428, %fd427, %fd128;
	cvt.rn.f32.f64	%f1507, %fd428;
	mul.f32 	%f278, %f266, %f1507;
	cvt.f64.f32	%fd190, %f259;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd190;
	}
	abs.f64 	%fd191, %fd190;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd191;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd513, [retval0+0];
	
	//{
	}// Callseq End 149
	setp.gt.s32	%p451, %r90, -1;
	setp.lt.s32	%p452, %r90, 0;
	and.pred  	%p29, %p452, %p374;
	or.pred  	%p455, %p451, %p373;
	@%p455 bra 	BB7_343;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r558}, %fd513;
	}
	xor.b32  	%r559, %r558, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r560, %temp}, %fd513;
	}
	mov.b64 	%fd513, {%r560, %r559};

BB7_343:
	setp.eq.f32	%p456, %f259, 0f00000000;
	@%p456 bra 	BB7_346;
	bra.uni 	BB7_344;

BB7_346:
	setp.lt.s32	%p459, %r78, 0;
	mov.u32 	%r561, 0;
	selp.b32	%r562, %r90, 0, %p374;
	or.b32  	%r563, %r562, 2146435072;
	selp.b32	%r564, %r563, %r562, %p459;
	mov.b64 	%fd513, {%r561, %r564};
	bra.uni 	BB7_347;

BB7_344:
	@%p451 bra 	BB7_347;

	cvt.rzi.f64.f64	%fd431, %fd303;
	setp.neu.f64	%p458, %fd431, 0d4000000000000000;
	selp.f64	%fd513, 0dFFF8000000000000, %fd513, %p458;

BB7_347:
	add.f64 	%fd514, %fd190, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r565}, %fd514;
	}
	and.b32  	%r566, %r565, 2146435072;
	setp.ne.s32	%p461, %r566, 2146435072;
	@%p461 bra 	BB7_348;

	setp.gtu.f64	%p462, %fd191, 0d7FF0000000000000;
	@%p462 bra 	BB7_357;

	and.b32  	%r567, %r78, 2147483647;
	setp.ne.s32	%p463, %r567, 2146435072;
	@%p463 bra 	BB7_352;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r568, %temp}, %fd303;
	}
	setp.eq.s32	%p464, %r568, 0;
	@%p464 bra 	BB7_356;
	bra.uni 	BB7_352;

BB7_356:
	setp.lt.s32	%p467, %r78, 0;
	mov.u32 	%r574, 0;
	setp.gt.f64	%p468, %fd191, 0d3FF0000000000000;
	selp.b32	%r575, 2146435072, 0, %p468;
	xor.b32  	%r576, %r575, 2146435072;
	selp.b32	%r577, %r576, %r575, %p467;
	setp.eq.f32	%p469, %f259, 0fBF800000;
	selp.b32	%r578, 1072693248, %r577, %p469;
	mov.b64 	%fd514, {%r574, %r578};
	bra.uni 	BB7_357;

BB7_348:
	mov.f64 	%fd514, %fd513;

BB7_357:
	setp.eq.f32	%p470, %f259, 0f3F800000;
	selp.f64	%fd433, 0d3FF0000000000000, %fd514, %p470;
	mul.f64 	%fd434, %fd141, %fd433;
	cvt.f64.f32	%fd435, %f278;
	sub.f64 	%fd436, %fd435, %fd434;
	cvt.f64.f32	%fd437, %f2896;
	add.f64 	%fd438, %fd437, %fd436;
	cvt.rn.f32.f64	%f2896, %fd438;
	add.s32 	%r720, %r720, 1;
	setp.lt.s32	%p471, %r720, %r124;
	@%p471 bra 	BB7_69;

	add.s32 	%r719, %r719, 1;
	setp.lt.s32	%p472, %r719, %r124;
	@%p472 bra 	BB7_68;

BB7_359:
	ld.param.u32 	%r697, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	div.rn.f32 	%f1508, %f2895, %f2901;
	mov.f32 	%f1509, 0fBF800000;
	max.f32 	%f1510, %f1508, %f1509;
	mov.f32 	%f1511, 0f3F800000;
	min.f32 	%f1512, %f1510, %f1511;
	sub.f32 	%f2946, %f2946, %f1512;
	div.rn.f32 	%f1513, %f2894, %f2900;
	max.f32 	%f1514, %f1513, %f1509;
	min.f32 	%f1515, %f1514, %f1511;
	sub.f32 	%f2945, %f2945, %f1515;
	neg.f32 	%f1516, %f2944;
	div.rn.f32 	%f1517, %f2893, %f2899;
	max.f32 	%f1518, %f1517, %f1516;
	min.f32 	%f1519, %f1518, %f2944;
	sub.f32 	%f1520, %f2944, %f1519;
	neg.f32 	%f1521, %f2863;
	div.rn.f32 	%f1522, %f2892, %f2898;
	max.f32 	%f1523, %f1522, %f1521;
	min.f32 	%f1524, %f1523, %f2863;
	sub.f32 	%f1525, %f2863, %f1524;
	neg.f32 	%f1526, %f2942;
	div.rn.f32 	%f1527, %f2891, %f2897;
	max.f32 	%f1528, %f1527, %f1526;
	min.f32 	%f1529, %f1528, %f2942;
	sub.f32 	%f1530, %f2942, %f1529;
	neg.f32 	%f1531, %f2941;
	div.rn.f32 	%f1532, %f2890, %f2896;
	max.f32 	%f1533, %f1532, %f1531;
	min.f32 	%f1534, %f1533, %f2941;
	sub.f32 	%f1535, %f2941, %f1534;
	max.f32 	%f2944, %f1520, %f1511;
	mov.f32 	%f1536, 0f3C23D70A;
	max.f32 	%f2863, %f1525, %f1536;
	mov.f32 	%f1537, 0f3F000000;
	max.f32 	%f1538, %f1530, %f1537;
	min.f32 	%f2942, %f1538, %f59;
	max.f32 	%f1539, %f1535, %f1537;
	min.f32 	%f2941, %f1539, %f59;
	add.s32 	%r718, %r718, 1;
	setp.lt.s32	%p473, %r718, %r697;
	@%p473 bra 	BB7_66;
	bra.uni 	BB7_360;

BB7_64:
	mov.f32 	%f2942, %f2941;

BB7_360:
	mov.f32 	%f3000, 0f00000000;
	mov.f32 	%f2970, %f3000;
	@%p38 bra 	BB7_446;

	mov.f32 	%f1542, 0f3F000000;
	div.rn.f32 	%f1543, %f1542, %f2942;
	div.rn.f32 	%f306, %f1543, %f2942;
	div.rn.f32 	%f1544, %f1542, %f2941;
	div.rn.f32 	%f307, %f1544, %f2941;
	div.rn.f32 	%f1545, %f2944, 0fC0206C98;
	div.rn.f32 	%f308, %f1545, %f2942;
	div.rn.f32 	%f309, %f1545, %f2941;
	div.rn.f32 	%f310, %f308, %f2942;
	div.rn.f32 	%f311, %f309, %f2941;
	mov.u32 	%r579, 0;
	mov.f32 	%f2970, 0f00000000;
	sqrt.rn.f32 	%f1547, %f306;
	sqrt.rn.f32 	%f321, %f307;
	mov.u32 	%r721, %r579;

BB7_362:
	cvt.rn.f32.s32	%f1546, %r721;
	sub.f32 	%f313, %f1546, %f2946;
	add.f32 	%f314, %f313, 0f3F800000;
	mul.f32 	%f315, %f314, %f1547;
	abs.f32 	%f316, %f315;
	mul.f32 	%f317, %f315, %f315;
	mul.f32 	%f318, %f313, %f1547;
	abs.f32 	%f319, %f318;
	mul.f32 	%f320, %f318, %f318;
	add.f32 	%f1548, %f1546, 0f3F800000;
	sub.f32 	%f1549, %f1548, %f2946;
	div.rn.f32 	%f322, %f1549, %f2942;
	mov.f32 	%f1550, 0f3F800000;
	cvt.rzi.f32.f32	%f1551, %f1550;
	add.f32 	%f1552, %f1551, %f1551;
	mov.f32 	%f1553, 0f40000000;
	sub.f32 	%f1554, %f1553, %f1552;
	abs.f32 	%f323, %f1554;
	setp.eq.f32	%p475, %f323, 0f3F800000;
	abs.f32 	%f324, %f322;
	setp.lt.f32	%p476, %f324, 0f00800000;
	mul.f32 	%f1555, %f324, 0f4B800000;
	selp.f32	%f1556, 0fC3170000, 0fC2FE0000, %p476;
	selp.f32	%f1557, %f1555, %f324, %p476;
	mov.b32 	 %r581, %f1557;
	and.b32  	%r582, %r581, 8388607;
	or.b32  	%r583, %r582, 1065353216;
	mov.b32 	 %f1558, %r583;
	shr.u32 	%r584, %r581, 23;
	cvt.rn.f32.u32	%f1559, %r584;
	add.f32 	%f1560, %f1556, %f1559;
	setp.gt.f32	%p477, %f1558, 0f3FB504F3;
	mul.f32 	%f1561, %f1558, 0f3F000000;
	add.f32 	%f1562, %f1560, 0f3F800000;
	selp.f32	%f1563, %f1561, %f1558, %p477;
	selp.f32	%f1564, %f1562, %f1560, %p477;
	add.f32 	%f325, %f1563, 0fBF800000;
	add.f32 	%f326, %f1563, 0f3F800000;
	add.f32 	%f327, %f325, %f325;
	mov.f32 	%f1565, 0f3F317200;
	mul.rn.f32 	%f328, %f1564, %f1565;
	mov.f32 	%f1566, 0f35BFBE8E;
	mul.rn.f32 	%f329, %f1564, %f1566;
	setp.lt.f32	%p478, %f322, 0f00000000;
	and.pred  	%p30, %p478, %p475;
	add.f32 	%f1567, %f322, %f322;
	selp.f32	%f330, %f1567, 0f00000000, %p475;
	add.f32 	%f1568, %f324, 0f40000000;
	mov.b32 	 %r95, %f1568;
	add.f32 	%f331, %f322, 0f40000000;
	selp.f32	%f332, 0fFF800000, 0f7F800000, %p30;
	div.rn.f32 	%f333, %f313, %f2942;
	abs.f32 	%f334, %f333;
	setp.lt.f32	%p479, %f334, 0f00800000;
	mul.f32 	%f1569, %f334, 0f4B800000;
	selp.f32	%f1570, 0fC3170000, 0fC2FE0000, %p479;
	selp.f32	%f1571, %f1569, %f334, %p479;
	mov.b32 	 %r585, %f1571;
	and.b32  	%r586, %r585, 8388607;
	or.b32  	%r587, %r586, 1065353216;
	mov.b32 	 %f1572, %r587;
	shr.u32 	%r588, %r585, 23;
	cvt.rn.f32.u32	%f1573, %r588;
	add.f32 	%f1574, %f1570, %f1573;
	setp.gt.f32	%p480, %f1572, 0f3FB504F3;
	mul.f32 	%f1575, %f1572, 0f3F000000;
	add.f32 	%f1576, %f1574, 0f3F800000;
	selp.f32	%f1577, %f1575, %f1572, %p480;
	selp.f32	%f1578, %f1576, %f1574, %p480;
	add.f32 	%f335, %f1577, 0fBF800000;
	add.f32 	%f336, %f1577, 0f3F800000;
	add.f32 	%f337, %f335, %f335;
	mul.rn.f32 	%f338, %f1578, %f1565;
	mul.rn.f32 	%f339, %f1578, %f1566;
	setp.lt.f32	%p481, %f333, 0f00000000;
	and.pred  	%p31, %p481, %p475;
	add.f32 	%f1579, %f333, %f333;
	selp.f32	%f340, %f1579, 0f00000000, %p475;
	add.f32 	%f1580, %f334, 0f40000000;
	mov.b32 	 %r96, %f1580;
	add.f32 	%f341, %f333, 0f40000000;
	selp.f32	%f342, 0fFF800000, 0f7F800000, %p31;
	mov.b32 	 %r589, %f318;
	and.b32  	%r97, %r589, -2147483648;
	mov.b32 	 %r590, %f315;
	and.b32  	%r98, %r590, -2147483648;
	setp.geu.f32	%p32, %f322, 0f00000000;
	setp.geu.f32	%p33, %f333, 0f00000000;
	ld.local.v4.f32 	{%f2969, %f2968, %f2967, %f2966}, [%rd2];
	ld.local.v4.f32 	{%f2965, %f2964, %f1587, %f2963}, [%rd2+16];
	ld.local.v4.f32 	{%f2962, %f2961, %f2960, %f2959}, [%rd2+32];
	ld.local.v2.f32 	{%f2958, %f2957}, [%rd2+56];
	ld.local.v2.f32 	{%f2956, %f2955}, [%rd2+64];
	ld.local.f32 	%f2954, [%rd2+84];
	ld.local.v2.f32 	{%f2953, %f2952}, [%rd2+88];
	ld.local.v2.f32 	{%f2951, %f2950}, [%rd2+112];
	ld.local.f32 	%f2949, [%rd2+140];
	mov.u32 	%r722, %r579;

BB7_363:
	setp.ltu.f32	%p482, %f316, 0f3F800000;
	@%p482 bra 	BB7_365;
	bra.uni 	BB7_364;

BB7_365:
	mov.f32 	%f1619, 0f3BA0C9F8;
	mov.f32 	%f1620, 0fBA1268FB;
	fma.rn.f32 	%f1621, %f1620, %f317, %f1619;
	mov.f32 	%f1622, 0fBCDABFD4;
	fma.rn.f32 	%f1623, %f1621, %f317, %f1622;
	mov.f32 	%f1624, 0f3DE70331;
	fma.rn.f32 	%f1625, %f1623, %f317, %f1624;
	mov.f32 	%f1626, 0fBEC09330;
	fma.rn.f32 	%f1627, %f1625, %f317, %f1626;
	mov.f32 	%f1628, 0f3F906EBA;
	fma.rn.f32 	%f1629, %f1627, %f317, %f1628;
	mul.f32 	%f2971, %f315, %f1629;
	bra.uni 	BB7_366;

BB7_364:
	setp.ltu.f32	%p483, %f316, 0f407AD445;
	mov.f32 	%f1601, 0f3A03BB71;
	mov.f32 	%f1602, 0fB7B730FB;
	fma.rn.f32 	%f1603, %f1602, %f316, %f1601;
	mov.f32 	%f1604, 0fBBACA3B3;
	fma.rn.f32 	%f1605, %f1603, %f316, %f1604;
	mov.f32 	%f1606, 0f3D0A7445;
	fma.rn.f32 	%f1607, %f1605, %f316, %f1606;
	mov.f32 	%f1608, 0fBE1B3B75;
	fma.rn.f32 	%f1609, %f1607, %f316, %f1608;
	mov.f32 	%f1610, 0fBF6B385A;
	fma.rn.f32 	%f1611, %f1609, %f316, %f1610;
	mov.f32 	%f1612, 0fBFD0316E;
	fma.rn.f32 	%f1613, %f1611, %f316, %f1612;
	mov.f32 	%f1614, 0fBA031CCE;
	fma.rn.f32 	%f1615, %f1613, %f316, %f1614;
	ex2.approx.ftz.f32 	%f1616, %f1615;
	sub.f32 	%f1618, %f1550, %f1616;
	mov.b32 	 %r591, %f1618;
	selp.b32	%r592, %r591, 1065353216, %p483;
	or.b32  	%r593, %r592, %r98;
	mov.b32 	 %f2971, %r593;

BB7_366:
	setp.ltu.f32	%p484, %f319, 0f3F800000;
	@%p484 bra 	BB7_368;
	bra.uni 	BB7_367;

BB7_368:
	mov.f32 	%f1648, 0f3BA0C9F8;
	mov.f32 	%f1649, 0fBA1268FB;
	fma.rn.f32 	%f1650, %f1649, %f320, %f1648;
	mov.f32 	%f1651, 0fBCDABFD4;
	fma.rn.f32 	%f1652, %f1650, %f320, %f1651;
	mov.f32 	%f1653, 0f3DE70331;
	fma.rn.f32 	%f1654, %f1652, %f320, %f1653;
	mov.f32 	%f1655, 0fBEC09330;
	fma.rn.f32 	%f1656, %f1654, %f320, %f1655;
	mov.f32 	%f1657, 0f3F906EBA;
	fma.rn.f32 	%f1658, %f1656, %f320, %f1657;
	mul.f32 	%f2972, %f318, %f1658;
	bra.uni 	BB7_369;

BB7_367:
	setp.ltu.f32	%p485, %f319, 0f407AD445;
	mov.f32 	%f1630, 0f3A03BB71;
	mov.f32 	%f1631, 0fB7B730FB;
	fma.rn.f32 	%f1632, %f1631, %f319, %f1630;
	mov.f32 	%f1633, 0fBBACA3B3;
	fma.rn.f32 	%f1634, %f1632, %f319, %f1633;
	mov.f32 	%f1635, 0f3D0A7445;
	fma.rn.f32 	%f1636, %f1634, %f319, %f1635;
	mov.f32 	%f1637, 0fBE1B3B75;
	fma.rn.f32 	%f1638, %f1636, %f319, %f1637;
	mov.f32 	%f1639, 0fBF6B385A;
	fma.rn.f32 	%f1640, %f1638, %f319, %f1639;
	mov.f32 	%f1641, 0fBFD0316E;
	fma.rn.f32 	%f1642, %f1640, %f319, %f1641;
	mov.f32 	%f1643, 0fBA031CCE;
	fma.rn.f32 	%f1644, %f1642, %f319, %f1643;
	ex2.approx.ftz.f32 	%f1645, %f1644;
	sub.f32 	%f1647, %f1550, %f1645;
	mov.b32 	 %r594, %f1647;
	selp.b32	%r595, %r594, 1065353216, %p485;
	or.b32  	%r596, %r595, %r97;
	mov.b32 	 %f2972, %r596;

BB7_369:
	sub.f32 	%f1659, %f2971, %f2972;
	mul.f32 	%f392, %f1659, 0f3F000000;
	cvt.rn.f32.s32	%f393, %r722;
	sub.f32 	%f394, %f393, %f2945;
	add.f32 	%f395, %f394, 0f3F800000;
	mul.f32 	%f396, %f395, %f321;
	abs.f32 	%f397, %f396;
	setp.ltu.f32	%p486, %f397, 0f3F800000;
	@%p486 bra 	BB7_371;
	bra.uni 	BB7_370;

BB7_371:
	mul.f32 	%f1678, %f396, %f396;
	mov.f32 	%f1679, 0f3BA0C9F8;
	mov.f32 	%f1680, 0fBA1268FB;
	fma.rn.f32 	%f1681, %f1680, %f1678, %f1679;
	mov.f32 	%f1682, 0fBCDABFD4;
	fma.rn.f32 	%f1683, %f1681, %f1678, %f1682;
	mov.f32 	%f1684, 0f3DE70331;
	fma.rn.f32 	%f1685, %f1683, %f1678, %f1684;
	mov.f32 	%f1686, 0fBEC09330;
	fma.rn.f32 	%f1687, %f1685, %f1678, %f1686;
	mov.f32 	%f1688, 0f3F906EBA;
	fma.rn.f32 	%f1689, %f1687, %f1678, %f1688;
	mul.f32 	%f2973, %f396, %f1689;
	bra.uni 	BB7_372;

BB7_370:
	mov.f32 	%f1660, 0f3A03BB71;
	mov.f32 	%f1661, 0fB7B730FB;
	fma.rn.f32 	%f1662, %f1661, %f397, %f1660;
	mov.f32 	%f1663, 0fBBACA3B3;
	fma.rn.f32 	%f1664, %f1662, %f397, %f1663;
	mov.f32 	%f1665, 0f3D0A7445;
	fma.rn.f32 	%f1666, %f1664, %f397, %f1665;
	mov.f32 	%f1667, 0fBE1B3B75;
	fma.rn.f32 	%f1668, %f1666, %f397, %f1667;
	mov.f32 	%f1669, 0fBF6B385A;
	fma.rn.f32 	%f1670, %f1668, %f397, %f1669;
	mov.f32 	%f1671, 0fBFD0316E;
	fma.rn.f32 	%f1672, %f1670, %f397, %f1671;
	mov.f32 	%f1673, 0fBA031CCE;
	fma.rn.f32 	%f1674, %f1672, %f397, %f1673;
	ex2.approx.ftz.f32 	%f1675, %f1674;
	sub.f32 	%f1677, %f1550, %f1675;
	mov.b32 	 %r597, %f1677;
	setp.ltu.f32	%p487, %f397, 0f407AD445;
	selp.b32	%r598, %r597, 1065353216, %p487;
	mov.b32 	 %r599, %f396;
	and.b32  	%r600, %r599, -2147483648;
	or.b32  	%r601, %r598, %r600;
	mov.b32 	 %f2973, %r601;

BB7_372:
	mul.f32 	%f401, %f394, %f321;
	abs.f32 	%f402, %f401;
	setp.ltu.f32	%p488, %f402, 0f3F800000;
	@%p488 bra 	BB7_374;
	bra.uni 	BB7_373;

BB7_374:
	mul.f32 	%f1708, %f401, %f401;
	mov.f32 	%f1709, 0f3BA0C9F8;
	mov.f32 	%f1710, 0fBA1268FB;
	fma.rn.f32 	%f1711, %f1710, %f1708, %f1709;
	mov.f32 	%f1712, 0fBCDABFD4;
	fma.rn.f32 	%f1713, %f1711, %f1708, %f1712;
	mov.f32 	%f1714, 0f3DE70331;
	fma.rn.f32 	%f1715, %f1713, %f1708, %f1714;
	mov.f32 	%f1716, 0fBEC09330;
	fma.rn.f32 	%f1717, %f1715, %f1708, %f1716;
	mov.f32 	%f1718, 0f3F906EBA;
	fma.rn.f32 	%f1719, %f1717, %f1708, %f1718;
	mul.f32 	%f2974, %f401, %f1719;
	bra.uni 	BB7_375;

BB7_373:
	mov.f32 	%f1690, 0f3A03BB71;
	mov.f32 	%f1691, 0fB7B730FB;
	fma.rn.f32 	%f1692, %f1691, %f402, %f1690;
	mov.f32 	%f1693, 0fBBACA3B3;
	fma.rn.f32 	%f1694, %f1692, %f402, %f1693;
	mov.f32 	%f1695, 0f3D0A7445;
	fma.rn.f32 	%f1696, %f1694, %f402, %f1695;
	mov.f32 	%f1697, 0fBE1B3B75;
	fma.rn.f32 	%f1698, %f1696, %f402, %f1697;
	mov.f32 	%f1699, 0fBF6B385A;
	fma.rn.f32 	%f1700, %f1698, %f402, %f1699;
	mov.f32 	%f1701, 0fBFD0316E;
	fma.rn.f32 	%f1702, %f1700, %f402, %f1701;
	mov.f32 	%f1703, 0fBA031CCE;
	fma.rn.f32 	%f1704, %f1702, %f402, %f1703;
	ex2.approx.ftz.f32 	%f1705, %f1704;
	sub.f32 	%f1707, %f1550, %f1705;
	mov.b32 	 %r602, %f1707;
	setp.ltu.f32	%p489, %f402, 0f407AD445;
	selp.b32	%r603, %r602, 1065353216, %p489;
	mov.b32 	 %r604, %f401;
	and.b32  	%r605, %r604, -2147483648;
	or.b32  	%r606, %r603, %r605;
	mov.b32 	 %f2974, %r606;

BB7_375:
	sub.f32 	%f1722, %f2973, %f2974;
	mul.f32 	%f406, %f1722, 0f3F000000;
	mul.f32 	%f1723, %f392, %f2944;
	fma.rn.f32 	%f407, %f406, %f1723, %f2863;
	mad.lo.s32 	%r607, %r722, %r124, %r721;
	add.s32 	%r608, %r607, %r7;
	mul.wide.s32 	%rd114, %r608, 4;
	add.s64 	%rd115, %rd1, %rd114;
	ld.global.f32 	%f408, [%rd115];
	// inline asm
	rcp.approx.ftz.f32 %f1720,%f326;
	// inline asm
	mul.f32 	%f1724, %f1720, %f327;
	mul.f32 	%f1725, %f1724, %f1724;
	mov.f32 	%f1726, 0f3C4CAF63;
	mov.f32 	%f1727, 0f3B18F0FE;
	fma.rn.f32 	%f1728, %f1727, %f1725, %f1726;
	mov.f32 	%f1729, 0f3DAAAABD;
	fma.rn.f32 	%f1730, %f1728, %f1725, %f1729;
	mul.rn.f32 	%f1731, %f1730, %f1725;
	mul.rn.f32 	%f1732, %f1731, %f1724;
	sub.f32 	%f1733, %f325, %f1724;
	neg.f32 	%f1734, %f1724;
	add.f32 	%f1735, %f1733, %f1733;
	fma.rn.f32 	%f1736, %f1734, %f325, %f1735;
	mul.rn.f32 	%f1737, %f1720, %f1736;
	add.f32 	%f1738, %f1732, %f1724;
	sub.f32 	%f1739, %f1724, %f1738;
	add.f32 	%f1740, %f1732, %f1739;
	add.f32 	%f1741, %f1737, %f1740;
	add.f32 	%f1742, %f1738, %f1741;
	sub.f32 	%f1743, %f1738, %f1742;
	add.f32 	%f1744, %f1741, %f1743;
	add.f32 	%f1745, %f328, %f1742;
	sub.f32 	%f1746, %f328, %f1745;
	add.f32 	%f1747, %f1742, %f1746;
	add.f32 	%f1748, %f1744, %f1747;
	add.f32 	%f1749, %f329, %f1748;
	add.f32 	%f1750, %f1745, %f1749;
	sub.f32 	%f1751, %f1745, %f1750;
	add.f32 	%f1752, %f1749, %f1751;
	mul.rn.f32 	%f1754, %f1553, %f1750;
	neg.f32 	%f1755, %f1754;
	fma.rn.f32 	%f1756, %f1553, %f1750, %f1755;
	fma.rn.f32 	%f1757, %f1553, %f1752, %f1756;
	mov.f32 	%f1758, 0f00000000;
	fma.rn.f32 	%f1759, %f1758, %f1750, %f1757;
	add.rn.f32 	%f1760, %f1754, %f1759;
	neg.f32 	%f1761, %f1760;
	add.rn.f32 	%f1762, %f1754, %f1761;
	add.rn.f32 	%f1763, %f1762, %f1759;
	mov.b32 	 %r609, %f1760;
	setp.eq.s32	%p490, %r609, 1118925336;
	add.s32 	%r610, %r609, -1;
	mov.b32 	 %f1764, %r610;
	add.f32 	%f1765, %f1763, 0f37000000;
	selp.f32	%f1766, %f1764, %f1760, %p490;
	selp.f32	%f409, %f1765, %f1763, %p490;
	mul.f32 	%f1767, %f1766, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1768, %f1767;
	mov.f32 	%f1769, 0fBF317200;
	fma.rn.f32 	%f1770, %f1768, %f1769, %f1766;
	mov.f32 	%f1771, 0fB5BFBE8E;
	fma.rn.f32 	%f1772, %f1768, %f1771, %f1770;
	mul.f32 	%f1773, %f1772, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1774, %f1773;
	add.f32 	%f1775, %f1768, 0f00000000;
	ex2.approx.f32 	%f1776, %f1775;
	mul.f32 	%f1777, %f1774, %f1776;
	setp.lt.f32	%p491, %f1766, 0fC2D20000;
	selp.f32	%f1778, 0f00000000, %f1777, %p491;
	setp.gt.f32	%p492, %f1766, 0f42D20000;
	selp.f32	%f2975, 0f7F800000, %f1778, %p492;
	setp.eq.f32	%p493, %f2975, 0f7F800000;
	@%p493 bra 	BB7_377;

	fma.rn.f32 	%f2975, %f2975, %f409, %f2975;

BB7_377:
	mov.b32 	 %r611, %f2975;
	xor.b32  	%r612, %r611, -2147483648;
	mov.b32 	 %f1779, %r612;
	selp.f32	%f413, %f1779, %f2975, %p30;
	setp.eq.f32	%p494, %f322, 0f00000000;
	selp.f32	%f2976, %f330, %f413, %p494;
	@%p32 bra 	BB7_379;

	cvt.rzi.f32.f32	%f1781, %f1553;
	setp.neu.f32	%p495, %f1781, 0f40000000;
	selp.f32	%f2976, 0f7FFFFFFF, %f413, %p495;

BB7_379:
	setp.gtu.f32	%p496, %f324, 0f7F800000;
	selp.f32	%f1784, %f331, %f2976, %p496;
	setp.neu.f32	%p497, %f324, 0f7F800000;
	selp.f32	%f1785, %f1784, %f332, %p497;
	setp.gt.s32	%p498, %r95, 2139095039;
	selp.f32	%f1786, %f1785, %f2976, %p498;
	mul.f32 	%f1787, %f1786, 0fBF000000;
	setp.eq.f32	%p499, %f322, 0f3F800000;
	selp.f32	%f1788, 0fBF000000, %f1787, %p499;
	mul.f32 	%f1789, %f1788, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1790, %f1789;
	fma.rn.f32 	%f1792, %f1790, %f1769, %f1788;
	fma.rn.f32 	%f1794, %f1790, %f1771, %f1792;
	mul.f32 	%f1795, %f1794, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1796, %f1795;
	add.f32 	%f1797, %f1790, 0f00000000;
	ex2.approx.f32 	%f1798, %f1797;
	mul.f32 	%f1799, %f1796, %f1798;
	setp.lt.f32	%p500, %f1788, 0fC2D20000;
	selp.f32	%f1800, 0f00000000, %f1799, %p500;
	setp.gt.f32	%p501, %f1788, 0f42D20000;
	selp.f32	%f417, 0f7F800000, %f1800, %p501;
	// inline asm
	rcp.approx.ftz.f32 %f1782,%f336;
	// inline asm
	mul.f32 	%f1801, %f1782, %f337;
	mul.f32 	%f1802, %f1801, %f1801;
	fma.rn.f32 	%f1805, %f1727, %f1802, %f1726;
	fma.rn.f32 	%f1807, %f1805, %f1802, %f1729;
	mul.rn.f32 	%f1808, %f1807, %f1802;
	mul.rn.f32 	%f1809, %f1808, %f1801;
	sub.f32 	%f1810, %f335, %f1801;
	neg.f32 	%f1811, %f1801;
	add.f32 	%f1812, %f1810, %f1810;
	fma.rn.f32 	%f1813, %f1811, %f335, %f1812;
	mul.rn.f32 	%f1814, %f1782, %f1813;
	add.f32 	%f1815, %f1809, %f1801;
	sub.f32 	%f1816, %f1801, %f1815;
	add.f32 	%f1817, %f1809, %f1816;
	add.f32 	%f1818, %f1814, %f1817;
	add.f32 	%f1819, %f1815, %f1818;
	sub.f32 	%f1820, %f1815, %f1819;
	add.f32 	%f1821, %f1818, %f1820;
	add.f32 	%f1822, %f338, %f1819;
	sub.f32 	%f1823, %f338, %f1822;
	add.f32 	%f1824, %f1819, %f1823;
	add.f32 	%f1825, %f1821, %f1824;
	add.f32 	%f1826, %f339, %f1825;
	add.f32 	%f1827, %f1822, %f1826;
	sub.f32 	%f1828, %f1822, %f1827;
	add.f32 	%f1829, %f1826, %f1828;
	mul.rn.f32 	%f1831, %f1553, %f1827;
	neg.f32 	%f1832, %f1831;
	fma.rn.f32 	%f1833, %f1553, %f1827, %f1832;
	fma.rn.f32 	%f1834, %f1553, %f1829, %f1833;
	fma.rn.f32 	%f1836, %f1758, %f1827, %f1834;
	add.rn.f32 	%f1837, %f1831, %f1836;
	neg.f32 	%f1838, %f1837;
	add.rn.f32 	%f1839, %f1831, %f1838;
	add.rn.f32 	%f1840, %f1839, %f1836;
	mov.b32 	 %r613, %f1837;
	setp.eq.s32	%p502, %r613, 1118925336;
	add.s32 	%r614, %r613, -1;
	mov.b32 	 %f1841, %r614;
	add.f32 	%f1842, %f1840, 0f37000000;
	selp.f32	%f1843, %f1841, %f1837, %p502;
	selp.f32	%f418, %f1842, %f1840, %p502;
	mul.f32 	%f1844, %f1843, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1845, %f1844;
	fma.rn.f32 	%f1846, %f1845, %f1769, %f1843;
	fma.rn.f32 	%f1847, %f1845, %f1771, %f1846;
	mul.f32 	%f1848, %f1847, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1849, %f1848;
	add.f32 	%f1850, %f1845, 0f00000000;
	ex2.approx.f32 	%f1851, %f1850;
	mul.f32 	%f1852, %f1849, %f1851;
	setp.lt.f32	%p503, %f1843, 0fC2D20000;
	selp.f32	%f1853, 0f00000000, %f1852, %p503;
	setp.gt.f32	%p504, %f1843, 0f42D20000;
	selp.f32	%f2977, 0f7F800000, %f1853, %p504;
	setp.eq.f32	%p505, %f2977, 0f7F800000;
	@%p505 bra 	BB7_381;

	fma.rn.f32 	%f2977, %f2977, %f418, %f2977;

BB7_381:
	mov.b32 	 %r615, %f2977;
	xor.b32  	%r616, %r615, -2147483648;
	mov.b32 	 %f1854, %r616;
	selp.f32	%f422, %f1854, %f2977, %p31;
	setp.eq.f32	%p506, %f333, 0f00000000;
	selp.f32	%f2978, %f340, %f422, %p506;
	@%p33 bra 	BB7_383;

	cvt.rzi.f32.f32	%f1856, %f1553;
	setp.neu.f32	%p507, %f1856, 0f40000000;
	selp.f32	%f2978, 0f7FFFFFFF, %f422, %p507;

BB7_383:
	setp.gtu.f32	%p508, %f334, 0f7F800000;
	selp.f32	%f1859, %f341, %f2978, %p508;
	setp.neu.f32	%p509, %f334, 0f7F800000;
	selp.f32	%f1860, %f1859, %f342, %p509;
	setp.gt.s32	%p510, %r96, 2139095039;
	selp.f32	%f1861, %f1860, %f2978, %p510;
	mul.f32 	%f1862, %f1861, 0fBF000000;
	setp.eq.f32	%p511, %f333, 0f3F800000;
	selp.f32	%f1863, 0fBF000000, %f1862, %p511;
	mul.f32 	%f1864, %f1863, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1865, %f1864;
	fma.rn.f32 	%f1867, %f1865, %f1769, %f1863;
	fma.rn.f32 	%f1869, %f1865, %f1771, %f1867;
	mul.f32 	%f1870, %f1869, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1871, %f1870;
	add.f32 	%f1872, %f1865, 0f00000000;
	ex2.approx.f32 	%f1873, %f1872;
	mul.f32 	%f1874, %f1871, %f1873;
	setp.lt.f32	%p512, %f1863, 0fC2D20000;
	selp.f32	%f1875, 0f00000000, %f1874, %p512;
	setp.gt.f32	%p513, %f1863, 0f42D20000;
	selp.f32	%f1876, 0f7F800000, %f1875, %p513;
	sub.f32 	%f1877, %f417, %f1876;
	mul.f32 	%f1878, %f308, %f1877;
	mul.f32 	%f426, %f406, %f1878;
	add.f32 	%f1879, %f393, 0f3F800000;
	sub.f32 	%f1880, %f1879, %f2945;
	div.rn.f32 	%f427, %f1880, %f2941;
	abs.f32 	%f428, %f427;
	setp.lt.f32	%p514, %f428, 0f00800000;
	mul.f32 	%f1881, %f428, 0f4B800000;
	selp.f32	%f1882, 0fC3170000, 0fC2FE0000, %p514;
	selp.f32	%f1883, %f1881, %f428, %p514;
	mov.b32 	 %r617, %f1883;
	and.b32  	%r618, %r617, 8388607;
	or.b32  	%r619, %r618, 1065353216;
	mov.b32 	 %f1884, %r619;
	shr.u32 	%r620, %r617, 23;
	cvt.rn.f32.u32	%f1885, %r620;
	add.f32 	%f1886, %f1882, %f1885;
	setp.gt.f32	%p515, %f1884, 0f3FB504F3;
	mul.f32 	%f1887, %f1884, 0f3F000000;
	add.f32 	%f1888, %f1886, 0f3F800000;
	selp.f32	%f1889, %f1887, %f1884, %p515;
	selp.f32	%f1890, %f1888, %f1886, %p515;
	add.f32 	%f429, %f1889, 0fBF800000;
	add.f32 	%f1858, %f1889, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1857,%f1858;
	// inline asm
	add.f32 	%f431, %f429, %f429;
	mul.f32 	%f1891, %f1857, %f431;
	mul.f32 	%f1892, %f1891, %f1891;
	fma.rn.f32 	%f1895, %f1727, %f1892, %f1726;
	fma.rn.f32 	%f1897, %f1895, %f1892, %f1729;
	mul.rn.f32 	%f1898, %f1897, %f1892;
	mul.rn.f32 	%f1899, %f1898, %f1891;
	sub.f32 	%f1900, %f429, %f1891;
	neg.f32 	%f1901, %f1891;
	add.f32 	%f1902, %f1900, %f1900;
	fma.rn.f32 	%f1903, %f1901, %f429, %f1902;
	mul.rn.f32 	%f1904, %f1857, %f1903;
	add.f32 	%f1905, %f1899, %f1891;
	sub.f32 	%f1906, %f1891, %f1905;
	add.f32 	%f1907, %f1899, %f1906;
	add.f32 	%f1908, %f1904, %f1907;
	add.f32 	%f1909, %f1905, %f1908;
	sub.f32 	%f1910, %f1905, %f1909;
	add.f32 	%f1911, %f1908, %f1910;
	mul.rn.f32 	%f432, %f1890, %f1565;
	mul.rn.f32 	%f433, %f1890, %f1566;
	add.f32 	%f1914, %f432, %f1909;
	sub.f32 	%f1915, %f432, %f1914;
	add.f32 	%f1916, %f1909, %f1915;
	add.f32 	%f1917, %f1911, %f1916;
	add.f32 	%f1918, %f433, %f1917;
	add.f32 	%f1919, %f1914, %f1918;
	sub.f32 	%f1920, %f1914, %f1919;
	add.f32 	%f1921, %f1918, %f1920;
	mul.rn.f32 	%f1923, %f1553, %f1919;
	neg.f32 	%f1924, %f1923;
	fma.rn.f32 	%f1925, %f1553, %f1919, %f1924;
	fma.rn.f32 	%f1926, %f1553, %f1921, %f1925;
	fma.rn.f32 	%f1928, %f1758, %f1919, %f1926;
	add.rn.f32 	%f1929, %f1923, %f1928;
	neg.f32 	%f1930, %f1929;
	add.rn.f32 	%f1931, %f1923, %f1930;
	add.rn.f32 	%f1932, %f1931, %f1928;
	mov.b32 	 %r621, %f1929;
	setp.eq.s32	%p516, %r621, 1118925336;
	add.s32 	%r622, %r621, -1;
	mov.b32 	 %f1933, %r622;
	add.f32 	%f1934, %f1932, 0f37000000;
	selp.f32	%f1935, %f1933, %f1929, %p516;
	selp.f32	%f434, %f1934, %f1932, %p516;
	mul.f32 	%f1936, %f1935, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1937, %f1936;
	fma.rn.f32 	%f1938, %f1937, %f1769, %f1935;
	fma.rn.f32 	%f1939, %f1937, %f1771, %f1938;
	mul.f32 	%f1940, %f1939, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1941, %f1940;
	add.f32 	%f1942, %f1937, 0f00000000;
	ex2.approx.f32 	%f1943, %f1942;
	mul.f32 	%f1944, %f1941, %f1943;
	setp.lt.f32	%p517, %f1935, 0fC2D20000;
	selp.f32	%f1945, 0f00000000, %f1944, %p517;
	setp.gt.f32	%p518, %f1935, 0f42D20000;
	selp.f32	%f2979, 0f7F800000, %f1945, %p518;
	setp.eq.f32	%p519, %f2979, 0f7F800000;
	@%p519 bra 	BB7_385;

	fma.rn.f32 	%f2979, %f2979, %f434, %f2979;

BB7_385:
	setp.lt.f32	%p520, %f427, 0f00000000;
	and.pred  	%p34, %p520, %p475;
	mov.b32 	 %r623, %f2979;
	xor.b32  	%r624, %r623, -2147483648;
	mov.b32 	 %f1946, %r624;
	selp.f32	%f2981, %f1946, %f2979, %p34;
	setp.eq.f32	%p522, %f427, 0f00000000;
	@%p522 bra 	BB7_388;
	bra.uni 	BB7_386;

BB7_388:
	add.f32 	%f1949, %f427, %f427;
	selp.f32	%f2981, %f1949, 0f00000000, %p475;
	bra.uni 	BB7_389;

BB7_386:
	setp.geu.f32	%p523, %f427, 0f00000000;
	@%p523 bra 	BB7_389;

	cvt.rzi.f32.f32	%f1948, %f1553;
	setp.neu.f32	%p524, %f1948, 0f40000000;
	selp.f32	%f2981, 0f7FFFFFFF, %f2981, %p524;

BB7_389:
	add.f32 	%f1950, %f428, 0f40000000;
	mov.b32 	 %r100, %f1950;
	setp.lt.s32	%p526, %r100, 2139095040;
	@%p526 bra 	BB7_394;

	setp.gtu.f32	%p527, %f428, 0f7F800000;
	@%p527 bra 	BB7_393;
	bra.uni 	BB7_391;

BB7_393:
	add.f32 	%f2981, %f427, 0f40000000;
	bra.uni 	BB7_394;

BB7_391:
	setp.neu.f32	%p528, %f428, 0f7F800000;
	@%p528 bra 	BB7_394;

	selp.f32	%f2981, 0fFF800000, 0f7F800000, %p34;

BB7_394:
	mul.f32 	%f1953, %f2981, 0fBF000000;
	setp.eq.f32	%p529, %f427, 0f3F800000;
	selp.f32	%f1954, 0fBF000000, %f1953, %p529;
	mul.f32 	%f1955, %f1954, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1956, %f1955;
	fma.rn.f32 	%f1958, %f1956, %f1769, %f1954;
	fma.rn.f32 	%f1960, %f1956, %f1771, %f1958;
	mul.f32 	%f1961, %f1960, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1962, %f1961;
	add.f32 	%f1963, %f1956, 0f00000000;
	ex2.approx.f32 	%f1964, %f1963;
	mul.f32 	%f1965, %f1962, %f1964;
	setp.lt.f32	%p530, %f1954, 0fC2D20000;
	selp.f32	%f1966, 0f00000000, %f1965, %p530;
	setp.gt.f32	%p531, %f1954, 0f42D20000;
	selp.f32	%f445, 0f7F800000, %f1966, %p531;
	div.rn.f32 	%f446, %f394, %f2941;
	abs.f32 	%f447, %f446;
	setp.lt.f32	%p532, %f447, 0f00800000;
	mul.f32 	%f1967, %f447, 0f4B800000;
	selp.f32	%f1968, 0fC3170000, 0fC2FE0000, %p532;
	selp.f32	%f1969, %f1967, %f447, %p532;
	mov.b32 	 %r625, %f1969;
	and.b32  	%r626, %r625, 8388607;
	or.b32  	%r627, %r626, 1065353216;
	mov.b32 	 %f1970, %r627;
	shr.u32 	%r628, %r625, 23;
	cvt.rn.f32.u32	%f1971, %r628;
	add.f32 	%f1972, %f1968, %f1971;
	setp.gt.f32	%p533, %f1970, 0f3FB504F3;
	mul.f32 	%f1973, %f1970, 0f3F000000;
	add.f32 	%f1974, %f1972, 0f3F800000;
	selp.f32	%f1975, %f1973, %f1970, %p533;
	selp.f32	%f1976, %f1974, %f1972, %p533;
	add.f32 	%f448, %f1975, 0fBF800000;
	add.f32 	%f1952, %f1975, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1951,%f1952;
	// inline asm
	add.f32 	%f450, %f448, %f448;
	mul.f32 	%f1977, %f1951, %f450;
	mul.f32 	%f1978, %f1977, %f1977;
	fma.rn.f32 	%f1981, %f1727, %f1978, %f1726;
	fma.rn.f32 	%f1983, %f1981, %f1978, %f1729;
	mul.rn.f32 	%f1984, %f1983, %f1978;
	mul.rn.f32 	%f1985, %f1984, %f1977;
	sub.f32 	%f1986, %f448, %f1977;
	neg.f32 	%f1987, %f1977;
	add.f32 	%f1988, %f1986, %f1986;
	fma.rn.f32 	%f1989, %f1987, %f448, %f1988;
	mul.rn.f32 	%f1990, %f1951, %f1989;
	add.f32 	%f1991, %f1985, %f1977;
	sub.f32 	%f1992, %f1977, %f1991;
	add.f32 	%f1993, %f1985, %f1992;
	add.f32 	%f1994, %f1990, %f1993;
	add.f32 	%f1995, %f1991, %f1994;
	sub.f32 	%f1996, %f1991, %f1995;
	add.f32 	%f1997, %f1994, %f1996;
	mul.rn.f32 	%f451, %f1976, %f1565;
	mul.rn.f32 	%f452, %f1976, %f1566;
	add.f32 	%f2000, %f451, %f1995;
	sub.f32 	%f2001, %f451, %f2000;
	add.f32 	%f2002, %f1995, %f2001;
	add.f32 	%f2003, %f1997, %f2002;
	add.f32 	%f2004, %f452, %f2003;
	add.f32 	%f2005, %f2000, %f2004;
	sub.f32 	%f2006, %f2000, %f2005;
	add.f32 	%f2007, %f2004, %f2006;
	mul.rn.f32 	%f2009, %f1553, %f2005;
	neg.f32 	%f2010, %f2009;
	fma.rn.f32 	%f2011, %f1553, %f2005, %f2010;
	fma.rn.f32 	%f2012, %f1553, %f2007, %f2011;
	fma.rn.f32 	%f2014, %f1758, %f2005, %f2012;
	add.rn.f32 	%f2015, %f2009, %f2014;
	neg.f32 	%f2016, %f2015;
	add.rn.f32 	%f2017, %f2009, %f2016;
	add.rn.f32 	%f2018, %f2017, %f2014;
	mov.b32 	 %r629, %f2015;
	setp.eq.s32	%p534, %r629, 1118925336;
	add.s32 	%r630, %r629, -1;
	mov.b32 	 %f2019, %r630;
	add.f32 	%f2020, %f2018, 0f37000000;
	selp.f32	%f2021, %f2019, %f2015, %p534;
	selp.f32	%f453, %f2020, %f2018, %p534;
	mul.f32 	%f2022, %f2021, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2023, %f2022;
	fma.rn.f32 	%f2024, %f2023, %f1769, %f2021;
	fma.rn.f32 	%f2025, %f2023, %f1771, %f2024;
	mul.f32 	%f2026, %f2025, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2027, %f2026;
	add.f32 	%f2028, %f2023, 0f00000000;
	ex2.approx.f32 	%f2029, %f2028;
	mul.f32 	%f2030, %f2027, %f2029;
	setp.lt.f32	%p535, %f2021, 0fC2D20000;
	selp.f32	%f2031, 0f00000000, %f2030, %p535;
	setp.gt.f32	%p536, %f2021, 0f42D20000;
	selp.f32	%f2982, 0f7F800000, %f2031, %p536;
	setp.eq.f32	%p537, %f2982, 0f7F800000;
	@%p537 bra 	BB7_396;

	fma.rn.f32 	%f2982, %f2982, %f453, %f2982;

BB7_396:
	setp.lt.f32	%p538, %f446, 0f00000000;
	and.pred  	%p35, %p538, %p475;
	mov.b32 	 %r631, %f2982;
	xor.b32  	%r632, %r631, -2147483648;
	mov.b32 	 %f2032, %r632;
	selp.f32	%f2984, %f2032, %f2982, %p35;
	setp.eq.f32	%p540, %f446, 0f00000000;
	@%p540 bra 	BB7_399;
	bra.uni 	BB7_397;

BB7_399:
	add.f32 	%f2035, %f446, %f446;
	selp.f32	%f2984, %f2035, 0f00000000, %p475;
	bra.uni 	BB7_400;

BB7_397:
	setp.geu.f32	%p541, %f446, 0f00000000;
	@%p541 bra 	BB7_400;

	cvt.rzi.f32.f32	%f2034, %f1553;
	setp.neu.f32	%p542, %f2034, 0f40000000;
	selp.f32	%f2984, 0f7FFFFFFF, %f2984, %p542;

BB7_400:
	add.f32 	%f2036, %f447, 0f40000000;
	mov.b32 	 %r101, %f2036;
	setp.lt.s32	%p544, %r101, 2139095040;
	@%p544 bra 	BB7_405;

	setp.gtu.f32	%p545, %f447, 0f7F800000;
	@%p545 bra 	BB7_404;
	bra.uni 	BB7_402;

BB7_404:
	add.f32 	%f2984, %f446, 0f40000000;
	bra.uni 	BB7_405;

BB7_402:
	setp.neu.f32	%p546, %f447, 0f7F800000;
	@%p546 bra 	BB7_405;

	selp.f32	%f2984, 0fFF800000, 0f7F800000, %p35;

BB7_405:
	mul.f32 	%f2039, %f2984, 0fBF000000;
	setp.eq.f32	%p547, %f446, 0f3F800000;
	selp.f32	%f2040, 0fBF000000, %f2039, %p547;
	mul.f32 	%f2041, %f2040, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2042, %f2041;
	fma.rn.f32 	%f2044, %f2042, %f1769, %f2040;
	fma.rn.f32 	%f2046, %f2042, %f1771, %f2044;
	mul.f32 	%f2047, %f2046, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2048, %f2047;
	add.f32 	%f2049, %f2042, 0f00000000;
	ex2.approx.f32 	%f2050, %f2049;
	mul.f32 	%f2051, %f2048, %f2050;
	setp.lt.f32	%p548, %f2040, 0fC2D20000;
	selp.f32	%f2052, 0f00000000, %f2051, %p548;
	setp.gt.f32	%p549, %f2040, 0f42D20000;
	selp.f32	%f2053, 0f7F800000, %f2052, %p549;
	sub.f32 	%f2054, %f445, %f2053;
	mul.f32 	%f2055, %f309, %f2054;
	mul.f32 	%f464, %f392, %f2055;
	// inline asm
	rcp.approx.ftz.f32 %f2037,%f326;
	// inline asm
	mul.f32 	%f2056, %f2037, %f327;
	mul.f32 	%f2057, %f2056, %f2056;
	fma.rn.f32 	%f2060, %f1727, %f2057, %f1726;
	fma.rn.f32 	%f2062, %f2060, %f2057, %f1729;
	mul.rn.f32 	%f2063, %f2062, %f2057;
	mul.rn.f32 	%f2064, %f2063, %f2056;
	sub.f32 	%f2065, %f325, %f2056;
	neg.f32 	%f2066, %f2056;
	add.f32 	%f2067, %f2065, %f2065;
	fma.rn.f32 	%f2068, %f2066, %f325, %f2067;
	mul.rn.f32 	%f2069, %f2037, %f2068;
	add.f32 	%f2070, %f2064, %f2056;
	sub.f32 	%f2071, %f2056, %f2070;
	add.f32 	%f2072, %f2064, %f2071;
	add.f32 	%f2073, %f2069, %f2072;
	add.f32 	%f2074, %f2070, %f2073;
	sub.f32 	%f2075, %f2070, %f2074;
	add.f32 	%f2076, %f2073, %f2075;
	add.f32 	%f2077, %f328, %f2074;
	sub.f32 	%f2078, %f328, %f2077;
	add.f32 	%f2079, %f2074, %f2078;
	add.f32 	%f2080, %f2076, %f2079;
	add.f32 	%f2081, %f329, %f2080;
	add.f32 	%f2082, %f2077, %f2081;
	sub.f32 	%f2083, %f2077, %f2082;
	add.f32 	%f2084, %f2081, %f2083;
	mul.rn.f32 	%f2086, %f1553, %f2082;
	neg.f32 	%f2087, %f2086;
	fma.rn.f32 	%f2088, %f1553, %f2082, %f2087;
	fma.rn.f32 	%f2089, %f1553, %f2084, %f2088;
	fma.rn.f32 	%f2091, %f1758, %f2082, %f2089;
	add.rn.f32 	%f2092, %f2086, %f2091;
	neg.f32 	%f2093, %f2092;
	add.rn.f32 	%f2094, %f2086, %f2093;
	add.rn.f32 	%f2095, %f2094, %f2091;
	mov.b32 	 %r633, %f2092;
	setp.eq.s32	%p550, %r633, 1118925336;
	add.s32 	%r634, %r633, -1;
	mov.b32 	 %f2096, %r634;
	add.f32 	%f2097, %f2095, 0f37000000;
	selp.f32	%f2098, %f2096, %f2092, %p550;
	selp.f32	%f465, %f2097, %f2095, %p550;
	mul.f32 	%f2099, %f2098, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2100, %f2099;
	fma.rn.f32 	%f2101, %f2100, %f1769, %f2098;
	fma.rn.f32 	%f2102, %f2100, %f1771, %f2101;
	mul.f32 	%f2103, %f2102, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2104, %f2103;
	add.f32 	%f2105, %f2100, 0f00000000;
	ex2.approx.f32 	%f2106, %f2105;
	mul.f32 	%f2107, %f2104, %f2106;
	setp.lt.f32	%p551, %f2098, 0fC2D20000;
	selp.f32	%f2108, 0f00000000, %f2107, %p551;
	setp.gt.f32	%p552, %f2098, 0f42D20000;
	selp.f32	%f2985, 0f7F800000, %f2108, %p552;
	setp.eq.f32	%p553, %f2985, 0f7F800000;
	@%p553 bra 	BB7_407;

	fma.rn.f32 	%f2985, %f2985, %f465, %f2985;

BB7_407:
	mov.b32 	 %r635, %f2985;
	xor.b32  	%r636, %r635, -2147483648;
	mov.b32 	 %f2109, %r636;
	selp.f32	%f469, %f2109, %f2985, %p30;
	selp.f32	%f2986, %f330, %f469, %p494;
	@%p32 bra 	BB7_409;

	cvt.rzi.f32.f32	%f2111, %f1553;
	setp.neu.f32	%p555, %f2111, 0f40000000;
	selp.f32	%f2986, 0f7FFFFFFF, %f469, %p555;

BB7_409:
	selp.f32	%f2114, %f331, %f2986, %p496;
	selp.f32	%f2115, %f2114, %f332, %p497;
	selp.f32	%f2116, %f2115, %f2986, %p498;
	mul.f32 	%f2117, %f2116, 0fBF000000;
	selp.f32	%f2118, 0fBF000000, %f2117, %p499;
	mul.f32 	%f2119, %f2118, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2120, %f2119;
	fma.rn.f32 	%f2122, %f2120, %f1769, %f2118;
	fma.rn.f32 	%f2124, %f2120, %f1771, %f2122;
	mul.f32 	%f2125, %f2124, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2126, %f2125;
	add.f32 	%f2127, %f2120, 0f00000000;
	ex2.approx.f32 	%f2128, %f2127;
	mul.f32 	%f2129, %f2126, %f2128;
	setp.lt.f32	%p560, %f2118, 0fC2D20000;
	selp.f32	%f2130, 0f00000000, %f2129, %p560;
	setp.gt.f32	%p561, %f2118, 0f42D20000;
	selp.f32	%f473, 0f7F800000, %f2130, %p561;
	// inline asm
	rcp.approx.ftz.f32 %f2112,%f336;
	// inline asm
	mul.f32 	%f2131, %f2112, %f337;
	mul.f32 	%f2132, %f2131, %f2131;
	fma.rn.f32 	%f2135, %f1727, %f2132, %f1726;
	fma.rn.f32 	%f2137, %f2135, %f2132, %f1729;
	mul.rn.f32 	%f2138, %f2137, %f2132;
	mul.rn.f32 	%f2139, %f2138, %f2131;
	sub.f32 	%f2140, %f335, %f2131;
	neg.f32 	%f2141, %f2131;
	add.f32 	%f2142, %f2140, %f2140;
	fma.rn.f32 	%f2143, %f2141, %f335, %f2142;
	mul.rn.f32 	%f2144, %f2112, %f2143;
	add.f32 	%f2145, %f2139, %f2131;
	sub.f32 	%f2146, %f2131, %f2145;
	add.f32 	%f2147, %f2139, %f2146;
	add.f32 	%f2148, %f2144, %f2147;
	add.f32 	%f2149, %f2145, %f2148;
	sub.f32 	%f2150, %f2145, %f2149;
	add.f32 	%f2151, %f2148, %f2150;
	add.f32 	%f2152, %f338, %f2149;
	sub.f32 	%f2153, %f338, %f2152;
	add.f32 	%f2154, %f2149, %f2153;
	add.f32 	%f2155, %f2151, %f2154;
	add.f32 	%f2156, %f339, %f2155;
	add.f32 	%f2157, %f2152, %f2156;
	sub.f32 	%f2158, %f2152, %f2157;
	add.f32 	%f2159, %f2156, %f2158;
	mul.rn.f32 	%f2161, %f1553, %f2157;
	neg.f32 	%f2162, %f2161;
	fma.rn.f32 	%f2163, %f1553, %f2157, %f2162;
	fma.rn.f32 	%f2164, %f1553, %f2159, %f2163;
	fma.rn.f32 	%f2166, %f1758, %f2157, %f2164;
	add.rn.f32 	%f2167, %f2161, %f2166;
	neg.f32 	%f2168, %f2167;
	add.rn.f32 	%f2169, %f2161, %f2168;
	add.rn.f32 	%f2170, %f2169, %f2166;
	mov.b32 	 %r637, %f2167;
	setp.eq.s32	%p562, %r637, 1118925336;
	add.s32 	%r638, %r637, -1;
	mov.b32 	 %f2171, %r638;
	add.f32 	%f2172, %f2170, 0f37000000;
	selp.f32	%f2173, %f2171, %f2167, %p562;
	selp.f32	%f474, %f2172, %f2170, %p562;
	mul.f32 	%f2174, %f2173, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2175, %f2174;
	fma.rn.f32 	%f2176, %f2175, %f1769, %f2173;
	fma.rn.f32 	%f2177, %f2175, %f1771, %f2176;
	mul.f32 	%f2178, %f2177, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2179, %f2178;
	add.f32 	%f2180, %f2175, 0f00000000;
	ex2.approx.f32 	%f2181, %f2180;
	mul.f32 	%f2182, %f2179, %f2181;
	setp.lt.f32	%p563, %f2173, 0fC2D20000;
	selp.f32	%f2183, 0f00000000, %f2182, %p563;
	setp.gt.f32	%p564, %f2173, 0f42D20000;
	selp.f32	%f2987, 0f7F800000, %f2183, %p564;
	setp.eq.f32	%p565, %f2987, 0f7F800000;
	@%p565 bra 	BB7_411;

	fma.rn.f32 	%f2987, %f2987, %f474, %f2987;

BB7_411:
	mov.b32 	 %r639, %f2987;
	xor.b32  	%r640, %r639, -2147483648;
	mov.b32 	 %f2184, %r640;
	selp.f32	%f478, %f2184, %f2987, %p31;
	selp.f32	%f2988, %f340, %f478, %p506;
	@%p33 bra 	BB7_413;

	cvt.rzi.f32.f32	%f2186, %f1553;
	setp.neu.f32	%p567, %f2186, 0f40000000;
	selp.f32	%f2988, 0f7FFFFFFF, %f478, %p567;

BB7_413:
	selp.f32	%f2189, %f341, %f2988, %p508;
	selp.f32	%f2190, %f2189, %f342, %p509;
	selp.f32	%f2191, %f2190, %f2988, %p510;
	mul.f32 	%f2192, %f2191, 0fBF000000;
	selp.f32	%f2193, 0fBF000000, %f2192, %p511;
	mul.f32 	%f2194, %f2193, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2195, %f2194;
	fma.rn.f32 	%f2197, %f2195, %f1769, %f2193;
	fma.rn.f32 	%f2199, %f2195, %f1771, %f2197;
	mul.f32 	%f2200, %f2199, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2201, %f2200;
	add.f32 	%f2202, %f2195, 0f00000000;
	ex2.approx.f32 	%f2203, %f2202;
	mul.f32 	%f2204, %f2201, %f2203;
	setp.lt.f32	%p572, %f2193, 0fC2D20000;
	selp.f32	%f2205, 0f00000000, %f2204, %p572;
	setp.gt.f32	%p573, %f2193, 0f42D20000;
	selp.f32	%f2206, 0f7F800000, %f2205, %p573;
	mul.f32 	%f2207, %f313, %f2206;
	mul.f32 	%f2208, %f314, %f473;
	sub.f32 	%f2209, %f2208, %f2207;
	mul.f32 	%f2210, %f310, %f2209;
	mul.f32 	%f482, %f406, %f2210;
	// inline asm
	rcp.approx.ftz.f32 %f2187,%f1858;
	// inline asm
	mul.f32 	%f2211, %f2187, %f431;
	mul.f32 	%f2212, %f2211, %f2211;
	fma.rn.f32 	%f2215, %f1727, %f2212, %f1726;
	fma.rn.f32 	%f2217, %f2215, %f2212, %f1729;
	mul.rn.f32 	%f2218, %f2217, %f2212;
	mul.rn.f32 	%f2219, %f2218, %f2211;
	sub.f32 	%f2220, %f429, %f2211;
	neg.f32 	%f2221, %f2211;
	add.f32 	%f2222, %f2220, %f2220;
	fma.rn.f32 	%f2223, %f2221, %f429, %f2222;
	mul.rn.f32 	%f2224, %f2187, %f2223;
	add.f32 	%f2225, %f2219, %f2211;
	sub.f32 	%f2226, %f2211, %f2225;
	add.f32 	%f2227, %f2219, %f2226;
	add.f32 	%f2228, %f2224, %f2227;
	add.f32 	%f2229, %f2225, %f2228;
	sub.f32 	%f2230, %f2225, %f2229;
	add.f32 	%f2231, %f2228, %f2230;
	add.f32 	%f2232, %f432, %f2229;
	sub.f32 	%f2233, %f432, %f2232;
	add.f32 	%f2234, %f2229, %f2233;
	add.f32 	%f2235, %f2231, %f2234;
	add.f32 	%f2236, %f433, %f2235;
	add.f32 	%f2237, %f2232, %f2236;
	sub.f32 	%f2238, %f2232, %f2237;
	add.f32 	%f2239, %f2236, %f2238;
	mul.rn.f32 	%f2241, %f1553, %f2237;
	neg.f32 	%f2242, %f2241;
	fma.rn.f32 	%f2243, %f1553, %f2237, %f2242;
	fma.rn.f32 	%f2244, %f1553, %f2239, %f2243;
	fma.rn.f32 	%f2246, %f1758, %f2237, %f2244;
	add.rn.f32 	%f2247, %f2241, %f2246;
	neg.f32 	%f2248, %f2247;
	add.rn.f32 	%f2249, %f2241, %f2248;
	add.rn.f32 	%f2250, %f2249, %f2246;
	mov.b32 	 %r641, %f2247;
	setp.eq.s32	%p574, %r641, 1118925336;
	add.s32 	%r642, %r641, -1;
	mov.b32 	 %f2251, %r642;
	add.f32 	%f2252, %f2250, 0f37000000;
	selp.f32	%f2253, %f2251, %f2247, %p574;
	selp.f32	%f483, %f2252, %f2250, %p574;
	mul.f32 	%f2254, %f2253, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2255, %f2254;
	fma.rn.f32 	%f2256, %f2255, %f1769, %f2253;
	fma.rn.f32 	%f2257, %f2255, %f1771, %f2256;
	mul.f32 	%f2258, %f2257, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2259, %f2258;
	add.f32 	%f2260, %f2255, 0f00000000;
	ex2.approx.f32 	%f2261, %f2260;
	mul.f32 	%f2262, %f2259, %f2261;
	setp.lt.f32	%p575, %f2253, 0fC2D20000;
	selp.f32	%f2263, 0f00000000, %f2262, %p575;
	setp.gt.f32	%p576, %f2253, 0f42D20000;
	selp.f32	%f2989, 0f7F800000, %f2263, %p576;
	setp.eq.f32	%p577, %f2989, 0f7F800000;
	@%p577 bra 	BB7_415;

	fma.rn.f32 	%f2989, %f2989, %f483, %f2989;

BB7_415:
	mov.b32 	 %r643, %f2989;
	xor.b32  	%r644, %r643, -2147483648;
	mov.b32 	 %f2264, %r644;
	selp.f32	%f2991, %f2264, %f2989, %p34;
	@%p522 bra 	BB7_418;
	bra.uni 	BB7_416;

BB7_418:
	add.f32 	%f2267, %f427, %f427;
	selp.f32	%f2991, %f2267, 0f00000000, %p475;
	bra.uni 	BB7_419;

BB7_416:
	setp.geu.f32	%p579, %f427, 0f00000000;
	@%p579 bra 	BB7_419;

	cvt.rzi.f32.f32	%f2266, %f1553;
	setp.neu.f32	%p580, %f2266, 0f40000000;
	selp.f32	%f2991, 0f7FFFFFFF, %f2991, %p580;

BB7_419:
	@%p526 bra 	BB7_424;

	setp.gtu.f32	%p583, %f428, 0f7F800000;
	@%p583 bra 	BB7_423;
	bra.uni 	BB7_421;

BB7_423:
	add.f32 	%f2991, %f427, 0f40000000;
	bra.uni 	BB7_424;

BB7_421:
	setp.neu.f32	%p584, %f428, 0f7F800000;
	@%p584 bra 	BB7_424;

	selp.f32	%f2991, 0fFF800000, 0f7F800000, %p34;

BB7_424:
	mul.f32 	%f2270, %f2991, 0fBF000000;
	selp.f32	%f2271, 0fBF000000, %f2270, %p529;
	mul.f32 	%f2272, %f2271, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2273, %f2272;
	fma.rn.f32 	%f2275, %f2273, %f1769, %f2271;
	fma.rn.f32 	%f2277, %f2273, %f1771, %f2275;
	mul.f32 	%f2278, %f2277, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2279, %f2278;
	add.f32 	%f2280, %f2273, 0f00000000;
	ex2.approx.f32 	%f2281, %f2280;
	mul.f32 	%f2282, %f2279, %f2281;
	setp.lt.f32	%p586, %f2271, 0fC2D20000;
	selp.f32	%f2283, 0f00000000, %f2282, %p586;
	setp.gt.f32	%p587, %f2271, 0f42D20000;
	selp.f32	%f494, 0f7F800000, %f2283, %p587;
	// inline asm
	rcp.approx.ftz.f32 %f2268,%f1952;
	// inline asm
	mul.f32 	%f2284, %f2268, %f450;
	mul.f32 	%f2285, %f2284, %f2284;
	fma.rn.f32 	%f2288, %f1727, %f2285, %f1726;
	fma.rn.f32 	%f2290, %f2288, %f2285, %f1729;
	mul.rn.f32 	%f2291, %f2290, %f2285;
	mul.rn.f32 	%f2292, %f2291, %f2284;
	sub.f32 	%f2293, %f448, %f2284;
	neg.f32 	%f2294, %f2284;
	add.f32 	%f2295, %f2293, %f2293;
	fma.rn.f32 	%f2296, %f2294, %f448, %f2295;
	mul.rn.f32 	%f2297, %f2268, %f2296;
	add.f32 	%f2298, %f2292, %f2284;
	sub.f32 	%f2299, %f2284, %f2298;
	add.f32 	%f2300, %f2292, %f2299;
	add.f32 	%f2301, %f2297, %f2300;
	add.f32 	%f2302, %f2298, %f2301;
	sub.f32 	%f2303, %f2298, %f2302;
	add.f32 	%f2304, %f2301, %f2303;
	add.f32 	%f2305, %f451, %f2302;
	sub.f32 	%f2306, %f451, %f2305;
	add.f32 	%f2307, %f2302, %f2306;
	add.f32 	%f2308, %f2304, %f2307;
	add.f32 	%f2309, %f452, %f2308;
	add.f32 	%f2310, %f2305, %f2309;
	sub.f32 	%f2311, %f2305, %f2310;
	add.f32 	%f2312, %f2309, %f2311;
	mul.rn.f32 	%f2314, %f1553, %f2310;
	neg.f32 	%f2315, %f2314;
	fma.rn.f32 	%f2316, %f1553, %f2310, %f2315;
	fma.rn.f32 	%f2317, %f1553, %f2312, %f2316;
	fma.rn.f32 	%f2319, %f1758, %f2310, %f2317;
	add.rn.f32 	%f2320, %f2314, %f2319;
	neg.f32 	%f2321, %f2320;
	add.rn.f32 	%f2322, %f2314, %f2321;
	add.rn.f32 	%f2323, %f2322, %f2319;
	mov.b32 	 %r645, %f2320;
	setp.eq.s32	%p588, %r645, 1118925336;
	add.s32 	%r646, %r645, -1;
	mov.b32 	 %f2324, %r646;
	add.f32 	%f2325, %f2323, 0f37000000;
	selp.f32	%f2326, %f2324, %f2320, %p588;
	selp.f32	%f495, %f2325, %f2323, %p588;
	mul.f32 	%f2327, %f2326, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2328, %f2327;
	fma.rn.f32 	%f2329, %f2328, %f1769, %f2326;
	fma.rn.f32 	%f2330, %f2328, %f1771, %f2329;
	mul.f32 	%f2331, %f2330, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2332, %f2331;
	add.f32 	%f2333, %f2328, 0f00000000;
	ex2.approx.f32 	%f2334, %f2333;
	mul.f32 	%f2335, %f2332, %f2334;
	setp.lt.f32	%p589, %f2326, 0fC2D20000;
	selp.f32	%f2336, 0f00000000, %f2335, %p589;
	setp.gt.f32	%p590, %f2326, 0f42D20000;
	selp.f32	%f2992, 0f7F800000, %f2336, %p590;
	setp.eq.f32	%p591, %f2992, 0f7F800000;
	@%p591 bra 	BB7_426;

	fma.rn.f32 	%f2992, %f2992, %f495, %f2992;

BB7_426:
	mov.b32 	 %r647, %f2992;
	xor.b32  	%r648, %r647, -2147483648;
	mov.b32 	 %f2337, %r648;
	selp.f32	%f2994, %f2337, %f2992, %p35;
	@%p540 bra 	BB7_429;
	bra.uni 	BB7_427;

BB7_429:
	add.f32 	%f2340, %f446, %f446;
	selp.f32	%f2994, %f2340, 0f00000000, %p475;
	bra.uni 	BB7_430;

BB7_427:
	setp.geu.f32	%p593, %f446, 0f00000000;
	@%p593 bra 	BB7_430;

	cvt.rzi.f32.f32	%f2339, %f1553;
	setp.neu.f32	%p594, %f2339, 0f40000000;
	selp.f32	%f2994, 0f7FFFFFFF, %f2994, %p594;

BB7_430:
	@%p544 bra 	BB7_435;

	setp.gtu.f32	%p597, %f447, 0f7F800000;
	@%p597 bra 	BB7_434;
	bra.uni 	BB7_432;

BB7_434:
	add.f32 	%f2994, %f446, 0f40000000;
	bra.uni 	BB7_435;

BB7_432:
	setp.neu.f32	%p598, %f447, 0f7F800000;
	@%p598 bra 	BB7_435;

	selp.f32	%f2994, 0fFF800000, 0f7F800000, %p35;

BB7_435:
	mul.f32 	%f2341, %f2994, 0fBF000000;
	selp.f32	%f2342, 0fBF000000, %f2341, %p547;
	mul.f32 	%f2343, %f2342, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2344, %f2343;
	fma.rn.f32 	%f2346, %f2344, %f1769, %f2342;
	fma.rn.f32 	%f2348, %f2344, %f1771, %f2346;
	mul.f32 	%f2349, %f2348, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2350, %f2349;
	add.f32 	%f2351, %f2344, 0f00000000;
	ex2.approx.f32 	%f2352, %f2351;
	mul.f32 	%f2353, %f2350, %f2352;
	setp.lt.f32	%p600, %f2342, 0fC2D20000;
	selp.f32	%f2354, 0f00000000, %f2353, %p600;
	setp.gt.f32	%p601, %f2342, 0f42D20000;
	selp.f32	%f2355, 0f7F800000, %f2354, %p601;
	mul.f32 	%f2356, %f394, %f2355;
	mul.f32 	%f2357, %f395, %f494;
	sub.f32 	%f2358, %f2357, %f2356;
	mul.f32 	%f2359, %f311, %f2358;
	mul.f32 	%f2360, %f392, %f2359;
	mul.f32 	%f2361, %f426, %f426;
	div.rn.f32 	%f2362, %f2361, %f407;
	add.f32 	%f2969, %f2362, %f2969;
	mul.f32 	%f2363, %f464, %f426;
	div.rn.f32 	%f2364, %f2363, %f407;
	add.f32 	%f2968, %f2364, %f2968;
	mul.f32 	%f2365, %f392, %f406;
	mul.f32 	%f2366, %f2365, %f426;
	div.rn.f32 	%f2367, %f2366, %f407;
	add.f32 	%f2967, %f2367, %f2967;
	div.rn.f32 	%f2368, %f426, %f407;
	add.f32 	%f2966, %f2368, %f2966;
	mul.f32 	%f2369, %f482, %f426;
	div.rn.f32 	%f2370, %f2369, %f407;
	add.f32 	%f2965, %f2370, %f2965;
	mul.f32 	%f2371, %f2360, %f426;
	div.rn.f32 	%f2372, %f2371, %f407;
	add.f32 	%f2964, %f2372, %f2964;
	mul.f32 	%f2373, %f464, %f464;
	div.rn.f32 	%f2374, %f2373, %f407;
	add.f32 	%f2963, %f2374, %f2963;
	mul.f32 	%f2375, %f2365, %f464;
	div.rn.f32 	%f2376, %f2375, %f407;
	add.f32 	%f2962, %f2376, %f2962;
	div.rn.f32 	%f2377, %f464, %f407;
	add.f32 	%f2961, %f2377, %f2961;
	mul.f32 	%f2378, %f482, %f464;
	div.rn.f32 	%f2379, %f2378, %f407;
	add.f32 	%f2960, %f2379, %f2960;
	mul.f32 	%f2380, %f2360, %f464;
	div.rn.f32 	%f2381, %f2380, %f407;
	add.f32 	%f2959, %f2381, %f2959;
	mul.f32 	%f2382, %f2365, %f2365;
	div.rn.f32 	%f2383, %f2382, %f407;
	add.f32 	%f2958, %f2383, %f2958;
	div.rn.f32 	%f2384, %f2365, %f407;
	add.f32 	%f2957, %f2384, %f2957;
	mul.f32 	%f2385, %f482, %f2365;
	div.rn.f32 	%f2386, %f2385, %f407;
	add.f32 	%f2956, %f2386, %f2956;
	mul.f32 	%f2387, %f2360, %f2365;
	div.rn.f32 	%f2388, %f2387, %f407;
	add.f32 	%f2955, %f2388, %f2955;
	rcp.rn.f32 	%f2389, %f407;
	add.f32 	%f2954, %f2389, %f2954;
	div.rn.f32 	%f2390, %f482, %f407;
	add.f32 	%f2953, %f2390, %f2953;
	div.rn.f32 	%f2391, %f2360, %f407;
	add.f32 	%f2952, %f2391, %f2952;
	mul.f32 	%f2392, %f482, %f482;
	div.rn.f32 	%f2393, %f2392, %f407;
	add.f32 	%f2951, %f2393, %f2951;
	mul.f32 	%f2394, %f2360, %f482;
	div.rn.f32 	%f2395, %f2394, %f407;
	add.f32 	%f2950, %f2395, %f2950;
	mul.f32 	%f2396, %f2360, %f2360;
	div.rn.f32 	%f2397, %f2396, %f407;
	add.f32 	%f2949, %f2397, %f2949;
	add.f32 	%f527, %f2940, %f407;
	setp.leu.f32	%p602, %f527, 0f00000000;
	@%p602 bra 	BB7_444;

	add.f32 	%f528, %f2940, %f408;
	setp.gt.f32	%p603, %f528, 0f00000000;
	@%p603 bra 	BB7_438;
	bra.uni 	BB7_437;

BB7_438:
	setp.lt.f32	%p604, %f527, 0f00800000;
	mul.f32 	%f2399, %f527, 0f4B000000;
	selp.f32	%f530, %f2399, %f527, %p604;
	selp.f32	%f2400, 0fC1B80000, 0f00000000, %p604;
	mov.b32 	 %r649, %f530;
	add.s32 	%r650, %r649, -1059760811;
	and.b32  	%r651, %r650, -8388608;
	sub.s32 	%r652, %r649, %r651;
	mov.b32 	 %f2401, %r652;
	cvt.rn.f32.s32	%f2402, %r651;
	mov.f32 	%f2403, 0f34000000;
	fma.rn.f32 	%f2404, %f2402, %f2403, %f2400;
	add.f32 	%f2405, %f2401, 0fBF800000;
	mov.f32 	%f2406, 0f3E1039F6;
	mov.f32 	%f2407, 0fBE055027;
	fma.rn.f32 	%f2408, %f2407, %f2405, %f2406;
	mov.f32 	%f2409, 0fBDF8CDCC;
	fma.rn.f32 	%f2410, %f2408, %f2405, %f2409;
	mov.f32 	%f2411, 0f3E0F2955;
	fma.rn.f32 	%f2412, %f2410, %f2405, %f2411;
	mov.f32 	%f2413, 0fBE2AD8B9;
	fma.rn.f32 	%f2414, %f2412, %f2405, %f2413;
	mov.f32 	%f2415, 0f3E4CED0B;
	fma.rn.f32 	%f2416, %f2414, %f2405, %f2415;
	mov.f32 	%f2417, 0fBE7FFF22;
	fma.rn.f32 	%f2418, %f2416, %f2405, %f2417;
	mov.f32 	%f2419, 0f3EAAAA78;
	fma.rn.f32 	%f2420, %f2418, %f2405, %f2419;
	mov.f32 	%f2421, 0fBF000000;
	fma.rn.f32 	%f2422, %f2420, %f2405, %f2421;
	mul.f32 	%f2423, %f2405, %f2422;
	fma.rn.f32 	%f2424, %f2423, %f2405, %f2405;
	mov.f32 	%f2425, 0f3F317218;
	fma.rn.f32 	%f2995, %f2404, %f2425, %f2424;
	setp.lt.u32	%p605, %r649, 2139095040;
	@%p605 bra 	BB7_440;

	mov.f32 	%f2426, 0f7F800000;
	fma.rn.f32 	%f2995, %f530, %f2426, %f2426;

BB7_440:
	setp.eq.f32	%p606, %f530, 0f00000000;
	selp.f32	%f2427, 0fFF800000, %f2995, %p606;
	mul.f32 	%f2428, %f528, %f2427;
	sub.f32 	%f534, %f2428, %f407;
	mul.f32 	%f2429, %f528, 0f4B000000;
	setp.lt.f32	%p607, %f528, 0f00800000;
	selp.f32	%f535, %f2429, %f528, %p607;
	selp.f32	%f2430, 0fC1B80000, 0f00000000, %p607;
	mov.b32 	 %r653, %f535;
	add.s32 	%r654, %r653, -1059760811;
	and.b32  	%r655, %r654, -8388608;
	sub.s32 	%r656, %r653, %r655;
	mov.b32 	 %f2431, %r656;
	cvt.rn.f32.s32	%f2432, %r655;
	fma.rn.f32 	%f2434, %f2432, %f2403, %f2430;
	add.f32 	%f2435, %f2431, 0fBF800000;
	fma.rn.f32 	%f2438, %f2407, %f2435, %f2406;
	fma.rn.f32 	%f2440, %f2438, %f2435, %f2409;
	fma.rn.f32 	%f2442, %f2440, %f2435, %f2411;
	fma.rn.f32 	%f2444, %f2442, %f2435, %f2413;
	fma.rn.f32 	%f2446, %f2444, %f2435, %f2415;
	fma.rn.f32 	%f2448, %f2446, %f2435, %f2417;
	fma.rn.f32 	%f2450, %f2448, %f2435, %f2419;
	fma.rn.f32 	%f2452, %f2450, %f2435, %f2421;
	mul.f32 	%f2453, %f2435, %f2452;
	fma.rn.f32 	%f2454, %f2453, %f2435, %f2435;
	fma.rn.f32 	%f2996, %f2434, %f2425, %f2454;
	setp.lt.u32	%p608, %r653, 2139095040;
	@%p608 bra 	BB7_442;

	mov.f32 	%f2456, 0f7F800000;
	fma.rn.f32 	%f2996, %f535, %f2456, %f2456;

BB7_442:
	setp.eq.f32	%p609, %f535, 0f00000000;
	selp.f32	%f2457, 0fFF800000, %f2996, %p609;
	mul.f32 	%f2458, %f528, %f2457;
	sub.f32 	%f2459, %f534, %f2458;
	add.f32 	%f2997, %f408, %f2459;
	bra.uni 	BB7_443;

BB7_437:
	neg.f32 	%f2398, %f407;
	sub.f32 	%f2997, %f2398, %f2940;

BB7_443:
	add.f32 	%f2970, %f2970, %f2997;

BB7_444:
	add.s32 	%r722, %r722, 1;
	setp.lt.s32	%p610, %r722, %r124;
	@%p610 bra 	BB7_363;

	st.local.v4.f32 	[%rd2], {%f2969, %f2968, %f2967, %f2966};
	st.local.v4.f32 	[%rd2+16], {%f2965, %f2964, %f2968, %f2963};
	st.local.v4.f32 	[%rd2+32], {%f2962, %f2961, %f2960, %f2959};
	st.local.v4.f32 	[%rd2+48], {%f2967, %f2962, %f2958, %f2957};
	st.local.v4.f32 	[%rd2+64], {%f2956, %f2955, %f2966, %f2961};
	st.local.v4.f32 	[%rd2+96], {%f2965, %f2960, %f2956, %f2953};
	st.local.v4.f32 	[%rd2+80], {%f2957, %f2954, %f2953, %f2952};
	st.local.v4.f32 	[%rd2+112], {%f2951, %f2950, %f2964, %f2959};
	st.local.v4.f32 	[%rd2+128], {%f2955, %f2952, %f2950, %f2949};
	add.s32 	%r721, %r721, 1;
	setp.lt.s32	%p611, %r721, %r124;
	@%p611 bra 	BB7_362;

BB7_446:
	ld.local.v4.f32 	{%f2461, %f2462, %f2463, %f2464}, [%rd2];
	rcp.rn.f32 	%f544, %f2461;
	mul.f32 	%f545, %f544, %f2462;
	st.local.f32 	[%rd2+4], %f545;
	mul.f32 	%f546, %f544, %f2463;
	mul.f32 	%f547, %f544, %f2464;
	st.local.v2.f32 	[%rd2+8], {%f546, %f547};
	ld.local.v4.f32 	{%f2469, %f2470, %f2471, %f2472}, [%rd2+16];
	mul.f32 	%f548, %f544, %f2469;
	mul.f32 	%f549, %f544, %f2470;
	st.local.v2.f32 	[%rd2+16], {%f548, %f549};
	ld.local.f32 	%f2477, [%rd2+4];
	fma.rn.f32 	%f2478, %f2477, %f2471, 0f00000000;
	sub.f32 	%f2479, %f2472, %f2478;
	ld.local.f32 	%f550, [%rd2+24];
	st.local.f32 	[%rd2+28], %f2479;
	fma.rn.f32 	%f2480, %f546, %f550, 0f00000000;
	rcp.rn.f32 	%f551, %f2479;
	ld.local.v4.f32 	{%f2481, %f2482, %f2483, %f2484}, [%rd2+32];
	sub.f32 	%f2489, %f2481, %f2480;
	mul.f32 	%f552, %f551, %f2489;
	fma.rn.f32 	%f2490, %f547, %f550, 0f00000000;
	sub.f32 	%f2491, %f2482, %f2490;
	mul.f32 	%f553, %f551, %f2491;
	fma.rn.f32 	%f2492, %f548, %f550, 0f00000000;
	sub.f32 	%f2493, %f2483, %f2492;
	mul.f32 	%f554, %f551, %f2493;
	fma.rn.f32 	%f2494, %f549, %f550, 0f00000000;
	sub.f32 	%f2495, %f2484, %f2494;
	mul.f32 	%f555, %f551, %f2495;
	st.local.v4.f32 	[%rd2+32], {%f552, %f553, %f554, %f555};
	ld.local.v2.f32 	{%f2496, %f2497}, [%rd2+48];
	ld.local.f32 	%f2500, [%rd2+4];
	fma.rn.f32 	%f2501, %f2500, %f2496, 0f00000000;
	sub.f32 	%f556, %f2497, %f2501;
	st.local.f32 	[%rd2+52], %f556;
	add.s64 	%rd146, %rd2, 48;
	add.s64 	%rd145, %rd2, 8;
	mov.u32 	%r723, -1;

BB7_447:
	ld.local.f32 	%f2502, [%rd146];
	ld.local.f32 	%f2503, [%rd145];
	fma.rn.f32 	%f3000, %f2503, %f2502, %f3000;
	add.s64 	%rd146, %rd146, 4;
	add.s64 	%rd145, %rd145, 24;
	add.s32 	%r723, %r723, 1;
	setp.lt.s32	%p612, %r723, 1;
	@%p612 bra 	BB7_447;

	add.s64 	%rd21, %rd2, 4;
	ld.local.v4.f32 	{%f2505, %f2506, %f2507, %f2508}, [%rd2+48];
	fma.rn.f32 	%f2509, %f547, %f2505, 0f00000000;
	fma.rn.f32 	%f2510, %f553, %f556, %f2509;
	sub.f32 	%f2512, %f2507, %f3000;
	rcp.rn.f32 	%f560, %f2512;
	sub.f32 	%f2514, %f2508, %f2510;
	mul.f32 	%f561, %f560, %f2514;
	ld.local.f32 	%f2515, [%rd2+4];
	st.local.v2.f32 	[%rd2+56], {%f2512, %f561};
	fma.rn.f32 	%f2516, %f548, %f2505, 0f00000000;
	fma.rn.f32 	%f2517, %f554, %f556, %f2516;
	ld.local.v4.f32 	{%f2518, %f2519, %f2520, %f2521}, [%rd2+64];
	sub.f32 	%f2526, %f2518, %f2517;
	mul.f32 	%f562, %f560, %f2526;
	fma.rn.f32 	%f2527, %f549, %f2505, 0f00000000;
	fma.rn.f32 	%f2528, %f555, %f556, %f2527;
	sub.f32 	%f2529, %f2519, %f2528;
	mul.f32 	%f563, %f560, %f2529;
	st.local.v2.f32 	[%rd2+64], {%f562, %f563};
	fma.rn.f32 	%f2530, %f2515, %f2520, 0f00000000;
	sub.f32 	%f564, %f2521, %f2530;
	st.local.f32 	[%rd2+76], %f564;
	add.s64 	%rd148, %rd2, 72;
	add.s64 	%rd147, %rd2, 8;
	mov.f32 	%f3001, 0f00000000;
	mov.u32 	%r724, -1;

BB7_449:
	ld.local.f32 	%f2531, [%rd148];
	ld.local.f32 	%f2532, [%rd147];
	fma.rn.f32 	%f3001, %f2532, %f2531, %f3001;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 24;
	add.s32 	%r724, %r724, 1;
	setp.lt.s32	%p613, %r724, 1;
	@%p613 bra 	BB7_449;

	ld.local.f32 	%f2534, [%rd2+80];
	sub.f32 	%f567, %f2534, %f3001;
	st.local.f32 	[%rd2+80], %f567;
	add.s64 	%rd150, %rd2, 72;
	add.s64 	%rd149, %rd2, 12;
	mov.f32 	%f3002, 0f00000000;
	mov.u32 	%r725, -1;

BB7_451:
	ld.local.f32 	%f2535, [%rd150];
	ld.local.f32 	%f2536, [%rd149];
	fma.rn.f32 	%f3002, %f2536, %f2535, %f3002;
	add.s64 	%rd150, %rd150, 4;
	add.s64 	%rd149, %rd149, 24;
	add.s32 	%r725, %r725, 1;
	setp.lt.s32	%p614, %r725, 2;
	@%p614 bra 	BB7_451;

	ld.local.v2.f32 	{%f2538, %f2539}, [%rd21+76];
	sub.f32 	%f2541, %f2539, %f3002;
	st.local.f32 	[%rd21+80], %f2541;
	ld.local.f32 	%f570, [%rd21+68];
	fma.rn.f32 	%f2542, %f548, %f570, 0f00000000;
	fma.rn.f32 	%f2543, %f554, %f564, %f2542;
	fma.rn.f32 	%f2544, %f562, %f567, %f2543;
	rcp.rn.f32 	%f571, %f2541;
	ld.local.v2.f32 	{%f2545, %f2546}, [%rd21+84];
	sub.f32 	%f2549, %f2545, %f2544;
	mul.f32 	%f572, %f571, %f2549;
	fma.rn.f32 	%f2550, %f549, %f570, 0f00000000;
	fma.rn.f32 	%f2551, %f555, %f564, %f2550;
	fma.rn.f32 	%f2552, %f563, %f567, %f2551;
	sub.f32 	%f2553, %f2546, %f2552;
	mul.f32 	%f573, %f571, %f2553;
	ld.local.f32 	%f2554, [%rd21];
	st.local.v2.f32 	[%rd21+84], {%f572, %f573};
	ld.local.v2.f32 	{%f2555, %f2556}, [%rd21+92];
	fma.rn.f32 	%f2559, %f2554, %f2555, 0f00000000;
	sub.f32 	%f574, %f2556, %f2559;
	st.local.f32 	[%rd21+96], %f574;
	add.s64 	%rd152, %rd2, 96;
	add.s64 	%rd151, %rd2, 8;
	mov.f32 	%f3003, 0f00000000;
	mov.u32 	%r726, -1;

BB7_453:
	ld.local.f32 	%f2560, [%rd152];
	ld.local.f32 	%f2561, [%rd151];
	fma.rn.f32 	%f3003, %f2561, %f2560, %f3003;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd151, %rd151, 24;
	add.s32 	%r726, %r726, 1;
	setp.lt.s32	%p615, %r726, 1;
	@%p615 bra 	BB7_453;

	ld.local.f32 	%f2563, [%rd2+104];
	sub.f32 	%f577, %f2563, %f3003;
	st.local.f32 	[%rd2+104], %f577;
	add.s64 	%rd154, %rd2, 96;
	add.s64 	%rd153, %rd2, 12;
	mov.f32 	%f3004, 0f00000000;
	mov.u32 	%r727, -1;

BB7_455:
	ld.local.f32 	%f2564, [%rd154];
	ld.local.f32 	%f2565, [%rd153];
	fma.rn.f32 	%f3004, %f2565, %f2564, %f3004;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd153, %rd153, 24;
	add.s32 	%r727, %r727, 1;
	setp.lt.s32	%p616, %r727, 2;
	@%p616 bra 	BB7_455;

	ld.local.f32 	%f2567, [%rd2+108];
	sub.f32 	%f580, %f2567, %f3004;
	st.local.f32 	[%rd2+108], %f580;
	add.s64 	%rd156, %rd2, 96;
	add.s64 	%rd155, %rd2, 16;
	mov.f32 	%f3005, 0f00000000;
	mov.u32 	%r728, -1;

BB7_457:
	ld.local.f32 	%f2568, [%rd156];
	ld.local.f32 	%f2569, [%rd155];
	fma.rn.f32 	%f3005, %f2569, %f2568, %f3005;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd155, %rd155, 24;
	add.s32 	%r728, %r728, 1;
	setp.lt.s32	%p617, %r728, 3;
	@%p617 bra 	BB7_457;

	ld.local.v4.f32 	{%f2571, %f2572, %f2573, %f2574}, [%rd21+108];
	ld.local.f32 	%f583, [%rd21+92];
	fma.rn.f32 	%f2579, %f549, %f583, 0f00000000;
	fma.rn.f32 	%f2580, %f555, %f574, %f2579;
	fma.rn.f32 	%f2581, %f563, %f577, %f2580;
	fma.rn.f32 	%f2582, %f573, %f580, %f2581;
	sub.f32 	%f2583, %f2571, %f3005;
	rcp.rn.f32 	%f584, %f2583;
	sub.f32 	%f2584, %f2572, %f2582;
	mul.f32 	%f585, %f584, %f2584;
	ld.local.f32 	%f2585, [%rd21];
	st.local.v2.f32 	[%rd21+108], {%f2583, %f585};
	fma.rn.f32 	%f2586, %f2585, %f2573, 0f00000000;
	sub.f32 	%f586, %f2574, %f2586;
	st.local.f32 	[%rd21+120], %f586;
	add.s64 	%rd158, %rd2, 120;
	add.s64 	%rd157, %rd2, 8;
	mov.f32 	%f3006, 0f00000000;
	mov.u32 	%r729, -1;

BB7_459:
	ld.local.f32 	%f2587, [%rd158];
	ld.local.f32 	%f2588, [%rd157];
	fma.rn.f32 	%f3006, %f2588, %f2587, %f3006;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd157, %rd157, 24;
	add.s32 	%r729, %r729, 1;
	setp.lt.s32	%p618, %r729, 1;
	@%p618 bra 	BB7_459;

	ld.local.f32 	%f2590, [%rd2+128];
	sub.f32 	%f589, %f2590, %f3006;
	st.local.f32 	[%rd2+128], %f589;
	add.s64 	%rd160, %rd2, 120;
	add.s64 	%rd159, %rd2, 12;
	mov.f32 	%f3007, 0f00000000;
	mov.u32 	%r730, -1;

BB7_461:
	ld.local.f32 	%f2591, [%rd160];
	ld.local.f32 	%f2592, [%rd159];
	fma.rn.f32 	%f3007, %f2592, %f2591, %f3007;
	add.s64 	%rd160, %rd160, 4;
	add.s64 	%rd159, %rd159, 24;
	add.s32 	%r730, %r730, 1;
	setp.lt.s32	%p619, %r730, 2;
	@%p619 bra 	BB7_461;

	ld.local.f32 	%f2594, [%rd2+132];
	sub.f32 	%f592, %f2594, %f3007;
	st.local.f32 	[%rd2+132], %f592;
	add.s64 	%rd162, %rd2, 120;
	add.s64 	%rd161, %rd2, 16;
	mov.f32 	%f3008, 0f00000000;
	mov.u32 	%r731, -1;

BB7_463:
	ld.local.f32 	%f2595, [%rd162];
	ld.local.f32 	%f2596, [%rd161];
	fma.rn.f32 	%f3008, %f2596, %f2595, %f3008;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 24;
	add.s32 	%r731, %r731, 1;
	setp.lt.s32	%p620, %r731, 3;
	@%p620 bra 	BB7_463;

	ld.local.f32 	%f2598, [%rd2+136];
	sub.f32 	%f595, %f2598, %f3008;
	st.local.f32 	[%rd2+136], %f595;
	add.s64 	%rd164, %rd2, 120;
	add.s64 	%rd163, %rd2, 20;
	mov.f32 	%f3009, 0f00000000;
	mov.u32 	%r732, -1;

BB7_465:
	ld.local.f32 	%f2599, [%rd164];
	ld.local.f32 	%f2600, [%rd163];
	fma.rn.f32 	%f3009, %f2600, %f2599, %f3009;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 24;
	add.s32 	%r732, %r732, 1;
	setp.lt.s32	%p621, %r732, 4;
	@%p621 bra 	BB7_465;

	ld.param.u64 	%rd142, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_9];
	ld.param.u64 	%rd141, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_8];
	ld.param.u32 	%r698, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	ld.param.u64 	%rd140, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_7];
	ld.local.f32 	%f2601, [%rd2+140];
	sub.f32 	%f2602, %f2601, %f3009;
	ld.local.f32 	%f2603, [%rd2+120];
	st.local.f32 	[%rd2+140], %f2602;
	add.f32 	%f2604, %f545, 0f00000000;
	mov.f32 	%f2605, 0f00000000;
	sub.f32 	%f2606, %f2605, %f2604;
	add.f32 	%f2607, %f546, 0f00000000;
	fma.rn.f32 	%f2608, %f552, %f2606, %f2607;
	sub.f32 	%f2609, %f2605, %f2608;
	add.f32 	%f2610, %f547, 0f00000000;
	fma.rn.f32 	%f2611, %f553, %f2606, %f2610;
	fma.rn.f32 	%f2612, %f561, %f2609, %f2611;
	sub.f32 	%f2613, %f2605, %f2612;
	add.f32 	%f2614, %f548, 0f00000000;
	fma.rn.f32 	%f2615, %f554, %f2606, %f2614;
	fma.rn.f32 	%f2616, %f562, %f2609, %f2615;
	fma.rn.f32 	%f2617, %f572, %f2613, %f2616;
	sub.f32 	%f2618, %f2605, %f2617;
	add.f32 	%f2619, %f549, 0f00000000;
	fma.rn.f32 	%f2620, %f555, %f2606, %f2619;
	fma.rn.f32 	%f2621, %f563, %f2609, %f2620;
	fma.rn.f32 	%f2622, %f573, %f2613, %f2621;
	fma.rn.f32 	%f2623, %f585, %f2618, %f2622;
	sub.f32 	%f2624, %f2605, %f2623;
	div.rn.f32 	%f2625, %f2624, %f2602;
	fma.rn.f32 	%f2626, %f595, %f2625, 0f00000000;
	sub.f32 	%f2627, %f2618, %f2626;
	mul.f32 	%f2628, %f584, %f2627;
	fma.rn.f32 	%f2629, %f580, %f2628, 0f00000000;
	fma.rn.f32 	%f2630, %f592, %f2625, %f2629;
	sub.f32 	%f2631, %f2613, %f2630;
	mul.f32 	%f2632, %f571, %f2631;
	fma.rn.f32 	%f2633, %f567, %f2632, 0f00000000;
	fma.rn.f32 	%f2634, %f577, %f2628, %f2633;
	fma.rn.f32 	%f2635, %f589, %f2625, %f2634;
	sub.f32 	%f2636, %f2609, %f2635;
	mul.f32 	%f2637, %f560, %f2636;
	fma.rn.f32 	%f2638, %f556, %f2637, 0f00000000;
	fma.rn.f32 	%f2639, %f564, %f2632, %f2638;
	fma.rn.f32 	%f2640, %f574, %f2628, %f2639;
	fma.rn.f32 	%f2641, %f586, %f2625, %f2640;
	sub.f32 	%f2642, %f2606, %f2641;
	mul.f32 	%f2643, %f551, %f2642;
	fma.rn.f32 	%f2644, %f550, %f2643, 0f00000000;
	fma.rn.f32 	%f2645, %f2505, %f2637, %f2644;
	fma.rn.f32 	%f2646, %f570, %f2632, %f2645;
	fma.rn.f32 	%f2647, %f583, %f2628, %f2646;
	fma.rn.f32 	%f2648, %f2603, %f2625, %f2647;
	mov.f32 	%f2649, 0f3F800000;
	sub.f32 	%f2650, %f2649, %f2648;
	mul.f32 	%f2651, %f544, %f2650;
	fma.rn.f32 	%f2652, %f545, 0f00000000, 0f00000000;
	sub.f32 	%f2653, %f2649, %f2652;
	fma.rn.f32 	%f2654, %f546, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2655, %f552, %f2653, %f2654;
	sub.f32 	%f2656, %f2605, %f2655;
	fma.rn.f32 	%f2657, %f547, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2658, %f553, %f2653, %f2657;
	fma.rn.f32 	%f2659, %f561, %f2656, %f2658;
	sub.f32 	%f2660, %f2605, %f2659;
	fma.rn.f32 	%f2661, %f548, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2662, %f554, %f2653, %f2661;
	fma.rn.f32 	%f2663, %f562, %f2656, %f2662;
	fma.rn.f32 	%f2664, %f572, %f2660, %f2663;
	sub.f32 	%f2665, %f2605, %f2664;
	fma.rn.f32 	%f2666, %f549, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2667, %f555, %f2653, %f2666;
	fma.rn.f32 	%f2668, %f563, %f2656, %f2667;
	fma.rn.f32 	%f2669, %f573, %f2660, %f2668;
	fma.rn.f32 	%f2670, %f585, %f2665, %f2669;
	sub.f32 	%f2671, %f2605, %f2670;
	div.rn.f32 	%f2672, %f2671, %f2602;
	fma.rn.f32 	%f2673, %f595, %f2672, 0f00000000;
	sub.f32 	%f2674, %f2665, %f2673;
	mul.f32 	%f2675, %f584, %f2674;
	fma.rn.f32 	%f2676, %f580, %f2675, 0f00000000;
	fma.rn.f32 	%f2677, %f592, %f2672, %f2676;
	sub.f32 	%f2678, %f2660, %f2677;
	mul.f32 	%f2679, %f571, %f2678;
	fma.rn.f32 	%f2680, %f567, %f2679, 0f00000000;
	fma.rn.f32 	%f2681, %f577, %f2675, %f2680;
	fma.rn.f32 	%f2682, %f589, %f2672, %f2681;
	sub.f32 	%f2683, %f2656, %f2682;
	mul.f32 	%f2684, %f560, %f2683;
	fma.rn.f32 	%f2685, %f556, %f2684, 0f00000000;
	fma.rn.f32 	%f2686, %f564, %f2679, %f2685;
	fma.rn.f32 	%f2687, %f574, %f2675, %f2686;
	fma.rn.f32 	%f2688, %f586, %f2672, %f2687;
	sub.f32 	%f2689, %f2653, %f2688;
	mul.f32 	%f2690, %f551, %f2689;
	sub.f32 	%f2691, %f2605, %f2652;
	fma.rn.f32 	%f2692, %f552, %f2691, %f2654;
	sub.f32 	%f2693, %f2649, %f2692;
	fma.rn.f32 	%f2694, %f553, %f2691, %f2657;
	fma.rn.f32 	%f2695, %f561, %f2693, %f2694;
	sub.f32 	%f2696, %f2605, %f2695;
	fma.rn.f32 	%f2697, %f554, %f2691, %f2661;
	fma.rn.f32 	%f2698, %f562, %f2693, %f2697;
	fma.rn.f32 	%f2699, %f572, %f2696, %f2698;
	sub.f32 	%f2700, %f2605, %f2699;
	fma.rn.f32 	%f2701, %f555, %f2691, %f2666;
	fma.rn.f32 	%f2702, %f563, %f2693, %f2701;
	fma.rn.f32 	%f2703, %f573, %f2696, %f2702;
	fma.rn.f32 	%f2704, %f585, %f2700, %f2703;
	sub.f32 	%f2705, %f2605, %f2704;
	div.rn.f32 	%f2706, %f2705, %f2602;
	fma.rn.f32 	%f2707, %f595, %f2706, 0f00000000;
	sub.f32 	%f2708, %f2700, %f2707;
	mul.f32 	%f2709, %f584, %f2708;
	fma.rn.f32 	%f2710, %f580, %f2709, 0f00000000;
	fma.rn.f32 	%f2711, %f592, %f2706, %f2710;
	sub.f32 	%f2712, %f2696, %f2711;
	mul.f32 	%f2713, %f571, %f2712;
	fma.rn.f32 	%f2714, %f567, %f2713, 0f00000000;
	fma.rn.f32 	%f2715, %f577, %f2709, %f2714;
	fma.rn.f32 	%f2716, %f589, %f2706, %f2715;
	sub.f32 	%f2717, %f2693, %f2716;
	mul.f32 	%f2718, %f560, %f2717;
	sub.f32 	%f2719, %f2605, %f2692;
	fma.rn.f32 	%f2720, %f561, %f2719, %f2694;
	sub.f32 	%f2721, %f2649, %f2720;
	fma.rn.f32 	%f2722, %f562, %f2719, %f2697;
	fma.rn.f32 	%f2723, %f572, %f2721, %f2722;
	sub.f32 	%f2724, %f2605, %f2723;
	fma.rn.f32 	%f2725, %f563, %f2719, %f2701;
	fma.rn.f32 	%f2726, %f573, %f2721, %f2725;
	fma.rn.f32 	%f2727, %f585, %f2724, %f2726;
	sub.f32 	%f2728, %f2605, %f2727;
	div.rn.f32 	%f2729, %f2728, %f2602;
	fma.rn.f32 	%f2730, %f595, %f2729, 0f00000000;
	sub.f32 	%f2731, %f2724, %f2730;
	mul.f32 	%f2732, %f584, %f2731;
	fma.rn.f32 	%f2733, %f580, %f2732, 0f00000000;
	fma.rn.f32 	%f2734, %f592, %f2729, %f2733;
	sub.f32 	%f2735, %f2721, %f2734;
	mul.f32 	%f2736, %f571, %f2735;
	sub.f32 	%f2737, %f2605, %f2720;
	fma.rn.f32 	%f2738, %f572, %f2737, %f2722;
	sub.f32 	%f2739, %f2649, %f2738;
	fma.rn.f32 	%f2740, %f573, %f2737, %f2725;
	fma.rn.f32 	%f2741, %f585, %f2739, %f2740;
	sub.f32 	%f2742, %f2605, %f2741;
	div.rn.f32 	%f2743, %f2742, %f2602;
	fma.rn.f32 	%f2744, %f595, %f2743, 0f00000000;
	sub.f32 	%f2745, %f2739, %f2744;
	mul.f32 	%f2746, %f584, %f2745;
	sub.f32 	%f2747, %f2605, %f2738;
	fma.rn.f32 	%f2748, %f585, %f2747, %f2740;
	sub.f32 	%f2749, %f2649, %f2748;
	div.rn.f32 	%f2750, %f2749, %f2602;
	cvta.to.global.u64 	%rd120, %rd140;
	mul.wide.s32 	%rd121, %r4, 4;
	add.s64 	%rd122, %rd120, %rd121;
	st.global.f32 	[%rd122], %f2946;
	shl.b32 	%r671, %r698, 2;
	cvt.s64.s32	%rd123, %r671;
	add.s64 	%rd124, %rd122, %rd123;
	st.global.f32 	[%rd124], %f2945;
	add.s64 	%rd125, %rd124, %rd123;
	st.global.f32 	[%rd125], %f2944;
	add.s64 	%rd126, %rd125, %rd123;
	st.global.f32 	[%rd126], %f2863;
	add.s64 	%rd127, %rd126, %rd123;
	st.global.f32 	[%rd127], %f2942;
	add.s64 	%rd128, %rd127, %rd123;
	st.global.f32 	[%rd128], %f2941;
	cvta.to.global.u64 	%rd129, %rd141;
	add.s64 	%rd130, %rd129, %rd121;
	st.global.f32 	[%rd130], %f2651;
	add.s64 	%rd131, %rd130, %rd123;
	st.global.f32 	[%rd131], %f2690;
	add.s64 	%rd132, %rd131, %rd123;
	st.global.f32 	[%rd132], %f2718;
	add.s64 	%rd133, %rd132, %rd123;
	st.global.f32 	[%rd133], %f2736;
	add.s64 	%rd134, %rd133, %rd123;
	st.global.f32 	[%rd134], %f2746;
	add.s64 	%rd135, %rd134, %rd123;
	st.global.f32 	[%rd135], %f2750;
	cvta.to.global.u64 	%rd136, %rd142;
	add.s64 	%rd137, %rd136, %rd121;
	st.global.f32 	[%rd137], %f2970;

BB7_467:
	ret;
}

	// .globl	_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i
.visible .entry _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i(
	.param .u64 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_0,
	.param .f32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_1,
	.param .u32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_2,
	.param .u32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_3,
	.param .u32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_4,
	.param .f32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_5,
	.param .f32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_6,
	.param .u64 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_7,
	.param .u64 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_8,
	.param .u64 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_9,
	.param .u64 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_10,
	.param .u32 _Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_11
)
{
	.local .align 16 .b8 	__local_depot8[192];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<403>;
	.reg .f32 	%f<2035>;
	.reg .b32 	%r<688>;
	.reg .f64 	%fd<408>;
	.reg .b64 	%rd<187>;


	mov.u64 	%SPL, __local_depot8;
	ld.param.u64 	%rd54, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_0];
	ld.param.f32 	%f449, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_1];
	ld.param.u32 	%r141, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_2];
	ld.param.u32 	%r142, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_3];
	ld.param.u32 	%r143, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_4];
	ld.param.f32 	%f450, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_5];
	ld.param.u32 	%r144, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_11];
	cvta.to.global.u64 	%rd1, %rd54;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 32;
	add.u64 	%rd4, %SPL, 64;
	add.u64 	%rd5, %SPL, 96;
	add.u64 	%rd6, %SPL, 128;
	add.u64 	%rd7, %SPL, 160;
	mov.f32 	%f1882, 0f00000000;
	st.local.v4.f32 	[%rd2], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd2+16], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd3], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd3+16], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd4], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd4+16], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd5], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd5+16], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd6], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd6+16], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd7], {%f1882, %f1882, %f1882, %f1882};
	st.local.v4.f32 	[%rd7+16], {%f1882, %f1882, %f1882, %f1882};
	mov.u32 	%r145, %ntid.x;
	mov.u32 	%r146, %ctaid.x;
	mov.u32 	%r147, %tid.x;
	mad.lo.s32 	%r148, %r145, %r146, %r147;
	mul.lo.s32 	%r149, %r141, %r141;
	mul.lo.s32 	%r1, %r148, %r149;
	setp.ge.s32	%p17, %r148, %r144;
	@%p17 bra 	BB8_366;

	setp.lt.s32	%p18, %r141, 1;
	mov.f32 	%f1883, %f1882;
	mov.f32 	%f1884, %f1882;
	@%p18 bra 	BB8_16;

	and.b32  	%r2, %r141, 3;
	shl.b32 	%r3, %r141, 2;
	mov.f32 	%f458, 0f00000000;
	mov.u32 	%r150, 0;
	mov.u32 	%r642, %r150;
	mov.f32 	%f1882, %f458;
	mov.f32 	%f1883, %f458;
	mov.f32 	%f1884, %f458;

BB8_3:
	cvt.rn.f32.s32	%f4, %r642;
	setp.eq.s32	%p19, %r2, 0;
	@%p19 bra 	BB8_4;

	setp.eq.s32	%p20, %r2, 1;
	@%p20 bra 	BB8_6;
	bra.uni 	BB8_7;

BB8_6:
	mov.u32 	%r644, %r150;
	bra.uni 	BB8_11;

BB8_4:
	mov.u32 	%r647, %r150;
	mov.f32 	%f1873, %f1882;
	mov.f32 	%f1874, %f1883;
	mov.f32 	%f1875, %f1884;
	mov.f32 	%f1882, %f458;
	mov.f32 	%f1883, %f458;
	mov.f32 	%f1884, %f458;
	bra.uni 	BB8_12;

BB8_7:
	setp.eq.s32	%p21, %r2, 2;
	@%p21 bra 	BB8_8;
	bra.uni 	BB8_9;

BB8_8:
	mov.u32 	%r643, %r150;
	bra.uni 	BB8_10;

BB8_9:
	add.s32 	%r155, %r642, %r1;
	mul.wide.s32 	%rd61, %r155, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.f32 	%f462, [%rd62];
	fma.rn.f32 	%f1884, %f4, %f462, %f1884;
	fma.rn.f32 	%f1883, %f462, 0f00000000, %f1883;
	add.f32 	%f1882, %f1882, %f462;
	mov.u32 	%r643, 1;

BB8_10:
	neg.s32 	%r156, %r643;
	and.b32  	%r157, %r156, %r141;
	add.s32 	%r158, %r157, %r642;
	add.s32 	%r159, %r158, %r1;
	mul.wide.s32 	%rd63, %r159, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.f32 	%f463, [%rd64];
	fma.rn.f32 	%f1884, %f4, %f463, %f1884;
	cvt.rn.f32.s32	%f464, %r643;
	fma.rn.f32 	%f1883, %f464, %f463, %f1883;
	add.f32 	%f1882, %f1882, %f463;
	add.s32 	%r644, %r643, 1;

BB8_11:
	mad.lo.s32 	%r160, %r644, %r141, %r642;
	add.s32 	%r161, %r160, %r1;
	mul.wide.s32 	%rd65, %r161, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.f32 	%f465, [%rd66];
	fma.rn.f32 	%f1875, %f4, %f465, %f1884;
	cvt.rn.f32.s32	%f466, %r644;
	fma.rn.f32 	%f1874, %f466, %f465, %f1883;
	add.f32 	%f1873, %f1882, %f465;
	add.s32 	%r647, %r644, 1;
	mov.f32 	%f1882, %f1873;
	mov.f32 	%f1883, %f1874;
	mov.f32 	%f1884, %f1875;

BB8_12:
	setp.lt.u32	%p22, %r141, 4;
	@%p22 bra 	BB8_15;

	mad.lo.s32 	%r646, %r141, %r647, %r642;
	mov.f32 	%f1882, %f1873;
	mov.f32 	%f1883, %f1874;
	mov.f32 	%f1884, %f1875;

BB8_14:
	add.s32 	%r162, %r646, %r1;
	mul.wide.s32 	%rd67, %r162, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.f32 	%f467, [%rd68];
	fma.rn.f32 	%f468, %f4, %f467, %f1884;
	cvt.rn.f32.s32	%f469, %r647;
	fma.rn.f32 	%f470, %f469, %f467, %f1883;
	add.f32 	%f471, %f1882, %f467;
	cvt.s64.s32	%rd69, %r3;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.f32 	%f472, [%rd70];
	fma.rn.f32 	%f473, %f4, %f472, %f468;
	add.s32 	%r163, %r647, 1;
	cvt.rn.f32.s32	%f474, %r163;
	fma.rn.f32 	%f475, %f474, %f472, %f470;
	add.f32 	%f476, %f471, %f472;
	add.s64 	%rd71, %rd70, %rd69;
	ld.global.f32 	%f477, [%rd71];
	fma.rn.f32 	%f478, %f4, %f477, %f473;
	add.s32 	%r164, %r647, 2;
	cvt.rn.f32.s32	%f479, %r164;
	fma.rn.f32 	%f480, %f479, %f477, %f475;
	add.f32 	%f481, %f476, %f477;
	add.s64 	%rd72, %rd71, %rd69;
	ld.global.f32 	%f482, [%rd72];
	fma.rn.f32 	%f1884, %f4, %f482, %f478;
	add.s32 	%r165, %r647, 3;
	cvt.rn.f32.s32	%f483, %r165;
	fma.rn.f32 	%f1883, %f483, %f482, %f480;
	add.f32 	%f1882, %f481, %f482;
	add.s32 	%r646, %r646, %r3;
	add.s32 	%r647, %r647, 4;
	setp.lt.s32	%p23, %r647, %r141;
	@%p23 bra 	BB8_14;

BB8_15:
	add.s32 	%r642, %r642, 1;
	setp.lt.s32	%p24, %r642, %r141;
	@%p24 bra 	BB8_3;

BB8_16:
	div.rn.f32 	%f1915, %f1884, %f1882;
	div.rn.f32 	%f1916, %f1883, %f1882;
	mov.f32 	%f485, 0f3F000000;
	div.rn.f32 	%f486, %f485, %f449;
	div.rn.f32 	%f40, %f486, %f449;
	mov.f32 	%f1889, 0f51BA43B7;
	@%p18 bra 	BB8_61;

	cvt.f64.f32	%fd1, %f40;
	mov.f32 	%f1889, 0f51BA43B7;
	mov.u32 	%r166, 0;
	mov.u32 	%r648, %r166;

BB8_18:
	mov.u32 	%r649, %r166;

BB8_19:
	mov.f32 	%f1892, 0f00000000;
	mov.f32 	%f1893, %f1892;
	mov.u32 	%r650, %r166;

BB8_20:
	sub.s32 	%r170, %r650, %r648;
	cvt.rn.f32.s32	%f45, %r170;
	cvt.f64.f32	%fd2, %f45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd2;
	}
	mov.f64 	%fd124, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd124;
	}
	bfe.u32 	%r171, %r21, 20, 11;
	add.s32 	%r172, %r171, -1012;
	mov.u64 	%rd73, 4611686018427387904;
	shl.b64 	%rd8, %rd73, %r172;
	setp.eq.s64	%p26, %rd8, -9223372036854775808;
	abs.f64 	%fd125, %fd2;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd125;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd124;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 150
	setp.lt.s32	%p27, %r20, 0;
	and.pred  	%p1, %p27, %p26;
	selp.b32	%r173, %r20, 0, %p26;
	setp.lt.s32	%p28, %r21, 0;
	or.b32  	%r174, %r173, 2146435072;
	selp.b32	%r22, %r174, %r173, %p28;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd4;
	}
	and.b32  	%r23, %r175, 2146435072;
	setp.gtu.f64	%p29, %fd125, 0d7FF0000000000000;
	and.b32  	%r24, %r21, 2147483647;
	setp.gt.f64	%p30, %fd125, 0d3FF0000000000000;
	selp.b32	%r176, 2146435072, 0, %p30;
	xor.b32  	%r177, %r176, 2146435072;
	selp.b32	%r178, %r177, %r176, %p28;
	setp.eq.f32	%p31, %f45, 0fBF800000;
	selp.b32	%r25, 1072693248, %r178, %p31;
	and.b32  	%r26, %r20, 2147483647;
	shr.s32 	%r179, %r21, 31;
	and.b32  	%r180, %r179, -2146435072;
	add.s32 	%r27, %r180, 2146435072;
	or.b32  	%r28, %r27, -2147483648;
	selp.b32	%r29, %r28, %r27, %p1;
	mul.lo.s32 	%r30, %r650, %r141;
	setp.ne.s32	%p32, %r23, 2146435072;
	or.pred  	%p2, %p32, %p29;
	mov.u32 	%r651, %r166;
	bra.uni 	BB8_21;

BB8_49:
	and.b32  	%r212, %r35, 2147483647;
	setp.ne.s32	%p59, %r212, 2146435072;
	@%p59 bra 	BB8_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r213, %temp}, %fd19;
	}
	setp.ne.s32	%p60, %r213, 0;
	mov.f64 	%fd386, %fd385;
	@%p60 bra 	BB8_54;

	selp.b32	%r214, %r28, %r27, %p3;
	mov.u32 	%r215, 0;
	mov.b64 	%fd386, {%r215, %r214};
	bra.uni 	BB8_54;

BB8_50:
	mov.f64 	%fd386, %fd385;
	bra.uni 	BB8_54;

BB8_21:
	mov.f64 	%fd381, %fd3;
	@!%p1 bra 	BB8_23;
	bra.uni 	BB8_22;

BB8_22:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd3;
	}
	xor.b32  	%r182, %r181, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r183, %temp}, %fd3;
	}
	mov.b64 	%fd381, {%r183, %r182};

BB8_23:
	setp.eq.f32	%p33, %f45, 0f00000000;
	@%p33 bra 	BB8_26;
	bra.uni 	BB8_24;

BB8_26:
	mov.u32 	%r184, 0;
	mov.b64 	%fd381, {%r184, %r22};
	bra.uni 	BB8_27;

BB8_24:
	setp.gt.s32	%p34, %r20, -1;
	@%p34 bra 	BB8_27;

	cvt.rzi.f64.f64	%fd127, %fd124;
	setp.neu.f64	%p35, %fd127, 0d4000000000000000;
	selp.f64	%fd381, 0dFFF8000000000000, %fd381, %p35;

BB8_27:
	selp.f64	%fd382, %fd381, %fd4, %p32;
	@%p2 bra 	BB8_35;

	setp.ne.s32	%p37, %r24, 2146435072;
	@%p37 bra 	BB8_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r185, %temp}, %fd124;
	}
	setp.eq.s32	%p38, %r185, 0;
	@%p38 bra 	BB8_34;
	bra.uni 	BB8_30;

BB8_34:
	mov.u32 	%r188, 0;
	mov.b64 	%fd382, {%r188, %r25};
	bra.uni 	BB8_35;

BB8_30:
	setp.ne.s32	%p39, %r26, 2146435072;
	@%p39 bra 	BB8_31;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r186, %temp}, %fd2;
	}
	setp.ne.s32	%p40, %r186, 0;
	mov.f64 	%fd382, %fd381;
	@%p40 bra 	BB8_35;

	mov.u32 	%r187, 0;
	mov.b64 	%fd382, {%r187, %r29};
	bra.uni 	BB8_35;

BB8_31:
	mov.f64 	%fd382, %fd381;

BB8_35:
	setp.eq.f32	%p41, %f45, 0f3F800000;
	selp.f64	%fd129, 0d3FF0000000000000, %fd382, %p41;
	mul.f64 	%fd14, %fd1, %fd129;
	neg.f64 	%fd130, %fd14;
	mov.f64 	%fd131, 0d4338000000000000;
	mov.f64 	%fd132, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd133, %fd130, %fd132, %fd131;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd133;
	}
	mov.f64 	%fd134, 0dC338000000000000;
	add.rn.f64 	%fd135, %fd133, %fd134;
	mov.f64 	%fd136, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd137, %fd135, %fd136, %fd130;
	mov.f64 	%fd138, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd139, %fd135, %fd138, %fd137;
	mov.f64 	%fd140, 0d3E928AF3FCA213EA;
	mov.f64 	%fd141, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd142, %fd141, %fd139, %fd140;
	mov.f64 	%fd143, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd144, %fd142, %fd139, %fd143;
	mov.f64 	%fd145, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd146, %fd144, %fd139, %fd145;
	mov.f64 	%fd147, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd148, %fd146, %fd139, %fd147;
	mov.f64 	%fd149, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd150, %fd148, %fd139, %fd149;
	mov.f64 	%fd151, 0d3F81111111122322;
	fma.rn.f64 	%fd152, %fd150, %fd139, %fd151;
	mov.f64 	%fd153, 0d3FA55555555502A1;
	fma.rn.f64 	%fd154, %fd152, %fd139, %fd153;
	mov.f64 	%fd155, 0d3FC5555555555511;
	fma.rn.f64 	%fd156, %fd154, %fd139, %fd155;
	mov.f64 	%fd157, 0d3FE000000000000B;
	fma.rn.f64 	%fd158, %fd156, %fd139, %fd157;
	mov.f64 	%fd159, 0d3FF0000000000000;
	fma.rn.f64 	%fd160, %fd158, %fd139, %fd159;
	fma.rn.f64 	%fd161, %fd160, %fd139, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd161;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd161;
	}
	shl.b32 	%r189, %r32, 20;
	add.s32 	%r190, %r34, %r189;
	mov.b64 	%fd383, {%r33, %r190};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd130;
	}
	mov.b32 	 %f490, %r191;
	abs.f32 	%f48, %f490;
	setp.lt.f32	%p42, %f48, 0f4086232B;
	@%p42 bra 	BB8_38;

	setp.gt.f64	%p43, %fd14, 0d8000000000000000;
	mov.f64 	%fd162, 0d7FF0000000000000;
	sub.f64 	%fd163, %fd162, %fd14;
	selp.f64	%fd383, 0d0000000000000000, %fd163, %p43;
	setp.geu.f32	%p44, %f48, 0f40874800;
	@%p44 bra 	BB8_38;

	shr.u32 	%r192, %r32, 31;
	add.s32 	%r193, %r32, %r192;
	shr.s32 	%r194, %r193, 1;
	shl.b32 	%r195, %r194, 20;
	add.s32 	%r196, %r195, %r34;
	mov.b64 	%fd164, {%r33, %r196};
	sub.s32 	%r197, %r32, %r194;
	shl.b32 	%r198, %r197, 20;
	add.s32 	%r199, %r198, 1072693248;
	mov.u32 	%r200, 0;
	mov.b64 	%fd165, {%r200, %r199};
	mul.f64 	%fd383, %fd164, %fd165;

BB8_38:
	sub.s32 	%r201, %r649, %r651;
	cvt.rn.f32.s32	%f49, %r201;
	cvt.f64.f32	%fd19, %f49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd124;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd385, [retval0+0];
	
	//{
	}// Callseq End 151
	setp.gt.s32	%p45, %r35, -1;
	setp.lt.s32	%p46, %r35, 0;
	setp.ne.s64	%p47, %rd8, -9223372036854775808;
	and.pred  	%p3, %p46, %p26;
	or.pred  	%p49, %p45, %p47;
	@%p49 bra 	BB8_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r202}, %fd385;
	}
	xor.b32  	%r203, %r202, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r204, %temp}, %fd385;
	}
	mov.b64 	%fd385, {%r204, %r203};

BB8_40:
	setp.eq.f32	%p50, %f49, 0f00000000;
	@%p50 bra 	BB8_43;
	bra.uni 	BB8_41;

BB8_43:
	mov.u32 	%r205, 0;
	selp.b32	%r206, %r35, 0, %p26;
	or.b32  	%r207, %r206, 2146435072;
	selp.b32	%r208, %r207, %r206, %p28;
	mov.b64 	%fd385, {%r205, %r208};
	bra.uni 	BB8_44;

BB8_41:
	@%p45 bra 	BB8_44;

	cvt.rzi.f64.f64	%fd168, %fd124;
	setp.neu.f64	%p52, %fd168, 0d4000000000000000;
	selp.f64	%fd385, 0dFFF8000000000000, %fd385, %p52;

BB8_44:
	add.f64 	%fd386, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r209}, %fd386;
	}
	and.b32  	%r210, %r209, 2146435072;
	setp.ne.s32	%p55, %r210, 2146435072;
	@%p55 bra 	BB8_45;

	setp.gtu.f64	%p56, %fd20, 0d7FF0000000000000;
	@%p56 bra 	BB8_54;

	setp.ne.s32	%p57, %r24, 2146435072;
	@%p57 bra 	BB8_49;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r211, %temp}, %fd124;
	}
	setp.eq.s32	%p58, %r211, 0;
	@%p58 bra 	BB8_53;
	bra.uni 	BB8_49;

BB8_53:
	mov.u32 	%r216, 0;
	setp.gt.f64	%p62, %fd20, 0d3FF0000000000000;
	selp.b32	%r217, 2146435072, 0, %p62;
	xor.b32  	%r218, %r217, 2146435072;
	selp.b32	%r219, %r218, %r217, %p28;
	setp.eq.f32	%p63, %f49, 0fBF800000;
	selp.b32	%r220, 1072693248, %r219, %p63;
	mov.b64 	%fd386, {%r216, %r220};
	bra.uni 	BB8_54;

BB8_45:
	mov.f64 	%fd386, %fd385;

BB8_54:
	mov.f64 	%fd372, 0d3FF0000000000000;
	mov.f64 	%fd371, 0d3FE000000000000B;
	mov.f64 	%fd370, 0d3FC5555555555511;
	mov.f64 	%fd369, 0d3FA55555555502A1;
	mov.f64 	%fd368, 0d3F81111111122322;
	mov.f64 	%fd367, 0d3F56C16C1852B7AF;
	mov.f64 	%fd366, 0d3F2A01A014761F65;
	mov.f64 	%fd365, 0d3EFA01997C89EB71;
	mov.f64 	%fd364, 0d3EC71DEE62401315;
	mov.f64 	%fd363, 0d3E928AF3FCA213EA;
	mov.f64 	%fd362, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd361, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd360, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd359, 0dC338000000000000;
	mov.f64 	%fd358, 0d4338000000000000;
	mov.f64 	%fd357, 0d3FF71547652B82FE;
	setp.eq.f32	%p64, %f49, 0f3F800000;
	selp.f64	%fd170, 0d3FF0000000000000, %fd386, %p64;
	mul.f64 	%fd31, %fd1, %fd170;
	neg.f64 	%fd171, %fd31;
	fma.rn.f64 	%fd174, %fd171, %fd357, %fd358;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd174;
	}
	add.rn.f64 	%fd176, %fd174, %fd359;
	fma.rn.f64 	%fd178, %fd176, %fd360, %fd171;
	fma.rn.f64 	%fd180, %fd176, %fd361, %fd178;
	fma.rn.f64 	%fd183, %fd362, %fd180, %fd363;
	fma.rn.f64 	%fd185, %fd183, %fd180, %fd364;
	fma.rn.f64 	%fd187, %fd185, %fd180, %fd365;
	fma.rn.f64 	%fd189, %fd187, %fd180, %fd366;
	fma.rn.f64 	%fd191, %fd189, %fd180, %fd367;
	fma.rn.f64 	%fd193, %fd191, %fd180, %fd368;
	fma.rn.f64 	%fd195, %fd193, %fd180, %fd369;
	fma.rn.f64 	%fd197, %fd195, %fd180, %fd370;
	fma.rn.f64 	%fd199, %fd197, %fd180, %fd371;
	fma.rn.f64 	%fd201, %fd199, %fd180, %fd372;
	fma.rn.f64 	%fd202, %fd201, %fd180, %fd372;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd202;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd202;
	}
	shl.b32 	%r221, %r36, 20;
	add.s32 	%r222, %r38, %r221;
	mov.b64 	%fd387, {%r37, %r222};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd171;
	}
	mov.b32 	 %f491, %r223;
	abs.f32 	%f50, %f491;
	setp.lt.f32	%p65, %f50, 0f4086232B;
	@%p65 bra 	BB8_57;

	setp.gt.f64	%p66, %fd31, 0d8000000000000000;
	mov.f64 	%fd203, 0d7FF0000000000000;
	sub.f64 	%fd204, %fd203, %fd31;
	selp.f64	%fd387, 0d0000000000000000, %fd204, %p66;
	setp.geu.f32	%p67, %f50, 0f40874800;
	@%p67 bra 	BB8_57;

	shr.u32 	%r224, %r36, 31;
	add.s32 	%r225, %r36, %r224;
	shr.s32 	%r226, %r225, 1;
	shl.b32 	%r227, %r226, 20;
	add.s32 	%r228, %r227, %r38;
	mov.b64 	%fd205, {%r37, %r228};
	sub.s32 	%r229, %r36, %r226;
	shl.b32 	%r230, %r229, 20;
	add.s32 	%r231, %r230, 1072693248;
	mov.u32 	%r232, 0;
	mov.b64 	%fd206, {%r232, %r231};
	mul.f64 	%fd387, %fd205, %fd206;

BB8_57:
	add.s32 	%r233, %r651, %r30;
	add.s32 	%r234, %r233, %r1;
	mul.wide.s32 	%rd74, %r234, 4;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.f32 	%f492, [%rd75];
	cvt.f64.f32	%fd207, %f492;
	mul.f64 	%fd208, %fd383, %fd387;
	cvt.f64.f32	%fd209, %f1893;
	fma.rn.f64 	%fd210, %fd208, %fd207, %fd209;
	cvt.f64.f32	%fd211, %f1892;
	add.f64 	%fd212, %fd211, %fd208;
	cvt.rn.f32.f64	%f1892, %fd212;
	cvt.rn.f32.f64	%f1893, %fd210;
	add.s32 	%r651, %r651, 1;
	setp.lt.s32	%p68, %r651, %r141;
	@%p68 bra 	BB8_21;

	add.s32 	%r650, %r650, 1;
	setp.lt.s32	%p69, %r650, %r141;
	@%p69 bra 	BB8_20;

	div.rn.f32 	%f493, %f1893, %f1892;
	min.f32 	%f1889, %f1889, %f493;
	add.s32 	%r649, %r649, 1;
	setp.lt.s32	%p70, %r649, %r141;
	@%p70 bra 	BB8_19;

	add.s32 	%r648, %r648, 1;
	setp.lt.s32	%p71, %r648, %r141;
	@%p71 bra 	BB8_18;

BB8_61:
	mov.f32 	%f496, 0f38D1B717;
	max.f32 	%f55, %f1889, %f496;
	setp.lt.s32	%p72, %r143, 1;
	mov.u32 	%r674, 0;
	mov.f32 	%f2027, 0f00000000;
	mov.f32 	%f2028, 0fBF800000;
	@%p72 bra 	BB8_334;

	mul.f32 	%f56, %f449, 0f3FC00000;
	add.s32 	%r238, %r141, -1;
	div.rn.f32 	%f499, %f450, 0fC0206C98;
	div.rn.f32 	%f58, %f499, %f449;
	cvt.f64.f32	%fd36, %f499;
	cvt.f64.f32	%fd37, %f449;
	add.f64 	%fd38, %fd37, 0d4008000000000000;
	mul.f32 	%f500, %f450, 0f3F000000;
	div.rn.f32 	%f501, %f500, 0f40490FD8;
	div.rn.f32 	%f502, %f501, %f449;
	div.rn.f32 	%f503, %f502, %f449;
	div.rn.f32 	%f59, %f503, 0f41200000;
	mov.u32 	%r674, 0;
	mov.u32 	%r652, 1;
	mov.f32 	%f2027, 0f00000000;
	mov.f32 	%f2028, 0fBF800000;
	bra.uni 	BB8_63;

BB8_90:
	setp.lt.s32	%p98, %r142, 1;
	@%p98 bra 	BB8_91;

	mov.u32 	%r659, 0;
	mov.f32 	%f335, %f55;

BB8_93:
	mov.u32 	%r660, 0;
	mov.f32 	%f1926, 0f00000000;
	mov.f32 	%f1927, %f1926;
	@%p18 bra 	BB8_132;

BB8_94:
	mov.u32 	%r661, 0;
	cvt.rn.f32.s32	%f125, %r660;
	bra.uni 	BB8_95;

BB8_124:
	and.b32  	%r306, %r61, 2147483647;
	setp.ne.s32	%p126, %r306, 2146435072;
	@%p126 bra 	BB8_125;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r307, %temp}, %fd39;
	}
	setp.ne.s32	%p127, %r307, 0;
	mov.f64 	%fd390, %fd389;
	@%p127 bra 	BB8_129;

	shr.s32 	%r308, %r62, 31;
	and.b32  	%r309, %r308, -2146435072;
	add.s32 	%r310, %r309, 2146435072;
	or.b32  	%r311, %r310, -2147483648;
	selp.b32	%r312, %r311, %r310, %p4;
	mov.u32 	%r313, 0;
	mov.b64 	%fd390, {%r313, %r312};
	bra.uni 	BB8_129;

BB8_125:
	mov.f64 	%fd390, %fd389;
	bra.uni 	BB8_129;

BB8_95:
	setp.lt.s32	%p100, %r43, 1;
	mov.f32 	%f1939, %f335;
	@%p100 bra 	BB8_110;

	sqrt.rn.f32 	%f130, %f40;
	cvt.rn.f32.s32	%f131, %r661;
	mov.u32 	%r662, 0;
	mov.u64 	%rd175, %rd2;
	mov.u64 	%rd176, %rd6;
	mov.u64 	%rd177, %rd3;
	mov.u64 	%rd178, %rd7;
	mov.f32 	%f1939, %f335;

BB8_97:
	ld.local.f32 	%f1915, [%rd175];
	st.local.f32 	[%rd176], %f1915;
	ld.local.f32 	%f1916, [%rd177];
	st.local.f32 	[%rd178], %f1916;
	sub.f32 	%f135, %f125, %f1915;
	add.f32 	%f652, %f135, 0f3F800000;
	mul.f32 	%f136, %f652, %f130;
	abs.f32 	%f137, %f136;
	setp.ltu.f32	%p101, %f137, 0f3F800000;
	@%p101 bra 	BB8_99;
	bra.uni 	BB8_98;

BB8_99:
	mul.f32 	%f671, %f136, %f136;
	mov.f32 	%f672, 0f3BA0C9F8;
	mov.f32 	%f673, 0fBA1268FB;
	fma.rn.f32 	%f674, %f673, %f671, %f672;
	mov.f32 	%f675, 0fBCDABFD4;
	fma.rn.f32 	%f676, %f674, %f671, %f675;
	mov.f32 	%f677, 0f3DE70331;
	fma.rn.f32 	%f678, %f676, %f671, %f677;
	mov.f32 	%f679, 0fBEC09330;
	fma.rn.f32 	%f680, %f678, %f671, %f679;
	mov.f32 	%f681, 0f3F906EBA;
	fma.rn.f32 	%f682, %f680, %f671, %f681;
	mul.f32 	%f1935, %f136, %f682;
	bra.uni 	BB8_100;

BB8_98:
	mov.f32 	%f653, 0f3A03BB71;
	mov.f32 	%f654, 0fB7B730FB;
	fma.rn.f32 	%f655, %f654, %f137, %f653;
	mov.f32 	%f656, 0fBBACA3B3;
	fma.rn.f32 	%f657, %f655, %f137, %f656;
	mov.f32 	%f658, 0f3D0A7445;
	fma.rn.f32 	%f659, %f657, %f137, %f658;
	mov.f32 	%f660, 0fBE1B3B75;
	fma.rn.f32 	%f661, %f659, %f137, %f660;
	mov.f32 	%f662, 0fBF6B385A;
	fma.rn.f32 	%f663, %f661, %f137, %f662;
	mov.f32 	%f664, 0fBFD0316E;
	fma.rn.f32 	%f665, %f663, %f137, %f664;
	mov.f32 	%f666, 0fBA031CCE;
	fma.rn.f32 	%f667, %f665, %f137, %f666;
	ex2.approx.ftz.f32 	%f668, %f667;
	mov.f32 	%f669, 0f3F800000;
	sub.f32 	%f670, %f669, %f668;
	mov.b32 	 %r271, %f670;
	setp.ltu.f32	%p102, %f137, 0f407AD445;
	selp.b32	%r272, %r271, 1065353216, %p102;
	mov.b32 	 %r273, %f136;
	and.b32  	%r274, %r273, -2147483648;
	or.b32  	%r275, %r272, %r274;
	mov.b32 	 %f1935, %r275;

BB8_100:
	mul.f32 	%f141, %f135, %f130;
	abs.f32 	%f142, %f141;
	setp.ltu.f32	%p103, %f142, 0f3F800000;
	@%p103 bra 	BB8_102;
	bra.uni 	BB8_101;

BB8_102:
	mul.f32 	%f701, %f141, %f141;
	mov.f32 	%f702, 0f3BA0C9F8;
	mov.f32 	%f703, 0fBA1268FB;
	fma.rn.f32 	%f704, %f703, %f701, %f702;
	mov.f32 	%f705, 0fBCDABFD4;
	fma.rn.f32 	%f706, %f704, %f701, %f705;
	mov.f32 	%f707, 0f3DE70331;
	fma.rn.f32 	%f708, %f706, %f701, %f707;
	mov.f32 	%f709, 0fBEC09330;
	fma.rn.f32 	%f710, %f708, %f701, %f709;
	mov.f32 	%f711, 0f3F906EBA;
	fma.rn.f32 	%f712, %f710, %f701, %f711;
	mul.f32 	%f1936, %f141, %f712;
	bra.uni 	BB8_103;

BB8_101:
	mov.f32 	%f683, 0f3A03BB71;
	mov.f32 	%f684, 0fB7B730FB;
	fma.rn.f32 	%f685, %f684, %f142, %f683;
	mov.f32 	%f686, 0fBBACA3B3;
	fma.rn.f32 	%f687, %f685, %f142, %f686;
	mov.f32 	%f688, 0f3D0A7445;
	fma.rn.f32 	%f689, %f687, %f142, %f688;
	mov.f32 	%f690, 0fBE1B3B75;
	fma.rn.f32 	%f691, %f689, %f142, %f690;
	mov.f32 	%f692, 0fBF6B385A;
	fma.rn.f32 	%f693, %f691, %f142, %f692;
	mov.f32 	%f694, 0fBFD0316E;
	fma.rn.f32 	%f695, %f693, %f142, %f694;
	mov.f32 	%f696, 0fBA031CCE;
	fma.rn.f32 	%f697, %f695, %f142, %f696;
	ex2.approx.ftz.f32 	%f698, %f697;
	mov.f32 	%f699, 0f3F800000;
	sub.f32 	%f700, %f699, %f698;
	mov.b32 	 %r276, %f700;
	setp.ltu.f32	%p104, %f142, 0f407AD445;
	selp.b32	%r277, %r276, 1065353216, %p104;
	mov.b32 	 %r278, %f141;
	and.b32  	%r279, %r278, -2147483648;
	or.b32  	%r280, %r277, %r279;
	mov.b32 	 %f1936, %r280;

BB8_103:
	sub.f32 	%f146, %f1935, %f1936;
	sub.f32 	%f147, %f131, %f1916;
	add.f32 	%f713, %f147, 0f3F800000;
	mul.f32 	%f148, %f713, %f130;
	abs.f32 	%f149, %f148;
	setp.ltu.f32	%p105, %f149, 0f3F800000;
	@%p105 bra 	BB8_105;
	bra.uni 	BB8_104;

BB8_105:
	mul.f32 	%f732, %f148, %f148;
	mov.f32 	%f733, 0f3BA0C9F8;
	mov.f32 	%f734, 0fBA1268FB;
	fma.rn.f32 	%f735, %f734, %f732, %f733;
	mov.f32 	%f736, 0fBCDABFD4;
	fma.rn.f32 	%f737, %f735, %f732, %f736;
	mov.f32 	%f738, 0f3DE70331;
	fma.rn.f32 	%f739, %f737, %f732, %f738;
	mov.f32 	%f740, 0fBEC09330;
	fma.rn.f32 	%f741, %f739, %f732, %f740;
	mov.f32 	%f742, 0f3F906EBA;
	fma.rn.f32 	%f743, %f741, %f732, %f742;
	mul.f32 	%f1937, %f148, %f743;
	bra.uni 	BB8_106;

BB8_104:
	mov.f32 	%f714, 0f3A03BB71;
	mov.f32 	%f715, 0fB7B730FB;
	fma.rn.f32 	%f716, %f715, %f149, %f714;
	mov.f32 	%f717, 0fBBACA3B3;
	fma.rn.f32 	%f718, %f716, %f149, %f717;
	mov.f32 	%f719, 0f3D0A7445;
	fma.rn.f32 	%f720, %f718, %f149, %f719;
	mov.f32 	%f721, 0fBE1B3B75;
	fma.rn.f32 	%f722, %f720, %f149, %f721;
	mov.f32 	%f723, 0fBF6B385A;
	fma.rn.f32 	%f724, %f722, %f149, %f723;
	mov.f32 	%f725, 0fBFD0316E;
	fma.rn.f32 	%f726, %f724, %f149, %f725;
	mov.f32 	%f727, 0fBA031CCE;
	fma.rn.f32 	%f728, %f726, %f149, %f727;
	ex2.approx.ftz.f32 	%f729, %f728;
	mov.f32 	%f730, 0f3F800000;
	sub.f32 	%f731, %f730, %f729;
	mov.b32 	 %r281, %f731;
	setp.ltu.f32	%p106, %f149, 0f407AD445;
	selp.b32	%r282, %r281, 1065353216, %p106;
	mov.b32 	 %r283, %f148;
	and.b32  	%r284, %r283, -2147483648;
	or.b32  	%r285, %r282, %r284;
	mov.b32 	 %f1937, %r285;

BB8_106:
	mul.f32 	%f153, %f147, %f130;
	abs.f32 	%f154, %f153;
	setp.ltu.f32	%p107, %f154, 0f3F800000;
	@%p107 bra 	BB8_108;
	bra.uni 	BB8_107;

BB8_108:
	mul.f32 	%f762, %f153, %f153;
	mov.f32 	%f763, 0f3BA0C9F8;
	mov.f32 	%f764, 0fBA1268FB;
	fma.rn.f32 	%f765, %f764, %f762, %f763;
	mov.f32 	%f766, 0fBCDABFD4;
	fma.rn.f32 	%f767, %f765, %f762, %f766;
	mov.f32 	%f768, 0f3DE70331;
	fma.rn.f32 	%f769, %f767, %f762, %f768;
	mov.f32 	%f770, 0fBEC09330;
	fma.rn.f32 	%f771, %f769, %f762, %f770;
	mov.f32 	%f772, 0f3F906EBA;
	fma.rn.f32 	%f773, %f771, %f762, %f772;
	mul.f32 	%f1938, %f153, %f773;
	bra.uni 	BB8_109;

BB8_107:
	mov.f32 	%f744, 0f3A03BB71;
	mov.f32 	%f745, 0fB7B730FB;
	fma.rn.f32 	%f746, %f745, %f154, %f744;
	mov.f32 	%f747, 0fBBACA3B3;
	fma.rn.f32 	%f748, %f746, %f154, %f747;
	mov.f32 	%f749, 0f3D0A7445;
	fma.rn.f32 	%f750, %f748, %f154, %f749;
	mov.f32 	%f751, 0fBE1B3B75;
	fma.rn.f32 	%f752, %f750, %f154, %f751;
	mov.f32 	%f753, 0fBF6B385A;
	fma.rn.f32 	%f754, %f752, %f154, %f753;
	mov.f32 	%f755, 0fBFD0316E;
	fma.rn.f32 	%f756, %f754, %f154, %f755;
	mov.f32 	%f757, 0fBA031CCE;
	fma.rn.f32 	%f758, %f756, %f154, %f757;
	ex2.approx.ftz.f32 	%f759, %f758;
	mov.f32 	%f760, 0f3F800000;
	sub.f32 	%f761, %f760, %f759;
	mov.b32 	 %r286, %f761;
	setp.ltu.f32	%p108, %f154, 0f407AD445;
	selp.b32	%r287, %r286, 1065353216, %p108;
	mov.b32 	 %r288, %f153;
	and.b32  	%r289, %r288, -2147483648;
	or.b32  	%r290, %r287, %r289;
	mov.b32 	 %f1938, %r290;

BB8_109:
	sub.f32 	%f774, %f1937, %f1938;
	mul.f32 	%f775, %f774, 0f3F000000;
	mul.f32 	%f776, %f146, 0f3F000000;
	mul.f32 	%f777, %f776, %f450;
	fma.rn.f32 	%f1939, %f777, %f775, %f1939;
	add.s64 	%rd178, %rd178, 4;
	add.s64 	%rd177, %rd177, 4;
	add.s64 	%rd176, %rd176, 4;
	add.s64 	%rd175, %rd175, 4;
	add.s32 	%r662, %r662, 1;
	setp.lt.s32	%p109, %r662, %r43;
	@%p109 bra 	BB8_97;

BB8_110:
	mad.lo.s32 	%r291, %r661, %r141, %r660;
	add.s32 	%r292, %r291, %r1;
	mul.wide.s32 	%rd79, %r292, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f162, [%rd80];
	mov.f32 	%f1943, 0f00000000;
	setp.leu.f32	%p110, %f1939, 0f3C23D70A;
	mov.f32 	%f1942, %f1943;
	@%p110 bra 	BB8_112;

	div.rn.f32 	%f779, %f162, %f1939;
	add.f32 	%f1942, %f779, 0fBF800000;

BB8_112:
	@%p110 bra 	BB8_130;

	cvt.f64.f32	%fd39, %f1939;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd39;
	}
	mov.f64 	%fd213, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd213;
	}
	bfe.u32 	%r293, %r62, 20, 11;
	add.s32 	%r294, %r293, -1012;
	mov.u64 	%rd81, 4611686018427387904;
	shl.b64 	%rd23, %rd81, %r294;
	setp.ne.s64	%p112, %rd23, -9223372036854775808;
	setp.eq.s64	%p113, %rd23, -9223372036854775808;
	abs.f64 	%fd40, %fd39;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd40;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd213;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd389, [retval0+0];
	
	//{
	}// Callseq End 152
	setp.gt.s32	%p114, %r61, -1;
	setp.lt.s32	%p115, %r61, 0;
	and.pred  	%p4, %p115, %p113;
	or.pred  	%p116, %p114, %p112;
	@%p116 bra 	BB8_115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r295}, %fd389;
	}
	xor.b32  	%r296, %r295, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r297, %temp}, %fd389;
	}
	mov.b64 	%fd389, {%r297, %r296};

BB8_115:
	setp.eq.f32	%p117, %f1939, 0f00000000;
	@%p117 bra 	BB8_118;
	bra.uni 	BB8_116;

BB8_118:
	selp.b32	%r298, %r61, 0, %p113;
	mov.u32 	%r299, 0;
	or.b32  	%r300, %r298, 2146435072;
	setp.lt.s32	%p121, %r62, 0;
	selp.b32	%r301, %r300, %r298, %p121;
	mov.b64 	%fd389, {%r299, %r301};
	bra.uni 	BB8_119;

BB8_116:
	@%p114 bra 	BB8_119;

	cvt.rzi.f64.f64	%fd215, %fd213;
	setp.neu.f64	%p119, %fd215, 0d4000000000000000;
	selp.f64	%fd389, 0dFFF8000000000000, %fd389, %p119;

BB8_119:
	add.f64 	%fd390, %fd39, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r302}, %fd390;
	}
	and.b32  	%r303, %r302, 2146435072;
	setp.ne.s32	%p122, %r303, 2146435072;
	@%p122 bra 	BB8_120;

	setp.gtu.f64	%p123, %fd40, 0d7FF0000000000000;
	@%p123 bra 	BB8_129;

	and.b32  	%r304, %r62, 2147483647;
	setp.ne.s32	%p124, %r304, 2146435072;
	@%p124 bra 	BB8_124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd213;
	}
	setp.eq.s32	%p125, %r305, 0;
	@%p125 bra 	BB8_128;
	bra.uni 	BB8_124;

BB8_128:
	setp.gt.f64	%p128, %fd40, 0d3FF0000000000000;
	selp.b32	%r314, 2146435072, 0, %p128;
	mov.u32 	%r315, 0;
	xor.b32  	%r316, %r314, 2146435072;
	setp.lt.s32	%p129, %r62, 0;
	selp.b32	%r317, %r316, %r314, %p129;
	setp.eq.f32	%p130, %f1939, 0fBF800000;
	selp.b32	%r318, 1072693248, %r317, %p130;
	mov.b64 	%fd390, {%r315, %r318};
	bra.uni 	BB8_129;

BB8_120:
	mov.f64 	%fd390, %fd389;

BB8_129:
	setp.eq.f32	%p131, %f1939, 0f3F800000;
	selp.f64	%fd217, 0d3FF0000000000000, %fd390, %p131;
	cvt.f64.f32	%fd218, %f162;
	div.rn.f64 	%fd219, %fd218, %fd217;
	cvt.rn.f32.f64	%f1943, %fd219;

BB8_130:
	mov.f32 	%f781, 0f47C35000;
	min.f32 	%f782, %f1943, %f781;
	sub.f32 	%f1926, %f1926, %f782;
	min.f32 	%f783, %f1942, %f781;
	add.f32 	%f1927, %f1927, %f783;
	add.s32 	%r661, %r661, 1;
	setp.lt.s32	%p132, %r661, %r141;
	@%p132 bra 	BB8_95;

	add.s32 	%r660, %r660, 1;
	setp.lt.s32	%p133, %r660, %r141;
	@%p133 bra 	BB8_94;

BB8_132:
	cvt.rn.f32.s32	%f1797, %r43;
	div.rn.f32 	%f784, %f1927, %f1926;
	mov.f32 	%f785, 0fBF800000;
	max.f32 	%f786, %f784, %f785;
	mov.f32 	%f787, 0f3F800000;
	min.f32 	%f788, %f786, %f787;
	div.rn.f32 	%f789, %f788, %f1797;
	fma.rn.f32 	%f790, %f789, 0fBF000000, %f335;
	mov.f32 	%f791, 0f3A83126F;
	max.f32 	%f335, %f790, %f791;
	mov.u32 	%r663, 0;
	setp.lt.s32	%p134, %r43, 1;
	@%p134 bra 	BB8_261;

BB8_133:
	mov.f32 	%f1950, 0f00000000;
	mov.f32 	%f1951, %f1950;
	mov.f32 	%f1952, %f1950;
	mov.f32 	%f1953, %f1950;
	@%p18 bra 	BB8_260;

	mov.f32 	%f1950, 0f00000000;
	mov.u32 	%r664, 0;
	mov.f32 	%f1951, %f1950;
	mov.f32 	%f1952, %f1950;
	mov.f32 	%f1953, %f1950;

BB8_135:
	mul.wide.s32 	%rd172, %r663, 4;
	mov.u32 	%r665, 0;
	mov.f32 	%f1798, 0f3F800000;
	add.s64 	%rd171, %rd6, %rd172;
	add.s64 	%rd170, %rd7, %rd172;
	ld.local.f32 	%f1916, [%rd170];
	cvt.rn.f32.s32	%f181, %r664;
	ld.local.f32 	%f1915, [%rd171];
	sub.f32 	%f183, %f181, %f1915;
	add.f32 	%f800, %f183, 0f3F800000;
	sqrt.rn.f32 	%f184, %f40;
	mul.f32 	%f185, %f800, %f184;
	abs.f32 	%f186, %f185;
	mul.f32 	%f187, %f185, %f185;
	mul.f32 	%f188, %f183, %f184;
	abs.f32 	%f189, %f188;
	add.f32 	%f801, %f181, 0f3F800000;
	sub.f32 	%f191, %f801, %f1915;
	div.rn.f32 	%f192, %f191, %f449;
	cvt.rzi.f32.f32	%f803, %f1798;
	add.f32 	%f804, %f803, %f803;
	mov.f32 	%f805, 0f40000000;
	sub.f32 	%f806, %f805, %f804;
	abs.f32 	%f193, %f806;
	setp.eq.f32	%p136, %f193, 0f3F800000;
	abs.f32 	%f194, %f192;
	setp.lt.f32	%p137, %f194, 0f00800000;
	mul.f32 	%f807, %f194, 0f4B800000;
	selp.f32	%f808, 0fC3170000, 0fC2FE0000, %p137;
	selp.f32	%f809, %f807, %f194, %p137;
	mov.b32 	 %r322, %f809;
	and.b32  	%r323, %r322, 8388607;
	or.b32  	%r324, %r323, 1065353216;
	mov.b32 	 %f810, %r324;
	shr.u32 	%r325, %r322, 23;
	cvt.rn.f32.u32	%f811, %r325;
	add.f32 	%f812, %f808, %f811;
	setp.gt.f32	%p138, %f810, 0f3FB504F3;
	mul.f32 	%f813, %f810, 0f3F000000;
	add.f32 	%f814, %f812, 0f3F800000;
	selp.f32	%f815, %f813, %f810, %p138;
	selp.f32	%f816, %f814, %f812, %p138;
	add.f32 	%f195, %f815, 0fBF800000;
	add.f32 	%f196, %f815, 0f3F800000;
	add.f32 	%f197, %f195, %f195;
	mov.f32 	%f817, 0f3F317200;
	mul.rn.f32 	%f198, %f816, %f817;
	mov.f32 	%f818, 0f35BFBE8E;
	mul.rn.f32 	%f199, %f816, %f818;
	setp.lt.f32	%p139, %f192, 0f00000000;
	and.pred  	%p5, %p139, %p136;
	add.f32 	%f819, %f192, %f192;
	selp.f32	%f200, %f819, 0f00000000, %p136;
	div.rn.f32 	%f203, %f183, %f449;
	abs.f32 	%f204, %f203;
	setp.lt.f32	%p140, %f204, 0f00800000;
	mul.f32 	%f821, %f204, 0f4B800000;
	selp.f32	%f822, 0fC3170000, 0fC2FE0000, %p140;
	selp.f32	%f823, %f821, %f204, %p140;
	mov.b32 	 %r326, %f823;
	and.b32  	%r327, %r326, 8388607;
	or.b32  	%r328, %r327, 1065353216;
	mov.b32 	 %f824, %r328;
	shr.u32 	%r329, %r326, 23;
	cvt.rn.f32.u32	%f825, %r329;
	add.f32 	%f826, %f822, %f825;
	setp.gt.f32	%p141, %f824, 0f3FB504F3;
	mul.f32 	%f827, %f824, 0f3F000000;
	add.f32 	%f828, %f826, 0f3F800000;
	selp.f32	%f829, %f827, %f824, %p141;
	selp.f32	%f830, %f828, %f826, %p141;
	add.f32 	%f205, %f829, 0fBF800000;
	add.f32 	%f206, %f829, 0f3F800000;
	add.f32 	%f207, %f205, %f205;
	mul.rn.f32 	%f208, %f830, %f817;
	mul.rn.f32 	%f209, %f830, %f818;
	setp.lt.f32	%p142, %f203, 0f00000000;
	and.pred  	%p6, %p142, %p136;
	add.f32 	%f831, %f203, %f203;
	selp.f32	%f210, %f831, 0f00000000, %p136;
	mov.f64 	%fd220, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd220;
	}
	bfe.u32 	%r331, %r330, 20, 11;
	add.s32 	%r332, %r331, -1012;
	mov.u64 	%rd83, 4613937818241073152;
	shl.b64 	%rd84, %rd83, %r332;
	setp.eq.s64	%p143, %rd84, -9223372036854775808;
	abs.f64 	%fd221, %fd37;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd221;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd220;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd51, [retval0+0];
	
	//{
	}// Callseq End 153
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd37;
	}
	setp.lt.s32	%p144, %r69, 0;
	and.pred  	%p7, %p144, %p143;
	selp.b32	%r333, %r69, 0, %p143;
	setp.lt.s32	%p145, %r330, 0;
	or.b32  	%r334, %r333, 2146435072;
	selp.b32	%r70, %r334, %r333, %p145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r335}, %fd38;
	}
	and.b32  	%r71, %r335, 2146435072;
	setp.gtu.f64	%p146, %fd221, 0d7FF0000000000000;
	setp.gt.f64	%p147, %fd221, 0d3FF0000000000000;
	selp.b32	%r336, 2146435072, 0, %p147;
	xor.b32  	%r337, %r336, 2146435072;
	selp.b32	%r338, %r337, %r336, %p145;
	setp.eq.f32	%p148, %f449, 0fBF800000;
	selp.b32	%r73, 1072693248, %r338, %p148;
	mov.f64 	%fd222, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd222;
	}
	bfe.u32 	%r343, %r76, 20, 11;
	add.s32 	%r344, %r343, -1012;
	mov.u64 	%rd85, 4611686018427387904;
	shl.b64 	%rd26, %rd85, %r344;
	and.b32  	%r77, %r76, 2147483647;
	shr.s32 	%r345, %r76, 31;
	and.b32  	%r346, %r345, -2146435072;
	add.s32 	%r78, %r346, 2146435072;
	or.b32  	%r79, %r78, -2147483648;
	mov.b32 	 %r348, %f185;
	and.b32  	%r81, %r348, -2147483648;
	setp.ne.s32	%p149, %r71, 2146435072;
	or.pred  	%p10, %p149, %p146;
	bra.uni 	BB8_136;

BB8_237:
	and.b32  	%r451, %r86, 2147483647;
	setp.ne.s32	%p272, %r451, 2146435072;
	@%p272 bra 	BB8_238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r452, %temp}, %fd75;
	}
	setp.ne.s32	%p273, %r452, 0;
	mov.f64 	%fd399, %fd398;
	@%p273 bra 	BB8_242;

	selp.b32	%r453, %r79, %r78, %p14;
	mov.u32 	%r454, 0;
	mov.b64 	%fd399, {%r454, %r453};
	bra.uni 	BB8_242;

BB8_253:
	and.b32  	%r470, %r87, 2147483647;
	setp.ne.s32	%p292, %r470, 2146435072;
	@%p292 bra 	BB8_254;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r471, %temp}, %fd89;
	}
	setp.ne.s32	%p293, %r471, 0;
	mov.f64 	%fd402, %fd401;
	@%p293 bra 	BB8_258;

	selp.b32	%r472, %r79, %r78, %p15;
	mov.u32 	%r473, 0;
	mov.b64 	%fd402, {%r473, %r472};
	bra.uni 	BB8_258;

BB8_164:
	and.b32  	%r382, %r85, 2147483647;
	setp.ne.s32	%p175, %r382, 2146435072;
	@%p175 bra 	BB8_165;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r383, %temp}, %fd52;
	}
	setp.ne.s32	%p176, %r383, 0;
	mov.f64 	%fd393, %fd392;
	@%p176 bra 	BB8_169;

	selp.b32	%r384, %r79, %r78, %p11;
	mov.u32 	%r385, 0;
	mov.b64 	%fd393, {%r385, %r384};
	bra.uni 	BB8_169;

BB8_238:
	mov.f64 	%fd399, %fd398;
	bra.uni 	BB8_242;

BB8_254:
	mov.f64 	%fd402, %fd401;
	bra.uni 	BB8_258;

BB8_165:
	mov.f64 	%fd393, %fd392;
	bra.uni 	BB8_169;

BB8_136:
	mov.u32 	%r666, 0;
	mad.lo.s32 	%r350, %r665, %r141, %r664;
	add.s32 	%r351, %r350, %r1;
	mul.wide.s32 	%rd86, %r351, 4;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.f32 	%f217, [%rd87];
	cvt.rn.f32.s32	%f218, %r665;
	mov.f32 	%f1954, %f335;

BB8_137:
	cvt.rn.f32.s32	%f1799, %r664;
	mul.wide.s32 	%rd88, %r666, 4;
	add.s64 	%rd89, %rd6, %rd88;
	add.s64 	%rd90, %rd7, %rd88;
	ld.local.f32 	%f220, [%rd90];
	ld.local.f32 	%f833, [%rd89];
	sub.f32 	%f221, %f1799, %f833;
	add.f32 	%f834, %f221, 0f3F800000;
	mul.f32 	%f222, %f834, %f184;
	abs.f32 	%f223, %f222;
	setp.ltu.f32	%p150, %f223, 0f3F800000;
	@%p150 bra 	BB8_139;
	bra.uni 	BB8_138;

BB8_139:
	mul.f32 	%f853, %f222, %f222;
	mov.f32 	%f854, 0f3BA0C9F8;
	mov.f32 	%f855, 0fBA1268FB;
	fma.rn.f32 	%f856, %f855, %f853, %f854;
	mov.f32 	%f857, 0fBCDABFD4;
	fma.rn.f32 	%f858, %f856, %f853, %f857;
	mov.f32 	%f859, 0f3DE70331;
	fma.rn.f32 	%f860, %f858, %f853, %f859;
	mov.f32 	%f861, 0fBEC09330;
	fma.rn.f32 	%f862, %f860, %f853, %f861;
	mov.f32 	%f863, 0f3F906EBA;
	fma.rn.f32 	%f864, %f862, %f853, %f863;
	mul.f32 	%f1955, %f222, %f864;
	bra.uni 	BB8_140;

BB8_138:
	mov.f32 	%f1800, 0f3F800000;
	mov.f32 	%f835, 0f3A03BB71;
	mov.f32 	%f836, 0fB7B730FB;
	fma.rn.f32 	%f837, %f836, %f223, %f835;
	mov.f32 	%f838, 0fBBACA3B3;
	fma.rn.f32 	%f839, %f837, %f223, %f838;
	mov.f32 	%f840, 0f3D0A7445;
	fma.rn.f32 	%f841, %f839, %f223, %f840;
	mov.f32 	%f842, 0fBE1B3B75;
	fma.rn.f32 	%f843, %f841, %f223, %f842;
	mov.f32 	%f844, 0fBF6B385A;
	fma.rn.f32 	%f845, %f843, %f223, %f844;
	mov.f32 	%f846, 0fBFD0316E;
	fma.rn.f32 	%f847, %f845, %f223, %f846;
	mov.f32 	%f848, 0fBA031CCE;
	fma.rn.f32 	%f849, %f847, %f223, %f848;
	ex2.approx.ftz.f32 	%f850, %f849;
	sub.f32 	%f852, %f1800, %f850;
	mov.b32 	 %r352, %f852;
	setp.ltu.f32	%p151, %f223, 0f407AD445;
	selp.b32	%r353, %r352, 1065353216, %p151;
	mov.b32 	 %r354, %f222;
	and.b32  	%r355, %r354, -2147483648;
	or.b32  	%r356, %r353, %r355;
	mov.b32 	 %f1955, %r356;

BB8_140:
	mul.f32 	%f227, %f221, %f184;
	abs.f32 	%f228, %f227;
	setp.ltu.f32	%p152, %f228, 0f3F800000;
	@%p152 bra 	BB8_142;
	bra.uni 	BB8_141;

BB8_142:
	mul.f32 	%f883, %f227, %f227;
	mov.f32 	%f884, 0f3BA0C9F8;
	mov.f32 	%f885, 0fBA1268FB;
	fma.rn.f32 	%f886, %f885, %f883, %f884;
	mov.f32 	%f887, 0fBCDABFD4;
	fma.rn.f32 	%f888, %f886, %f883, %f887;
	mov.f32 	%f889, 0f3DE70331;
	fma.rn.f32 	%f890, %f888, %f883, %f889;
	mov.f32 	%f891, 0fBEC09330;
	fma.rn.f32 	%f892, %f890, %f883, %f891;
	mov.f32 	%f893, 0f3F906EBA;
	fma.rn.f32 	%f894, %f892, %f883, %f893;
	mul.f32 	%f1956, %f227, %f894;
	bra.uni 	BB8_143;

BB8_141:
	mov.f32 	%f1801, 0f3F800000;
	mov.f32 	%f865, 0f3A03BB71;
	mov.f32 	%f866, 0fB7B730FB;
	fma.rn.f32 	%f867, %f866, %f228, %f865;
	mov.f32 	%f868, 0fBBACA3B3;
	fma.rn.f32 	%f869, %f867, %f228, %f868;
	mov.f32 	%f870, 0f3D0A7445;
	fma.rn.f32 	%f871, %f869, %f228, %f870;
	mov.f32 	%f872, 0fBE1B3B75;
	fma.rn.f32 	%f873, %f871, %f228, %f872;
	mov.f32 	%f874, 0fBF6B385A;
	fma.rn.f32 	%f875, %f873, %f228, %f874;
	mov.f32 	%f876, 0fBFD0316E;
	fma.rn.f32 	%f877, %f875, %f228, %f876;
	mov.f32 	%f878, 0fBA031CCE;
	fma.rn.f32 	%f879, %f877, %f228, %f878;
	ex2.approx.ftz.f32 	%f880, %f879;
	sub.f32 	%f882, %f1801, %f880;
	mov.b32 	 %r357, %f882;
	setp.ltu.f32	%p153, %f228, 0f407AD445;
	selp.b32	%r358, %r357, 1065353216, %p153;
	mov.b32 	 %r359, %f227;
	and.b32  	%r360, %r359, -2147483648;
	or.b32  	%r361, %r358, %r360;
	mov.b32 	 %f1956, %r361;

BB8_143:
	sub.f32 	%f232, %f1955, %f1956;
	sub.f32 	%f233, %f218, %f220;
	add.f32 	%f895, %f233, 0f3F800000;
	mul.f32 	%f234, %f895, %f184;
	abs.f32 	%f235, %f234;
	setp.ltu.f32	%p154, %f235, 0f3F800000;
	@%p154 bra 	BB8_145;
	bra.uni 	BB8_144;

BB8_145:
	mul.f32 	%f914, %f234, %f234;
	mov.f32 	%f915, 0f3BA0C9F8;
	mov.f32 	%f916, 0fBA1268FB;
	fma.rn.f32 	%f917, %f916, %f914, %f915;
	mov.f32 	%f918, 0fBCDABFD4;
	fma.rn.f32 	%f919, %f917, %f914, %f918;
	mov.f32 	%f920, 0f3DE70331;
	fma.rn.f32 	%f921, %f919, %f914, %f920;
	mov.f32 	%f922, 0fBEC09330;
	fma.rn.f32 	%f923, %f921, %f914, %f922;
	mov.f32 	%f924, 0f3F906EBA;
	fma.rn.f32 	%f925, %f923, %f914, %f924;
	mul.f32 	%f1957, %f234, %f925;
	bra.uni 	BB8_146;

BB8_144:
	mov.f32 	%f1802, 0f3F800000;
	mov.f32 	%f896, 0f3A03BB71;
	mov.f32 	%f897, 0fB7B730FB;
	fma.rn.f32 	%f898, %f897, %f235, %f896;
	mov.f32 	%f899, 0fBBACA3B3;
	fma.rn.f32 	%f900, %f898, %f235, %f899;
	mov.f32 	%f901, 0f3D0A7445;
	fma.rn.f32 	%f902, %f900, %f235, %f901;
	mov.f32 	%f903, 0fBE1B3B75;
	fma.rn.f32 	%f904, %f902, %f235, %f903;
	mov.f32 	%f905, 0fBF6B385A;
	fma.rn.f32 	%f906, %f904, %f235, %f905;
	mov.f32 	%f907, 0fBFD0316E;
	fma.rn.f32 	%f908, %f906, %f235, %f907;
	mov.f32 	%f909, 0fBA031CCE;
	fma.rn.f32 	%f910, %f908, %f235, %f909;
	ex2.approx.ftz.f32 	%f911, %f910;
	sub.f32 	%f913, %f1802, %f911;
	mov.b32 	 %r362, %f913;
	setp.ltu.f32	%p155, %f235, 0f407AD445;
	selp.b32	%r363, %r362, 1065353216, %p155;
	mov.b32 	 %r364, %f234;
	and.b32  	%r365, %r364, -2147483648;
	or.b32  	%r366, %r363, %r365;
	mov.b32 	 %f1957, %r366;

BB8_146:
	mul.f32 	%f239, %f233, %f184;
	abs.f32 	%f240, %f239;
	setp.ltu.f32	%p156, %f240, 0f3F800000;
	@%p156 bra 	BB8_148;
	bra.uni 	BB8_147;

BB8_148:
	mul.f32 	%f944, %f239, %f239;
	mov.f32 	%f945, 0f3BA0C9F8;
	mov.f32 	%f946, 0fBA1268FB;
	fma.rn.f32 	%f947, %f946, %f944, %f945;
	mov.f32 	%f948, 0fBCDABFD4;
	fma.rn.f32 	%f949, %f947, %f944, %f948;
	mov.f32 	%f950, 0f3DE70331;
	fma.rn.f32 	%f951, %f949, %f944, %f950;
	mov.f32 	%f952, 0fBEC09330;
	fma.rn.f32 	%f953, %f951, %f944, %f952;
	mov.f32 	%f954, 0f3F906EBA;
	fma.rn.f32 	%f955, %f953, %f944, %f954;
	mul.f32 	%f1958, %f239, %f955;
	bra.uni 	BB8_149;

BB8_147:
	mov.f32 	%f1803, 0f3F800000;
	mov.f32 	%f926, 0f3A03BB71;
	mov.f32 	%f927, 0fB7B730FB;
	fma.rn.f32 	%f928, %f927, %f240, %f926;
	mov.f32 	%f929, 0fBBACA3B3;
	fma.rn.f32 	%f930, %f928, %f240, %f929;
	mov.f32 	%f931, 0f3D0A7445;
	fma.rn.f32 	%f932, %f930, %f240, %f931;
	mov.f32 	%f933, 0fBE1B3B75;
	fma.rn.f32 	%f934, %f932, %f240, %f933;
	mov.f32 	%f935, 0fBF6B385A;
	fma.rn.f32 	%f936, %f934, %f240, %f935;
	mov.f32 	%f937, 0fBFD0316E;
	fma.rn.f32 	%f938, %f936, %f240, %f937;
	mov.f32 	%f939, 0fBA031CCE;
	fma.rn.f32 	%f940, %f938, %f240, %f939;
	ex2.approx.ftz.f32 	%f941, %f940;
	sub.f32 	%f943, %f1803, %f941;
	mov.b32 	 %r367, %f943;
	setp.ltu.f32	%p157, %f240, 0f407AD445;
	selp.b32	%r368, %r367, 1065353216, %p157;
	mov.b32 	 %r369, %f239;
	and.b32  	%r370, %r369, -2147483648;
	or.b32  	%r371, %r368, %r370;
	mov.b32 	 %f1958, %r371;

BB8_149:
	sub.f32 	%f956, %f1957, %f1958;
	mul.f32 	%f957, %f956, 0f3F000000;
	mul.f32 	%f958, %f232, 0f3F000000;
	mul.f32 	%f959, %f958, %f450;
	fma.rn.f32 	%f1954, %f959, %f957, %f1954;
	add.s32 	%r666, %r666, 1;
	setp.lt.s32	%p158, %r666, %r43;
	@%p158 bra 	BB8_137;

	mov.f32 	%f1960, 0f00000000;
	setp.leu.f32	%p159, %f1954, 0f3C23D70A;
	mov.f32 	%f1959, %f1960;
	@%p159 bra 	BB8_152;

	div.rn.f32 	%f961, %f217, %f1954;
	add.f32 	%f1959, %f961, 0fBF800000;

BB8_152:
	@%p159 bra 	BB8_170;

	mov.f64 	%fd350, 0d4000000000000000;
	setp.ne.s64	%p161, %rd26, -9223372036854775808;
	setp.eq.s64	%p162, %rd26, -9223372036854775808;
	cvt.f64.f32	%fd52, %f1954;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd52;
	}
	abs.f64 	%fd53, %fd52;
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd53;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd350;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd392, [retval0+0];
	
	//{
	}// Callseq End 154
	setp.gt.s32	%p163, %r85, -1;
	setp.lt.s32	%p164, %r85, 0;
	and.pred  	%p11, %p164, %p162;
	or.pred  	%p165, %p163, %p161;
	@%p165 bra 	BB8_155;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd392;
	}
	xor.b32  	%r373, %r372, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r374, %temp}, %fd392;
	}
	mov.b64 	%fd392, {%r374, %r373};

BB8_155:
	setp.eq.f32	%p166, %f1954, 0f00000000;
	@%p166 bra 	BB8_158;
	bra.uni 	BB8_156;

BB8_158:
	setp.lt.s32	%p169, %r76, 0;
	mov.u32 	%r375, 0;
	selp.b32	%r376, %r85, 0, %p162;
	or.b32  	%r377, %r376, 2146435072;
	selp.b32	%r378, %r377, %r376, %p169;
	mov.b64 	%fd392, {%r375, %r378};
	bra.uni 	BB8_159;

BB8_156:
	@%p163 bra 	BB8_159;

	mov.f64 	%fd352, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd225, %fd352;
	setp.neu.f64	%p168, %fd225, 0d4000000000000000;
	selp.f64	%fd392, 0dFFF8000000000000, %fd392, %p168;

BB8_159:
	add.f64 	%fd393, %fd52, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r379}, %fd393;
	}
	and.b32  	%r380, %r379, 2146435072;
	setp.ne.s32	%p171, %r380, 2146435072;
	@%p171 bra 	BB8_160;

	setp.gtu.f64	%p172, %fd53, 0d7FF0000000000000;
	@%p172 bra 	BB8_169;

	setp.ne.s32	%p173, %r77, 2146435072;
	@%p173 bra 	BB8_164;

	mov.f64 	%fd351, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r381, %temp}, %fd351;
	}
	setp.eq.s32	%p174, %r381, 0;
	@%p174 bra 	BB8_168;
	bra.uni 	BB8_164;

BB8_168:
	setp.lt.s32	%p177, %r76, 0;
	mov.u32 	%r386, 0;
	setp.gt.f64	%p178, %fd53, 0d3FF0000000000000;
	selp.b32	%r387, 2146435072, 0, %p178;
	xor.b32  	%r388, %r387, 2146435072;
	selp.b32	%r389, %r388, %r387, %p177;
	setp.eq.f32	%p179, %f1954, 0fBF800000;
	selp.b32	%r390, 1072693248, %r389, %p179;
	mov.b64 	%fd393, {%r386, %r390};
	bra.uni 	BB8_169;

BB8_160:
	mov.f64 	%fd393, %fd392;

BB8_169:
	setp.eq.f32	%p180, %f1954, 0f3F800000;
	selp.f64	%fd227, 0d3FF0000000000000, %fd393, %p180;
	cvt.f64.f32	%fd228, %f217;
	div.rn.f64 	%fd229, %fd228, %fd227;
	cvt.rn.f32.f64	%f1960, %fd229;

BB8_170:
	mov.f32 	%f963, 0f47C35000;
	min.f32 	%f249, %f1959, %f963;
	min.f32 	%f250, %f1960, %f963;
	setp.ltu.f32	%p181, %f186, 0f3F800000;
	@%p181 bra 	BB8_172;
	bra.uni 	BB8_171;

BB8_172:
	cvt.rn.f32.s32	%f1856, %r664;
	sub.f32 	%f1855, %f1856, %f1915;
	add.f32 	%f1854, %f1855, 0f3F800000;
	mul.f32 	%f1853, %f1854, %f184;
	mov.f32 	%f982, 0f3BA0C9F8;
	mov.f32 	%f983, 0fBA1268FB;
	fma.rn.f32 	%f984, %f983, %f187, %f982;
	mov.f32 	%f985, 0fBCDABFD4;
	fma.rn.f32 	%f986, %f984, %f187, %f985;
	mov.f32 	%f987, 0f3DE70331;
	fma.rn.f32 	%f988, %f986, %f187, %f987;
	mov.f32 	%f989, 0fBEC09330;
	fma.rn.f32 	%f990, %f988, %f187, %f989;
	mov.f32 	%f991, 0f3F906EBA;
	fma.rn.f32 	%f992, %f990, %f187, %f991;
	mul.f32 	%f1961, %f1853, %f992;
	bra.uni 	BB8_173;

BB8_171:
	mov.f32 	%f1804, 0f3F800000;
	setp.ltu.f32	%p182, %f186, 0f407AD445;
	mov.f32 	%f964, 0f3A03BB71;
	mov.f32 	%f965, 0fB7B730FB;
	fma.rn.f32 	%f966, %f965, %f186, %f964;
	mov.f32 	%f967, 0fBBACA3B3;
	fma.rn.f32 	%f968, %f966, %f186, %f967;
	mov.f32 	%f969, 0f3D0A7445;
	fma.rn.f32 	%f970, %f968, %f186, %f969;
	mov.f32 	%f971, 0fBE1B3B75;
	fma.rn.f32 	%f972, %f970, %f186, %f971;
	mov.f32 	%f973, 0fBF6B385A;
	fma.rn.f32 	%f974, %f972, %f186, %f973;
	mov.f32 	%f975, 0fBFD0316E;
	fma.rn.f32 	%f976, %f974, %f186, %f975;
	mov.f32 	%f977, 0fBA031CCE;
	fma.rn.f32 	%f978, %f976, %f186, %f977;
	ex2.approx.ftz.f32 	%f979, %f978;
	sub.f32 	%f981, %f1804, %f979;
	mov.b32 	 %r391, %f981;
	selp.b32	%r392, %r391, 1065353216, %p182;
	or.b32  	%r393, %r392, %r81;
	mov.b32 	 %f1961, %r393;

BB8_173:
	setp.ltu.f32	%p183, %f189, 0f3F800000;
	@%p183 bra 	BB8_175;
	bra.uni 	BB8_174;

BB8_175:
	cvt.rn.f32.s32	%f1851, %r664;
	sub.f32 	%f1850, %f1851, %f1915;
	mul.f32 	%f1849, %f1850, %f184;
	mul.f32 	%f1848, %f1849, %f1849;
	mov.f32 	%f1011, 0f3BA0C9F8;
	mov.f32 	%f1012, 0fBA1268FB;
	fma.rn.f32 	%f1013, %f1012, %f1848, %f1011;
	mov.f32 	%f1014, 0fBCDABFD4;
	fma.rn.f32 	%f1015, %f1013, %f1848, %f1014;
	mov.f32 	%f1016, 0f3DE70331;
	fma.rn.f32 	%f1017, %f1015, %f1848, %f1016;
	mov.f32 	%f1018, 0fBEC09330;
	fma.rn.f32 	%f1019, %f1017, %f1848, %f1018;
	mov.f32 	%f1020, 0f3F906EBA;
	fma.rn.f32 	%f1021, %f1019, %f1848, %f1020;
	mul.f32 	%f1962, %f1849, %f1021;
	bra.uni 	BB8_176;

BB8_174:
	cvt.rn.f32.s32	%f1808, %r664;
	sub.f32 	%f1807, %f1808, %f1915;
	mul.f32 	%f1806, %f1807, %f184;
	mov.b32 	 %r625, %f1806;
	and.b32  	%r624, %r625, -2147483648;
	mov.f32 	%f1805, 0f3F800000;
	setp.ltu.f32	%p184, %f189, 0f407AD445;
	mov.f32 	%f993, 0f3A03BB71;
	mov.f32 	%f994, 0fB7B730FB;
	fma.rn.f32 	%f995, %f994, %f189, %f993;
	mov.f32 	%f996, 0fBBACA3B3;
	fma.rn.f32 	%f997, %f995, %f189, %f996;
	mov.f32 	%f998, 0f3D0A7445;
	fma.rn.f32 	%f999, %f997, %f189, %f998;
	mov.f32 	%f1000, 0fBE1B3B75;
	fma.rn.f32 	%f1001, %f999, %f189, %f1000;
	mov.f32 	%f1002, 0fBF6B385A;
	fma.rn.f32 	%f1003, %f1001, %f189, %f1002;
	mov.f32 	%f1004, 0fBFD0316E;
	fma.rn.f32 	%f1005, %f1003, %f189, %f1004;
	mov.f32 	%f1006, 0fBA031CCE;
	fma.rn.f32 	%f1007, %f1005, %f189, %f1006;
	ex2.approx.ftz.f32 	%f1008, %f1007;
	sub.f32 	%f1010, %f1805, %f1008;
	mov.b32 	 %r394, %f1010;
	selp.b32	%r395, %r394, 1065353216, %p184;
	or.b32  	%r396, %r395, %r624;
	mov.b32 	 %f1962, %r396;

BB8_176:
	cvt.rn.f32.s32	%f1809, %r665;
	sub.f32 	%f257, %f1961, %f1962;
	sub.f32 	%f259, %f1809, %f1916;
	add.f32 	%f1022, %f259, 0f3F800000;
	mul.f32 	%f260, %f1022, %f184;
	abs.f32 	%f261, %f260;
	setp.ltu.f32	%p185, %f261, 0f3F800000;
	@%p185 bra 	BB8_178;
	bra.uni 	BB8_177;

BB8_178:
	mul.f32 	%f1041, %f260, %f260;
	mov.f32 	%f1042, 0f3BA0C9F8;
	mov.f32 	%f1043, 0fBA1268FB;
	fma.rn.f32 	%f1044, %f1043, %f1041, %f1042;
	mov.f32 	%f1045, 0fBCDABFD4;
	fma.rn.f32 	%f1046, %f1044, %f1041, %f1045;
	mov.f32 	%f1047, 0f3DE70331;
	fma.rn.f32 	%f1048, %f1046, %f1041, %f1047;
	mov.f32 	%f1049, 0fBEC09330;
	fma.rn.f32 	%f1050, %f1048, %f1041, %f1049;
	mov.f32 	%f1051, 0f3F906EBA;
	fma.rn.f32 	%f1052, %f1050, %f1041, %f1051;
	mul.f32 	%f1963, %f260, %f1052;
	bra.uni 	BB8_179;

BB8_177:
	mov.f32 	%f1810, 0f3F800000;
	mov.f32 	%f1023, 0f3A03BB71;
	mov.f32 	%f1024, 0fB7B730FB;
	fma.rn.f32 	%f1025, %f1024, %f261, %f1023;
	mov.f32 	%f1026, 0fBBACA3B3;
	fma.rn.f32 	%f1027, %f1025, %f261, %f1026;
	mov.f32 	%f1028, 0f3D0A7445;
	fma.rn.f32 	%f1029, %f1027, %f261, %f1028;
	mov.f32 	%f1030, 0fBE1B3B75;
	fma.rn.f32 	%f1031, %f1029, %f261, %f1030;
	mov.f32 	%f1032, 0fBF6B385A;
	fma.rn.f32 	%f1033, %f1031, %f261, %f1032;
	mov.f32 	%f1034, 0fBFD0316E;
	fma.rn.f32 	%f1035, %f1033, %f261, %f1034;
	mov.f32 	%f1036, 0fBA031CCE;
	fma.rn.f32 	%f1037, %f1035, %f261, %f1036;
	ex2.approx.ftz.f32 	%f1038, %f1037;
	sub.f32 	%f1040, %f1810, %f1038;
	mov.b32 	 %r397, %f1040;
	setp.ltu.f32	%p186, %f261, 0f407AD445;
	selp.b32	%r398, %r397, 1065353216, %p186;
	mov.b32 	 %r399, %f260;
	and.b32  	%r400, %r399, -2147483648;
	or.b32  	%r401, %r398, %r400;
	mov.b32 	 %f1963, %r401;

BB8_179:
	sub.f32 	%f1811, %f1809, %f1916;
	mul.f32 	%f265, %f1811, %f184;
	abs.f32 	%f266, %f265;
	setp.ltu.f32	%p187, %f266, 0f3F800000;
	@%p187 bra 	BB8_181;
	bra.uni 	BB8_180;

BB8_181:
	mul.f32 	%f1071, %f265, %f265;
	mov.f32 	%f1072, 0f3BA0C9F8;
	mov.f32 	%f1073, 0fBA1268FB;
	fma.rn.f32 	%f1074, %f1073, %f1071, %f1072;
	mov.f32 	%f1075, 0fBCDABFD4;
	fma.rn.f32 	%f1076, %f1074, %f1071, %f1075;
	mov.f32 	%f1077, 0f3DE70331;
	fma.rn.f32 	%f1078, %f1076, %f1071, %f1077;
	mov.f32 	%f1079, 0fBEC09330;
	fma.rn.f32 	%f1080, %f1078, %f1071, %f1079;
	mov.f32 	%f1081, 0f3F906EBA;
	fma.rn.f32 	%f1082, %f1080, %f1071, %f1081;
	mul.f32 	%f1964, %f265, %f1082;
	bra.uni 	BB8_182;

BB8_180:
	mov.f32 	%f1813, 0f3F800000;
	mov.f32 	%f1053, 0f3A03BB71;
	mov.f32 	%f1054, 0fB7B730FB;
	fma.rn.f32 	%f1055, %f1054, %f266, %f1053;
	mov.f32 	%f1056, 0fBBACA3B3;
	fma.rn.f32 	%f1057, %f1055, %f266, %f1056;
	mov.f32 	%f1058, 0f3D0A7445;
	fma.rn.f32 	%f1059, %f1057, %f266, %f1058;
	mov.f32 	%f1060, 0fBE1B3B75;
	fma.rn.f32 	%f1061, %f1059, %f266, %f1060;
	mov.f32 	%f1062, 0fBF6B385A;
	fma.rn.f32 	%f1063, %f1061, %f266, %f1062;
	mov.f32 	%f1064, 0fBFD0316E;
	fma.rn.f32 	%f1065, %f1063, %f266, %f1064;
	mov.f32 	%f1066, 0fBA031CCE;
	fma.rn.f32 	%f1067, %f1065, %f266, %f1066;
	ex2.approx.ftz.f32 	%f1068, %f1067;
	sub.f32 	%f1070, %f1813, %f1068;
	mov.b32 	 %r402, %f1070;
	setp.ltu.f32	%p188, %f266, 0f407AD445;
	selp.b32	%r403, %r402, 1065353216, %p188;
	mov.b32 	 %r404, %f265;
	and.b32  	%r405, %r404, -2147483648;
	or.b32  	%r406, %r403, %r405;
	mov.b32 	 %f1964, %r406;

BB8_182:
	mov.f32 	%f1814, 0f40000000;
	mul.f32 	%f270, %f257, 0f3F000000;
	sub.f32 	%f1085, %f1963, %f1964;
	mul.f32 	%f271, %f1085, 0f3F000000;
	// inline asm
	rcp.approx.ftz.f32 %f1083,%f196;
	// inline asm
	mul.f32 	%f1086, %f1083, %f197;
	mul.f32 	%f1087, %f1086, %f1086;
	mov.f32 	%f1088, 0f3C4CAF63;
	mov.f32 	%f1089, 0f3B18F0FE;
	fma.rn.f32 	%f1090, %f1089, %f1087, %f1088;
	mov.f32 	%f1091, 0f3DAAAABD;
	fma.rn.f32 	%f1092, %f1090, %f1087, %f1091;
	mul.rn.f32 	%f1093, %f1092, %f1087;
	mul.rn.f32 	%f1094, %f1093, %f1086;
	sub.f32 	%f1095, %f195, %f1086;
	neg.f32 	%f1096, %f1086;
	add.f32 	%f1097, %f1095, %f1095;
	fma.rn.f32 	%f1098, %f1096, %f195, %f1097;
	mul.rn.f32 	%f1099, %f1083, %f1098;
	add.f32 	%f1100, %f1094, %f1086;
	sub.f32 	%f1101, %f1086, %f1100;
	add.f32 	%f1102, %f1094, %f1101;
	add.f32 	%f1103, %f1099, %f1102;
	add.f32 	%f1104, %f1100, %f1103;
	sub.f32 	%f1105, %f1100, %f1104;
	add.f32 	%f1106, %f1103, %f1105;
	add.f32 	%f1107, %f198, %f1104;
	sub.f32 	%f1108, %f198, %f1107;
	add.f32 	%f1109, %f1104, %f1108;
	add.f32 	%f1110, %f1106, %f1109;
	add.f32 	%f1111, %f199, %f1110;
	add.f32 	%f1112, %f1107, %f1111;
	sub.f32 	%f1113, %f1107, %f1112;
	add.f32 	%f1114, %f1111, %f1113;
	mul.rn.f32 	%f1116, %f1814, %f1112;
	neg.f32 	%f1117, %f1116;
	fma.rn.f32 	%f1118, %f1814, %f1112, %f1117;
	fma.rn.f32 	%f1119, %f1814, %f1114, %f1118;
	mov.f32 	%f1120, 0f00000000;
	fma.rn.f32 	%f1121, %f1120, %f1112, %f1119;
	add.rn.f32 	%f1122, %f1116, %f1121;
	neg.f32 	%f1123, %f1122;
	add.rn.f32 	%f1124, %f1116, %f1123;
	add.rn.f32 	%f1125, %f1124, %f1121;
	mov.b32 	 %r407, %f1122;
	setp.eq.s32	%p189, %r407, 1118925336;
	add.s32 	%r408, %r407, -1;
	mov.b32 	 %f1126, %r408;
	add.f32 	%f1127, %f1125, 0f37000000;
	selp.f32	%f1128, %f1126, %f1122, %p189;
	selp.f32	%f272, %f1127, %f1125, %p189;
	mul.f32 	%f1129, %f1128, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1130, %f1129;
	mov.f32 	%f1131, 0fBF317200;
	fma.rn.f32 	%f1132, %f1130, %f1131, %f1128;
	mov.f32 	%f1133, 0fB5BFBE8E;
	fma.rn.f32 	%f1134, %f1130, %f1133, %f1132;
	mul.f32 	%f1135, %f1134, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1136, %f1135;
	add.f32 	%f1137, %f1130, 0f00000000;
	ex2.approx.f32 	%f1138, %f1137;
	mul.f32 	%f1139, %f1136, %f1138;
	setp.lt.f32	%p190, %f1128, 0fC2D20000;
	selp.f32	%f1140, 0f00000000, %f1139, %p190;
	setp.gt.f32	%p191, %f1128, 0f42D20000;
	selp.f32	%f1965, 0f7F800000, %f1140, %p191;
	setp.eq.f32	%p192, %f1965, 0f7F800000;
	@%p192 bra 	BB8_184;

	fma.rn.f32 	%f1965, %f1965, %f272, %f1965;

BB8_184:
	setp.geu.f32	%p400, %f192, 0f00000000;
	mov.b32 	 %r409, %f1965;
	xor.b32  	%r410, %r409, -2147483648;
	mov.b32 	 %f1141, %r410;
	selp.f32	%f276, %f1141, %f1965, %p5;
	setp.eq.f32	%p193, %f192, 0f00000000;
	selp.f32	%f1966, %f200, %f276, %p193;
	@%p400 bra 	BB8_186;

	mov.f32 	%f1815, 0f40000000;
	cvt.rzi.f32.f32	%f1143, %f1815;
	setp.neu.f32	%p194, %f1143, 0f40000000;
	selp.f32	%f1966, 0f7FFFFFFF, %f276, %p194;

BB8_186:
	abs.f32 	%f1826, %f192;
	mov.f32 	%f1825, 0f00000000;
	mov.f32 	%f1824, 0f3DAAAABD;
	mov.f32 	%f1823, 0f3C4CAF63;
	mov.f32 	%f1822, 0f3B18F0FE;
	mov.f32 	%f1821, 0fB5BFBE8E;
	mov.f32 	%f1820, 0fBF317200;
	add.f32 	%f1819, %f1826, 0f40000000;
	mov.b32 	 %r626, %f1819;
	selp.f32	%f1818, 0fFF800000, 0f7F800000, %p5;
	add.f32 	%f1817, %f192, 0f40000000;
	mov.f32 	%f1816, 0f40000000;
	setp.gtu.f32	%p195, %f1826, 0f7F800000;
	selp.f32	%f1146, %f1817, %f1966, %p195;
	setp.neu.f32	%p196, %f1826, 0f7F800000;
	selp.f32	%f1147, %f1146, %f1818, %p196;
	setp.gt.s32	%p197, %r626, 2139095039;
	selp.f32	%f1148, %f1147, %f1966, %p197;
	mul.f32 	%f1149, %f1148, 0fBF000000;
	setp.eq.f32	%p198, %f192, 0f3F800000;
	selp.f32	%f1150, 0fBF000000, %f1149, %p198;
	mul.f32 	%f1151, %f1150, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1152, %f1151;
	fma.rn.f32 	%f1154, %f1152, %f1820, %f1150;
	fma.rn.f32 	%f1156, %f1152, %f1821, %f1154;
	mul.f32 	%f1157, %f1156, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1158, %f1157;
	add.f32 	%f1159, %f1152, 0f00000000;
	ex2.approx.f32 	%f1160, %f1159;
	mul.f32 	%f1161, %f1158, %f1160;
	setp.lt.f32	%p199, %f1150, 0fC2D20000;
	selp.f32	%f1162, 0f00000000, %f1161, %p199;
	setp.gt.f32	%p200, %f1150, 0f42D20000;
	selp.f32	%f280, 0f7F800000, %f1162, %p200;
	// inline asm
	rcp.approx.ftz.f32 %f1144,%f206;
	// inline asm
	mul.f32 	%f1163, %f1144, %f207;
	mul.f32 	%f1164, %f1163, %f1163;
	fma.rn.f32 	%f1167, %f1822, %f1164, %f1823;
	fma.rn.f32 	%f1169, %f1167, %f1164, %f1824;
	mul.rn.f32 	%f1170, %f1169, %f1164;
	mul.rn.f32 	%f1171, %f1170, %f1163;
	sub.f32 	%f1172, %f205, %f1163;
	neg.f32 	%f1173, %f1163;
	add.f32 	%f1174, %f1172, %f1172;
	fma.rn.f32 	%f1175, %f1173, %f205, %f1174;
	mul.rn.f32 	%f1176, %f1144, %f1175;
	add.f32 	%f1177, %f1171, %f1163;
	sub.f32 	%f1178, %f1163, %f1177;
	add.f32 	%f1179, %f1171, %f1178;
	add.f32 	%f1180, %f1176, %f1179;
	add.f32 	%f1181, %f1177, %f1180;
	sub.f32 	%f1182, %f1177, %f1181;
	add.f32 	%f1183, %f1180, %f1182;
	add.f32 	%f1184, %f208, %f1181;
	sub.f32 	%f1185, %f208, %f1184;
	add.f32 	%f1186, %f1181, %f1185;
	add.f32 	%f1187, %f1183, %f1186;
	add.f32 	%f1188, %f209, %f1187;
	add.f32 	%f1189, %f1184, %f1188;
	sub.f32 	%f1190, %f1184, %f1189;
	add.f32 	%f1191, %f1188, %f1190;
	mul.rn.f32 	%f1193, %f1816, %f1189;
	neg.f32 	%f1194, %f1193;
	fma.rn.f32 	%f1195, %f1816, %f1189, %f1194;
	fma.rn.f32 	%f1196, %f1816, %f1191, %f1195;
	fma.rn.f32 	%f1198, %f1825, %f1189, %f1196;
	add.rn.f32 	%f1199, %f1193, %f1198;
	neg.f32 	%f1200, %f1199;
	add.rn.f32 	%f1201, %f1193, %f1200;
	add.rn.f32 	%f1202, %f1201, %f1198;
	mov.b32 	 %r411, %f1199;
	setp.eq.s32	%p201, %r411, 1118925336;
	add.s32 	%r412, %r411, -1;
	mov.b32 	 %f1203, %r412;
	add.f32 	%f1204, %f1202, 0f37000000;
	selp.f32	%f1205, %f1203, %f1199, %p201;
	selp.f32	%f281, %f1204, %f1202, %p201;
	mul.f32 	%f1206, %f1205, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1207, %f1206;
	fma.rn.f32 	%f1208, %f1207, %f1820, %f1205;
	fma.rn.f32 	%f1209, %f1207, %f1821, %f1208;
	mul.f32 	%f1210, %f1209, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1211, %f1210;
	add.f32 	%f1212, %f1207, 0f00000000;
	ex2.approx.f32 	%f1213, %f1212;
	mul.f32 	%f1214, %f1211, %f1213;
	setp.lt.f32	%p202, %f1205, 0fC2D20000;
	selp.f32	%f1215, 0f00000000, %f1214, %p202;
	setp.gt.f32	%p203, %f1205, 0f42D20000;
	selp.f32	%f1967, 0f7F800000, %f1215, %p203;
	setp.eq.f32	%p204, %f1967, 0f7F800000;
	@%p204 bra 	BB8_188;

	fma.rn.f32 	%f1967, %f1967, %f281, %f1967;

BB8_188:
	setp.geu.f32	%p401, %f203, 0f00000000;
	mov.b32 	 %r413, %f1967;
	xor.b32  	%r414, %r413, -2147483648;
	mov.b32 	 %f1216, %r414;
	selp.f32	%f285, %f1216, %f1967, %p6;
	setp.eq.f32	%p205, %f203, 0f00000000;
	selp.f32	%f1968, %f210, %f285, %p205;
	@%p401 bra 	BB8_190;

	mov.f32 	%f1827, 0f40000000;
	cvt.rzi.f32.f32	%f1218, %f1827;
	setp.neu.f32	%p206, %f1218, 0f40000000;
	selp.f32	%f1968, 0f7FFFFFFF, %f285, %p206;

BB8_190:
	abs.f32 	%f1833, %f203;
	add.f32 	%f1832, %f1833, 0f40000000;
	mov.b32 	 %r627, %f1832;
	selp.f32	%f1831, 0fFF800000, 0f7F800000, %p6;
	add.f32 	%f1830, %f203, 0f40000000;
	mov.f32 	%f1829, 0fB5BFBE8E;
	mov.f32 	%f1828, 0fBF317200;
	setp.gtu.f32	%p207, %f1833, 0f7F800000;
	selp.f32	%f1219, %f1830, %f1968, %p207;
	setp.neu.f32	%p208, %f1833, 0f7F800000;
	selp.f32	%f1220, %f1219, %f1831, %p208;
	setp.gt.s32	%p209, %r627, 2139095039;
	selp.f32	%f1221, %f1220, %f1968, %p209;
	mul.f32 	%f1222, %f1221, 0fBF000000;
	setp.eq.f32	%p210, %f203, 0f3F800000;
	selp.f32	%f1223, 0fBF000000, %f1222, %p210;
	mul.f32 	%f1224, %f1223, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1225, %f1224;
	fma.rn.f32 	%f1227, %f1225, %f1828, %f1223;
	fma.rn.f32 	%f1229, %f1225, %f1829, %f1227;
	mul.f32 	%f1230, %f1229, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1231, %f1230;
	add.f32 	%f1232, %f1225, 0f00000000;
	ex2.approx.f32 	%f1233, %f1232;
	mul.f32 	%f1234, %f1231, %f1233;
	setp.lt.f32	%p211, %f1223, 0fC2D20000;
	selp.f32	%f1235, 0f00000000, %f1234, %p211;
	setp.gt.f32	%p212, %f1223, 0f42D20000;
	selp.f32	%f289, 0f7F800000, %f1235, %p212;
	sub.f32 	%f1236, %f280, %f289;
	mul.f32 	%f1237, %f58, %f1236;
	mul.f32 	%f290, %f271, %f1237;
	mov.f64 	%fd395, %fd51;
	@!%p7 bra 	BB8_192;
	bra.uni 	BB8_191;

BB8_191:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r415}, %fd51;
	}
	xor.b32  	%r416, %r415, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r417, %temp}, %fd51;
	}
	mov.b64 	%fd395, {%r417, %r416};

BB8_192:
	setp.eq.f32	%p213, %f449, 0f00000000;
	@%p213 bra 	BB8_195;
	bra.uni 	BB8_193;

BB8_195:
	mov.u32 	%r418, 0;
	mov.b64 	%fd395, {%r418, %r70};
	bra.uni 	BB8_196;

BB8_193:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r628}, %fd37;
	}
	setp.gt.s32	%p214, %r628, -1;
	@%p214 bra 	BB8_196;

	mov.f64 	%fd349, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd231, %fd349;
	setp.neu.f64	%p215, %fd231, 0d4008000000000000;
	selp.f64	%fd395, 0dFFF8000000000000, %fd395, %p215;

BB8_196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r630}, %fd38;
	}
	and.b32  	%r629, %r630, 2146435072;
	setp.ne.s32	%p402, %r629, 2146435072;
	selp.f64	%fd396, %fd395, %fd38, %p402;
	@%p10 bra 	BB8_204;

	mov.f64 	%fd346, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r632}, %fd346;
	}
	and.b32  	%r631, %r632, 2147483647;
	setp.ne.s32	%p217, %r631, 2146435072;
	@%p217 bra 	BB8_199;

	mov.f64 	%fd348, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r419, %temp}, %fd348;
	}
	setp.eq.s32	%p218, %r419, 0;
	@%p218 bra 	BB8_203;
	bra.uni 	BB8_199;

BB8_203:
	mov.u32 	%r422, 0;
	mov.b64 	%fd396, {%r422, %r73};
	bra.uni 	BB8_204;

BB8_199:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r634}, %fd37;
	}
	and.b32  	%r633, %r634, 2147483647;
	setp.ne.s32	%p219, %r633, 2146435072;
	@%p219 bra 	BB8_200;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd37;
	}
	setp.ne.s32	%p220, %r420, 0;
	mov.f64 	%fd396, %fd395;
	@%p220 bra 	BB8_204;

	mov.f64 	%fd347, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r640}, %fd347;
	}
	shr.s32 	%r639, %r640, 31;
	and.b32  	%r638, %r639, -2146435072;
	add.s32 	%r637, %r638, 2146435072;
	or.b32  	%r636, %r637, -2147483648;
	selp.b32	%r635, %r636, %r637, %p7;
	mov.u32 	%r421, 0;
	mov.b64 	%fd396, {%r421, %r635};
	bra.uni 	BB8_204;

BB8_200:
	mov.f64 	%fd396, %fd395;

BB8_204:
	cvt.rn.f32.s32	%f1847, %r664;
	cvt.rn.f32.s32	%f1846, %r665;
	mov.f32 	%f1845, 0f35BFBE8E;
	mov.f32 	%f1844, 0f3F317200;
	add.f32 	%f1843, %f1847, 0f3F800000;
	sub.f32 	%f1842, %f1843, %f1915;
	sub.f32 	%f1841, %f1847, %f1915;
	mov.f32 	%f1840, 0f00000000;
	mov.f32 	%f1839, 0f3DAAAABD;
	mov.f32 	%f1838, 0f3C4CAF63;
	mov.f32 	%f1837, 0f3B18F0FE;
	mov.f32 	%f1836, 0fB5BFBE8E;
	mov.f32 	%f1835, 0fBF317200;
	mov.f32 	%f1834, 0f40000000;
	setp.eq.f32	%p221, %f449, 0f3F800000;
	selp.f64	%fd233, 0d3FF0000000000000, %fd396, %p221;
	div.rn.f64 	%fd73, %fd36, %fd233;
	mul.f32 	%f1240, %f1841, %f289;
	mul.f32 	%f1241, %f1842, %f280;
	sub.f32 	%f1242, %f1241, %f1240;
	cvt.f64.f32	%fd234, %f1242;
	mul.f64 	%fd235, %fd234, %fd73;
	cvt.f64.f32	%fd236, %f271;
	mul.f64 	%fd237, %fd236, %fd235;
	cvt.rn.f32.f64	%f291, %fd237;
	add.f32 	%f1243, %f1846, 0f3F800000;
	sub.f32 	%f292, %f1243, %f1916;
	div.rn.f32 	%f293, %f292, %f449;
	abs.f32 	%f294, %f293;
	setp.lt.f32	%p222, %f294, 0f00800000;
	mul.f32 	%f1244, %f294, 0f4B800000;
	selp.f32	%f1245, 0fC3170000, 0fC2FE0000, %p222;
	selp.f32	%f1246, %f1244, %f294, %p222;
	mov.b32 	 %r423, %f1246;
	and.b32  	%r424, %r423, 8388607;
	or.b32  	%r425, %r424, 1065353216;
	mov.b32 	 %f1247, %r425;
	shr.u32 	%r426, %r423, 23;
	cvt.rn.f32.u32	%f1248, %r426;
	add.f32 	%f1249, %f1245, %f1248;
	setp.gt.f32	%p223, %f1247, 0f3FB504F3;
	mul.f32 	%f1250, %f1247, 0f3F000000;
	add.f32 	%f1251, %f1249, 0f3F800000;
	selp.f32	%f1252, %f1250, %f1247, %p223;
	selp.f32	%f1253, %f1251, %f1249, %p223;
	add.f32 	%f1254, %f1252, 0fBF800000;
	add.f32 	%f1239, %f1252, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1238,%f1239;
	// inline asm
	add.f32 	%f1255, %f1254, %f1254;
	mul.f32 	%f1256, %f1238, %f1255;
	mul.f32 	%f1257, %f1256, %f1256;
	fma.rn.f32 	%f1260, %f1837, %f1257, %f1838;
	fma.rn.f32 	%f1262, %f1260, %f1257, %f1839;
	mul.rn.f32 	%f1263, %f1262, %f1257;
	mul.rn.f32 	%f1264, %f1263, %f1256;
	sub.f32 	%f1265, %f1254, %f1256;
	neg.f32 	%f1266, %f1256;
	add.f32 	%f1267, %f1265, %f1265;
	fma.rn.f32 	%f1268, %f1266, %f1254, %f1267;
	mul.rn.f32 	%f1269, %f1238, %f1268;
	add.f32 	%f1270, %f1264, %f1256;
	sub.f32 	%f1271, %f1256, %f1270;
	add.f32 	%f1272, %f1264, %f1271;
	add.f32 	%f1273, %f1269, %f1272;
	add.f32 	%f1274, %f1270, %f1273;
	sub.f32 	%f1275, %f1270, %f1274;
	add.f32 	%f1276, %f1273, %f1275;
	mul.rn.f32 	%f1278, %f1253, %f1844;
	mul.rn.f32 	%f1280, %f1253, %f1845;
	add.f32 	%f1281, %f1278, %f1274;
	sub.f32 	%f1282, %f1278, %f1281;
	add.f32 	%f1283, %f1274, %f1282;
	add.f32 	%f1284, %f1276, %f1283;
	add.f32 	%f1285, %f1280, %f1284;
	add.f32 	%f1286, %f1281, %f1285;
	sub.f32 	%f1287, %f1281, %f1286;
	add.f32 	%f1288, %f1285, %f1287;
	mul.rn.f32 	%f1290, %f1834, %f1286;
	neg.f32 	%f1291, %f1290;
	fma.rn.f32 	%f1292, %f1834, %f1286, %f1291;
	fma.rn.f32 	%f1293, %f1834, %f1288, %f1292;
	fma.rn.f32 	%f1295, %f1840, %f1286, %f1293;
	add.rn.f32 	%f1296, %f1290, %f1295;
	neg.f32 	%f1297, %f1296;
	add.rn.f32 	%f1298, %f1290, %f1297;
	add.rn.f32 	%f1299, %f1298, %f1295;
	mov.b32 	 %r427, %f1296;
	setp.eq.s32	%p224, %r427, 1118925336;
	add.s32 	%r428, %r427, -1;
	mov.b32 	 %f1300, %r428;
	add.f32 	%f1301, %f1299, 0f37000000;
	selp.f32	%f1302, %f1300, %f1296, %p224;
	selp.f32	%f295, %f1301, %f1299, %p224;
	mul.f32 	%f1303, %f1302, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1304, %f1303;
	fma.rn.f32 	%f1306, %f1304, %f1835, %f1302;
	fma.rn.f32 	%f1308, %f1304, %f1836, %f1306;
	mul.f32 	%f1309, %f1308, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1310, %f1309;
	add.f32 	%f1311, %f1304, 0f00000000;
	ex2.approx.f32 	%f1312, %f1311;
	mul.f32 	%f1313, %f1310, %f1312;
	setp.lt.f32	%p225, %f1302, 0fC2D20000;
	selp.f32	%f1314, 0f00000000, %f1313, %p225;
	setp.gt.f32	%p226, %f1302, 0f42D20000;
	selp.f32	%f1969, 0f7F800000, %f1314, %p226;
	setp.eq.f32	%p227, %f1969, 0f7F800000;
	@%p227 bra 	BB8_206;

	fma.rn.f32 	%f1969, %f1969, %f295, %f1969;

BB8_206:
	setp.lt.f32	%p228, %f293, 0f00000000;
	and.pred  	%p12, %p228, %p136;
	mov.b32 	 %r429, %f1969;
	xor.b32  	%r430, %r429, -2147483648;
	mov.b32 	 %f1315, %r430;
	selp.f32	%f1971, %f1315, %f1969, %p12;
	setp.eq.f32	%p230, %f293, 0f00000000;
	@%p230 bra 	BB8_209;
	bra.uni 	BB8_207;

BB8_209:
	add.f32 	%f1318, %f293, %f293;
	selp.f32	%f1971, %f1318, 0f00000000, %p136;
	bra.uni 	BB8_210;

BB8_207:
	setp.geu.f32	%p231, %f293, 0f00000000;
	@%p231 bra 	BB8_210;

	mov.f32 	%f1860, 0f40000000;
	cvt.rzi.f32.f32	%f1317, %f1860;
	setp.neu.f32	%p232, %f1317, 0f40000000;
	selp.f32	%f1971, 0f7FFFFFFF, %f1971, %p232;

BB8_210:
	abs.f32 	%f1773, %f293;
	add.f32 	%f1319, %f1773, 0f40000000;
	mov.b32 	 %r431, %f1319;
	setp.lt.s32	%p234, %r431, 2139095040;
	@%p234 bra 	BB8_215;

	abs.f32 	%f1858, %f293;
	setp.gtu.f32	%p235, %f1858, 0f7F800000;
	@%p235 bra 	BB8_214;
	bra.uni 	BB8_212;

BB8_214:
	add.f32 	%f1971, %f293, 0f40000000;
	bra.uni 	BB8_215;

BB8_212:
	abs.f32 	%f1859, %f293;
	setp.neu.f32	%p236, %f1859, 0f7F800000;
	@%p236 bra 	BB8_215;

	selp.f32	%f1971, 0fFF800000, 0f7F800000, %p12;

BB8_215:
	mov.f32 	%f1784, 0f35BFBE8E;
	mov.f32 	%f1783, 0f3F317200;
	mov.f32 	%f1782, 0f00000000;
	mov.f32 	%f1781, 0f3DAAAABD;
	mov.f32 	%f1780, 0f3C4CAF63;
	mov.f32 	%f1779, 0f3B18F0FE;
	mov.f32 	%f1778, 0fB5BFBE8E;
	mov.f32 	%f1777, 0fBF317200;
	mov.f32 	%f1776, 0f40000000;
	cvt.rn.f32.s32	%f1775, %r665;
	sub.f32 	%f1774, %f1775, %f1916;
	mul.f32 	%f1322, %f1971, 0fBF000000;
	setp.eq.f32	%p237, %f293, 0f3F800000;
	selp.f32	%f1323, 0fBF000000, %f1322, %p237;
	mul.f32 	%f1324, %f1323, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1325, %f1324;
	fma.rn.f32 	%f1327, %f1325, %f1777, %f1323;
	fma.rn.f32 	%f1329, %f1325, %f1778, %f1327;
	mul.f32 	%f1330, %f1329, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1331, %f1330;
	add.f32 	%f1332, %f1325, 0f00000000;
	ex2.approx.f32 	%f1333, %f1332;
	mul.f32 	%f1334, %f1331, %f1333;
	setp.lt.f32	%p238, %f1323, 0fC2D20000;
	selp.f32	%f1335, 0f00000000, %f1334, %p238;
	setp.gt.f32	%p239, %f1323, 0f42D20000;
	selp.f32	%f306, 0f7F800000, %f1335, %p239;
	div.rn.f32 	%f307, %f1774, %f449;
	abs.f32 	%f308, %f307;
	setp.lt.f32	%p240, %f308, 0f00800000;
	mul.f32 	%f1336, %f308, 0f4B800000;
	selp.f32	%f1337, 0fC3170000, 0fC2FE0000, %p240;
	selp.f32	%f1338, %f1336, %f308, %p240;
	mov.b32 	 %r432, %f1338;
	and.b32  	%r433, %r432, 8388607;
	or.b32  	%r434, %r433, 1065353216;
	mov.b32 	 %f1339, %r434;
	shr.u32 	%r435, %r432, 23;
	cvt.rn.f32.u32	%f1340, %r435;
	add.f32 	%f1341, %f1337, %f1340;
	setp.gt.f32	%p241, %f1339, 0f3FB504F3;
	mul.f32 	%f1342, %f1339, 0f3F000000;
	add.f32 	%f1343, %f1341, 0f3F800000;
	selp.f32	%f1344, %f1342, %f1339, %p241;
	selp.f32	%f1345, %f1343, %f1341, %p241;
	add.f32 	%f1346, %f1344, 0fBF800000;
	add.f32 	%f1321, %f1344, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1320,%f1321;
	// inline asm
	add.f32 	%f1347, %f1346, %f1346;
	mul.f32 	%f1348, %f1320, %f1347;
	mul.f32 	%f1349, %f1348, %f1348;
	fma.rn.f32 	%f1352, %f1779, %f1349, %f1780;
	fma.rn.f32 	%f1354, %f1352, %f1349, %f1781;
	mul.rn.f32 	%f1355, %f1354, %f1349;
	mul.rn.f32 	%f1356, %f1355, %f1348;
	sub.f32 	%f1357, %f1346, %f1348;
	neg.f32 	%f1358, %f1348;
	add.f32 	%f1359, %f1357, %f1357;
	fma.rn.f32 	%f1360, %f1358, %f1346, %f1359;
	mul.rn.f32 	%f1361, %f1320, %f1360;
	add.f32 	%f1362, %f1356, %f1348;
	sub.f32 	%f1363, %f1348, %f1362;
	add.f32 	%f1364, %f1356, %f1363;
	add.f32 	%f1365, %f1361, %f1364;
	add.f32 	%f1366, %f1362, %f1365;
	sub.f32 	%f1367, %f1362, %f1366;
	add.f32 	%f1368, %f1365, %f1367;
	mul.rn.f32 	%f1370, %f1345, %f1783;
	mul.rn.f32 	%f1372, %f1345, %f1784;
	add.f32 	%f1373, %f1370, %f1366;
	sub.f32 	%f1374, %f1370, %f1373;
	add.f32 	%f1375, %f1366, %f1374;
	add.f32 	%f1376, %f1368, %f1375;
	add.f32 	%f1377, %f1372, %f1376;
	add.f32 	%f1378, %f1373, %f1377;
	sub.f32 	%f1379, %f1373, %f1378;
	add.f32 	%f1380, %f1377, %f1379;
	mul.rn.f32 	%f1382, %f1776, %f1378;
	neg.f32 	%f1383, %f1382;
	fma.rn.f32 	%f1384, %f1776, %f1378, %f1383;
	fma.rn.f32 	%f1385, %f1776, %f1380, %f1384;
	fma.rn.f32 	%f1387, %f1782, %f1378, %f1385;
	add.rn.f32 	%f1388, %f1382, %f1387;
	neg.f32 	%f1389, %f1388;
	add.rn.f32 	%f1390, %f1382, %f1389;
	add.rn.f32 	%f1391, %f1390, %f1387;
	mov.b32 	 %r436, %f1388;
	setp.eq.s32	%p242, %r436, 1118925336;
	add.s32 	%r437, %r436, -1;
	mov.b32 	 %f1392, %r437;
	add.f32 	%f1393, %f1391, 0f37000000;
	selp.f32	%f1394, %f1392, %f1388, %p242;
	selp.f32	%f309, %f1393, %f1391, %p242;
	mul.f32 	%f1395, %f1394, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1396, %f1395;
	fma.rn.f32 	%f1397, %f1396, %f1777, %f1394;
	fma.rn.f32 	%f1398, %f1396, %f1778, %f1397;
	mul.f32 	%f1399, %f1398, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1400, %f1399;
	add.f32 	%f1401, %f1396, 0f00000000;
	ex2.approx.f32 	%f1402, %f1401;
	mul.f32 	%f1403, %f1400, %f1402;
	setp.lt.f32	%p243, %f1394, 0fC2D20000;
	selp.f32	%f1404, 0f00000000, %f1403, %p243;
	setp.gt.f32	%p244, %f1394, 0f42D20000;
	selp.f32	%f1972, 0f7F800000, %f1404, %p244;
	setp.eq.f32	%p245, %f1972, 0f7F800000;
	@%p245 bra 	BB8_217;

	fma.rn.f32 	%f1972, %f1972, %f309, %f1972;

BB8_217:
	setp.lt.f32	%p246, %f307, 0f00000000;
	and.pred  	%p13, %p246, %p136;
	mov.b32 	 %r438, %f1972;
	xor.b32  	%r439, %r438, -2147483648;
	mov.b32 	 %f1405, %r439;
	selp.f32	%f1974, %f1405, %f1972, %p13;
	setp.eq.f32	%p248, %f307, 0f00000000;
	@%p248 bra 	BB8_220;
	bra.uni 	BB8_218;

BB8_220:
	add.f32 	%f1408, %f307, %f307;
	selp.f32	%f1974, %f1408, 0f00000000, %p136;
	bra.uni 	BB8_221;

BB8_218:
	setp.geu.f32	%p249, %f307, 0f00000000;
	@%p249 bra 	BB8_221;

	mov.f32 	%f1857, 0f40000000;
	cvt.rzi.f32.f32	%f1407, %f1857;
	setp.neu.f32	%p250, %f1407, 0f40000000;
	selp.f32	%f1974, 0f7FFFFFFF, %f1974, %p250;

BB8_221:
	abs.f32 	%f1861, %f307;
	add.f32 	%f1409, %f1861, 0f40000000;
	mov.b32 	 %r440, %f1409;
	setp.lt.s32	%p252, %r440, 2139095040;
	@%p252 bra 	BB8_226;

	abs.f32 	%f1862, %f307;
	setp.gtu.f32	%p253, %f1862, 0f7F800000;
	@%p253 bra 	BB8_225;
	bra.uni 	BB8_223;

BB8_225:
	add.f32 	%f1974, %f307, 0f40000000;
	bra.uni 	BB8_226;

BB8_223:
	abs.f32 	%f1863, %f307;
	setp.neu.f32	%p254, %f1863, 0f7F800000;
	@%p254 bra 	BB8_226;

	selp.f32	%f1974, 0fFF800000, 0f7F800000, %p13;

BB8_226:
	cvt.rn.f32.s32	%f1790, %r665;
	add.f32 	%f1789, %f1790, 0f3F800000;
	sub.f32 	%f1788, %f1789, %f1916;
	mov.f32 	%f1787, 0fB5BFBE8E;
	mov.f32 	%f1786, 0fBF317200;
	sub.f32 	%f1785, %f1790, %f1916;
	mov.f64 	%fd344, 0d4000000000000000;
	mul.f32 	%f1410, %f1974, 0fBF000000;
	setp.eq.f32	%p255, %f307, 0f3F800000;
	selp.f32	%f1411, 0fBF000000, %f1410, %p255;
	mul.f32 	%f1412, %f1411, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1413, %f1412;
	fma.rn.f32 	%f1415, %f1413, %f1786, %f1411;
	fma.rn.f32 	%f1417, %f1413, %f1787, %f1415;
	mul.f32 	%f1418, %f1417, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1419, %f1418;
	add.f32 	%f1420, %f1413, 0f00000000;
	ex2.approx.f32 	%f1421, %f1420;
	mul.f32 	%f1422, %f1419, %f1421;
	setp.lt.f32	%p256, %f1411, 0fC2D20000;
	selp.f32	%f1423, 0f00000000, %f1422, %p256;
	setp.gt.f32	%p257, %f1411, 0f42D20000;
	selp.f32	%f1424, 0f7F800000, %f1423, %p257;
	sub.f32 	%f1425, %f306, %f1424;
	mul.f32 	%f1426, %f58, %f1425;
	mul.f32 	%f320, %f270, %f1426;
	mul.f32 	%f1427, %f1785, %f1424;
	mul.f32 	%f1428, %f1788, %f306;
	sub.f32 	%f1429, %f1428, %f1427;
	cvt.f64.f32	%fd238, %f1429;
	mul.f64 	%fd239, %fd73, %fd238;
	cvt.f64.f32	%fd240, %f270;
	mul.f64 	%fd74, %fd240, %fd239;
	cvt.f64.f32	%fd75, %f290;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd75;
	}
	abs.f64 	%fd76, %fd75;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd76;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd344;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd398, [retval0+0];
	
	//{
	}// Callseq End 155
	setp.gt.s32	%p258, %r86, -1;
	setp.lt.s32	%p259, %r86, 0;
	setp.ne.s64	%p260, %rd26, -9223372036854775808;
	setp.eq.s64	%p261, %rd26, -9223372036854775808;
	and.pred  	%p14, %p259, %p261;
	or.pred  	%p262, %p258, %p260;
	@%p262 bra 	BB8_228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r441}, %fd398;
	}
	xor.b32  	%r442, %r441, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd398;
	}
	mov.b64 	%fd398, {%r443, %r442};

BB8_228:
	setp.eq.f32	%p263, %f290, 0f00000000;
	@%p263 bra 	BB8_231;
	bra.uni 	BB8_229;

BB8_231:
	setp.lt.s32	%p266, %r76, 0;
	mov.u32 	%r444, 0;
	selp.b32	%r445, %r86, 0, %p261;
	or.b32  	%r446, %r445, 2146435072;
	selp.b32	%r447, %r446, %r445, %p266;
	mov.b64 	%fd398, {%r444, %r447};
	bra.uni 	BB8_232;

BB8_229:
	@%p258 bra 	BB8_232;

	mov.f64 	%fd356, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd243, %fd356;
	setp.neu.f64	%p265, %fd243, 0d4000000000000000;
	selp.f64	%fd398, 0dFFF8000000000000, %fd398, %p265;

BB8_232:
	add.f64 	%fd399, %fd75, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r448}, %fd399;
	}
	and.b32  	%r449, %r448, 2146435072;
	setp.ne.s32	%p268, %r449, 2146435072;
	@%p268 bra 	BB8_233;

	setp.gtu.f64	%p269, %fd76, 0d7FF0000000000000;
	@%p269 bra 	BB8_242;

	setp.ne.s32	%p270, %r77, 2146435072;
	@%p270 bra 	BB8_237;

	mov.f64 	%fd355, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r450, %temp}, %fd355;
	}
	setp.eq.s32	%p271, %r450, 0;
	@%p271 bra 	BB8_241;
	bra.uni 	BB8_237;

BB8_241:
	setp.lt.s32	%p274, %r76, 0;
	mov.u32 	%r455, 0;
	setp.gt.f64	%p275, %fd76, 0d3FF0000000000000;
	selp.b32	%r456, 2146435072, 0, %p275;
	xor.b32  	%r457, %r456, 2146435072;
	selp.b32	%r458, %r457, %r456, %p274;
	setp.eq.f32	%p276, %f290, 0fBF800000;
	selp.b32	%r459, 1072693248, %r458, %p276;
	mov.b64 	%fd399, {%r455, %r459};
	bra.uni 	BB8_242;

BB8_233:
	mov.f64 	%fd399, %fd398;

BB8_242:
	mov.f64 	%fd345, 0d4000000000000000;
	setp.eq.f32	%p277, %f290, 0f3F800000;
	selp.f64	%fd245, 0d3FF0000000000000, %fd399, %p277;
	cvt.f64.f32	%fd87, %f250;
	mul.f64 	%fd246, %fd87, %fd245;
	mul.f32 	%f1430, %f249, %f291;
	cvt.f64.f32	%fd247, %f1430;
	sub.f64 	%fd248, %fd247, %fd246;
	cvt.f64.f32	%fd249, %f1951;
	add.f64 	%fd88, %fd249, %fd248;
	cvt.f64.f32	%fd89, %f320;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd89;
	}
	abs.f64 	%fd90, %fd89;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd90;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd345;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd401, [retval0+0];
	
	//{
	}// Callseq End 156
	setp.gt.s32	%p278, %r87, -1;
	setp.lt.s32	%p279, %r87, 0;
	and.pred  	%p15, %p279, %p261;
	or.pred  	%p282, %p278, %p260;
	@%p282 bra 	BB8_244;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r460}, %fd401;
	}
	xor.b32  	%r461, %r460, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r462, %temp}, %fd401;
	}
	mov.b64 	%fd401, {%r462, %r461};

BB8_244:
	setp.eq.f32	%p283, %f320, 0f00000000;
	@%p283 bra 	BB8_247;
	bra.uni 	BB8_245;

BB8_247:
	setp.lt.s32	%p286, %r76, 0;
	mov.u32 	%r463, 0;
	selp.b32	%r464, %r87, 0, %p261;
	or.b32  	%r465, %r464, 2146435072;
	selp.b32	%r466, %r465, %r464, %p286;
	mov.b64 	%fd401, {%r463, %r466};
	bra.uni 	BB8_248;

BB8_245:
	@%p278 bra 	BB8_248;

	mov.f64 	%fd354, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd252, %fd354;
	setp.neu.f64	%p285, %fd252, 0d4000000000000000;
	selp.f64	%fd401, 0dFFF8000000000000, %fd401, %p285;

BB8_248:
	add.f64 	%fd402, %fd89, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r467}, %fd402;
	}
	and.b32  	%r468, %r467, 2146435072;
	setp.ne.s32	%p288, %r468, 2146435072;
	@%p288 bra 	BB8_249;

	setp.gtu.f64	%p289, %fd90, 0d7FF0000000000000;
	@%p289 bra 	BB8_258;

	setp.ne.s32	%p290, %r77, 2146435072;
	@%p290 bra 	BB8_253;

	mov.f64 	%fd353, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r469, %temp}, %fd353;
	}
	setp.eq.s32	%p291, %r469, 0;
	@%p291 bra 	BB8_257;
	bra.uni 	BB8_253;

BB8_257:
	setp.lt.s32	%p294, %r76, 0;
	mov.u32 	%r474, 0;
	setp.gt.f64	%p295, %fd90, 0d3FF0000000000000;
	selp.b32	%r475, 2146435072, 0, %p295;
	xor.b32  	%r476, %r475, 2146435072;
	selp.b32	%r477, %r476, %r475, %p294;
	setp.eq.f32	%p296, %f320, 0fBF800000;
	selp.b32	%r478, 1072693248, %r477, %p296;
	mov.b64 	%fd402, {%r474, %r478};
	bra.uni 	BB8_258;

BB8_249:
	mov.f64 	%fd402, %fd401;

BB8_258:
	setp.eq.f32	%p297, %f320, 0f3F800000;
	selp.f64	%fd254, 0d3FF0000000000000, %fd402, %p297;
	mul.f64 	%fd255, %fd87, %fd254;
	cvt.rn.f32.f64	%f1431, %fd74;
	mul.f32 	%f1432, %f249, %f1431;
	cvt.f64.f32	%fd256, %f1432;
	sub.f64 	%fd257, %fd256, %fd255;
	cvt.f64.f32	%fd258, %f1950;
	add.f64 	%fd259, %fd258, %fd257;
	fma.rn.f32 	%f1952, %f249, %f290, %f1952;
	fma.rn.f32 	%f1953, %f249, %f320, %f1953;
	cvt.rn.f32.f64	%f1950, %fd259;
	cvt.rn.f32.f64	%f1951, %fd88;
	add.s32 	%r665, %r665, 1;
	setp.lt.s32	%p298, %r665, %r141;
	@%p298 bra 	BB8_136;

	add.s32 	%r664, %r664, 1;
	setp.lt.s32	%p299, %r664, %r141;
	@%p299 bra 	BB8_135;

BB8_260:
	mov.f32 	%f1793, 0fBF800000;
	mov.f32 	%f1792, 0f3F800000;
	cvt.rn.f32.s32	%f1791, %r43;
	div.rn.f32 	%f1433, %f1952, %f1951;
	max.f32 	%f1435, %f1433, %f1793;
	min.f32 	%f1437, %f1435, %f1792;
	div.rn.f32 	%f1438, %f1437, %f1791;
	mul.f32 	%f1439, %f1438, 0f3F000000;
	sub.f32 	%f1915, %f1915, %f1439;
	div.rn.f32 	%f1440, %f1953, %f1950;
	max.f32 	%f1441, %f1440, %f1793;
	min.f32 	%f1442, %f1441, %f1792;
	div.rn.f32 	%f1443, %f1442, %f1791;
	mul.f32 	%f1444, %f1443, 0f3F000000;
	sub.f32 	%f1916, %f1916, %f1444;
	mul.wide.s32 	%rd91, %r663, 4;
	add.s64 	%rd92, %rd2, %rd91;
	st.local.f32 	[%rd92], %f1915;
	add.s64 	%rd93, %rd3, %rd91;
	st.local.f32 	[%rd93], %f1916;
	add.s32 	%r663, %r663, 1;
	setp.lt.s32	%p300, %r663, %r43;
	@%p300 bra 	BB8_133;

BB8_261:
	add.s32 	%r659, %r659, 1;
	setp.lt.s32	%p301, %r659, %r142;
	@%p301 bra 	BB8_93;
	bra.uni 	BB8_262;

BB8_91:
	mov.f32 	%f335, %f55;

BB8_262:
	mov.f32 	%f2009, 0f447A0000;
	mov.f32 	%f2008, 0fC47A0000;
	mov.f32 	%f1991, 0f00000000;
	@%p18 bra 	BB8_263;

	mov.u32 	%r479, 0;
	mov.f32 	%f2009, 0f447A0000;
	mov.f32 	%f2008, 0fC47A0000;
	mov.f32 	%f1991, 0f00000000;
	mov.f32 	%f2010, %f2008;
	mov.f32 	%f2011, %f2009;
	mov.u32 	%r667, %r479;

BB8_265:
	cvt.rn.f32.s32	%f345, %r667;
	mov.u32 	%r668, %r479;

BB8_266:
	setp.lt.s32	%p303, %r43, 1;
	@%p303 bra 	BB8_267;

	sqrt.rn.f32 	%f353, %f40;
	cvt.rn.f32.s32	%f354, %r668;
	mov.u32 	%r669, 0;
	mov.u64 	%rd179, %rd2;
	mov.u64 	%rd180, %rd3;
	mov.f32 	%f2007, %f335;

BB8_269:
	ld.local.f32 	%f1915, [%rd179];
	setp.gt.f32	%p304, %f1915, %f2010;
	selp.f32	%f2010, %f1915, %f2010, %p304;
	setp.lt.f32	%p305, %f1915, %f2011;
	selp.f32	%f2011, %f1915, %f2011, %p305;
	ld.local.f32 	%f1916, [%rd180];
	setp.gt.f32	%p306, %f1916, %f2008;
	selp.f32	%f2008, %f1916, %f2008, %p306;
	setp.lt.f32	%p307, %f1916, %f2009;
	selp.f32	%f2009, %f1916, %f2009, %p307;
	sub.f32 	%f366, %f345, %f1915;
	add.f32 	%f1455, %f366, 0f3F800000;
	mul.f32 	%f367, %f1455, %f353;
	abs.f32 	%f368, %f367;
	setp.ltu.f32	%p308, %f368, 0f3F800000;
	@%p308 bra 	BB8_271;
	bra.uni 	BB8_270;

BB8_271:
	mul.f32 	%f1474, %f367, %f367;
	mov.f32 	%f1475, 0f3BA0C9F8;
	mov.f32 	%f1476, 0fBA1268FB;
	fma.rn.f32 	%f1477, %f1476, %f1474, %f1475;
	mov.f32 	%f1478, 0fBCDABFD4;
	fma.rn.f32 	%f1479, %f1477, %f1474, %f1478;
	mov.f32 	%f1480, 0f3DE70331;
	fma.rn.f32 	%f1481, %f1479, %f1474, %f1480;
	mov.f32 	%f1482, 0fBEC09330;
	fma.rn.f32 	%f1483, %f1481, %f1474, %f1482;
	mov.f32 	%f1484, 0f3F906EBA;
	fma.rn.f32 	%f1485, %f1483, %f1474, %f1484;
	mul.f32 	%f2003, %f367, %f1485;
	bra.uni 	BB8_272;

BB8_270:
	mov.f32 	%f1456, 0f3A03BB71;
	mov.f32 	%f1457, 0fB7B730FB;
	fma.rn.f32 	%f1458, %f1457, %f368, %f1456;
	mov.f32 	%f1459, 0fBBACA3B3;
	fma.rn.f32 	%f1460, %f1458, %f368, %f1459;
	mov.f32 	%f1461, 0f3D0A7445;
	fma.rn.f32 	%f1462, %f1460, %f368, %f1461;
	mov.f32 	%f1463, 0fBE1B3B75;
	fma.rn.f32 	%f1464, %f1462, %f368, %f1463;
	mov.f32 	%f1465, 0fBF6B385A;
	fma.rn.f32 	%f1466, %f1464, %f368, %f1465;
	mov.f32 	%f1467, 0fBFD0316E;
	fma.rn.f32 	%f1468, %f1466, %f368, %f1467;
	mov.f32 	%f1469, 0fBA031CCE;
	fma.rn.f32 	%f1470, %f1468, %f368, %f1469;
	ex2.approx.ftz.f32 	%f1471, %f1470;
	mov.f32 	%f1472, 0f3F800000;
	sub.f32 	%f1473, %f1472, %f1471;
	mov.b32 	 %r482, %f1473;
	setp.ltu.f32	%p309, %f368, 0f407AD445;
	selp.b32	%r483, %r482, 1065353216, %p309;
	mov.b32 	 %r484, %f367;
	and.b32  	%r485, %r484, -2147483648;
	or.b32  	%r486, %r483, %r485;
	mov.b32 	 %f2003, %r486;

BB8_272:
	mul.f32 	%f372, %f366, %f353;
	abs.f32 	%f373, %f372;
	setp.ltu.f32	%p310, %f373, 0f3F800000;
	@%p310 bra 	BB8_274;
	bra.uni 	BB8_273;

BB8_274:
	mul.f32 	%f1504, %f372, %f372;
	mov.f32 	%f1505, 0f3BA0C9F8;
	mov.f32 	%f1506, 0fBA1268FB;
	fma.rn.f32 	%f1507, %f1506, %f1504, %f1505;
	mov.f32 	%f1508, 0fBCDABFD4;
	fma.rn.f32 	%f1509, %f1507, %f1504, %f1508;
	mov.f32 	%f1510, 0f3DE70331;
	fma.rn.f32 	%f1511, %f1509, %f1504, %f1510;
	mov.f32 	%f1512, 0fBEC09330;
	fma.rn.f32 	%f1513, %f1511, %f1504, %f1512;
	mov.f32 	%f1514, 0f3F906EBA;
	fma.rn.f32 	%f1515, %f1513, %f1504, %f1514;
	mul.f32 	%f2004, %f372, %f1515;
	bra.uni 	BB8_275;

BB8_273:
	mov.f32 	%f1486, 0f3A03BB71;
	mov.f32 	%f1487, 0fB7B730FB;
	fma.rn.f32 	%f1488, %f1487, %f373, %f1486;
	mov.f32 	%f1489, 0fBBACA3B3;
	fma.rn.f32 	%f1490, %f1488, %f373, %f1489;
	mov.f32 	%f1491, 0f3D0A7445;
	fma.rn.f32 	%f1492, %f1490, %f373, %f1491;
	mov.f32 	%f1493, 0fBE1B3B75;
	fma.rn.f32 	%f1494, %f1492, %f373, %f1493;
	mov.f32 	%f1495, 0fBF6B385A;
	fma.rn.f32 	%f1496, %f1494, %f373, %f1495;
	mov.f32 	%f1497, 0fBFD0316E;
	fma.rn.f32 	%f1498, %f1496, %f373, %f1497;
	mov.f32 	%f1499, 0fBA031CCE;
	fma.rn.f32 	%f1500, %f1498, %f373, %f1499;
	ex2.approx.ftz.f32 	%f1501, %f1500;
	mov.f32 	%f1502, 0f3F800000;
	sub.f32 	%f1503, %f1502, %f1501;
	mov.b32 	 %r487, %f1503;
	setp.ltu.f32	%p311, %f373, 0f407AD445;
	selp.b32	%r488, %r487, 1065353216, %p311;
	mov.b32 	 %r489, %f372;
	and.b32  	%r490, %r489, -2147483648;
	or.b32  	%r491, %r488, %r490;
	mov.b32 	 %f2004, %r491;

BB8_275:
	sub.f32 	%f377, %f2003, %f2004;
	sub.f32 	%f378, %f354, %f1916;
	add.f32 	%f1516, %f378, 0f3F800000;
	mul.f32 	%f379, %f1516, %f353;
	abs.f32 	%f380, %f379;
	setp.ltu.f32	%p312, %f380, 0f3F800000;
	@%p312 bra 	BB8_277;
	bra.uni 	BB8_276;

BB8_277:
	mul.f32 	%f1535, %f379, %f379;
	mov.f32 	%f1536, 0f3BA0C9F8;
	mov.f32 	%f1537, 0fBA1268FB;
	fma.rn.f32 	%f1538, %f1537, %f1535, %f1536;
	mov.f32 	%f1539, 0fBCDABFD4;
	fma.rn.f32 	%f1540, %f1538, %f1535, %f1539;
	mov.f32 	%f1541, 0f3DE70331;
	fma.rn.f32 	%f1542, %f1540, %f1535, %f1541;
	mov.f32 	%f1543, 0fBEC09330;
	fma.rn.f32 	%f1544, %f1542, %f1535, %f1543;
	mov.f32 	%f1545, 0f3F906EBA;
	fma.rn.f32 	%f1546, %f1544, %f1535, %f1545;
	mul.f32 	%f2005, %f379, %f1546;
	bra.uni 	BB8_278;

BB8_276:
	mov.f32 	%f1517, 0f3A03BB71;
	mov.f32 	%f1518, 0fB7B730FB;
	fma.rn.f32 	%f1519, %f1518, %f380, %f1517;
	mov.f32 	%f1520, 0fBBACA3B3;
	fma.rn.f32 	%f1521, %f1519, %f380, %f1520;
	mov.f32 	%f1522, 0f3D0A7445;
	fma.rn.f32 	%f1523, %f1521, %f380, %f1522;
	mov.f32 	%f1524, 0fBE1B3B75;
	fma.rn.f32 	%f1525, %f1523, %f380, %f1524;
	mov.f32 	%f1526, 0fBF6B385A;
	fma.rn.f32 	%f1527, %f1525, %f380, %f1526;
	mov.f32 	%f1528, 0fBFD0316E;
	fma.rn.f32 	%f1529, %f1527, %f380, %f1528;
	mov.f32 	%f1530, 0fBA031CCE;
	fma.rn.f32 	%f1531, %f1529, %f380, %f1530;
	ex2.approx.ftz.f32 	%f1532, %f1531;
	mov.f32 	%f1533, 0f3F800000;
	sub.f32 	%f1534, %f1533, %f1532;
	mov.b32 	 %r492, %f1534;
	setp.ltu.f32	%p313, %f380, 0f407AD445;
	selp.b32	%r493, %r492, 1065353216, %p313;
	mov.b32 	 %r494, %f379;
	and.b32  	%r495, %r494, -2147483648;
	or.b32  	%r496, %r493, %r495;
	mov.b32 	 %f2005, %r496;

BB8_278:
	mul.f32 	%f384, %f378, %f353;
	abs.f32 	%f385, %f384;
	setp.ltu.f32	%p314, %f385, 0f3F800000;
	@%p314 bra 	BB8_280;
	bra.uni 	BB8_279;

BB8_280:
	mul.f32 	%f1565, %f384, %f384;
	mov.f32 	%f1566, 0f3BA0C9F8;
	mov.f32 	%f1567, 0fBA1268FB;
	fma.rn.f32 	%f1568, %f1567, %f1565, %f1566;
	mov.f32 	%f1569, 0fBCDABFD4;
	fma.rn.f32 	%f1570, %f1568, %f1565, %f1569;
	mov.f32 	%f1571, 0f3DE70331;
	fma.rn.f32 	%f1572, %f1570, %f1565, %f1571;
	mov.f32 	%f1573, 0fBEC09330;
	fma.rn.f32 	%f1574, %f1572, %f1565, %f1573;
	mov.f32 	%f1575, 0f3F906EBA;
	fma.rn.f32 	%f1576, %f1574, %f1565, %f1575;
	mul.f32 	%f2006, %f384, %f1576;
	bra.uni 	BB8_281;

BB8_279:
	mov.f32 	%f1547, 0f3A03BB71;
	mov.f32 	%f1548, 0fB7B730FB;
	fma.rn.f32 	%f1549, %f1548, %f385, %f1547;
	mov.f32 	%f1550, 0fBBACA3B3;
	fma.rn.f32 	%f1551, %f1549, %f385, %f1550;
	mov.f32 	%f1552, 0f3D0A7445;
	fma.rn.f32 	%f1553, %f1551, %f385, %f1552;
	mov.f32 	%f1554, 0fBE1B3B75;
	fma.rn.f32 	%f1555, %f1553, %f385, %f1554;
	mov.f32 	%f1556, 0fBF6B385A;
	fma.rn.f32 	%f1557, %f1555, %f385, %f1556;
	mov.f32 	%f1558, 0fBFD0316E;
	fma.rn.f32 	%f1559, %f1557, %f385, %f1558;
	mov.f32 	%f1560, 0fBA031CCE;
	fma.rn.f32 	%f1561, %f1559, %f385, %f1560;
	ex2.approx.ftz.f32 	%f1562, %f1561;
	mov.f32 	%f1563, 0f3F800000;
	sub.f32 	%f1564, %f1563, %f1562;
	mov.b32 	 %r497, %f1564;
	setp.ltu.f32	%p315, %f385, 0f407AD445;
	selp.b32	%r498, %r497, 1065353216, %p315;
	mov.b32 	 %r499, %f384;
	and.b32  	%r500, %r499, -2147483648;
	or.b32  	%r501, %r498, %r500;
	mov.b32 	 %f2006, %r501;

BB8_281:
	sub.f32 	%f1577, %f2005, %f2006;
	mul.f32 	%f1578, %f1577, 0f3F000000;
	mul.f32 	%f1579, %f377, 0f3F000000;
	mul.f32 	%f1580, %f1579, %f450;
	fma.rn.f32 	%f2007, %f1580, %f1578, %f2007;
	add.s64 	%rd180, %rd180, 4;
	add.s64 	%rd179, %rd179, 4;
	add.s32 	%r669, %r669, 1;
	setp.lt.s32	%p316, %r669, %r43;
	@%p316 bra 	BB8_269;
	bra.uni 	BB8_282;

BB8_267:
	mov.f32 	%f2007, %f335;

BB8_282:
	mad.lo.s32 	%r502, %r668, %r141, %r667;
	add.s32 	%r503, %r502, %r1;
	mul.wide.s32 	%rd94, %r503, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.f32 	%f397, [%rd95];
	mul.f32 	%f1581, %f2007, 0f4B000000;
	setp.lt.f32	%p317, %f2007, 0f00800000;
	selp.f32	%f398, %f1581, %f2007, %p317;
	selp.f32	%f1582, 0fC1B80000, 0f00000000, %p317;
	mov.b32 	 %r504, %f398;
	add.s32 	%r505, %r504, -1059760811;
	and.b32  	%r506, %r505, -8388608;
	sub.s32 	%r507, %r504, %r506;
	mov.b32 	 %f1583, %r507;
	cvt.rn.f32.s32	%f1584, %r506;
	mov.f32 	%f1585, 0f34000000;
	fma.rn.f32 	%f1586, %f1584, %f1585, %f1582;
	add.f32 	%f1587, %f1583, 0fBF800000;
	mov.f32 	%f1588, 0f3E1039F6;
	mov.f32 	%f1589, 0fBE055027;
	fma.rn.f32 	%f1590, %f1589, %f1587, %f1588;
	mov.f32 	%f1591, 0fBDF8CDCC;
	fma.rn.f32 	%f1592, %f1590, %f1587, %f1591;
	mov.f32 	%f1593, 0f3E0F2955;
	fma.rn.f32 	%f1594, %f1592, %f1587, %f1593;
	mov.f32 	%f1595, 0fBE2AD8B9;
	fma.rn.f32 	%f1596, %f1594, %f1587, %f1595;
	mov.f32 	%f1597, 0f3E4CED0B;
	fma.rn.f32 	%f1598, %f1596, %f1587, %f1597;
	mov.f32 	%f1599, 0fBE7FFF22;
	fma.rn.f32 	%f1600, %f1598, %f1587, %f1599;
	mov.f32 	%f1601, 0f3EAAAA78;
	fma.rn.f32 	%f1602, %f1600, %f1587, %f1601;
	mov.f32 	%f1603, 0fBF000000;
	fma.rn.f32 	%f1604, %f1602, %f1587, %f1603;
	mul.f32 	%f1605, %f1587, %f1604;
	fma.rn.f32 	%f1606, %f1605, %f1587, %f1587;
	mov.f32 	%f1607, 0f3F317218;
	fma.rn.f32 	%f2014, %f1586, %f1607, %f1606;
	setp.lt.u32	%p318, %r504, 2139095040;
	@%p318 bra 	BB8_284;

	mov.f32 	%f1608, 0f7F800000;
	fma.rn.f32 	%f2014, %f398, %f1608, %f1608;

BB8_284:
	setp.eq.f32	%p319, %f398, 0f00000000;
	selp.f32	%f402, 0fFF800000, %f2014, %p319;
	mul.f32 	%f1609, %f2007, 0f40C90FD8;
	setp.lt.f32	%p320, %f1609, 0f00800000;
	mul.f32 	%f1610, %f1609, 0f4B000000;
	selp.f32	%f403, %f1610, %f1609, %p320;
	selp.f32	%f1611, 0fC1B80000, 0f00000000, %p320;
	mov.b32 	 %r508, %f403;
	add.s32 	%r509, %r508, -1059760811;
	and.b32  	%r510, %r509, -8388608;
	sub.s32 	%r511, %r508, %r510;
	mov.b32 	 %f1612, %r511;
	cvt.rn.f32.s32	%f1613, %r510;
	fma.rn.f32 	%f1615, %f1613, %f1585, %f1611;
	add.f32 	%f1616, %f1612, 0fBF800000;
	fma.rn.f32 	%f1619, %f1589, %f1616, %f1588;
	fma.rn.f32 	%f1621, %f1619, %f1616, %f1591;
	fma.rn.f32 	%f1623, %f1621, %f1616, %f1593;
	fma.rn.f32 	%f1625, %f1623, %f1616, %f1595;
	fma.rn.f32 	%f1627, %f1625, %f1616, %f1597;
	fma.rn.f32 	%f1629, %f1627, %f1616, %f1599;
	fma.rn.f32 	%f1631, %f1629, %f1616, %f1601;
	fma.rn.f32 	%f1633, %f1631, %f1616, %f1603;
	mul.f32 	%f1634, %f1616, %f1633;
	fma.rn.f32 	%f1635, %f1634, %f1616, %f1616;
	fma.rn.f32 	%f2015, %f1615, %f1607, %f1635;
	setp.lt.u32	%p321, %r508, 2139095040;
	@%p321 bra 	BB8_286;

	mov.f32 	%f1637, 0f7F800000;
	fma.rn.f32 	%f2015, %f403, %f1637, %f1637;

BB8_286:
	setp.gt.f32	%p322, %f397, 0f00000000;
	@%p322 bra 	BB8_288;
	bra.uni 	BB8_287;

BB8_288:
	mul.f32 	%f1638, %f397, 0f4B000000;
	setp.lt.f32	%p323, %f397, 0f00800000;
	selp.f32	%f408, %f1638, %f397, %p323;
	selp.f32	%f1639, 0fC1B80000, 0f00000000, %p323;
	mov.b32 	 %r512, %f408;
	add.s32 	%r513, %r512, -1059760811;
	and.b32  	%r514, %r513, -8388608;
	sub.s32 	%r515, %r512, %r514;
	mov.b32 	 %f1640, %r515;
	cvt.rn.f32.s32	%f1641, %r514;
	fma.rn.f32 	%f1643, %f1641, %f1585, %f1639;
	add.f32 	%f1644, %f1640, 0fBF800000;
	fma.rn.f32 	%f1647, %f1589, %f1644, %f1588;
	fma.rn.f32 	%f1649, %f1647, %f1644, %f1591;
	fma.rn.f32 	%f1651, %f1649, %f1644, %f1593;
	fma.rn.f32 	%f1653, %f1651, %f1644, %f1595;
	fma.rn.f32 	%f1655, %f1653, %f1644, %f1597;
	fma.rn.f32 	%f1657, %f1655, %f1644, %f1599;
	fma.rn.f32 	%f1659, %f1657, %f1644, %f1601;
	fma.rn.f32 	%f1661, %f1659, %f1644, %f1603;
	mul.f32 	%f1662, %f1644, %f1661;
	fma.rn.f32 	%f1663, %f1662, %f1644, %f1644;
	fma.rn.f32 	%f2016, %f1643, %f1607, %f1663;
	setp.lt.u32	%p324, %r512, 2139095040;
	@%p324 bra 	BB8_290;

	mov.f32 	%f1665, 0f7F800000;
	fma.rn.f32 	%f2016, %f408, %f1665, %f1665;

BB8_290:
	setp.eq.f32	%p325, %f408, 0f00000000;
	selp.f32	%f1666, 0fFF800000, %f2016, %p325;
	mul.f32 	%f1667, %f397, %f1666;
	mul.f32 	%f1668, %f397, %f402;
	sub.f32 	%f1669, %f1668, %f2007;
	sub.f32 	%f1670, %f1669, %f1667;
	add.f32 	%f412, %f397, %f1670;
	mul.f32 	%f1671, %f397, 0f40C90FD8;
	setp.lt.f32	%p326, %f1671, 0f00800000;
	mul.f32 	%f1672, %f1671, 0f4B000000;
	selp.f32	%f413, %f1672, %f1671, %p326;
	selp.f32	%f1673, 0fC1B80000, 0f00000000, %p326;
	mov.b32 	 %r516, %f413;
	add.s32 	%r517, %r516, -1059760811;
	and.b32  	%r518, %r517, -8388608;
	sub.s32 	%r519, %r516, %r518;
	mov.b32 	 %f1674, %r519;
	cvt.rn.f32.s32	%f1675, %r518;
	fma.rn.f32 	%f1677, %f1675, %f1585, %f1673;
	add.f32 	%f1678, %f1674, 0fBF800000;
	fma.rn.f32 	%f1681, %f1589, %f1678, %f1588;
	fma.rn.f32 	%f1683, %f1681, %f1678, %f1591;
	fma.rn.f32 	%f1685, %f1683, %f1678, %f1593;
	fma.rn.f32 	%f1687, %f1685, %f1678, %f1595;
	fma.rn.f32 	%f1689, %f1687, %f1678, %f1597;
	fma.rn.f32 	%f1691, %f1689, %f1678, %f1599;
	fma.rn.f32 	%f1693, %f1691, %f1678, %f1601;
	fma.rn.f32 	%f1695, %f1693, %f1678, %f1603;
	mul.f32 	%f1696, %f1678, %f1695;
	fma.rn.f32 	%f1697, %f1696, %f1678, %f1678;
	fma.rn.f32 	%f2017, %f1677, %f1607, %f1697;
	setp.lt.u32	%p327, %r516, 2139095040;
	@%p327 bra 	BB8_292;

	mov.f32 	%f1699, 0f7F800000;
	fma.rn.f32 	%f2017, %f413, %f1699, %f1699;

BB8_292:
	mul.f32 	%f1700, %f2017, 0f3F000000;
	setp.eq.f32	%p328, %f413, 0f00000000;
	selp.f32	%f1701, 0fFF800000, %f1700, %p328;
	sub.f32 	%f2018, %f412, %f1701;
	bra.uni 	BB8_293;

BB8_287:
	neg.f32 	%f2018, %f2007;

BB8_293:
	mul.f32 	%f1702, %f2007, %f402;
	sub.f32 	%f1703, %f2018, %f1702;
	add.f32 	%f1704, %f2007, %f1703;
	add.f32 	%f1705, %f1702, %f1704;
	sub.f32 	%f1706, %f1705, %f2007;
	setp.eq.f32	%p329, %f403, 0f00000000;
	mul.f32 	%f1707, %f2015, 0f3F000000;
	selp.f32	%f1708, 0fFF800000, %f1707, %p329;
	add.f32 	%f1709, %f1708, %f1706;
	fma.rn.f32 	%f1991, %f1709, 0fC0000000, %f1991;
	add.s32 	%r668, %r668, 1;
	setp.lt.s32	%p330, %r668, %r141;
	@%p330 bra 	BB8_266;

	add.s32 	%r667, %r667, 1;
	setp.lt.s32	%p331, %r667, %r141;
	@%p331 bra 	BB8_265;
	bra.uni 	BB8_295;

BB8_263:
	mov.f32 	%f2010, %f2008;
	mov.f32 	%f2011, %f2009;

BB8_295:
	mad.lo.s32 	%r520, %r141, %r141, -1;
	shl.b32 	%r521, %r43, 1;
	sub.s32 	%r522, %r520, %r521;
	cvt.rn.f32.s32	%f1710, %r522;
	sqrt.rn.f32 	%f1711, %f1710;
	sqrt.rn.f32 	%f1712, %f1991;
	sub.f32 	%f427, %f1712, %f1711;
	cvt.f64.f32	%fd101, %f427;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd101;
	}
	mov.f64 	%fd260, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd260;
	}
	bfe.u32 	%r523, %r99, 20, 11;
	add.s32 	%r524, %r523, -1012;
	mov.u64 	%rd96, 4611686018427387904;
	shl.b64 	%rd31, %rd96, %r524;
	setp.ne.s64	%p332, %rd31, -9223372036854775808;
	setp.eq.s64	%p333, %rd31, -9223372036854775808;
	abs.f64 	%fd102, %fd101;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd260;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd404, [retval0+0];
	
	//{
	}// Callseq End 157
	setp.gt.s32	%p334, %r98, -1;
	setp.lt.s32	%p335, %r98, 0;
	and.pred  	%p16, %p335, %p333;
	or.pred  	%p336, %p334, %p332;
	@%p336 bra 	BB8_297;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r525}, %fd404;
	}
	xor.b32  	%r526, %r525, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r527, %temp}, %fd404;
	}
	mov.b64 	%fd404, {%r527, %r526};

BB8_297:
	setp.eq.f32	%p337, %f427, 0f00000000;
	@%p337 bra 	BB8_300;
	bra.uni 	BB8_298;

BB8_300:
	selp.b32	%r528, %r98, 0, %p333;
	mov.u32 	%r529, 0;
	or.b32  	%r530, %r528, 2146435072;
	setp.lt.s32	%p341, %r99, 0;
	selp.b32	%r531, %r530, %r528, %p341;
	mov.b64 	%fd404, {%r529, %r531};
	bra.uni 	BB8_301;

BB8_298:
	@%p334 bra 	BB8_301;

	cvt.rzi.f64.f64	%fd262, %fd260;
	setp.neu.f64	%p339, %fd262, 0d4000000000000000;
	selp.f64	%fd404, 0dFFF8000000000000, %fd404, %p339;

BB8_301:
	add.f64 	%fd405, %fd101, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r532}, %fd405;
	}
	and.b32  	%r533, %r532, 2146435072;
	setp.ne.s32	%p342, %r533, 2146435072;
	@%p342 bra 	BB8_302;

	setp.gtu.f64	%p343, %fd102, 0d7FF0000000000000;
	@%p343 bra 	BB8_311;

	and.b32  	%r534, %r99, 2147483647;
	setp.ne.s32	%p344, %r534, 2146435072;
	@%p344 bra 	BB8_306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r535, %temp}, %fd260;
	}
	setp.eq.s32	%p345, %r535, 0;
	@%p345 bra 	BB8_310;
	bra.uni 	BB8_306;

BB8_310:
	setp.gt.f64	%p348, %fd102, 0d3FF0000000000000;
	selp.b32	%r544, 2146435072, 0, %p348;
	mov.u32 	%r545, 0;
	xor.b32  	%r546, %r544, 2146435072;
	setp.lt.s32	%p349, %r99, 0;
	selp.b32	%r547, %r546, %r544, %p349;
	setp.eq.f32	%p350, %f427, 0fBF800000;
	selp.b32	%r548, 1072693248, %r547, %p350;
	mov.b64 	%fd405, {%r545, %r548};
	bra.uni 	BB8_311;

BB8_302:
	mov.f64 	%fd405, %fd404;

BB8_311:
	setp.eq.f32	%p351, %f427, 0f3F800000;
	selp.f64	%fd113, 0d3FF0000000000000, %fd405, %p351;
	mul.f32 	%f1713, %f427, 0f3F4E353F;
	cvt.f64.f32	%fd264, %f1713;
	fma.rn.f64 	%fd114, %fd113, 0dBFEFB71760000000, %fd264;
	mov.f64 	%fd265, 0d4338000000000000;
	mov.f64 	%fd266, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd267, %fd114, %fd266, %fd265;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd267;
	}
	mov.f64 	%fd268, 0dC338000000000000;
	add.rn.f64 	%fd269, %fd267, %fd268;
	mov.f64 	%fd270, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd271, %fd269, %fd270, %fd114;
	mov.f64 	%fd272, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd273, %fd269, %fd272, %fd271;
	mov.f64 	%fd274, 0d3E928AF3FCA213EA;
	mov.f64 	%fd275, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd276, %fd275, %fd273, %fd274;
	mov.f64 	%fd277, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd278, %fd276, %fd273, %fd277;
	mov.f64 	%fd279, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd280, %fd278, %fd273, %fd279;
	mov.f64 	%fd281, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd282, %fd280, %fd273, %fd281;
	mov.f64 	%fd283, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd284, %fd282, %fd273, %fd283;
	mov.f64 	%fd285, 0d3F81111111122322;
	fma.rn.f64 	%fd286, %fd284, %fd273, %fd285;
	mov.f64 	%fd287, 0d3FA55555555502A1;
	fma.rn.f64 	%fd288, %fd286, %fd273, %fd287;
	mov.f64 	%fd289, 0d3FC5555555555511;
	fma.rn.f64 	%fd290, %fd288, %fd273, %fd289;
	mov.f64 	%fd291, 0d3FE000000000000B;
	fma.rn.f64 	%fd292, %fd290, %fd273, %fd291;
	mov.f64 	%fd293, 0d3FF0000000000000;
	fma.rn.f64 	%fd294, %fd292, %fd273, %fd293;
	fma.rn.f64 	%fd295, %fd294, %fd273, %fd293;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd295;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd295;
	}
	shl.b32 	%r549, %r100, 20;
	add.s32 	%r550, %r102, %r549;
	mov.b64 	%fd406, {%r101, %r550};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r551}, %fd114;
	}
	mov.b32 	 %f1714, %r551;
	abs.f32 	%f428, %f1714;
	setp.lt.f32	%p352, %f428, 0f4086232B;
	@%p352 bra 	BB8_314;

	setp.lt.f64	%p353, %fd114, 0d0000000000000000;
	add.f64 	%fd296, %fd114, 0d7FF0000000000000;
	selp.f64	%fd406, 0d0000000000000000, %fd296, %p353;
	setp.geu.f32	%p354, %f428, 0f40874800;
	@%p354 bra 	BB8_314;

	mov.f64 	%fd379, 0d4338000000000000;
	mov.f64 	%fd378, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd375, %fd114, %fd378, %fd379;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r641, %temp}, %fd375;
	}
	shr.u32 	%r552, %r641, 31;
	add.s32 	%r553, %r641, %r552;
	shr.s32 	%r554, %r553, 1;
	shl.b32 	%r555, %r554, 20;
	add.s32 	%r556, %r555, %r102;
	mov.b64 	%fd297, {%r101, %r556};
	sub.s32 	%r557, %r641, %r554;
	shl.b32 	%r558, %r557, 20;
	add.s32 	%r559, %r558, 1072693248;
	mov.u32 	%r560, 0;
	mov.b64 	%fd298, {%r560, %r559};
	mul.f64 	%fd406, %fd297, %fd298;

BB8_314:
	mov.f64 	%fd377, 0d4338000000000000;
	mov.f64 	%fd376, 0d3FF71547652B82FE;
	mov.f64 	%fd373, 0d3FF0000000000000;
	mul.f32 	%f1715, %f427, 0fBF9F5F70;
	cvt.f64.f32	%fd299, %f1715;
	fma.rn.f64 	%fd119, %fd113, 0dBFE5A43FE0000000, %fd299;
	fma.rn.f64 	%fd302, %fd119, %fd376, %fd377;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd302;
	}
	add.rn.f64 	%fd304, %fd302, %fd268;
	fma.rn.f64 	%fd306, %fd304, %fd270, %fd119;
	fma.rn.f64 	%fd308, %fd304, %fd272, %fd306;
	fma.rn.f64 	%fd311, %fd275, %fd308, %fd274;
	fma.rn.f64 	%fd313, %fd311, %fd308, %fd277;
	fma.rn.f64 	%fd315, %fd313, %fd308, %fd279;
	fma.rn.f64 	%fd317, %fd315, %fd308, %fd281;
	fma.rn.f64 	%fd319, %fd317, %fd308, %fd283;
	fma.rn.f64 	%fd321, %fd319, %fd308, %fd285;
	fma.rn.f64 	%fd323, %fd321, %fd308, %fd287;
	fma.rn.f64 	%fd325, %fd323, %fd308, %fd289;
	fma.rn.f64 	%fd327, %fd325, %fd308, %fd291;
	fma.rn.f64 	%fd329, %fd327, %fd308, %fd373;
	fma.rn.f64 	%fd330, %fd329, %fd308, %fd373;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd330;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd330;
	}
	shl.b32 	%r561, %r103, 20;
	add.s32 	%r562, %r105, %r561;
	mov.b64 	%fd407, {%r104, %r562};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd119;
	}
	mov.b32 	 %f1716, %r563;
	abs.f32 	%f429, %f1716;
	setp.lt.f32	%p355, %f429, 0f4086232B;
	@%p355 bra 	BB8_317;

	setp.lt.f64	%p356, %fd119, 0d0000000000000000;
	add.f64 	%fd331, %fd119, 0d7FF0000000000000;
	selp.f64	%fd407, 0d0000000000000000, %fd331, %p356;
	setp.geu.f32	%p357, %f429, 0f40874800;
	@%p357 bra 	BB8_317;

	shr.u32 	%r564, %r103, 31;
	add.s32 	%r565, %r103, %r564;
	shr.s32 	%r566, %r565, 1;
	shl.b32 	%r567, %r566, 20;
	add.s32 	%r568, %r567, %r105;
	mov.b64 	%fd332, {%r104, %r568};
	sub.s32 	%r569, %r103, %r566;
	shl.b32 	%r570, %r569, 20;
	add.s32 	%r571, %r570, 1072693248;
	mov.u32 	%r572, 0;
	mov.b64 	%fd333, {%r572, %r571};
	mul.f64 	%fd407, %fd332, %fd333;

BB8_317:
	mov.f64 	%fd374, 0d3FF0000000000000;
	mul.f64 	%fd334, %fd407, 0d3FE0000000000000;
	setp.gt.f32	%p358, %f427, 0f00000000;
	selp.f64	%fd335, %fd334, 0d0000000000000000, %p358;
	setp.lt.f32	%p359, %f427, 0f00000000;
	mul.f64 	%fd336, %fd406, 0d3FE0000000000000;
	sub.f64 	%fd338, %fd374, %fd336;
	selp.f64	%fd339, %fd338, 0d0000000000000000, %p359;
	add.f64 	%fd340, %fd339, %fd335;
	cvt.rn.f32.f64	%f430, %fd340;
	setp.leu.f32	%p360, %f430, %f2028;
	@%p360 bra 	BB8_333;

	abs.f32 	%f1717, %f56;
	mov.b32 	 %r573, %f56;
	and.b32  	%r574, %r573, -2147483648;
	or.b32  	%r575, %r574, 1056964608;
	mov.b32 	 %f1718, %r575;
	add.f32 	%f1719, %f56, %f1718;
	cvt.rzi.f32.f32	%f1720, %f1719;
	setp.gt.f32	%p361, %f1717, 0f4B000000;
	selp.f32	%f2026, %f56, %f1720, %p361;
	setp.geu.f32	%p362, %f1717, 0f3F000000;
	@%p362 bra 	BB8_320;

	cvt.rzi.f32.f32	%f2026, %f56;

BB8_320:
	neg.f32 	%f434, %f2026;
	setp.leu.f32	%p363, %f2011, %f434;
	@%p363 bra 	BB8_333;

	cvt.rn.f32.s32	%f1796, %r238;
	add.f32 	%f1721, %f1796, %f2026;
	setp.geu.f32	%p364, %f2010, %f1721;
	setp.leu.f32	%p365, %f2009, %f434;
	or.pred  	%p366, %p364, %p365;
	setp.geu.f32	%p367, %f2008, %f1721;
	or.pred  	%p368, %p366, %p367;
	@%p368 bra 	BB8_333;

	setp.lt.s32	%p369, %r43, 1;
	@%p369 bra 	BB8_332;

	and.b32  	%r106, %r43, 3;
	setp.eq.s32	%p370, %r106, 0;
	mov.u32 	%r672, 0;
	@%p370 bra 	BB8_329;

	setp.eq.s32	%p371, %r106, 1;
	mov.u32 	%r671, 0;
	@%p371 bra 	BB8_328;

	setp.eq.s32	%p372, %r106, 2;
	mov.u32 	%r670, 0;
	@%p372 bra 	BB8_327;

	ld.local.f32 	%f1722, [%rd2];
	st.local.f32 	[%rd4], %f1722;
	ld.local.f32 	%f1723, [%rd3];
	st.local.f32 	[%rd5], %f1723;
	mov.u32 	%r670, 1;

BB8_327:
	mul.wide.u32 	%rd97, %r670, 4;
	add.s64 	%rd98, %rd2, %rd97;
	ld.local.f32 	%f1724, [%rd98];
	add.s64 	%rd99, %rd4, %rd97;
	st.local.f32 	[%rd99], %f1724;
	add.s64 	%rd100, %rd3, %rd97;
	ld.local.f32 	%f1725, [%rd100];
	add.s64 	%rd101, %rd5, %rd97;
	st.local.f32 	[%rd101], %f1725;
	add.s32 	%r671, %r670, 1;

BB8_328:
	mul.wide.s32 	%rd102, %r671, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.local.f32 	%f1726, [%rd103];
	add.s64 	%rd104, %rd4, %rd102;
	st.local.f32 	[%rd104], %f1726;
	add.s64 	%rd105, %rd3, %rd102;
	ld.local.f32 	%f1727, [%rd105];
	add.s64 	%rd106, %rd5, %rd102;
	st.local.f32 	[%rd106], %f1727;
	add.s32 	%r672, %r671, 1;

BB8_329:
	setp.lt.u32	%p373, %r43, 4;
	@%p373 bra 	BB8_332;

	mul.wide.s32 	%rd181, %r672, 4;

BB8_331:
	add.s64 	%rd107, %rd2, %rd181;
	ld.local.f32 	%f1728, [%rd107];
	add.s64 	%rd108, %rd4, %rd181;
	ld.local.f32 	%f1729, [%rd107+4];
	ld.local.f32 	%f1730, [%rd107+8];
	ld.local.f32 	%f1731, [%rd107+12];
	st.local.f32 	[%rd108], %f1728;
	add.s64 	%rd109, %rd3, %rd181;
	st.local.f32 	[%rd108+4], %f1729;
	st.local.f32 	[%rd108+8], %f1730;
	st.local.f32 	[%rd108+12], %f1731;
	ld.local.f32 	%f1732, [%rd109];
	add.s64 	%rd110, %rd5, %rd181;
	ld.local.f32 	%f1733, [%rd109+4];
	ld.local.f32 	%f1734, [%rd109+8];
	ld.local.f32 	%f1735, [%rd109+12];
	st.local.f32 	[%rd110], %f1732;
	st.local.f32 	[%rd110+4], %f1733;
	st.local.f32 	[%rd110+8], %f1734;
	st.local.f32 	[%rd110+12], %f1735;
	add.s64 	%rd181, %rd181, 16;
	add.s32 	%r672, %r672, 4;
	setp.lt.s32	%p374, %r672, %r43;
	@%p374 bra 	BB8_331;

BB8_332:
	mov.u32 	%r674, %r43;
	mov.f32 	%f2027, %f335;
	mov.f32 	%f2028, %f430;

BB8_333:
	add.s32 	%r652, %r43, 1;
	setp.lt.s32	%p375, %r43, %r143;
	@%p375 bra 	BB8_63;
	bra.uni 	BB8_334;

BB8_306:
	and.b32  	%r536, %r98, 2147483647;
	setp.ne.s32	%p346, %r536, 2146435072;
	@%p346 bra 	BB8_307;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r537, %temp}, %fd101;
	}
	setp.ne.s32	%p347, %r537, 0;
	mov.f64 	%fd405, %fd404;
	@%p347 bra 	BB8_311;

	shr.s32 	%r538, %r99, 31;
	and.b32  	%r539, %r538, -2146435072;
	add.s32 	%r540, %r539, 2146435072;
	or.b32  	%r541, %r540, -2147483648;
	selp.b32	%r542, %r541, %r540, %p16;
	mov.u32 	%r543, 0;
	mov.b64 	%fd405, {%r543, %r542};
	bra.uni 	BB8_311;

BB8_307:
	mov.f64 	%fd405, %fd404;
	bra.uni 	BB8_311;

BB8_63:
	mov.u32 	%r43, %r652;
	setp.eq.s32	%p73, %r43, 1;
	@%p73 bra 	BB8_88;
	bra.uni 	BB8_64;

BB8_88:
	st.local.f32 	[%rd2], %f1915;
	st.local.f32 	[%rd3], %f1916;
	mov.u32 	%r658, 0;
	bra.uni 	BB8_89;

BB8_64:
	@%p18 bra 	BB8_65;

	add.s32 	%r45, %r43, -1;
	mul.wide.s32 	%rd76, %r45, 4;
	add.s64 	%rd9, %rd2, %rd76;
	add.s64 	%rd10, %rd3, %rd76;
	mov.u32 	%r239, 0;
	mov.u32 	%r654, %r239;
	mov.f32 	%f1917, %f59;

BB8_67:
	setp.ne.s32	%p75, %r654, 0;
	setp.ne.s32	%p76, %r654, %r238;
	and.pred  	%p77, %p76, %p75;
	cvt.rn.f32.s32	%f67, %r654;
	selp.f32	%f68, 0f3F800000, 0fBF800000, %p77;
	mov.u32 	%r655, %r239;

BB8_68:
	mov.f32 	%f1913, 0f00000000;
	setp.lt.s32	%p78, %r45, 1;
	mov.f32 	%f1912, %f55;
	mov.f32 	%f1914, %f1913;
	mov.u32 	%r657, %r239;
	@%p78 bra 	BB8_83;

	sqrt.rn.f32 	%f72, %f40;
	cvt.rn.f32.s32	%f73, %r655;
	mov.u32 	%r657, 0;
	mov.f32 	%f1913, 0f00000000;
	mov.u64 	%rd173, %rd2;
	mov.u64 	%rd174, %rd3;
	mov.f32 	%f1912, %f55;
	mov.f32 	%f1914, %f1913;

BB8_70:
	ld.local.f32 	%f1915, [%rd173];
	add.f32 	%f1914, %f1914, %f1915;
	ld.local.f32 	%f1916, [%rd174];
	add.f32 	%f1913, %f1913, %f1916;
	sub.f32 	%f81, %f67, %f1915;
	add.f32 	%f508, %f81, 0f3F800000;
	mul.f32 	%f82, %f508, %f72;
	abs.f32 	%f83, %f82;
	setp.ltu.f32	%p79, %f83, 0f3F800000;
	@%p79 bra 	BB8_72;
	bra.uni 	BB8_71;

BB8_72:
	mul.f32 	%f527, %f82, %f82;
	mov.f32 	%f528, 0f3BA0C9F8;
	mov.f32 	%f529, 0fBA1268FB;
	fma.rn.f32 	%f530, %f529, %f527, %f528;
	mov.f32 	%f531, 0fBCDABFD4;
	fma.rn.f32 	%f532, %f530, %f527, %f531;
	mov.f32 	%f533, 0f3DE70331;
	fma.rn.f32 	%f534, %f532, %f527, %f533;
	mov.f32 	%f535, 0fBEC09330;
	fma.rn.f32 	%f536, %f534, %f527, %f535;
	mov.f32 	%f537, 0f3F906EBA;
	fma.rn.f32 	%f538, %f536, %f527, %f537;
	mul.f32 	%f1908, %f82, %f538;
	bra.uni 	BB8_73;

BB8_71:
	mov.f32 	%f509, 0f3A03BB71;
	mov.f32 	%f510, 0fB7B730FB;
	fma.rn.f32 	%f511, %f510, %f83, %f509;
	mov.f32 	%f512, 0fBBACA3B3;
	fma.rn.f32 	%f513, %f511, %f83, %f512;
	mov.f32 	%f514, 0f3D0A7445;
	fma.rn.f32 	%f515, %f513, %f83, %f514;
	mov.f32 	%f516, 0fBE1B3B75;
	fma.rn.f32 	%f517, %f515, %f83, %f516;
	mov.f32 	%f518, 0fBF6B385A;
	fma.rn.f32 	%f519, %f517, %f83, %f518;
	mov.f32 	%f520, 0fBFD0316E;
	fma.rn.f32 	%f521, %f519, %f83, %f520;
	mov.f32 	%f522, 0fBA031CCE;
	fma.rn.f32 	%f523, %f521, %f83, %f522;
	ex2.approx.ftz.f32 	%f524, %f523;
	mov.f32 	%f525, 0f3F800000;
	sub.f32 	%f526, %f525, %f524;
	mov.b32 	 %r243, %f526;
	setp.ltu.f32	%p80, %f83, 0f407AD445;
	selp.b32	%r244, %r243, 1065353216, %p80;
	mov.b32 	 %r245, %f82;
	and.b32  	%r246, %r245, -2147483648;
	or.b32  	%r247, %r244, %r246;
	mov.b32 	 %f1908, %r247;

BB8_73:
	mul.f32 	%f87, %f81, %f72;
	abs.f32 	%f88, %f87;
	setp.ltu.f32	%p81, %f88, 0f3F800000;
	@%p81 bra 	BB8_75;
	bra.uni 	BB8_74;

BB8_75:
	mul.f32 	%f557, %f87, %f87;
	mov.f32 	%f558, 0f3BA0C9F8;
	mov.f32 	%f559, 0fBA1268FB;
	fma.rn.f32 	%f560, %f559, %f557, %f558;
	mov.f32 	%f561, 0fBCDABFD4;
	fma.rn.f32 	%f562, %f560, %f557, %f561;
	mov.f32 	%f563, 0f3DE70331;
	fma.rn.f32 	%f564, %f562, %f557, %f563;
	mov.f32 	%f565, 0fBEC09330;
	fma.rn.f32 	%f566, %f564, %f557, %f565;
	mov.f32 	%f567, 0f3F906EBA;
	fma.rn.f32 	%f568, %f566, %f557, %f567;
	mul.f32 	%f1909, %f87, %f568;
	bra.uni 	BB8_76;

BB8_74:
	mov.f32 	%f539, 0f3A03BB71;
	mov.f32 	%f540, 0fB7B730FB;
	fma.rn.f32 	%f541, %f540, %f88, %f539;
	mov.f32 	%f542, 0fBBACA3B3;
	fma.rn.f32 	%f543, %f541, %f88, %f542;
	mov.f32 	%f544, 0f3D0A7445;
	fma.rn.f32 	%f545, %f543, %f88, %f544;
	mov.f32 	%f546, 0fBE1B3B75;
	fma.rn.f32 	%f547, %f545, %f88, %f546;
	mov.f32 	%f548, 0fBF6B385A;
	fma.rn.f32 	%f549, %f547, %f88, %f548;
	mov.f32 	%f550, 0fBFD0316E;
	fma.rn.f32 	%f551, %f549, %f88, %f550;
	mov.f32 	%f552, 0fBA031CCE;
	fma.rn.f32 	%f553, %f551, %f88, %f552;
	ex2.approx.ftz.f32 	%f554, %f553;
	mov.f32 	%f555, 0f3F800000;
	sub.f32 	%f556, %f555, %f554;
	mov.b32 	 %r248, %f556;
	setp.ltu.f32	%p82, %f88, 0f407AD445;
	selp.b32	%r249, %r248, 1065353216, %p82;
	mov.b32 	 %r250, %f87;
	and.b32  	%r251, %r250, -2147483648;
	or.b32  	%r252, %r249, %r251;
	mov.b32 	 %f1909, %r252;

BB8_76:
	sub.f32 	%f92, %f1908, %f1909;
	sub.f32 	%f93, %f73, %f1916;
	add.f32 	%f569, %f93, 0f3F800000;
	mul.f32 	%f94, %f569, %f72;
	abs.f32 	%f95, %f94;
	setp.ltu.f32	%p83, %f95, 0f3F800000;
	@%p83 bra 	BB8_78;
	bra.uni 	BB8_77;

BB8_78:
	mul.f32 	%f588, %f94, %f94;
	mov.f32 	%f589, 0f3BA0C9F8;
	mov.f32 	%f590, 0fBA1268FB;
	fma.rn.f32 	%f591, %f590, %f588, %f589;
	mov.f32 	%f592, 0fBCDABFD4;
	fma.rn.f32 	%f593, %f591, %f588, %f592;
	mov.f32 	%f594, 0f3DE70331;
	fma.rn.f32 	%f595, %f593, %f588, %f594;
	mov.f32 	%f596, 0fBEC09330;
	fma.rn.f32 	%f597, %f595, %f588, %f596;
	mov.f32 	%f598, 0f3F906EBA;
	fma.rn.f32 	%f599, %f597, %f588, %f598;
	mul.f32 	%f1910, %f94, %f599;
	bra.uni 	BB8_79;

BB8_77:
	mov.f32 	%f570, 0f3A03BB71;
	mov.f32 	%f571, 0fB7B730FB;
	fma.rn.f32 	%f572, %f571, %f95, %f570;
	mov.f32 	%f573, 0fBBACA3B3;
	fma.rn.f32 	%f574, %f572, %f95, %f573;
	mov.f32 	%f575, 0f3D0A7445;
	fma.rn.f32 	%f576, %f574, %f95, %f575;
	mov.f32 	%f577, 0fBE1B3B75;
	fma.rn.f32 	%f578, %f576, %f95, %f577;
	mov.f32 	%f579, 0fBF6B385A;
	fma.rn.f32 	%f580, %f578, %f95, %f579;
	mov.f32 	%f581, 0fBFD0316E;
	fma.rn.f32 	%f582, %f580, %f95, %f581;
	mov.f32 	%f583, 0fBA031CCE;
	fma.rn.f32 	%f584, %f582, %f95, %f583;
	ex2.approx.ftz.f32 	%f585, %f584;
	mov.f32 	%f586, 0f3F800000;
	sub.f32 	%f587, %f586, %f585;
	mov.b32 	 %r253, %f587;
	setp.ltu.f32	%p84, %f95, 0f407AD445;
	selp.b32	%r254, %r253, 1065353216, %p84;
	mov.b32 	 %r255, %f94;
	and.b32  	%r256, %r255, -2147483648;
	or.b32  	%r257, %r254, %r256;
	mov.b32 	 %f1910, %r257;

BB8_79:
	mul.f32 	%f99, %f93, %f72;
	abs.f32 	%f100, %f99;
	setp.ltu.f32	%p85, %f100, 0f3F800000;
	@%p85 bra 	BB8_81;
	bra.uni 	BB8_80;

BB8_81:
	mul.f32 	%f618, %f99, %f99;
	mov.f32 	%f619, 0f3BA0C9F8;
	mov.f32 	%f620, 0fBA1268FB;
	fma.rn.f32 	%f621, %f620, %f618, %f619;
	mov.f32 	%f622, 0fBCDABFD4;
	fma.rn.f32 	%f623, %f621, %f618, %f622;
	mov.f32 	%f624, 0f3DE70331;
	fma.rn.f32 	%f625, %f623, %f618, %f624;
	mov.f32 	%f626, 0fBEC09330;
	fma.rn.f32 	%f627, %f625, %f618, %f626;
	mov.f32 	%f628, 0f3F906EBA;
	fma.rn.f32 	%f629, %f627, %f618, %f628;
	mul.f32 	%f1911, %f99, %f629;
	bra.uni 	BB8_82;

BB8_80:
	mov.f32 	%f600, 0f3A03BB71;
	mov.f32 	%f601, 0fB7B730FB;
	fma.rn.f32 	%f602, %f601, %f100, %f600;
	mov.f32 	%f603, 0fBBACA3B3;
	fma.rn.f32 	%f604, %f602, %f100, %f603;
	mov.f32 	%f605, 0f3D0A7445;
	fma.rn.f32 	%f606, %f604, %f100, %f605;
	mov.f32 	%f607, 0fBE1B3B75;
	fma.rn.f32 	%f608, %f606, %f100, %f607;
	mov.f32 	%f609, 0fBF6B385A;
	fma.rn.f32 	%f610, %f608, %f100, %f609;
	mov.f32 	%f611, 0fBFD0316E;
	fma.rn.f32 	%f612, %f610, %f100, %f611;
	mov.f32 	%f613, 0fBA031CCE;
	fma.rn.f32 	%f614, %f612, %f100, %f613;
	ex2.approx.ftz.f32 	%f615, %f614;
	mov.f32 	%f616, 0f3F800000;
	sub.f32 	%f617, %f616, %f615;
	mov.b32 	 %r258, %f617;
	setp.ltu.f32	%p86, %f100, 0f407AD445;
	selp.b32	%r259, %r258, 1065353216, %p86;
	mov.b32 	 %r260, %f99;
	and.b32  	%r261, %r260, -2147483648;
	or.b32  	%r262, %r259, %r261;
	mov.b32 	 %f1911, %r262;

BB8_82:
	sub.f32 	%f630, %f1910, %f1911;
	mul.f32 	%f631, %f630, 0f3F000000;
	mul.f32 	%f632, %f92, 0f3F000000;
	mul.f32 	%f633, %f632, %f450;
	fma.rn.f32 	%f1912, %f633, %f631, %f1912;
	add.s64 	%rd174, %rd174, 4;
	add.s64 	%rd173, %rd173, 4;
	add.s32 	%r657, %r657, 1;
	setp.lt.s32	%p87, %r657, %r45;
	@%p87 bra 	BB8_70;

BB8_83:
	mad.lo.s32 	%r263, %r655, %r141, %r654;
	add.s32 	%r264, %r263, %r1;
	mul.wide.s32 	%rd77, %r264, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.f32 	%f634, [%rd78];
	sub.f32 	%f110, %f634, %f1912;
	setp.leu.f32	%p88, %f110, %f1917;
	@%p88 bra 	BB8_85;

	setp.ne.s32	%p89, %r655, %r238;
	setp.ne.s32	%p90, %r655, 0;
	and.pred  	%p91, %p89, %p90;
	cvt.rn.f32.s32	%f635, %r657;
	div.rn.f32 	%f636, %f1914, %f635;
	sub.f32 	%f637, %f67, %f636;
	setp.gt.f32	%p92, %f637, 0f00000000;
	selp.f32	%f638, 0f3F000000, 0fBF000000, %p92;
	div.rn.f32 	%f639, %f1913, %f635;
	cvt.rn.f32.s32	%f640, %r655;
	sub.f32 	%f641, %f640, %f639;
	setp.gt.f32	%p93, %f641, 0f00000000;
	selp.f32	%f642, 0f3F000000, 0fBF000000, %p93;
	mul.f32 	%f643, %f68, %f638;
	sub.f32 	%f644, %f67, %f643;
	st.local.f32 	[%rd9], %f644;
	selp.f32	%f645, 0f3F800000, 0fBF800000, %p91;
	mul.f32 	%f646, %f645, %f642;
	sub.f32 	%f647, %f640, %f646;
	st.local.f32 	[%rd10], %f647;
	mov.f32 	%f1917, %f110;

BB8_85:
	add.s32 	%r655, %r655, 1;
	setp.lt.s32	%p94, %r655, %r141;
	@%p94 bra 	BB8_68;

	add.s32 	%r654, %r654, 1;
	setp.lt.s32	%p95, %r654, %r141;
	@%p95 bra 	BB8_67;
	bra.uni 	BB8_87;

BB8_65:
	mov.f32 	%f1917, %f59;

BB8_87:
	setp.eq.f32	%p96, %f1917, %f59;
	selp.u32	%r658, 1, 0, %p96;

BB8_89:
	setp.ne.s32	%p97, %r658, 0;
	@%p97 bra 	BB8_334;
	bra.uni 	BB8_90;

BB8_334:
	ld.local.f32 	%f439, [%rd4];
	setp.eq.f32	%p376, %f439, 0f00000000;
	@%p376 bra 	BB8_345;

	ld.param.f32 	%f1795, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_6];
	cvt.f64.f32	%fd341, %f2028;
	cvt.f64.f32	%fd342, %f1795;
	mul.f64 	%fd343, %fd342, 0d3F847AE147AE147B;
	setp.leu.f64	%p377, %fd341, %fd343;
	setp.lt.s32	%p378, %r674, 1;
	or.pred  	%p379, %p377, %p378;
	@%p379 bra 	BB8_345;

	and.b32  	%r117, %r674, 3;
	setp.eq.s32	%p380, %r117, 0;
	mov.u32 	%r679, 0;
	@%p380 bra 	BB8_342;

	setp.eq.s32	%p381, %r117, 1;
	mov.u32 	%r677, 0;
	mov.f32 	%f2032, %f439;
	@%p381 bra 	BB8_341;

	setp.eq.s32	%p382, %r117, 2;
	mov.u32 	%r676, 0;
	mov.f32 	%f2031, %f439;
	@%p382 bra 	BB8_340;

	st.local.f32 	[%rd2], %f439;
	ld.local.f32 	%f1736, [%rd5];
	st.local.f32 	[%rd3], %f1736;
	ld.local.f32 	%f2031, [%rd4+4];
	mov.u32 	%r676, 1;

BB8_340:
	mul.wide.u32 	%rd111, %r676, 4;
	add.s64 	%rd112, %rd2, %rd111;
	st.local.f32 	[%rd112], %f2031;
	add.s64 	%rd113, %rd5, %rd111;
	ld.local.f32 	%f1737, [%rd113];
	add.s64 	%rd114, %rd3, %rd111;
	st.local.f32 	[%rd114], %f1737;
	add.s32 	%r677, %r676, 1;
	mul.wide.u32 	%rd115, %r677, 4;
	add.s64 	%rd116, %rd4, %rd115;
	ld.local.f32 	%f2032, [%rd116];

BB8_341:
	mul.wide.s32 	%rd117, %r677, 4;
	add.s64 	%rd118, %rd2, %rd117;
	st.local.f32 	[%rd118], %f2032;
	add.s64 	%rd119, %rd5, %rd117;
	ld.local.f32 	%f1738, [%rd119];
	add.s64 	%rd120, %rd3, %rd117;
	st.local.f32 	[%rd120], %f1738;
	add.s32 	%r679, %r677, 1;

BB8_342:
	setp.lt.u32	%p383, %r674, 4;
	@%p383 bra 	BB8_345;

	mul.wide.s32 	%rd182, %r679, 4;

BB8_344:
	add.s64 	%rd121, %rd4, %rd182;
	ld.local.f32 	%f1739, [%rd121];
	add.s64 	%rd122, %rd2, %rd182;
	ld.local.f32 	%f1740, [%rd121+4];
	ld.local.f32 	%f1741, [%rd121+8];
	ld.local.f32 	%f1742, [%rd121+12];
	st.local.f32 	[%rd122], %f1739;
	add.s64 	%rd123, %rd5, %rd182;
	st.local.f32 	[%rd122+4], %f1740;
	st.local.f32 	[%rd122+8], %f1741;
	st.local.f32 	[%rd122+12], %f1742;
	ld.local.f32 	%f1743, [%rd123];
	add.s64 	%rd124, %rd3, %rd182;
	ld.local.f32 	%f1744, [%rd123+4];
	ld.local.f32 	%f1745, [%rd123+8];
	ld.local.f32 	%f1746, [%rd123+12];
	st.local.f32 	[%rd124], %f1743;
	st.local.f32 	[%rd124+4], %f1744;
	st.local.f32 	[%rd124+8], %f1745;
	st.local.f32 	[%rd124+12], %f1746;
	add.s64 	%rd182, %rd182, 16;
	add.s32 	%r679, %r679, 4;
	setp.lt.s32	%p384, %r679, %r674;
	@%p384 bra 	BB8_344;

BB8_345:
	setp.lt.s32	%p398, %r143, 1;
	ld.param.f32 	%f1794, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_6];
	setp.gt.f32	%p385, %f2028, %f1794;
	selp.f32	%f444, 0f3F800000, 0f00000000, %p385;
	@%p398 bra 	BB8_365;

	mul.lo.s32 	%r125, %r148, %r143;
	and.b32  	%r587, %r143, 3;
	mov.u32 	%r680, 0;
	setp.eq.s32	%p387, %r587, 0;
	@%p387 bra 	BB8_352;

	setp.eq.s32	%p388, %r587, 1;
	@%p388 bra 	BB8_351;

	setp.eq.s32	%p389, %r587, 2;
	@%p389 bra 	BB8_350;

	ld.param.u64 	%rd162, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_7];
	mul.f32 	%f1747, %f444, %f439;
	cvta.to.global.u64 	%rd125, %rd162;
	mul.wide.s32 	%rd126, %r125, 4;
	add.s64 	%rd127, %rd125, %rd126;
	st.global.f32 	[%rd127], %f1747;
	ld.local.f32 	%f439, [%rd4+4];
	mov.u32 	%r680, 1;

BB8_350:
	ld.param.u64 	%rd163, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_7];
	add.s32 	%r593, %r125, %r680;
	cvta.to.global.u64 	%rd128, %rd163;
	mul.wide.s32 	%rd129, %r593, 4;
	add.s64 	%rd130, %rd128, %rd129;
	mul.f32 	%f1748, %f444, %f439;
	st.global.f32 	[%rd130], %f1748;
	add.s32 	%r680, %r680, 1;
	mul.wide.u32 	%rd131, %r680, 4;
	add.s64 	%rd132, %rd4, %rd131;
	ld.local.f32 	%f439, [%rd132];

BB8_351:
	ld.param.u64 	%rd164, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_7];
	add.s32 	%r594, %r125, %r680;
	cvta.to.global.u64 	%rd133, %rd164;
	mul.wide.s32 	%rd134, %r594, 4;
	add.s64 	%rd135, %rd133, %rd134;
	mul.f32 	%f1749, %f444, %f439;
	st.global.f32 	[%rd135], %f1749;
	add.s32 	%r680, %r680, 1;

BB8_352:
	setp.lt.u32	%p390, %r143, 4;
	@%p390 bra 	BB8_355;

	ld.param.u64 	%rd165, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_7];
	mad.lo.s32 	%r599, %r143, %r148, %r680;
	cvta.to.global.u64 	%rd136, %rd165;
	mul.wide.s32 	%rd137, %r599, 4;
	add.s64 	%rd184, %rd136, %rd137;
	mul.wide.s32 	%rd138, %r680, 4;
	add.s64 	%rd183, %rd4, %rd138;

BB8_354:
	ld.local.f32 	%f1750, [%rd183];
	mul.f32 	%f1751, %f444, %f1750;
	ld.local.f32 	%f1752, [%rd183+4];
	ld.local.f32 	%f1753, [%rd183+8];
	ld.local.f32 	%f1754, [%rd183+12];
	st.global.f32 	[%rd184], %f1751;
	mul.f32 	%f1755, %f444, %f1752;
	st.global.f32 	[%rd184+4], %f1755;
	mul.f32 	%f1756, %f444, %f1753;
	st.global.f32 	[%rd184+8], %f1756;
	mul.f32 	%f1757, %f444, %f1754;
	st.global.f32 	[%rd184+12], %f1757;
	add.s64 	%rd184, %rd184, 16;
	add.s64 	%rd183, %rd183, 16;
	add.s32 	%r680, %r680, 4;
	setp.lt.s32	%p391, %r680, %r143;
	@%p391 bra 	BB8_354;

BB8_355:
	setp.lt.s32	%p399, %r143, 1;
	@%p399 bra 	BB8_365;

	mov.u32 	%r684, 0;
	@%p387 bra 	BB8_362;

	setp.eq.s32	%p394, %r587, 1;
	@%p394 bra 	BB8_361;

	setp.eq.s32	%p395, %r587, 2;
	@%p395 bra 	BB8_360;

	ld.param.u64 	%rd166, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_8];
	ld.local.f32 	%f1758, [%rd5];
	mul.f32 	%f1759, %f444, %f1758;
	cvta.to.global.u64 	%rd139, %rd166;
	mul.wide.s32 	%rd140, %r125, 4;
	add.s64 	%rd141, %rd139, %rd140;
	st.global.f32 	[%rd141], %f1759;
	mov.u32 	%r684, 1;

BB8_360:
	ld.param.u64 	%rd167, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_8];
	mul.wide.u32 	%rd142, %r684, 4;
	add.s64 	%rd143, %rd5, %rd142;
	ld.local.f32 	%f1760, [%rd143];
	mul.f32 	%f1761, %f444, %f1760;
	add.s32 	%r609, %r125, %r684;
	cvta.to.global.u64 	%rd144, %rd167;
	mul.wide.s32 	%rd145, %r609, 4;
	add.s64 	%rd146, %rd144, %rd145;
	st.global.f32 	[%rd146], %f1761;
	add.s32 	%r684, %r684, 1;

BB8_361:
	ld.param.u64 	%rd168, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_8];
	mul.wide.s32 	%rd147, %r684, 4;
	add.s64 	%rd148, %rd5, %rd147;
	ld.local.f32 	%f1762, [%rd148];
	mul.f32 	%f1763, %f444, %f1762;
	add.s32 	%r610, %r125, %r684;
	cvta.to.global.u64 	%rd149, %rd168;
	mul.wide.s32 	%rd150, %r610, 4;
	add.s64 	%rd151, %rd149, %rd150;
	st.global.f32 	[%rd151], %f1763;
	add.s32 	%r684, %r684, 1;

BB8_362:
	@%p390 bra 	BB8_365;

	ld.param.u64 	%rd169, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_8];
	mad.lo.s32 	%r615, %r143, %r148, %r684;
	cvta.to.global.u64 	%rd152, %rd169;
	mul.wide.s32 	%rd153, %r615, 4;
	add.s64 	%rd186, %rd152, %rd153;
	mul.wide.s32 	%rd154, %r684, 4;
	add.s64 	%rd185, %rd5, %rd154;

BB8_364:
	ld.local.f32 	%f1764, [%rd185];
	mul.f32 	%f1765, %f444, %f1764;
	ld.local.f32 	%f1766, [%rd185+4];
	ld.local.f32 	%f1767, [%rd185+8];
	ld.local.f32 	%f1768, [%rd185+12];
	st.global.f32 	[%rd186], %f1765;
	mul.f32 	%f1769, %f444, %f1766;
	st.global.f32 	[%rd186+4], %f1769;
	mul.f32 	%f1770, %f444, %f1767;
	st.global.f32 	[%rd186+8], %f1770;
	mul.f32 	%f1771, %f444, %f1768;
	st.global.f32 	[%rd186+12], %f1771;
	add.s64 	%rd186, %rd186, 16;
	add.s64 	%rd185, %rd185, 16;
	add.s32 	%r684, %r684, 4;
	setp.lt.s32	%p397, %r684, %r143;
	@%p397 bra 	BB8_364;

BB8_365:
	ld.param.u64 	%rd161, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_10];
	ld.param.u64 	%rd160, [_Z15kernel_gaussMFAPKffiiiffPfS1_S1_S1_i_param_9];
	mul.f32 	%f1772, %f2027, %f444;
	cvta.to.global.u64 	%rd155, %rd160;
	mul.wide.s32 	%rd156, %r148, 4;
	add.s64 	%rd157, %rd155, %rd156;
	st.global.f32 	[%rd157], %f1772;
	cvta.to.global.u64 	%rd158, %rd161;
	add.s64 	%rd159, %rd158, %rd156;
	st.global.f32 	[%rd159], %f2028;

BB8_366:
	ret;
}

	// .globl	_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1_
.visible .entry _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1_(
	.param .u32 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_0,
	.param .u32 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_1,
	.param .f32 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_2,
	.param .f32 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_3,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_4,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_5,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_6,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_7,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_8,
	.param .u32 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_9,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_10,
	.param .u64 _Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_11
)
{
	.local .align 4 .b8 	__local_depot9[1596];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<281>;
	.reg .f32 	%f<1322>;
	.reg .b32 	%r<947>;
	.reg .f64 	%fd<49>;
	.reg .b64 	%rd<476>;


	mov.u64 	%SPL, __local_depot9;
	ld.param.u32 	%r284, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_0];
	ld.param.u32 	%r285, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_1];
	ld.param.f32 	%f198, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_2];
	ld.param.f32 	%f199, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_3];
	ld.param.u64 	%rd62, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_4];
	ld.param.u64 	%rd56, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_5];
	ld.param.u64 	%rd57, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_6];
	ld.param.u64 	%rd59, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_8];
	ld.param.u32 	%r286, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_9];
	add.u64 	%rd1, %SPL, 100;
	add.u64 	%rd2, %SPL, 584;
	add.u64 	%rd3, %SPL, 1068;
	mov.u32 	%r845, 0;
	st.local.u32 	[%rd2], %r845;
	st.local.u32 	[%rd2+4], %r845;
	st.local.u32 	[%rd2+8], %r845;
	st.local.u32 	[%rd2+12], %r845;
	st.local.u32 	[%rd2+16], %r845;
	st.local.u32 	[%rd2+20], %r845;
	st.local.u32 	[%rd2+24], %r845;
	st.local.u32 	[%rd2+28], %r845;
	st.local.u32 	[%rd2+32], %r845;
	st.local.u32 	[%rd2+36], %r845;
	st.local.u32 	[%rd2+40], %r845;
	st.local.u32 	[%rd2+44], %r845;
	st.local.u32 	[%rd2+48], %r845;
	st.local.u32 	[%rd2+52], %r845;
	st.local.u32 	[%rd2+56], %r845;
	st.local.u32 	[%rd2+60], %r845;
	st.local.u32 	[%rd2+64], %r845;
	st.local.u32 	[%rd2+68], %r845;
	st.local.u32 	[%rd2+72], %r845;
	st.local.u32 	[%rd2+76], %r845;
	st.local.u32 	[%rd2+80], %r845;
	st.local.u32 	[%rd2+84], %r845;
	st.local.u32 	[%rd2+88], %r845;
	st.local.u32 	[%rd2+92], %r845;
	st.local.u32 	[%rd2+96], %r845;
	st.local.u32 	[%rd2+100], %r845;
	st.local.u32 	[%rd2+104], %r845;
	st.local.u32 	[%rd2+108], %r845;
	st.local.u32 	[%rd2+112], %r845;
	st.local.u32 	[%rd2+116], %r845;
	st.local.u32 	[%rd2+120], %r845;
	st.local.u32 	[%rd2+124], %r845;
	st.local.u32 	[%rd2+128], %r845;
	st.local.u32 	[%rd2+132], %r845;
	st.local.u32 	[%rd2+136], %r845;
	st.local.u32 	[%rd2+140], %r845;
	st.local.u32 	[%rd2+144], %r845;
	st.local.u32 	[%rd2+148], %r845;
	st.local.u32 	[%rd2+152], %r845;
	st.local.u32 	[%rd2+156], %r845;
	st.local.u32 	[%rd2+160], %r845;
	st.local.u32 	[%rd2+164], %r845;
	st.local.u32 	[%rd2+168], %r845;
	st.local.u32 	[%rd2+172], %r845;
	st.local.u32 	[%rd2+176], %r845;
	st.local.u32 	[%rd2+180], %r845;
	st.local.u32 	[%rd2+184], %r845;
	st.local.u32 	[%rd2+188], %r845;
	st.local.u32 	[%rd2+192], %r845;
	st.local.u32 	[%rd2+196], %r845;
	st.local.u32 	[%rd2+200], %r845;
	st.local.u32 	[%rd2+204], %r845;
	st.local.u32 	[%rd2+208], %r845;
	st.local.u32 	[%rd2+212], %r845;
	st.local.u32 	[%rd2+216], %r845;
	st.local.u32 	[%rd2+220], %r845;
	st.local.u32 	[%rd2+224], %r845;
	st.local.u32 	[%rd2+228], %r845;
	st.local.u32 	[%rd2+232], %r845;
	st.local.u32 	[%rd2+236], %r845;
	st.local.u32 	[%rd2+240], %r845;
	st.local.u32 	[%rd2+244], %r845;
	st.local.u32 	[%rd2+248], %r845;
	st.local.u32 	[%rd2+252], %r845;
	st.local.u32 	[%rd2+256], %r845;
	st.local.u32 	[%rd2+260], %r845;
	st.local.u32 	[%rd2+264], %r845;
	st.local.u32 	[%rd2+268], %r845;
	st.local.u32 	[%rd2+272], %r845;
	st.local.u32 	[%rd2+276], %r845;
	st.local.u32 	[%rd2+280], %r845;
	st.local.u32 	[%rd2+284], %r845;
	st.local.u32 	[%rd2+288], %r845;
	st.local.u32 	[%rd2+292], %r845;
	st.local.u32 	[%rd2+296], %r845;
	st.local.u32 	[%rd2+300], %r845;
	st.local.u32 	[%rd2+304], %r845;
	st.local.u32 	[%rd2+308], %r845;
	st.local.u32 	[%rd2+312], %r845;
	st.local.u32 	[%rd2+316], %r845;
	st.local.u32 	[%rd2+320], %r845;
	st.local.u32 	[%rd2+324], %r845;
	st.local.u32 	[%rd2+328], %r845;
	st.local.u32 	[%rd2+332], %r845;
	st.local.u32 	[%rd2+336], %r845;
	st.local.u32 	[%rd2+340], %r845;
	st.local.u32 	[%rd2+344], %r845;
	st.local.u32 	[%rd2+348], %r845;
	st.local.u32 	[%rd2+352], %r845;
	st.local.u32 	[%rd2+356], %r845;
	st.local.u32 	[%rd2+360], %r845;
	st.local.u32 	[%rd2+364], %r845;
	st.local.u32 	[%rd2+368], %r845;
	st.local.u32 	[%rd2+372], %r845;
	st.local.u32 	[%rd2+376], %r845;
	st.local.u32 	[%rd2+380], %r845;
	st.local.u32 	[%rd2+384], %r845;
	st.local.u32 	[%rd2+388], %r845;
	st.local.u32 	[%rd2+392], %r845;
	st.local.u32 	[%rd2+396], %r845;
	st.local.u32 	[%rd2+400], %r845;
	st.local.u32 	[%rd2+404], %r845;
	st.local.u32 	[%rd2+408], %r845;
	st.local.u32 	[%rd2+412], %r845;
	st.local.u32 	[%rd2+416], %r845;
	st.local.u32 	[%rd2+420], %r845;
	st.local.u32 	[%rd2+424], %r845;
	st.local.u32 	[%rd2+428], %r845;
	st.local.u32 	[%rd2+432], %r845;
	st.local.u32 	[%rd2+436], %r845;
	st.local.u32 	[%rd2+440], %r845;
	st.local.u32 	[%rd2+444], %r845;
	st.local.u32 	[%rd2+448], %r845;
	st.local.u32 	[%rd2+452], %r845;
	st.local.u32 	[%rd2+456], %r845;
	st.local.u32 	[%rd2+460], %r845;
	st.local.u32 	[%rd2+464], %r845;
	st.local.u32 	[%rd2+468], %r845;
	st.local.u32 	[%rd2+472], %r845;
	st.local.u32 	[%rd2+476], %r845;
	st.local.u32 	[%rd2+480], %r845;
	st.local.u32 	[%rd1], %r845;
	st.local.u32 	[%rd1+4], %r845;
	st.local.u32 	[%rd1+8], %r845;
	st.local.u32 	[%rd1+12], %r845;
	st.local.u32 	[%rd1+16], %r845;
	st.local.u32 	[%rd1+20], %r845;
	st.local.u32 	[%rd1+24], %r845;
	st.local.u32 	[%rd1+28], %r845;
	st.local.u32 	[%rd1+32], %r845;
	st.local.u32 	[%rd1+36], %r845;
	st.local.u32 	[%rd1+40], %r845;
	st.local.u32 	[%rd1+44], %r845;
	st.local.u32 	[%rd1+48], %r845;
	st.local.u32 	[%rd1+52], %r845;
	st.local.u32 	[%rd1+56], %r845;
	st.local.u32 	[%rd1+60], %r845;
	st.local.u32 	[%rd1+64], %r845;
	st.local.u32 	[%rd1+68], %r845;
	st.local.u32 	[%rd1+72], %r845;
	st.local.u32 	[%rd1+76], %r845;
	st.local.u32 	[%rd1+80], %r845;
	st.local.u32 	[%rd1+84], %r845;
	st.local.u32 	[%rd1+88], %r845;
	st.local.u32 	[%rd1+92], %r845;
	st.local.u32 	[%rd1+96], %r845;
	st.local.u32 	[%rd1+100], %r845;
	st.local.u32 	[%rd1+104], %r845;
	st.local.u32 	[%rd1+108], %r845;
	st.local.u32 	[%rd1+112], %r845;
	st.local.u32 	[%rd1+116], %r845;
	st.local.u32 	[%rd1+120], %r845;
	st.local.u32 	[%rd1+124], %r845;
	st.local.u32 	[%rd1+128], %r845;
	st.local.u32 	[%rd1+132], %r845;
	st.local.u32 	[%rd1+136], %r845;
	st.local.u32 	[%rd1+140], %r845;
	st.local.u32 	[%rd1+144], %r845;
	st.local.u32 	[%rd1+148], %r845;
	st.local.u32 	[%rd1+152], %r845;
	st.local.u32 	[%rd1+156], %r845;
	st.local.u32 	[%rd1+160], %r845;
	st.local.u32 	[%rd1+164], %r845;
	st.local.u32 	[%rd1+168], %r845;
	st.local.u32 	[%rd1+172], %r845;
	st.local.u32 	[%rd1+176], %r845;
	st.local.u32 	[%rd1+180], %r845;
	st.local.u32 	[%rd1+184], %r845;
	st.local.u32 	[%rd1+188], %r845;
	st.local.u32 	[%rd1+192], %r845;
	st.local.u32 	[%rd1+196], %r845;
	st.local.u32 	[%rd1+200], %r845;
	st.local.u32 	[%rd1+204], %r845;
	st.local.u32 	[%rd1+208], %r845;
	st.local.u32 	[%rd1+212], %r845;
	st.local.u32 	[%rd1+216], %r845;
	st.local.u32 	[%rd1+220], %r845;
	st.local.u32 	[%rd1+224], %r845;
	st.local.u32 	[%rd1+228], %r845;
	st.local.u32 	[%rd1+232], %r845;
	st.local.u32 	[%rd1+236], %r845;
	st.local.u32 	[%rd1+240], %r845;
	st.local.u32 	[%rd1+244], %r845;
	st.local.u32 	[%rd1+248], %r845;
	st.local.u32 	[%rd1+252], %r845;
	st.local.u32 	[%rd1+256], %r845;
	st.local.u32 	[%rd1+260], %r845;
	st.local.u32 	[%rd1+264], %r845;
	st.local.u32 	[%rd1+268], %r845;
	st.local.u32 	[%rd1+272], %r845;
	st.local.u32 	[%rd1+276], %r845;
	st.local.u32 	[%rd1+280], %r845;
	st.local.u32 	[%rd1+284], %r845;
	st.local.u32 	[%rd1+288], %r845;
	st.local.u32 	[%rd1+292], %r845;
	st.local.u32 	[%rd1+296], %r845;
	st.local.u32 	[%rd1+300], %r845;
	st.local.u32 	[%rd1+304], %r845;
	st.local.u32 	[%rd1+308], %r845;
	st.local.u32 	[%rd1+312], %r845;
	st.local.u32 	[%rd1+316], %r845;
	st.local.u32 	[%rd1+320], %r845;
	st.local.u32 	[%rd1+324], %r845;
	st.local.u32 	[%rd1+328], %r845;
	st.local.u32 	[%rd1+332], %r845;
	st.local.u32 	[%rd1+336], %r845;
	st.local.u32 	[%rd1+340], %r845;
	st.local.u32 	[%rd1+344], %r845;
	st.local.u32 	[%rd1+348], %r845;
	st.local.u32 	[%rd1+352], %r845;
	st.local.u32 	[%rd1+356], %r845;
	st.local.u32 	[%rd1+360], %r845;
	st.local.u32 	[%rd1+364], %r845;
	st.local.u32 	[%rd1+368], %r845;
	st.local.u32 	[%rd1+372], %r845;
	st.local.u32 	[%rd1+376], %r845;
	st.local.u32 	[%rd1+380], %r845;
	st.local.u32 	[%rd1+384], %r845;
	st.local.u32 	[%rd1+388], %r845;
	st.local.u32 	[%rd1+392], %r845;
	st.local.u32 	[%rd1+396], %r845;
	st.local.u32 	[%rd1+400], %r845;
	st.local.u32 	[%rd1+404], %r845;
	st.local.u32 	[%rd1+408], %r845;
	st.local.u32 	[%rd1+412], %r845;
	st.local.u32 	[%rd1+416], %r845;
	st.local.u32 	[%rd1+420], %r845;
	st.local.u32 	[%rd1+424], %r845;
	st.local.u32 	[%rd1+428], %r845;
	st.local.u32 	[%rd1+432], %r845;
	st.local.u32 	[%rd1+436], %r845;
	st.local.u32 	[%rd1+440], %r845;
	st.local.u32 	[%rd1+444], %r845;
	st.local.u32 	[%rd1+448], %r845;
	st.local.u32 	[%rd1+452], %r845;
	st.local.u32 	[%rd1+456], %r845;
	st.local.u32 	[%rd1+460], %r845;
	st.local.u32 	[%rd1+464], %r845;
	st.local.u32 	[%rd1+468], %r845;
	st.local.u32 	[%rd1+472], %r845;
	st.local.u32 	[%rd1+476], %r845;
	st.local.u32 	[%rd1+480], %r845;
	cvta.to.global.u64 	%rd4, %rd62;
	add.u64 	%rd5, %SPL, 0;
	add.u64 	%rd6, %SPL, 1552;
	mov.u32 	%r288, %ntid.x;
	mov.u32 	%r289, %ctaid.x;
	mov.u32 	%r290, %tid.x;
	mad.lo.s32 	%r291, %r288, %r289, %r290;
	mul.lo.s32 	%r1, %r291, %r285;
	cvt.s64.s32	%rd7, %r1;
	setp.ge.s32	%p7, %r291, %r286;
	@%p7 bra 	BB9_326;

	setp.lt.s32	%p8, %r284, 1;
	@%p8 bra 	BB9_92;

	mov.f32 	%f200, 0f3F000000;
	div.rn.f32 	%f201, %f200, %f199;
	div.rn.f32 	%f1, %f201, %f199;
	div.rn.f32 	%f202, %f198, 0fC0206C98;
	div.rn.f32 	%f2, %f202, %f199;
	mov.u32 	%r293, 0;
	cvta.to.global.u64 	%rd68, %rd57;
	mov.u32 	%r840, %r293;

BB9_3:
	add.s32 	%r299, %r291, %r290;
	mul.wide.s32 	%rd69, %r299, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.f32 	%f3, [%rd70];
	mov.u32 	%r841, %r293;

BB9_4:
	setp.lt.s32	%p9, %r285, 1;
	mov.f32 	%f1265, %f3;
	@%p9 bra 	BB9_19;

	sqrt.rn.f32 	%f6, %f1;
	cvt.rn.f32.s32	%f7, %r841;
	cvta.to.global.u64 	%rd8, %rd56;
	mov.u32 	%r842, 0;
	mov.f32 	%f1265, %f3;

BB9_6:
	cvt.rn.f32.s32	%f1213, %r840;
	add.s32 	%r301, %r842, %r1;
	mul.wide.s32 	%rd71, %r301, 4;
	add.s64 	%rd72, %rd4, %rd71;
	add.s64 	%rd73, %rd8, %rd71;
	ld.global.f32 	%f9, [%rd73];
	ld.global.f32 	%f10, [%rd72];
	sub.f32 	%f11, %f1213, %f10;
	add.f32 	%f203, %f11, 0f3F800000;
	mul.f32 	%f12, %f203, %f6;
	abs.f32 	%f13, %f12;
	setp.ltu.f32	%p10, %f13, 0f3F800000;
	@%p10 bra 	BB9_8;
	bra.uni 	BB9_7;

BB9_8:
	mul.f32 	%f222, %f12, %f12;
	mov.f32 	%f223, 0f3BA0C9F8;
	mov.f32 	%f224, 0fBA1268FB;
	fma.rn.f32 	%f225, %f224, %f222, %f223;
	mov.f32 	%f226, 0fBCDABFD4;
	fma.rn.f32 	%f227, %f225, %f222, %f226;
	mov.f32 	%f228, 0f3DE70331;
	fma.rn.f32 	%f229, %f227, %f222, %f228;
	mov.f32 	%f230, 0fBEC09330;
	fma.rn.f32 	%f231, %f229, %f222, %f230;
	mov.f32 	%f232, 0f3F906EBA;
	fma.rn.f32 	%f233, %f231, %f222, %f232;
	mul.f32 	%f1261, %f12, %f233;
	bra.uni 	BB9_9;

BB9_7:
	mov.f32 	%f204, 0f3A03BB71;
	mov.f32 	%f205, 0fB7B730FB;
	fma.rn.f32 	%f206, %f205, %f13, %f204;
	mov.f32 	%f207, 0fBBACA3B3;
	fma.rn.f32 	%f208, %f206, %f13, %f207;
	mov.f32 	%f209, 0f3D0A7445;
	fma.rn.f32 	%f210, %f208, %f13, %f209;
	mov.f32 	%f211, 0fBE1B3B75;
	fma.rn.f32 	%f212, %f210, %f13, %f211;
	mov.f32 	%f213, 0fBF6B385A;
	fma.rn.f32 	%f214, %f212, %f13, %f213;
	mov.f32 	%f215, 0fBFD0316E;
	fma.rn.f32 	%f216, %f214, %f13, %f215;
	mov.f32 	%f217, 0fBA031CCE;
	fma.rn.f32 	%f218, %f216, %f13, %f217;
	ex2.approx.ftz.f32 	%f219, %f218;
	mov.f32 	%f220, 0f3F800000;
	sub.f32 	%f221, %f220, %f219;
	mov.b32 	 %r302, %f221;
	setp.ltu.f32	%p11, %f13, 0f407AD445;
	selp.b32	%r303, %r302, 1065353216, %p11;
	mov.b32 	 %r304, %f12;
	and.b32  	%r305, %r304, -2147483648;
	or.b32  	%r306, %r303, %r305;
	mov.b32 	 %f1261, %r306;

BB9_9:
	mul.f32 	%f17, %f11, %f6;
	abs.f32 	%f18, %f17;
	setp.ltu.f32	%p12, %f18, 0f3F800000;
	@%p12 bra 	BB9_11;
	bra.uni 	BB9_10;

BB9_11:
	mul.f32 	%f252, %f17, %f17;
	mov.f32 	%f253, 0f3BA0C9F8;
	mov.f32 	%f254, 0fBA1268FB;
	fma.rn.f32 	%f255, %f254, %f252, %f253;
	mov.f32 	%f256, 0fBCDABFD4;
	fma.rn.f32 	%f257, %f255, %f252, %f256;
	mov.f32 	%f258, 0f3DE70331;
	fma.rn.f32 	%f259, %f257, %f252, %f258;
	mov.f32 	%f260, 0fBEC09330;
	fma.rn.f32 	%f261, %f259, %f252, %f260;
	mov.f32 	%f262, 0f3F906EBA;
	fma.rn.f32 	%f263, %f261, %f252, %f262;
	mul.f32 	%f1262, %f17, %f263;
	bra.uni 	BB9_12;

BB9_10:
	mov.f32 	%f234, 0f3A03BB71;
	mov.f32 	%f235, 0fB7B730FB;
	fma.rn.f32 	%f236, %f235, %f18, %f234;
	mov.f32 	%f237, 0fBBACA3B3;
	fma.rn.f32 	%f238, %f236, %f18, %f237;
	mov.f32 	%f239, 0f3D0A7445;
	fma.rn.f32 	%f240, %f238, %f18, %f239;
	mov.f32 	%f241, 0fBE1B3B75;
	fma.rn.f32 	%f242, %f240, %f18, %f241;
	mov.f32 	%f243, 0fBF6B385A;
	fma.rn.f32 	%f244, %f242, %f18, %f243;
	mov.f32 	%f245, 0fBFD0316E;
	fma.rn.f32 	%f246, %f244, %f18, %f245;
	mov.f32 	%f247, 0fBA031CCE;
	fma.rn.f32 	%f248, %f246, %f18, %f247;
	ex2.approx.ftz.f32 	%f249, %f248;
	mov.f32 	%f250, 0f3F800000;
	sub.f32 	%f251, %f250, %f249;
	mov.b32 	 %r307, %f251;
	setp.ltu.f32	%p13, %f18, 0f407AD445;
	selp.b32	%r308, %r307, 1065353216, %p13;
	mov.b32 	 %r309, %f17;
	and.b32  	%r310, %r309, -2147483648;
	or.b32  	%r311, %r308, %r310;
	mov.b32 	 %f1262, %r311;

BB9_12:
	setp.neu.f32	%p14, %f10, 0f00000000;
	selp.f32	%f22, 0f3F800000, 0f00000000, %p14;
	sub.f32 	%f23, %f1261, %f1262;
	sub.f32 	%f24, %f7, %f9;
	add.f32 	%f264, %f24, 0f3F800000;
	mul.f32 	%f25, %f264, %f6;
	abs.f32 	%f26, %f25;
	setp.ltu.f32	%p15, %f26, 0f3F800000;
	@%p15 bra 	BB9_14;
	bra.uni 	BB9_13;

BB9_14:
	mul.f32 	%f283, %f25, %f25;
	mov.f32 	%f284, 0f3BA0C9F8;
	mov.f32 	%f285, 0fBA1268FB;
	fma.rn.f32 	%f286, %f285, %f283, %f284;
	mov.f32 	%f287, 0fBCDABFD4;
	fma.rn.f32 	%f288, %f286, %f283, %f287;
	mov.f32 	%f289, 0f3DE70331;
	fma.rn.f32 	%f290, %f288, %f283, %f289;
	mov.f32 	%f291, 0fBEC09330;
	fma.rn.f32 	%f292, %f290, %f283, %f291;
	mov.f32 	%f293, 0f3F906EBA;
	fma.rn.f32 	%f294, %f292, %f283, %f293;
	mul.f32 	%f1263, %f25, %f294;
	bra.uni 	BB9_15;

BB9_13:
	mov.f32 	%f265, 0f3A03BB71;
	mov.f32 	%f266, 0fB7B730FB;
	fma.rn.f32 	%f267, %f266, %f26, %f265;
	mov.f32 	%f268, 0fBBACA3B3;
	fma.rn.f32 	%f269, %f267, %f26, %f268;
	mov.f32 	%f270, 0f3D0A7445;
	fma.rn.f32 	%f271, %f269, %f26, %f270;
	mov.f32 	%f272, 0fBE1B3B75;
	fma.rn.f32 	%f273, %f271, %f26, %f272;
	mov.f32 	%f274, 0fBF6B385A;
	fma.rn.f32 	%f275, %f273, %f26, %f274;
	mov.f32 	%f276, 0fBFD0316E;
	fma.rn.f32 	%f277, %f275, %f26, %f276;
	mov.f32 	%f278, 0fBA031CCE;
	fma.rn.f32 	%f279, %f277, %f26, %f278;
	ex2.approx.ftz.f32 	%f280, %f279;
	mov.f32 	%f281, 0f3F800000;
	sub.f32 	%f282, %f281, %f280;
	mov.b32 	 %r312, %f282;
	setp.ltu.f32	%p16, %f26, 0f407AD445;
	selp.b32	%r313, %r312, 1065353216, %p16;
	mov.b32 	 %r314, %f25;
	and.b32  	%r315, %r314, -2147483648;
	or.b32  	%r316, %r313, %r315;
	mov.b32 	 %f1263, %r316;

BB9_15:
	mul.f32 	%f30, %f24, %f6;
	abs.f32 	%f31, %f30;
	setp.ltu.f32	%p17, %f31, 0f3F800000;
	@%p17 bra 	BB9_17;
	bra.uni 	BB9_16;

BB9_17:
	mul.f32 	%f313, %f30, %f30;
	mov.f32 	%f314, 0f3BA0C9F8;
	mov.f32 	%f315, 0fBA1268FB;
	fma.rn.f32 	%f316, %f315, %f313, %f314;
	mov.f32 	%f317, 0fBCDABFD4;
	fma.rn.f32 	%f318, %f316, %f313, %f317;
	mov.f32 	%f319, 0f3DE70331;
	fma.rn.f32 	%f320, %f318, %f313, %f319;
	mov.f32 	%f321, 0fBEC09330;
	fma.rn.f32 	%f322, %f320, %f313, %f321;
	mov.f32 	%f323, 0f3F906EBA;
	fma.rn.f32 	%f324, %f322, %f313, %f323;
	mul.f32 	%f1264, %f30, %f324;
	bra.uni 	BB9_18;

BB9_16:
	mov.f32 	%f295, 0f3A03BB71;
	mov.f32 	%f296, 0fB7B730FB;
	fma.rn.f32 	%f297, %f296, %f31, %f295;
	mov.f32 	%f298, 0fBBACA3B3;
	fma.rn.f32 	%f299, %f297, %f31, %f298;
	mov.f32 	%f300, 0f3D0A7445;
	fma.rn.f32 	%f301, %f299, %f31, %f300;
	mov.f32 	%f302, 0fBE1B3B75;
	fma.rn.f32 	%f303, %f301, %f31, %f302;
	mov.f32 	%f304, 0fBF6B385A;
	fma.rn.f32 	%f305, %f303, %f31, %f304;
	mov.f32 	%f306, 0fBFD0316E;
	fma.rn.f32 	%f307, %f305, %f31, %f306;
	mov.f32 	%f308, 0fBA031CCE;
	fma.rn.f32 	%f309, %f307, %f31, %f308;
	ex2.approx.ftz.f32 	%f310, %f309;
	mov.f32 	%f311, 0f3F800000;
	sub.f32 	%f312, %f311, %f310;
	mov.b32 	 %r317, %f312;
	setp.ltu.f32	%p18, %f31, 0f407AD445;
	selp.b32	%r318, %r317, 1065353216, %p18;
	mov.b32 	 %r319, %f30;
	and.b32  	%r320, %r319, -2147483648;
	or.b32  	%r321, %r318, %r320;
	mov.b32 	 %f1264, %r321;

BB9_18:
	sub.f32 	%f325, %f1263, %f1264;
	mul.f32 	%f326, %f325, 0f3F000000;
	mul.f32 	%f327, %f22, %f326;
	mul.f32 	%f328, %f23, 0f3F000000;
	mul.f32 	%f329, %f22, %f328;
	mul.f32 	%f330, %f329, %f198;
	fma.rn.f32 	%f1265, %f330, %f327, %f1265;
	add.s32 	%r842, %r842, 1;
	setp.lt.s32	%p19, %r842, %r285;
	@%p19 bra 	BB9_6;

BB9_19:
	mov.u32 	%r845, 0;
	@%p9 bra 	BB9_78;

	sqrt.rn.f32 	%f37, %f1;
	mov.u32 	%r845, 0;
	mov.u32 	%r844, %r845;

BB9_21:
	cvt.rn.f32.s32	%f1214, %r840;
	add.s32 	%r325, %r844, %r1;
	mul.wide.s32 	%rd74, %r325, 4;
	add.s64 	%rd75, %rd4, %rd74;
	cvta.to.global.u64 	%rd76, %rd56;
	add.s64 	%rd77, %rd76, %rd74;
	ld.global.f32 	%f40, [%rd77];
	ld.global.f32 	%f41, [%rd75];
	sub.f32 	%f42, %f1214, %f41;
	add.f32 	%f336, %f42, 0f3F800000;
	mul.f32 	%f43, %f336, %f37;
	abs.f32 	%f44, %f43;
	setp.ltu.f32	%p21, %f44, 0f3F800000;
	@%p21 bra 	BB9_23;
	bra.uni 	BB9_22;

BB9_23:
	mul.f32 	%f355, %f43, %f43;
	mov.f32 	%f356, 0f3BA0C9F8;
	mov.f32 	%f357, 0fBA1268FB;
	fma.rn.f32 	%f358, %f357, %f355, %f356;
	mov.f32 	%f359, 0fBCDABFD4;
	fma.rn.f32 	%f360, %f358, %f355, %f359;
	mov.f32 	%f361, 0f3DE70331;
	fma.rn.f32 	%f362, %f360, %f355, %f361;
	mov.f32 	%f363, 0fBEC09330;
	fma.rn.f32 	%f364, %f362, %f355, %f363;
	mov.f32 	%f365, 0f3F906EBA;
	fma.rn.f32 	%f366, %f364, %f355, %f365;
	mul.f32 	%f1266, %f43, %f366;
	bra.uni 	BB9_24;

BB9_22:
	mov.f32 	%f1215, 0f3F800000;
	mov.f32 	%f337, 0f3A03BB71;
	mov.f32 	%f338, 0fB7B730FB;
	fma.rn.f32 	%f339, %f338, %f44, %f337;
	mov.f32 	%f340, 0fBBACA3B3;
	fma.rn.f32 	%f341, %f339, %f44, %f340;
	mov.f32 	%f342, 0f3D0A7445;
	fma.rn.f32 	%f343, %f341, %f44, %f342;
	mov.f32 	%f344, 0fBE1B3B75;
	fma.rn.f32 	%f345, %f343, %f44, %f344;
	mov.f32 	%f346, 0fBF6B385A;
	fma.rn.f32 	%f347, %f345, %f44, %f346;
	mov.f32 	%f348, 0fBFD0316E;
	fma.rn.f32 	%f349, %f347, %f44, %f348;
	mov.f32 	%f350, 0fBA031CCE;
	fma.rn.f32 	%f351, %f349, %f44, %f350;
	ex2.approx.ftz.f32 	%f352, %f351;
	sub.f32 	%f354, %f1215, %f352;
	mov.b32 	 %r326, %f354;
	setp.ltu.f32	%p22, %f44, 0f407AD445;
	selp.b32	%r327, %r326, 1065353216, %p22;
	mov.b32 	 %r328, %f43;
	and.b32  	%r329, %r328, -2147483648;
	or.b32  	%r330, %r327, %r329;
	mov.b32 	 %f1266, %r330;

BB9_24:
	cvt.rn.f32.s32	%f1246, %r840;
	sub.f32 	%f1245, %f1246, %f41;
	mul.f32 	%f48, %f1245, %f37;
	abs.f32 	%f49, %f48;
	setp.ltu.f32	%p23, %f49, 0f3F800000;
	@%p23 bra 	BB9_26;
	bra.uni 	BB9_25;

BB9_26:
	mul.f32 	%f385, %f48, %f48;
	mov.f32 	%f386, 0f3BA0C9F8;
	mov.f32 	%f387, 0fBA1268FB;
	fma.rn.f32 	%f388, %f387, %f385, %f386;
	mov.f32 	%f389, 0fBCDABFD4;
	fma.rn.f32 	%f390, %f388, %f385, %f389;
	mov.f32 	%f391, 0f3DE70331;
	fma.rn.f32 	%f392, %f390, %f385, %f391;
	mov.f32 	%f393, 0fBEC09330;
	fma.rn.f32 	%f394, %f392, %f385, %f393;
	mov.f32 	%f395, 0f3F906EBA;
	fma.rn.f32 	%f396, %f394, %f385, %f395;
	mul.f32 	%f1267, %f48, %f396;
	bra.uni 	BB9_27;

BB9_25:
	mov.f32 	%f1216, 0f3F800000;
	mov.f32 	%f367, 0f3A03BB71;
	mov.f32 	%f368, 0fB7B730FB;
	fma.rn.f32 	%f369, %f368, %f49, %f367;
	mov.f32 	%f370, 0fBBACA3B3;
	fma.rn.f32 	%f371, %f369, %f49, %f370;
	mov.f32 	%f372, 0f3D0A7445;
	fma.rn.f32 	%f373, %f371, %f49, %f372;
	mov.f32 	%f374, 0fBE1B3B75;
	fma.rn.f32 	%f375, %f373, %f49, %f374;
	mov.f32 	%f376, 0fBF6B385A;
	fma.rn.f32 	%f377, %f375, %f49, %f376;
	mov.f32 	%f378, 0fBFD0316E;
	fma.rn.f32 	%f379, %f377, %f49, %f378;
	mov.f32 	%f380, 0fBA031CCE;
	fma.rn.f32 	%f381, %f379, %f49, %f380;
	ex2.approx.ftz.f32 	%f382, %f381;
	sub.f32 	%f384, %f1216, %f382;
	mov.b32 	 %r331, %f384;
	setp.ltu.f32	%p24, %f49, 0f407AD445;
	selp.b32	%r332, %r331, 1065353216, %p24;
	mov.b32 	 %r333, %f48;
	and.b32  	%r334, %r333, -2147483648;
	or.b32  	%r335, %r332, %r334;
	mov.b32 	 %f1267, %r335;

BB9_27:
	cvt.rn.f32.s32	%f1217, %r841;
	sub.f32 	%f53, %f1266, %f1267;
	sub.f32 	%f54, %f1217, %f40;
	add.f32 	%f397, %f54, 0f3F800000;
	mul.f32 	%f55, %f397, %f37;
	abs.f32 	%f56, %f55;
	setp.ltu.f32	%p25, %f56, 0f3F800000;
	@%p25 bra 	BB9_29;
	bra.uni 	BB9_28;

BB9_29:
	mul.f32 	%f416, %f55, %f55;
	mov.f32 	%f417, 0f3BA0C9F8;
	mov.f32 	%f418, 0fBA1268FB;
	fma.rn.f32 	%f419, %f418, %f416, %f417;
	mov.f32 	%f420, 0fBCDABFD4;
	fma.rn.f32 	%f421, %f419, %f416, %f420;
	mov.f32 	%f422, 0f3DE70331;
	fma.rn.f32 	%f423, %f421, %f416, %f422;
	mov.f32 	%f424, 0fBEC09330;
	fma.rn.f32 	%f425, %f423, %f416, %f424;
	mov.f32 	%f426, 0f3F906EBA;
	fma.rn.f32 	%f427, %f425, %f416, %f426;
	mul.f32 	%f1268, %f55, %f427;
	bra.uni 	BB9_30;

BB9_28:
	mov.f32 	%f1218, 0f3F800000;
	mov.f32 	%f398, 0f3A03BB71;
	mov.f32 	%f399, 0fB7B730FB;
	fma.rn.f32 	%f400, %f399, %f56, %f398;
	mov.f32 	%f401, 0fBBACA3B3;
	fma.rn.f32 	%f402, %f400, %f56, %f401;
	mov.f32 	%f403, 0f3D0A7445;
	fma.rn.f32 	%f404, %f402, %f56, %f403;
	mov.f32 	%f405, 0fBE1B3B75;
	fma.rn.f32 	%f406, %f404, %f56, %f405;
	mov.f32 	%f407, 0fBF6B385A;
	fma.rn.f32 	%f408, %f406, %f56, %f407;
	mov.f32 	%f409, 0fBFD0316E;
	fma.rn.f32 	%f410, %f408, %f56, %f409;
	mov.f32 	%f411, 0fBA031CCE;
	fma.rn.f32 	%f412, %f410, %f56, %f411;
	ex2.approx.ftz.f32 	%f413, %f412;
	sub.f32 	%f415, %f1218, %f413;
	mov.b32 	 %r336, %f415;
	setp.ltu.f32	%p26, %f56, 0f407AD445;
	selp.b32	%r337, %r336, 1065353216, %p26;
	mov.b32 	 %r338, %f55;
	and.b32  	%r339, %r338, -2147483648;
	or.b32  	%r340, %r337, %r339;
	mov.b32 	 %f1268, %r340;

BB9_30:
	sub.f32 	%f1219, %f1217, %f40;
	mul.f32 	%f60, %f1219, %f37;
	abs.f32 	%f61, %f60;
	setp.ltu.f32	%p27, %f61, 0f3F800000;
	@%p27 bra 	BB9_32;
	bra.uni 	BB9_31;

BB9_32:
	mul.f32 	%f446, %f60, %f60;
	mov.f32 	%f447, 0f3BA0C9F8;
	mov.f32 	%f448, 0fBA1268FB;
	fma.rn.f32 	%f449, %f448, %f446, %f447;
	mov.f32 	%f450, 0fBCDABFD4;
	fma.rn.f32 	%f451, %f449, %f446, %f450;
	mov.f32 	%f452, 0f3DE70331;
	fma.rn.f32 	%f453, %f451, %f446, %f452;
	mov.f32 	%f454, 0fBEC09330;
	fma.rn.f32 	%f455, %f453, %f446, %f454;
	mov.f32 	%f456, 0f3F906EBA;
	fma.rn.f32 	%f457, %f455, %f446, %f456;
	mul.f32 	%f1269, %f60, %f457;
	bra.uni 	BB9_33;

BB9_31:
	mov.f32 	%f1220, 0f3F800000;
	mov.f32 	%f428, 0f3A03BB71;
	mov.f32 	%f429, 0fB7B730FB;
	fma.rn.f32 	%f430, %f429, %f61, %f428;
	mov.f32 	%f431, 0fBBACA3B3;
	fma.rn.f32 	%f432, %f430, %f61, %f431;
	mov.f32 	%f433, 0f3D0A7445;
	fma.rn.f32 	%f434, %f432, %f61, %f433;
	mov.f32 	%f435, 0fBE1B3B75;
	fma.rn.f32 	%f436, %f434, %f61, %f435;
	mov.f32 	%f437, 0fBF6B385A;
	fma.rn.f32 	%f438, %f436, %f61, %f437;
	mov.f32 	%f439, 0fBFD0316E;
	fma.rn.f32 	%f440, %f438, %f61, %f439;
	mov.f32 	%f441, 0fBA031CCE;
	fma.rn.f32 	%f442, %f440, %f61, %f441;
	ex2.approx.ftz.f32 	%f443, %f442;
	sub.f32 	%f445, %f1220, %f443;
	mov.b32 	 %r341, %f445;
	setp.ltu.f32	%p28, %f61, 0f407AD445;
	selp.b32	%r342, %r341, 1065353216, %p28;
	mov.b32 	 %r343, %f60;
	and.b32  	%r344, %r343, -2147483648;
	or.b32  	%r345, %r342, %r344;
	mov.b32 	 %f1269, %r345;

BB9_33:
	mov.f32 	%f1247, 0f40000000;
	cvt.rn.f32.s32	%f1222, %r840;
	add.f32 	%f1221, %f1222, 0f3F800000;
	sub.f32 	%f460, %f1268, %f1269;
	mul.f32 	%f461, %f460, 0f3F000000;
	setp.neu.f32	%p29, %f41, 0f00000000;
	selp.f32	%f65, %f461, 0f00000000, %p29;
	sub.f32 	%f462, %f1221, %f41;
	div.rn.f32 	%f66, %f462, %f199;
	abs.f32 	%f67, %f66;
	setp.lt.f32	%p30, %f67, 0f00800000;
	mul.f32 	%f463, %f67, 0f4B800000;
	selp.f32	%f464, 0fC3170000, 0fC2FE0000, %p30;
	selp.f32	%f465, %f463, %f67, %p30;
	mov.b32 	 %r346, %f465;
	and.b32  	%r347, %r346, 8388607;
	or.b32  	%r348, %r347, 1065353216;
	mov.b32 	 %f466, %r348;
	shr.u32 	%r349, %r346, 23;
	cvt.rn.f32.u32	%f467, %r349;
	add.f32 	%f468, %f464, %f467;
	setp.gt.f32	%p31, %f466, 0f3FB504F3;
	mul.f32 	%f469, %f466, 0f3F000000;
	add.f32 	%f470, %f468, 0f3F800000;
	selp.f32	%f471, %f469, %f466, %p31;
	selp.f32	%f472, %f470, %f468, %p31;
	add.f32 	%f473, %f471, 0fBF800000;
	add.f32 	%f459, %f471, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f458,%f459;
	// inline asm
	add.f32 	%f474, %f473, %f473;
	mul.f32 	%f475, %f458, %f474;
	mul.f32 	%f476, %f475, %f475;
	mov.f32 	%f477, 0f3C4CAF63;
	mov.f32 	%f478, 0f3B18F0FE;
	fma.rn.f32 	%f479, %f478, %f476, %f477;
	mov.f32 	%f480, 0f3DAAAABD;
	fma.rn.f32 	%f481, %f479, %f476, %f480;
	mul.rn.f32 	%f482, %f481, %f476;
	mul.rn.f32 	%f483, %f482, %f475;
	sub.f32 	%f484, %f473, %f475;
	neg.f32 	%f485, %f475;
	add.f32 	%f486, %f484, %f484;
	fma.rn.f32 	%f487, %f485, %f473, %f486;
	mul.rn.f32 	%f488, %f458, %f487;
	add.f32 	%f489, %f483, %f475;
	sub.f32 	%f490, %f475, %f489;
	add.f32 	%f491, %f483, %f490;
	add.f32 	%f492, %f488, %f491;
	add.f32 	%f493, %f489, %f492;
	sub.f32 	%f494, %f489, %f493;
	add.f32 	%f495, %f492, %f494;
	mov.f32 	%f496, 0f3F317200;
	mul.rn.f32 	%f497, %f472, %f496;
	mov.f32 	%f498, 0f35BFBE8E;
	mul.rn.f32 	%f499, %f472, %f498;
	add.f32 	%f500, %f497, %f493;
	sub.f32 	%f501, %f497, %f500;
	add.f32 	%f502, %f493, %f501;
	add.f32 	%f503, %f495, %f502;
	add.f32 	%f504, %f499, %f503;
	add.f32 	%f505, %f500, %f504;
	sub.f32 	%f506, %f500, %f505;
	add.f32 	%f507, %f504, %f506;
	mul.rn.f32 	%f509, %f1247, %f505;
	neg.f32 	%f510, %f509;
	fma.rn.f32 	%f511, %f1247, %f505, %f510;
	fma.rn.f32 	%f512, %f1247, %f507, %f511;
	mov.f32 	%f513, 0f00000000;
	fma.rn.f32 	%f514, %f513, %f505, %f512;
	add.rn.f32 	%f515, %f509, %f514;
	neg.f32 	%f516, %f515;
	add.rn.f32 	%f517, %f509, %f516;
	add.rn.f32 	%f518, %f517, %f514;
	mov.b32 	 %r350, %f515;
	setp.eq.s32	%p32, %r350, 1118925336;
	add.s32 	%r351, %r350, -1;
	mov.b32 	 %f519, %r351;
	add.f32 	%f520, %f518, 0f37000000;
	selp.f32	%f521, %f519, %f515, %p32;
	selp.f32	%f68, %f520, %f518, %p32;
	mul.f32 	%f522, %f521, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f523, %f522;
	mov.f32 	%f524, 0fBF317200;
	fma.rn.f32 	%f525, %f523, %f524, %f521;
	mov.f32 	%f526, 0fB5BFBE8E;
	fma.rn.f32 	%f527, %f523, %f526, %f525;
	mul.f32 	%f528, %f527, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f529, %f528;
	add.f32 	%f530, %f523, 0f00000000;
	ex2.approx.f32 	%f531, %f530;
	mul.f32 	%f532, %f529, %f531;
	setp.lt.f32	%p33, %f521, 0fC2D20000;
	selp.f32	%f533, 0f00000000, %f532, %p33;
	setp.gt.f32	%p34, %f521, 0f42D20000;
	selp.f32	%f1270, 0f7F800000, %f533, %p34;
	setp.eq.f32	%p35, %f1270, 0f7F800000;
	@%p35 bra 	BB9_35;

	fma.rn.f32 	%f1270, %f1270, %f68, %f1270;

BB9_35:
	mov.f32 	%f1228, 0f3F800000;
	cvt.rzi.f32.f32	%f1227, %f1228;
	add.f32 	%f1226, %f1227, %f1227;
	mov.f32 	%f1225, 0f40000000;
	sub.f32 	%f1224, %f1225, %f1226;
	abs.f32 	%f1223, %f1224;
	setp.lt.f32	%p36, %f66, 0f00000000;
	setp.eq.f32	%p37, %f1223, 0f3F800000;
	and.pred  	%p1, %p36, %p37;
	mov.b32 	 %r352, %f1270;
	xor.b32  	%r353, %r352, -2147483648;
	mov.b32 	 %f534, %r353;
	selp.f32	%f1272, %f534, %f1270, %p1;
	setp.eq.f32	%p38, %f66, 0f00000000;
	@%p38 bra 	BB9_38;
	bra.uni 	BB9_36;

BB9_38:
	add.f32 	%f537, %f66, %f66;
	selp.f32	%f1272, %f537, 0f00000000, %p37;
	bra.uni 	BB9_39;

BB9_36:
	setp.geu.f32	%p39, %f66, 0f00000000;
	@%p39 bra 	BB9_39;

	mov.f32 	%f1253, 0f40000000;
	cvt.rzi.f32.f32	%f536, %f1253;
	setp.neu.f32	%p40, %f536, 0f40000000;
	selp.f32	%f1272, 0f7FFFFFFF, %f1272, %p40;

BB9_39:
	abs.f32 	%f1239, %f66;
	add.f32 	%f538, %f1239, 0f40000000;
	mov.b32 	 %r354, %f538;
	setp.lt.s32	%p42, %r354, 2139095040;
	@%p42 bra 	BB9_44;

	abs.f32 	%f1251, %f66;
	setp.gtu.f32	%p43, %f1251, 0f7F800000;
	@%p43 bra 	BB9_43;
	bra.uni 	BB9_41;

BB9_43:
	add.f32 	%f1272, %f66, 0f40000000;
	bra.uni 	BB9_44;

BB9_41:
	abs.f32 	%f1252, %f66;
	setp.neu.f32	%p44, %f1252, 0f7F800000;
	@%p44 bra 	BB9_44;

	selp.f32	%f1272, 0fFF800000, 0f7F800000, %p1;

BB9_44:
	cvt.rn.f32.s32	%f1242, %r840;
	sub.f32 	%f1241, %f1242, %f41;
	mov.f32 	%f1240, 0f40000000;
	mov.f32 	%f1236, 0f00000000;
	mov.f32 	%f1235, 0f35BFBE8E;
	mov.f32 	%f1234, 0f3F317200;
	mov.f32 	%f1233, 0f3DAAAABD;
	mov.f32 	%f1232, 0f3C4CAF63;
	mov.f32 	%f1231, 0f3B18F0FE;
	mov.f32 	%f1230, 0fB5BFBE8E;
	mov.f32 	%f1229, 0fBF317200;
	mul.f32 	%f541, %f1272, 0fBF000000;
	setp.eq.f32	%p45, %f66, 0f3F800000;
	selp.f32	%f542, 0fBF000000, %f541, %p45;
	mul.f32 	%f543, %f542, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f544, %f543;
	fma.rn.f32 	%f546, %f544, %f1229, %f542;
	fma.rn.f32 	%f548, %f544, %f1230, %f546;
	mul.f32 	%f549, %f548, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f550, %f549;
	add.f32 	%f551, %f544, 0f00000000;
	ex2.approx.f32 	%f552, %f551;
	mul.f32 	%f553, %f550, %f552;
	setp.lt.f32	%p46, %f542, 0fC2D20000;
	selp.f32	%f554, 0f00000000, %f553, %p46;
	setp.gt.f32	%p47, %f542, 0f42D20000;
	selp.f32	%f79, 0f7F800000, %f554, %p47;
	div.rn.f32 	%f80, %f1241, %f199;
	abs.f32 	%f81, %f80;
	setp.lt.f32	%p48, %f81, 0f00800000;
	mul.f32 	%f555, %f81, 0f4B800000;
	selp.f32	%f556, 0fC3170000, 0fC2FE0000, %p48;
	selp.f32	%f557, %f555, %f81, %p48;
	mov.b32 	 %r355, %f557;
	and.b32  	%r356, %r355, 8388607;
	or.b32  	%r357, %r356, 1065353216;
	mov.b32 	 %f558, %r357;
	shr.u32 	%r358, %r355, 23;
	cvt.rn.f32.u32	%f559, %r358;
	add.f32 	%f560, %f556, %f559;
	setp.gt.f32	%p49, %f558, 0f3FB504F3;
	mul.f32 	%f561, %f558, 0f3F000000;
	add.f32 	%f562, %f560, 0f3F800000;
	selp.f32	%f563, %f561, %f558, %p49;
	selp.f32	%f564, %f562, %f560, %p49;
	add.f32 	%f565, %f563, 0fBF800000;
	add.f32 	%f540, %f563, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f539,%f540;
	// inline asm
	add.f32 	%f566, %f565, %f565;
	mul.f32 	%f567, %f539, %f566;
	mul.f32 	%f568, %f567, %f567;
	fma.rn.f32 	%f571, %f1231, %f568, %f1232;
	fma.rn.f32 	%f573, %f571, %f568, %f1233;
	mul.rn.f32 	%f574, %f573, %f568;
	mul.rn.f32 	%f575, %f574, %f567;
	sub.f32 	%f576, %f565, %f567;
	neg.f32 	%f577, %f567;
	add.f32 	%f578, %f576, %f576;
	fma.rn.f32 	%f579, %f577, %f565, %f578;
	mul.rn.f32 	%f580, %f539, %f579;
	add.f32 	%f581, %f575, %f567;
	sub.f32 	%f582, %f567, %f581;
	add.f32 	%f583, %f575, %f582;
	add.f32 	%f584, %f580, %f583;
	add.f32 	%f585, %f581, %f584;
	sub.f32 	%f586, %f581, %f585;
	add.f32 	%f587, %f584, %f586;
	mul.rn.f32 	%f589, %f564, %f1234;
	mul.rn.f32 	%f591, %f564, %f1235;
	add.f32 	%f592, %f589, %f585;
	sub.f32 	%f593, %f589, %f592;
	add.f32 	%f594, %f585, %f593;
	add.f32 	%f595, %f587, %f594;
	add.f32 	%f596, %f591, %f595;
	add.f32 	%f597, %f592, %f596;
	sub.f32 	%f598, %f592, %f597;
	add.f32 	%f599, %f596, %f598;
	mul.rn.f32 	%f601, %f1240, %f597;
	neg.f32 	%f602, %f601;
	fma.rn.f32 	%f603, %f1240, %f597, %f602;
	fma.rn.f32 	%f604, %f1240, %f599, %f603;
	fma.rn.f32 	%f606, %f1236, %f597, %f604;
	add.rn.f32 	%f607, %f601, %f606;
	neg.f32 	%f608, %f607;
	add.rn.f32 	%f609, %f601, %f608;
	add.rn.f32 	%f610, %f609, %f606;
	mov.b32 	 %r359, %f607;
	setp.eq.s32	%p50, %r359, 1118925336;
	add.s32 	%r360, %r359, -1;
	mov.b32 	 %f611, %r360;
	add.f32 	%f612, %f610, 0f37000000;
	selp.f32	%f613, %f611, %f607, %p50;
	selp.f32	%f82, %f612, %f610, %p50;
	mul.f32 	%f614, %f613, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f615, %f614;
	fma.rn.f32 	%f616, %f615, %f1229, %f613;
	fma.rn.f32 	%f617, %f615, %f1230, %f616;
	mul.f32 	%f618, %f617, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f619, %f618;
	add.f32 	%f620, %f615, 0f00000000;
	ex2.approx.f32 	%f621, %f620;
	mul.f32 	%f622, %f619, %f621;
	setp.lt.f32	%p51, %f613, 0fC2D20000;
	selp.f32	%f623, 0f00000000, %f622, %p51;
	setp.gt.f32	%p52, %f613, 0f42D20000;
	selp.f32	%f1273, 0f7F800000, %f623, %p52;
	setp.eq.f32	%p53, %f1273, 0f7F800000;
	@%p53 bra 	BB9_46;

	fma.rn.f32 	%f1273, %f1273, %f82, %f1273;

BB9_46:
	setp.lt.f32	%p54, %f80, 0f00000000;
	and.pred  	%p2, %p54, %p37;
	mov.b32 	 %r361, %f1273;
	xor.b32  	%r362, %r361, -2147483648;
	mov.b32 	 %f624, %r362;
	selp.f32	%f1275, %f624, %f1273, %p2;
	setp.eq.f32	%p56, %f80, 0f00000000;
	@%p56 bra 	BB9_49;
	bra.uni 	BB9_47;

BB9_49:
	add.f32 	%f627, %f80, %f80;
	selp.f32	%f1275, %f627, 0f00000000, %p37;
	bra.uni 	BB9_50;

BB9_47:
	setp.geu.f32	%p57, %f80, 0f00000000;
	@%p57 bra 	BB9_50;

	mov.f32 	%f1250, 0f40000000;
	cvt.rzi.f32.f32	%f626, %f1250;
	setp.neu.f32	%p58, %f626, 0f40000000;
	selp.f32	%f1275, 0f7FFFFFFF, %f1275, %p58;

BB9_50:
	abs.f32 	%f1191, %f80;
	add.f32 	%f628, %f1191, 0f40000000;
	mov.b32 	 %r363, %f628;
	setp.lt.s32	%p60, %r363, 2139095040;
	@%p60 bra 	BB9_55;

	abs.f32 	%f1237, %f80;
	setp.gtu.f32	%p61, %f1237, 0f7F800000;
	@%p61 bra 	BB9_54;
	bra.uni 	BB9_52;

BB9_54:
	add.f32 	%f1275, %f80, 0f40000000;
	bra.uni 	BB9_55;

BB9_52:
	abs.f32 	%f1238, %f80;
	setp.neu.f32	%p62, %f1238, 0f7F800000;
	@%p62 bra 	BB9_55;

	selp.f32	%f1275, 0fFF800000, 0f7F800000, %p2;

BB9_55:
	mov.f32 	%f1243, 0f40000000;
	mov.f32 	%f1200, 0f00000000;
	mov.f32 	%f1199, 0f35BFBE8E;
	mov.f32 	%f1198, 0f3F317200;
	mov.f32 	%f1197, 0f3DAAAABD;
	mov.f32 	%f1196, 0f3C4CAF63;
	mov.f32 	%f1195, 0f3B18F0FE;
	mov.f32 	%f1194, 0fB5BFBE8E;
	mov.f32 	%f1193, 0fBF317200;
	cvt.rn.f32.s32	%f1192, %r841;
	mul.f32 	%f631, %f1275, 0fBF000000;
	setp.eq.f32	%p63, %f80, 0f3F800000;
	selp.f32	%f632, 0fBF000000, %f631, %p63;
	mul.f32 	%f633, %f632, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f634, %f633;
	fma.rn.f32 	%f636, %f634, %f1193, %f632;
	fma.rn.f32 	%f638, %f634, %f1194, %f636;
	mul.f32 	%f639, %f638, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f640, %f639;
	add.f32 	%f641, %f634, 0f00000000;
	ex2.approx.f32 	%f642, %f641;
	mul.f32 	%f643, %f640, %f642;
	setp.lt.f32	%p64, %f632, 0fC2D20000;
	selp.f32	%f644, 0f00000000, %f643, %p64;
	setp.gt.f32	%p65, %f632, 0f42D20000;
	selp.f32	%f645, 0f7F800000, %f644, %p65;
	sub.f32 	%f646, %f79, %f645;
	mul.f32 	%f647, %f2, %f646;
	mul.f32 	%f93, %f65, %f647;
	add.f32 	%f648, %f1192, 0f3F800000;
	sub.f32 	%f649, %f648, %f40;
	div.rn.f32 	%f94, %f649, %f199;
	abs.f32 	%f95, %f94;
	setp.lt.f32	%p66, %f95, 0f00800000;
	mul.f32 	%f650, %f95, 0f4B800000;
	selp.f32	%f651, 0fC3170000, 0fC2FE0000, %p66;
	selp.f32	%f652, %f650, %f95, %p66;
	mov.b32 	 %r364, %f652;
	and.b32  	%r365, %r364, 8388607;
	or.b32  	%r366, %r365, 1065353216;
	mov.b32 	 %f653, %r366;
	shr.u32 	%r367, %r364, 23;
	cvt.rn.f32.u32	%f654, %r367;
	add.f32 	%f655, %f651, %f654;
	setp.gt.f32	%p67, %f653, 0f3FB504F3;
	mul.f32 	%f656, %f653, 0f3F000000;
	add.f32 	%f657, %f655, 0f3F800000;
	selp.f32	%f658, %f656, %f653, %p67;
	selp.f32	%f659, %f657, %f655, %p67;
	add.f32 	%f660, %f658, 0fBF800000;
	add.f32 	%f630, %f658, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// inline asm
	add.f32 	%f661, %f660, %f660;
	mul.f32 	%f662, %f629, %f661;
	mul.f32 	%f663, %f662, %f662;
	fma.rn.f32 	%f666, %f1195, %f663, %f1196;
	fma.rn.f32 	%f668, %f666, %f663, %f1197;
	mul.rn.f32 	%f669, %f668, %f663;
	mul.rn.f32 	%f670, %f669, %f662;
	sub.f32 	%f671, %f660, %f662;
	neg.f32 	%f672, %f662;
	add.f32 	%f673, %f671, %f671;
	fma.rn.f32 	%f674, %f672, %f660, %f673;
	mul.rn.f32 	%f675, %f629, %f674;
	add.f32 	%f676, %f670, %f662;
	sub.f32 	%f677, %f662, %f676;
	add.f32 	%f678, %f670, %f677;
	add.f32 	%f679, %f675, %f678;
	add.f32 	%f680, %f676, %f679;
	sub.f32 	%f681, %f676, %f680;
	add.f32 	%f682, %f679, %f681;
	mul.rn.f32 	%f684, %f659, %f1198;
	mul.rn.f32 	%f686, %f659, %f1199;
	add.f32 	%f687, %f684, %f680;
	sub.f32 	%f688, %f684, %f687;
	add.f32 	%f689, %f680, %f688;
	add.f32 	%f690, %f682, %f689;
	add.f32 	%f691, %f686, %f690;
	add.f32 	%f692, %f687, %f691;
	sub.f32 	%f693, %f687, %f692;
	add.f32 	%f694, %f691, %f693;
	mul.rn.f32 	%f696, %f1243, %f692;
	neg.f32 	%f697, %f696;
	fma.rn.f32 	%f698, %f1243, %f692, %f697;
	fma.rn.f32 	%f699, %f1243, %f694, %f698;
	fma.rn.f32 	%f701, %f1200, %f692, %f699;
	add.rn.f32 	%f702, %f696, %f701;
	neg.f32 	%f703, %f702;
	add.rn.f32 	%f704, %f696, %f703;
	add.rn.f32 	%f705, %f704, %f701;
	mov.b32 	 %r368, %f702;
	setp.eq.s32	%p68, %r368, 1118925336;
	add.s32 	%r369, %r368, -1;
	mov.b32 	 %f706, %r369;
	add.f32 	%f707, %f705, 0f37000000;
	selp.f32	%f708, %f706, %f702, %p68;
	selp.f32	%f96, %f707, %f705, %p68;
	mul.f32 	%f709, %f708, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f710, %f709;
	fma.rn.f32 	%f711, %f710, %f1193, %f708;
	fma.rn.f32 	%f712, %f710, %f1194, %f711;
	mul.f32 	%f713, %f712, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f714, %f713;
	add.f32 	%f715, %f710, 0f00000000;
	ex2.approx.f32 	%f716, %f715;
	mul.f32 	%f717, %f714, %f716;
	setp.lt.f32	%p69, %f708, 0fC2D20000;
	selp.f32	%f718, 0f00000000, %f717, %p69;
	setp.gt.f32	%p70, %f708, 0f42D20000;
	selp.f32	%f1276, 0f7F800000, %f718, %p70;
	setp.eq.f32	%p71, %f1276, 0f7F800000;
	@%p71 bra 	BB9_57;

	fma.rn.f32 	%f1276, %f1276, %f96, %f1276;

BB9_57:
	setp.lt.f32	%p72, %f94, 0f00000000;
	and.pred  	%p3, %p72, %p37;
	mov.b32 	 %r370, %f1276;
	xor.b32  	%r371, %r370, -2147483648;
	mov.b32 	 %f719, %r371;
	selp.f32	%f1278, %f719, %f1276, %p3;
	setp.eq.f32	%p74, %f94, 0f00000000;
	@%p74 bra 	BB9_60;
	bra.uni 	BB9_58;

BB9_60:
	add.f32 	%f722, %f94, %f94;
	selp.f32	%f1278, %f722, 0f00000000, %p37;
	bra.uni 	BB9_61;

BB9_58:
	setp.geu.f32	%p75, %f94, 0f00000000;
	@%p75 bra 	BB9_61;

	mov.f32 	%f1249, 0f40000000;
	cvt.rzi.f32.f32	%f721, %f1249;
	setp.neu.f32	%p76, %f721, 0f40000000;
	selp.f32	%f1278, 0f7FFFFFFF, %f1278, %p76;

BB9_61:
	abs.f32 	%f1254, %f94;
	add.f32 	%f723, %f1254, 0f40000000;
	mov.b32 	 %r372, %f723;
	setp.lt.s32	%p78, %r372, 2139095040;
	@%p78 bra 	BB9_66;

	abs.f32 	%f1255, %f94;
	setp.gtu.f32	%p79, %f1255, 0f7F800000;
	@%p79 bra 	BB9_65;
	bra.uni 	BB9_63;

BB9_65:
	add.f32 	%f1278, %f94, 0f40000000;
	bra.uni 	BB9_66;

BB9_63:
	abs.f32 	%f1256, %f94;
	setp.neu.f32	%p80, %f1256, 0f7F800000;
	@%p80 bra 	BB9_66;

	selp.f32	%f1278, 0fFF800000, 0f7F800000, %p3;

BB9_66:
	mov.f32 	%f1244, 0f40000000;
	mov.f32 	%f1210, 0f00000000;
	mov.f32 	%f1209, 0f35BFBE8E;
	mov.f32 	%f1208, 0f3F317200;
	mov.f32 	%f1207, 0f3DAAAABD;
	mov.f32 	%f1206, 0f3C4CAF63;
	mov.f32 	%f1205, 0f3B18F0FE;
	mov.f32 	%f1204, 0fB5BFBE8E;
	mov.f32 	%f1203, 0fBF317200;
	cvt.rn.f32.s32	%f1202, %r841;
	sub.f32 	%f1201, %f1202, %f40;
	mul.f32 	%f726, %f1278, 0fBF000000;
	setp.eq.f32	%p81, %f94, 0f3F800000;
	selp.f32	%f727, 0fBF000000, %f726, %p81;
	mul.f32 	%f728, %f727, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f729, %f728;
	fma.rn.f32 	%f731, %f729, %f1203, %f727;
	fma.rn.f32 	%f733, %f729, %f1204, %f731;
	mul.f32 	%f734, %f733, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f735, %f734;
	add.f32 	%f736, %f729, 0f00000000;
	ex2.approx.f32 	%f737, %f736;
	mul.f32 	%f738, %f735, %f737;
	setp.lt.f32	%p82, %f727, 0fC2D20000;
	selp.f32	%f739, 0f00000000, %f738, %p82;
	setp.gt.f32	%p83, %f727, 0f42D20000;
	selp.f32	%f107, 0f7F800000, %f739, %p83;
	div.rn.f32 	%f108, %f1201, %f199;
	abs.f32 	%f109, %f108;
	setp.lt.f32	%p84, %f109, 0f00800000;
	mul.f32 	%f740, %f109, 0f4B800000;
	selp.f32	%f741, 0fC3170000, 0fC2FE0000, %p84;
	selp.f32	%f742, %f740, %f109, %p84;
	mov.b32 	 %r373, %f742;
	and.b32  	%r374, %r373, 8388607;
	or.b32  	%r375, %r374, 1065353216;
	mov.b32 	 %f743, %r375;
	shr.u32 	%r376, %r373, 23;
	cvt.rn.f32.u32	%f744, %r376;
	add.f32 	%f745, %f741, %f744;
	setp.gt.f32	%p85, %f743, 0f3FB504F3;
	mul.f32 	%f746, %f743, 0f3F000000;
	add.f32 	%f747, %f745, 0f3F800000;
	selp.f32	%f748, %f746, %f743, %p85;
	selp.f32	%f749, %f747, %f745, %p85;
	add.f32 	%f750, %f748, 0fBF800000;
	add.f32 	%f725, %f748, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f724,%f725;
	// inline asm
	add.f32 	%f751, %f750, %f750;
	mul.f32 	%f752, %f724, %f751;
	mul.f32 	%f753, %f752, %f752;
	fma.rn.f32 	%f756, %f1205, %f753, %f1206;
	fma.rn.f32 	%f758, %f756, %f753, %f1207;
	mul.rn.f32 	%f759, %f758, %f753;
	mul.rn.f32 	%f760, %f759, %f752;
	sub.f32 	%f761, %f750, %f752;
	neg.f32 	%f762, %f752;
	add.f32 	%f763, %f761, %f761;
	fma.rn.f32 	%f764, %f762, %f750, %f763;
	mul.rn.f32 	%f765, %f724, %f764;
	add.f32 	%f766, %f760, %f752;
	sub.f32 	%f767, %f752, %f766;
	add.f32 	%f768, %f760, %f767;
	add.f32 	%f769, %f765, %f768;
	add.f32 	%f770, %f766, %f769;
	sub.f32 	%f771, %f766, %f770;
	add.f32 	%f772, %f769, %f771;
	mul.rn.f32 	%f774, %f749, %f1208;
	mul.rn.f32 	%f776, %f749, %f1209;
	add.f32 	%f777, %f774, %f770;
	sub.f32 	%f778, %f774, %f777;
	add.f32 	%f779, %f770, %f778;
	add.f32 	%f780, %f772, %f779;
	add.f32 	%f781, %f776, %f780;
	add.f32 	%f782, %f777, %f781;
	sub.f32 	%f783, %f777, %f782;
	add.f32 	%f784, %f781, %f783;
	mul.rn.f32 	%f786, %f1244, %f782;
	neg.f32 	%f787, %f786;
	fma.rn.f32 	%f788, %f1244, %f782, %f787;
	fma.rn.f32 	%f789, %f1244, %f784, %f788;
	fma.rn.f32 	%f791, %f1210, %f782, %f789;
	add.rn.f32 	%f792, %f786, %f791;
	neg.f32 	%f793, %f792;
	add.rn.f32 	%f794, %f786, %f793;
	add.rn.f32 	%f795, %f794, %f791;
	mov.b32 	 %r377, %f792;
	setp.eq.s32	%p86, %r377, 1118925336;
	add.s32 	%r378, %r377, -1;
	mov.b32 	 %f796, %r378;
	add.f32 	%f797, %f795, 0f37000000;
	selp.f32	%f798, %f796, %f792, %p86;
	selp.f32	%f110, %f797, %f795, %p86;
	mul.f32 	%f799, %f798, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f800, %f799;
	fma.rn.f32 	%f801, %f800, %f1203, %f798;
	fma.rn.f32 	%f802, %f800, %f1204, %f801;
	mul.f32 	%f803, %f802, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f804, %f803;
	add.f32 	%f805, %f800, 0f00000000;
	ex2.approx.f32 	%f806, %f805;
	mul.f32 	%f807, %f804, %f806;
	setp.lt.f32	%p87, %f798, 0fC2D20000;
	selp.f32	%f808, 0f00000000, %f807, %p87;
	setp.gt.f32	%p88, %f798, 0f42D20000;
	selp.f32	%f1279, 0f7F800000, %f808, %p88;
	setp.eq.f32	%p89, %f1279, 0f7F800000;
	@%p89 bra 	BB9_68;

	fma.rn.f32 	%f1279, %f1279, %f110, %f1279;

BB9_68:
	setp.lt.f32	%p90, %f108, 0f00000000;
	and.pred  	%p4, %p90, %p37;
	mov.b32 	 %r379, %f1279;
	xor.b32  	%r380, %r379, -2147483648;
	mov.b32 	 %f809, %r380;
	selp.f32	%f1281, %f809, %f1279, %p4;
	setp.eq.f32	%p92, %f108, 0f00000000;
	@%p92 bra 	BB9_71;
	bra.uni 	BB9_69;

BB9_71:
	add.f32 	%f812, %f108, %f108;
	selp.f32	%f1281, %f812, 0f00000000, %p37;
	bra.uni 	BB9_72;

BB9_69:
	setp.geu.f32	%p93, %f108, 0f00000000;
	@%p93 bra 	BB9_72;

	mov.f32 	%f1248, 0f40000000;
	cvt.rzi.f32.f32	%f811, %f1248;
	setp.neu.f32	%p94, %f811, 0f40000000;
	selp.f32	%f1281, 0f7FFFFFFF, %f1281, %p94;

BB9_72:
	abs.f32 	%f1257, %f108;
	add.f32 	%f813, %f1257, 0f40000000;
	mov.b32 	 %r381, %f813;
	setp.lt.s32	%p96, %r381, 2139095040;
	@%p96 bra 	BB9_77;

	abs.f32 	%f1258, %f108;
	setp.gtu.f32	%p97, %f1258, 0f7F800000;
	@%p97 bra 	BB9_76;
	bra.uni 	BB9_74;

BB9_76:
	add.f32 	%f1281, %f108, 0f40000000;
	bra.uni 	BB9_77;

BB9_74:
	abs.f32 	%f1259, %f108;
	setp.neu.f32	%p98, %f1259, 0f7F800000;
	@%p98 bra 	BB9_77;

	selp.f32	%f1281, 0fFF800000, 0f7F800000, %p4;

BB9_77:
	setp.neu.f32	%p280, %f41, 0f00000000;
	mov.f32 	%f1212, 0fB5BFBE8E;
	mov.f32 	%f1211, 0fBF317200;
	mul.f32 	%f814, %f1281, 0fBF000000;
	setp.eq.f32	%p99, %f108, 0f3F800000;
	selp.f32	%f815, 0fBF000000, %f814, %p99;
	mul.f32 	%f816, %f815, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f817, %f816;
	fma.rn.f32 	%f819, %f817, %f1211, %f815;
	fma.rn.f32 	%f821, %f817, %f1212, %f819;
	mul.f32 	%f822, %f821, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f823, %f822;
	add.f32 	%f824, %f817, 0f00000000;
	ex2.approx.f32 	%f825, %f824;
	mul.f32 	%f826, %f823, %f825;
	setp.lt.f32	%p100, %f815, 0fC2D20000;
	selp.f32	%f827, 0f00000000, %f826, %p100;
	setp.gt.f32	%p101, %f815, 0f42D20000;
	selp.f32	%f828, 0f7F800000, %f827, %p101;
	sub.f32 	%f829, %f107, %f828;
	mul.f32 	%f830, %f2, %f829;
	mul.f32 	%f831, %f53, 0f3F000000;
	selp.f32	%f832, %f831, 0f00000000, %p280;
	mul.f32 	%f833, %f832, %f830;
	selp.f32	%f834, %f93, 0f00000000, %p280;
	selp.f32	%f835, %f833, 0f00000000, %p280;
	shl.b32 	%r382, %r844, 1;
	mul.wide.s32 	%rd78, %r382, 4;
	add.s64 	%rd79, %rd1, %rd78;
	st.local.f32 	[%rd79], %f834;
	st.local.f32 	[%rd79+4], %f835;
	selp.u32	%r383, 1, 0, %p280;
	add.s32 	%r845, %r383, %r845;
	add.s32 	%r844, %r844, 1;
	setp.lt.s32	%p103, %r844, %r285;
	@%p103 bra 	BB9_21;

BB9_78:
	setp.lt.s32	%p104, %r845, 1;
	@%p104 bra 	BB9_80;

	shl.b32 	%r384, %r845, 1;
	mul.wide.s32 	%rd80, %r384, 4;
	add.s64 	%rd81, %rd1, %rd80;
	mov.u32 	%r385, 1065353216;
	st.local.u32 	[%rd81], %r385;

BB9_80:
	shl.b32 	%r386, %r845, 1;
	add.s32 	%r11, %r386, 1;
	setp.lt.s32	%p105, %r845, 0;
	@%p105 bra 	BB9_90;

	mov.u32 	%r388, 1;
	max.s32 	%r12, %r11, %r388;
	and.b32  	%r13, %r12, 3;
	mov.u32 	%r387, 0;
	mov.u32 	%r846, %r387;

BB9_82:
	mul.wide.s32 	%rd82, %r846, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.local.f32 	%f121, [%rd83];
	mul.lo.s32 	%r15, %r846, %r11;
	setp.eq.s32	%p106, %r13, 1;
	mov.u32 	%r848, %r387;
	@%p106 bra 	BB9_86;

	setp.eq.s32	%p107, %r13, 2;
	mov.u32 	%r847, 0;
	@%p107 bra 	BB9_85;

	ld.local.f32 	%f836, [%rd1];
	mul.f32 	%f837, %f121, %f836;
	div.rn.f32 	%f838, %f837, %f1265;
	mul.wide.s32 	%rd84, %r15, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.local.f32 	%f839, [%rd85];
	add.f32 	%f840, %f838, %f839;
	st.local.f32 	[%rd85], %f840;
	mov.u32 	%r847, %r388;

BB9_85:
	mul.wide.u32 	%rd86, %r847, 4;
	add.s64 	%rd87, %rd1, %rd86;
	ld.local.f32 	%f841, [%rd87];
	mul.f32 	%f842, %f121, %f841;
	div.rn.f32 	%f843, %f842, %f1265;
	add.s32 	%r392, %r847, %r15;
	mul.wide.s32 	%rd88, %r392, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.local.f32 	%f844, [%rd89];
	add.f32 	%f845, %f843, %f844;
	st.local.f32 	[%rd89], %f845;
	add.s32 	%r848, %r847, 1;

BB9_86:
	mul.wide.s32 	%rd90, %r848, 4;
	add.s64 	%rd91, %rd1, %rd90;
	ld.local.f32 	%f846, [%rd91];
	mul.f32 	%f847, %f121, %f846;
	div.rn.f32 	%f848, %f847, %f1265;
	add.s32 	%r393, %r848, %r15;
	mul.wide.s32 	%rd92, %r393, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.local.f32 	%f849, [%rd93];
	add.f32 	%f850, %f848, %f849;
	st.local.f32 	[%rd93], %f850;
	setp.lt.u32	%p108, %r12, 4;
	@%p108 bra 	BB9_89;

	add.s32 	%r849, %r848, 1;

BB9_88:
	mul.wide.s32 	%rd94, %r849, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.local.f32 	%f851, [%rd95];
	mul.f32 	%f852, %f121, %f851;
	div.rn.f32 	%f853, %f852, %f1265;
	add.s32 	%r394, %r849, %r15;
	mul.wide.s32 	%rd96, %r394, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.local.f32 	%f854, [%rd97];
	add.f32 	%f855, %f853, %f854;
	ld.local.f32 	%f856, [%rd95+4];
	ld.local.f32 	%f857, [%rd97+4];
	ld.local.f32 	%f858, [%rd95+8];
	ld.local.f32 	%f859, [%rd97+8];
	ld.local.f32 	%f860, [%rd95+12];
	ld.local.f32 	%f861, [%rd97+12];
	st.local.f32 	[%rd97], %f855;
	mul.f32 	%f862, %f121, %f856;
	div.rn.f32 	%f863, %f862, %f1265;
	add.f32 	%f864, %f863, %f857;
	st.local.f32 	[%rd97+4], %f864;
	mul.f32 	%f865, %f121, %f858;
	div.rn.f32 	%f866, %f865, %f1265;
	add.f32 	%f867, %f866, %f859;
	st.local.f32 	[%rd97+8], %f867;
	mul.f32 	%f868, %f121, %f860;
	div.rn.f32 	%f869, %f868, %f1265;
	add.f32 	%f870, %f869, %f861;
	st.local.f32 	[%rd97+12], %f870;
	add.s32 	%r849, %r849, 4;
	setp.lt.s32	%p109, %r849, %r11;
	@%p109 bra 	BB9_88;

BB9_89:
	add.s32 	%r846, %r846, 1;
	setp.lt.s32	%p110, %r846, %r11;
	@%p110 bra 	BB9_82;

BB9_90:
	add.s32 	%r841, %r841, 1;
	setp.lt.s32	%p111, %r841, %r284;
	@%p111 bra 	BB9_4;

	add.s32 	%r840, %r840, 1;
	setp.lt.s32	%p112, %r840, %r284;
	@%p112 bra 	BB9_3;

BB9_92:
	mov.u32 	%r839, 0;
	mov.u64 	%rd98, 0;
	st.local.u32 	[%rd1+4], %rd98;
	st.local.u32 	[%rd1], %rd98;
	st.local.u32 	[%rd1+12], %rd98;
	st.local.u32 	[%rd1+8], %rd98;
	st.local.u32 	[%rd1+20], %rd98;
	st.local.u32 	[%rd1+16], %rd98;
	st.local.u32 	[%rd1+28], %rd98;
	st.local.u32 	[%rd1+24], %rd98;
	st.local.u32 	[%rd1+36], %rd98;
	st.local.u32 	[%rd1+32], %rd98;
	st.local.u32 	[%rd1+44], %rd98;
	st.local.u32 	[%rd1+40], %rd98;
	st.local.u32 	[%rd1+52], %rd98;
	st.local.u32 	[%rd1+48], %rd98;
	st.local.u32 	[%rd1+60], %rd98;
	st.local.u32 	[%rd1+56], %rd98;
	st.local.u32 	[%rd1+68], %rd98;
	st.local.u32 	[%rd1+64], %rd98;
	st.local.u32 	[%rd1+76], %rd98;
	st.local.u32 	[%rd1+72], %rd98;
	st.local.u32 	[%rd1+84], %rd98;
	st.local.u32 	[%rd1+80], %rd98;
	st.local.u32 	[%rd1+92], %rd98;
	st.local.u32 	[%rd1+88], %rd98;
	st.local.u32 	[%rd1+100], %rd98;
	st.local.u32 	[%rd1+96], %rd98;
	st.local.u32 	[%rd1+108], %rd98;
	st.local.u32 	[%rd1+104], %rd98;
	st.local.u32 	[%rd1+116], %rd98;
	st.local.u32 	[%rd1+112], %rd98;
	st.local.u32 	[%rd1+124], %rd98;
	st.local.u32 	[%rd1+120], %rd98;
	st.local.u32 	[%rd1+132], %rd98;
	st.local.u32 	[%rd1+128], %rd98;
	st.local.u32 	[%rd1+140], %rd98;
	st.local.u32 	[%rd1+136], %rd98;
	st.local.u32 	[%rd1+148], %rd98;
	st.local.u32 	[%rd1+144], %rd98;
	st.local.u32 	[%rd1+156], %rd98;
	st.local.u32 	[%rd1+152], %rd98;
	st.local.u32 	[%rd1+164], %rd98;
	st.local.u32 	[%rd1+160], %rd98;
	st.local.u32 	[%rd1+172], %rd98;
	st.local.u32 	[%rd1+168], %rd98;
	st.local.u32 	[%rd1+180], %rd98;
	st.local.u32 	[%rd1+176], %rd98;
	st.local.u32 	[%rd1+188], %rd98;
	st.local.u32 	[%rd1+184], %rd98;
	st.local.u32 	[%rd1+196], %rd98;
	st.local.u32 	[%rd1+192], %rd98;
	st.local.u32 	[%rd1+204], %rd98;
	st.local.u32 	[%rd1+200], %rd98;
	st.local.u32 	[%rd1+212], %rd98;
	st.local.u32 	[%rd1+208], %rd98;
	st.local.u32 	[%rd1+220], %rd98;
	st.local.u32 	[%rd1+216], %rd98;
	st.local.u32 	[%rd1+228], %rd98;
	st.local.u32 	[%rd1+224], %rd98;
	st.local.u32 	[%rd1+236], %rd98;
	st.local.u32 	[%rd1+232], %rd98;
	st.local.u32 	[%rd1+244], %rd98;
	st.local.u32 	[%rd1+240], %rd98;
	st.local.u32 	[%rd1+252], %rd98;
	st.local.u32 	[%rd1+248], %rd98;
	st.local.u32 	[%rd1+260], %rd98;
	st.local.u32 	[%rd1+256], %rd98;
	st.local.u32 	[%rd1+268], %rd98;
	st.local.u32 	[%rd1+264], %rd98;
	st.local.u32 	[%rd1+276], %rd98;
	st.local.u32 	[%rd1+272], %rd98;
	st.local.u32 	[%rd1+284], %rd98;
	st.local.u32 	[%rd1+280], %rd98;
	st.local.u32 	[%rd1+292], %rd98;
	st.local.u32 	[%rd1+288], %rd98;
	st.local.u32 	[%rd1+300], %rd98;
	st.local.u32 	[%rd1+296], %rd98;
	st.local.u32 	[%rd1+308], %rd98;
	st.local.u32 	[%rd1+304], %rd98;
	st.local.u32 	[%rd1+316], %rd98;
	st.local.u32 	[%rd1+312], %rd98;
	st.local.u32 	[%rd1+324], %rd98;
	st.local.u32 	[%rd1+320], %rd98;
	st.local.u32 	[%rd1+332], %rd98;
	st.local.u32 	[%rd1+328], %rd98;
	st.local.u32 	[%rd1+340], %rd98;
	st.local.u32 	[%rd1+336], %rd98;
	st.local.u32 	[%rd1+348], %rd98;
	st.local.u32 	[%rd1+344], %rd98;
	st.local.u32 	[%rd1+356], %rd98;
	st.local.u32 	[%rd1+352], %rd98;
	st.local.u32 	[%rd1+364], %rd98;
	st.local.u32 	[%rd1+360], %rd98;
	st.local.u32 	[%rd1+372], %rd98;
	st.local.u32 	[%rd1+368], %rd98;
	st.local.u32 	[%rd1+380], %rd98;
	st.local.u32 	[%rd1+376], %rd98;
	st.local.u32 	[%rd1+388], %rd98;
	st.local.u32 	[%rd1+384], %rd98;
	st.local.u32 	[%rd1+396], %rd98;
	st.local.u32 	[%rd1+392], %rd98;
	st.local.u32 	[%rd1+404], %rd98;
	st.local.u32 	[%rd1+400], %rd98;
	st.local.u32 	[%rd1+412], %rd98;
	st.local.u32 	[%rd1+408], %rd98;
	st.local.u32 	[%rd1+420], %rd98;
	st.local.u32 	[%rd1+416], %rd98;
	st.local.u32 	[%rd1+428], %rd98;
	st.local.u32 	[%rd1+424], %rd98;
	st.local.u32 	[%rd1+436], %rd98;
	st.local.u32 	[%rd1+432], %rd98;
	st.local.u32 	[%rd1+444], %rd98;
	st.local.u32 	[%rd1+440], %rd98;
	st.local.u32 	[%rd1+452], %rd98;
	st.local.u32 	[%rd1+448], %rd98;
	st.local.u32 	[%rd1+460], %rd98;
	st.local.u32 	[%rd1+456], %rd98;
	st.local.u32 	[%rd1+468], %rd98;
	st.local.u32 	[%rd1+464], %rd98;
	st.local.u32 	[%rd1+476], %rd98;
	st.local.u32 	[%rd1+472], %rd98;
	st.local.u32 	[%rd1+480], %r839;
	shl.b32 	%r26, %r845, 1;
	setp.lt.s32	%p113, %r845, 1;
	@%p113 bra 	BB9_306;

	setp.lt.s32	%p114, %r845, 0;
	@%p114 bra 	BB9_103;

	add.s32 	%r397, %r26, 1;
	mov.u32 	%r398, 1;
	max.s32 	%r27, %r397, %r398;
	and.b32  	%r28, %r27, 3;
	mov.u32 	%r396, 0;
	mov.u32 	%r851, %r396;

BB9_95:
	setp.eq.s32	%p115, %r28, 1;
	mov.u32 	%r853, %r396;
	@%p115 bra 	BB9_99;

	setp.eq.s32	%p116, %r28, 2;
	mov.u32 	%r852, 0;
	@%p116 bra 	BB9_98;

	mul.wide.s32 	%rd99, %r851, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.local.f32 	%f871, [%rd100];
	add.s64 	%rd101, %rd3, %rd99;
	st.local.f32 	[%rd101], %f871;
	mov.u32 	%r852, %r398;

BB9_98:
	neg.s32 	%r403, %r852;
	and.b32  	%r404, %r397, %r403;
	add.s32 	%r405, %r404, %r851;
	mul.wide.s32 	%rd102, %r405, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.local.f32 	%f872, [%rd103];
	add.s64 	%rd104, %rd3, %rd102;
	st.local.f32 	[%rd104], %f872;
	add.s32 	%r853, %r852, 1;

BB9_99:
	mad.lo.s32 	%r407, %r853, %r397, %r851;
	mul.wide.s32 	%rd105, %r407, 4;
	add.s64 	%rd106, %rd2, %rd105;
	ld.local.f32 	%f873, [%rd106];
	add.s64 	%rd107, %rd3, %rd105;
	st.local.f32 	[%rd107], %f873;
	setp.lt.u32	%p117, %r27, 4;
	@%p117 bra 	BB9_102;

	add.s32 	%r854, %r853, 1;

BB9_101:
	mad.lo.s32 	%r409, %r854, %r397, %r851;
	mul.wide.s32 	%rd108, %r409, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.local.f32 	%f874, [%rd109];
	add.s64 	%rd110, %rd3, %rd108;
	st.local.f32 	[%rd110], %f874;
	add.s32 	%r410, %r409, %r397;
	mul.wide.s32 	%rd111, %r410, 4;
	add.s64 	%rd112, %rd2, %rd111;
	ld.local.f32 	%f875, [%rd112];
	add.s64 	%rd113, %rd3, %rd111;
	st.local.f32 	[%rd113], %f875;
	add.s32 	%r411, %r854, 2;
	mad.lo.s32 	%r412, %r411, %r397, %r851;
	mul.wide.s32 	%rd114, %r412, 4;
	add.s64 	%rd115, %rd2, %rd114;
	ld.local.f32 	%f876, [%rd115];
	add.s64 	%rd116, %rd3, %rd114;
	st.local.f32 	[%rd116], %f876;
	add.s32 	%r413, %r854, 3;
	mad.lo.s32 	%r414, %r413, %r397, %r851;
	mul.wide.s32 	%rd117, %r414, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.local.f32 	%f877, [%rd118];
	add.s64 	%rd119, %rd3, %rd117;
	st.local.f32 	[%rd119], %f877;
	add.s32 	%r854, %r854, 4;
	setp.lt.s32	%p118, %r854, %r397;
	@%p118 bra 	BB9_101;

BB9_102:
	add.s32 	%r851, %r851, 1;
	setp.lt.s32	%p119, %r851, %r397;
	@%p119 bra 	BB9_95;

BB9_103:
	and.b32  	%r37, %r845, 3;
	mov.u32 	%r416, 0;
	mov.u32 	%r855, %r416;

BB9_104:
	shl.b32 	%r418, %r855, 1;
	add.s32 	%r419, %r418, 1;
	add.s32 	%r420, %r26, 1;
	mad.lo.s32 	%r39, %r419, %r420, 1;
	mul.lo.s32 	%r40, %r418, %r420;
	setp.eq.s32	%p120, %r37, 0;
	mov.u32 	%r859, %r416;
	@%p120 bra 	BB9_115;

	setp.eq.s32	%p121, %r37, 1;
	mov.u32 	%r857, 0;
	@%p121 bra 	BB9_112;

	setp.eq.s32	%p122, %r37, 2;
	mov.u32 	%r856, 0;
	@%p122 bra 	BB9_109;

	setp.eq.s32	%p123, %r855, 0;
	mov.u32 	%r856, 1;
	@%p123 bra 	BB9_109;

	mul.wide.s32 	%rd120, %r39, 4;
	add.s64 	%rd121, %rd3, %rd120;
	mov.u32 	%r425, 0;
	st.local.u32 	[%rd121], %r425;
	mul.wide.s32 	%rd122, %r40, 4;
	add.s64 	%rd123, %rd3, %rd122;
	st.local.u32 	[%rd123], %r425;

BB9_109:
	setp.eq.s32	%p124, %r855, %r856;
	@%p124 bra 	BB9_111;

	shl.b32 	%r426, %r856, 1;
	add.s32 	%r427, %r39, %r426;
	mul.wide.s32 	%rd124, %r427, 4;
	add.s64 	%rd125, %rd3, %rd124;
	mov.u32 	%r428, 0;
	st.local.u32 	[%rd125], %r428;
	add.s32 	%r429, %r426, %r40;
	mul.wide.s32 	%rd126, %r429, 4;
	add.s64 	%rd127, %rd3, %rd126;
	st.local.u32 	[%rd127], %r428;

BB9_111:
	add.s32 	%r857, %r856, 1;

BB9_112:
	setp.eq.s32	%p125, %r855, %r857;
	@%p125 bra 	BB9_114;

	shl.b32 	%r430, %r857, 1;
	add.s32 	%r431, %r39, %r430;
	mul.wide.s32 	%rd128, %r431, 4;
	add.s64 	%rd129, %rd3, %rd128;
	mov.u32 	%r432, 0;
	st.local.u32 	[%rd129], %r432;
	add.s32 	%r433, %r430, %r40;
	mul.wide.s32 	%rd130, %r433, 4;
	add.s64 	%rd131, %rd3, %rd130;
	st.local.u32 	[%rd131], %r432;

BB9_114:
	add.s32 	%r859, %r857, 1;

BB9_115:
	setp.lt.u32	%p126, %r845, 4;
	@%p126 bra 	BB9_125;

BB9_116:
	shl.b32 	%r434, %r859, 1;
	add.s32 	%r435, %r39, %r434;
	mul.wide.s32 	%rd132, %r435, 4;
	add.s64 	%rd9, %rd3, %rd132;
	add.s32 	%r436, %r434, %r40;
	mul.wide.s32 	%rd133, %r436, 4;
	add.s64 	%rd10, %rd3, %rd133;
	setp.eq.s32	%p127, %r855, %r859;
	@%p127 bra 	BB9_118;

	mov.u32 	%r437, 0;
	st.local.u32 	[%rd9], %r437;
	st.local.u32 	[%rd10], %r437;

BB9_118:
	add.s32 	%r438, %r859, 1;
	setp.eq.s32	%p128, %r855, %r438;
	@%p128 bra 	BB9_120;

	mov.u32 	%r439, 0;
	st.local.u32 	[%rd9+8], %r439;
	st.local.u32 	[%rd10+8], %r439;

BB9_120:
	add.s32 	%r440, %r859, 2;
	setp.eq.s32	%p129, %r855, %r440;
	@%p129 bra 	BB9_122;

	mov.u32 	%r441, 0;
	st.local.u32 	[%rd9+16], %r441;
	st.local.u32 	[%rd10+16], %r441;

BB9_122:
	add.s32 	%r442, %r859, 3;
	setp.eq.s32	%p130, %r855, %r442;
	@%p130 bra 	BB9_124;

	mov.u32 	%r443, 0;
	st.local.u32 	[%rd9+24], %r443;
	st.local.u32 	[%rd10+24], %r443;

BB9_124:
	add.s32 	%r859, %r859, 4;
	setp.lt.s32	%p131, %r859, %r845;
	@%p131 bra 	BB9_116;

BB9_125:
	add.s32 	%r855, %r855, 1;
	setp.lt.s32	%p132, %r855, %r845;
	@%p132 bra 	BB9_104;

	mov.u32 	%r860, 0;
	@%p114 bra 	BB9_157;

BB9_127:
	mul.lo.s32 	%r50, %r860, %r420;
	mul.wide.s32 	%rd134, %r50, 4;
	add.s64 	%rd11, %rd3, %rd134;
	setp.lt.s32	%p134, %r860, 0;
	@%p134 bra 	BB9_141;

	mov.u32 	%r861, 0;

BB9_129:
	setp.lt.s32	%p135, %r861, 1;
	@%p135 bra 	BB9_140;

	add.s32 	%r53, %r861, -1;
	setp.lt.s32	%p136, %r53, 0;
	mov.f32 	%f1286, 0f00000000;
	@%p136 bra 	BB9_139;

	and.b32  	%r54, %r861, 3;
	setp.eq.s32	%p137, %r54, 0;
	mov.u32 	%r865, 0;
	mov.f32 	%f1286, 0f00000000;
	@%p137 bra 	BB9_137;

	setp.eq.s32	%p138, %r54, 1;
	mov.u32 	%r863, 0;
	mov.f32 	%f1283, 0f00000000;
	@%p138 bra 	BB9_136;

	setp.eq.s32	%p139, %r54, 2;
	mov.u32 	%r862, 0;
	mov.f32 	%f1282, 0f00000000;
	@%p139 bra 	BB9_135;

	mul.wide.s32 	%rd135, %r861, 4;
	add.s64 	%rd136, %rd3, %rd135;
	ld.local.f32 	%f882, [%rd11];
	ld.local.f32 	%f883, [%rd136];
	fma.rn.f32 	%f1282, %f883, %f882, 0f00000000;
	mov.u32 	%r862, 1;

BB9_135:
	neg.s32 	%r453, %r862;
	and.b32  	%r454, %r420, %r453;
	add.s32 	%r455, %r454, %r861;
	mul.wide.s32 	%rd137, %r455, 4;
	add.s64 	%rd138, %rd3, %rd137;
	add.s32 	%r456, %r862, %r50;
	mul.wide.s32 	%rd139, %r456, 4;
	add.s64 	%rd140, %rd3, %rd139;
	ld.local.f32 	%f884, [%rd140];
	ld.local.f32 	%f885, [%rd138];
	fma.rn.f32 	%f1283, %f885, %f884, %f1282;
	add.s32 	%r863, %r862, 1;

BB9_136:
	mad.lo.s32 	%r458, %r863, %r420, %r861;
	mul.wide.s32 	%rd141, %r458, 4;
	add.s64 	%rd142, %rd3, %rd141;
	add.s32 	%r459, %r863, %r50;
	mul.wide.s32 	%rd143, %r459, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.local.f32 	%f886, [%rd144];
	ld.local.f32 	%f887, [%rd142];
	fma.rn.f32 	%f1286, %f887, %f886, %f1283;
	add.s32 	%r865, %r863, 1;

BB9_137:
	setp.lt.u32	%p140, %r861, 4;
	@%p140 bra 	BB9_139;

BB9_138:
	mad.lo.s32 	%r461, %r865, %r420, %r861;
	mul.wide.s32 	%rd145, %r461, 4;
	add.s64 	%rd146, %rd3, %rd145;
	add.s32 	%r462, %r865, %r50;
	mul.wide.s32 	%rd147, %r462, 4;
	add.s64 	%rd148, %rd3, %rd147;
	ld.local.f32 	%f888, [%rd148];
	ld.local.f32 	%f889, [%rd146];
	fma.rn.f32 	%f890, %f889, %f888, %f1286;
	add.s32 	%r463, %r461, %r420;
	mul.wide.s32 	%rd149, %r463, 4;
	add.s64 	%rd150, %rd3, %rd149;
	ld.local.f32 	%f891, [%rd148+4];
	ld.local.f32 	%f892, [%rd150];
	fma.rn.f32 	%f893, %f892, %f891, %f890;
	add.s32 	%r464, %r865, 2;
	mad.lo.s32 	%r465, %r464, %r420, %r861;
	mul.wide.s32 	%rd151, %r465, 4;
	add.s64 	%rd152, %rd3, %rd151;
	ld.local.f32 	%f894, [%rd148+8];
	ld.local.f32 	%f895, [%rd152];
	fma.rn.f32 	%f896, %f895, %f894, %f893;
	add.s32 	%r466, %r865, 3;
	mad.lo.s32 	%r467, %r466, %r420, %r861;
	mul.wide.s32 	%rd153, %r467, 4;
	add.s64 	%rd154, %rd3, %rd153;
	ld.local.f32 	%f897, [%rd148+12];
	ld.local.f32 	%f898, [%rd154];
	fma.rn.f32 	%f1286, %f898, %f897, %f896;
	add.s32 	%r865, %r865, 4;
	setp.lt.s32	%p141, %r466, %r53;
	@%p141 bra 	BB9_138;

BB9_139:
	add.s32 	%r468, %r861, %r50;
	mul.wide.s32 	%rd155, %r468, 4;
	add.s64 	%rd156, %rd3, %rd155;
	ld.local.f32 	%f899, [%rd156];
	sub.f32 	%f900, %f899, %f1286;
	st.local.f32 	[%rd156], %f900;

BB9_140:
	add.s32 	%r62, %r861, 1;
	setp.lt.s32	%p142, %r861, %r860;
	mov.u32 	%r861, %r62;
	@%p142 bra 	BB9_129;

BB9_141:
	add.s32 	%r63, %r860, 1;
	setp.ge.s32	%p143, %r63, %r420;
	@%p143 bra 	BB9_156;

	add.s32 	%r64, %r860, -1;
	add.s32 	%r470, %r50, %r860;
	mul.wide.s32 	%rd157, %r470, 4;
	add.s64 	%rd12, %rd3, %rd157;
	and.b32  	%r65, %r860, 3;
	mov.u32 	%r866, %r63;

BB9_143:
	add.s32 	%r471, %r866, %r50;
	mul.wide.s32 	%rd158, %r471, 4;
	add.s64 	%rd13, %rd3, %rd158;
	setp.gt.s32	%p144, %r860, 0;
	@%p144 bra 	BB9_145;
	bra.uni 	BB9_144;

BB9_145:
	setp.lt.s32	%p145, %r64, 0;
	mov.f32 	%f1291, 0f00000000;
	@%p145 bra 	BB9_154;

	setp.eq.s32	%p146, %r65, 0;
	mov.u32 	%r870, 0;
	mov.f32 	%f1291, 0f00000000;
	@%p146 bra 	BB9_152;

	setp.eq.s32	%p147, %r65, 1;
	mov.u32 	%r868, 0;
	mov.f32 	%f1288, 0f00000000;
	@%p147 bra 	BB9_151;

	setp.eq.s32	%p148, %r65, 2;
	mov.u32 	%r867, 0;
	mov.f32 	%f1287, 0f00000000;
	@%p148 bra 	BB9_150;

	mul.wide.s32 	%rd159, %r866, 4;
	add.s64 	%rd160, %rd3, %rd159;
	ld.local.f32 	%f909, [%rd11];
	ld.local.f32 	%f910, [%rd160];
	fma.rn.f32 	%f1287, %f910, %f909, 0f00000000;
	mov.u32 	%r867, 1;

BB9_150:
	neg.s32 	%r477, %r867;
	and.b32  	%r478, %r420, %r477;
	add.s32 	%r479, %r478, %r866;
	mul.wide.s32 	%rd161, %r479, 4;
	add.s64 	%rd162, %rd3, %rd161;
	add.s32 	%r480, %r867, %r50;
	mul.wide.s32 	%rd163, %r480, 4;
	add.s64 	%rd164, %rd3, %rd163;
	ld.local.f32 	%f911, [%rd164];
	ld.local.f32 	%f912, [%rd162];
	fma.rn.f32 	%f1288, %f912, %f911, %f1287;
	add.s32 	%r868, %r867, 1;

BB9_151:
	mad.lo.s32 	%r482, %r868, %r420, %r866;
	mul.wide.s32 	%rd165, %r482, 4;
	add.s64 	%rd166, %rd3, %rd165;
	add.s32 	%r483, %r868, %r50;
	mul.wide.s32 	%rd167, %r483, 4;
	add.s64 	%rd168, %rd3, %rd167;
	ld.local.f32 	%f913, [%rd168];
	ld.local.f32 	%f914, [%rd166];
	fma.rn.f32 	%f1291, %f914, %f913, %f1288;
	add.s32 	%r870, %r868, 1;

BB9_152:
	setp.lt.u32	%p149, %r860, 4;
	@%p149 bra 	BB9_154;

BB9_153:
	mad.lo.s32 	%r485, %r870, %r420, %r866;
	mul.wide.s32 	%rd169, %r485, 4;
	add.s64 	%rd170, %rd3, %rd169;
	add.s32 	%r486, %r870, %r50;
	mul.wide.s32 	%rd171, %r486, 4;
	add.s64 	%rd172, %rd3, %rd171;
	ld.local.f32 	%f915, [%rd172];
	ld.local.f32 	%f916, [%rd170];
	fma.rn.f32 	%f917, %f916, %f915, %f1291;
	add.s32 	%r487, %r485, %r420;
	mul.wide.s32 	%rd173, %r487, 4;
	add.s64 	%rd174, %rd3, %rd173;
	ld.local.f32 	%f918, [%rd172+4];
	ld.local.f32 	%f919, [%rd174];
	fma.rn.f32 	%f920, %f919, %f918, %f917;
	add.s32 	%r488, %r870, 2;
	mad.lo.s32 	%r489, %r488, %r420, %r866;
	mul.wide.s32 	%rd175, %r489, 4;
	add.s64 	%rd176, %rd3, %rd175;
	ld.local.f32 	%f921, [%rd172+8];
	ld.local.f32 	%f922, [%rd176];
	fma.rn.f32 	%f923, %f922, %f921, %f920;
	add.s32 	%r490, %r870, 3;
	mad.lo.s32 	%r491, %r490, %r420, %r866;
	mul.wide.s32 	%rd177, %r491, 4;
	add.s64 	%rd178, %rd3, %rd177;
	ld.local.f32 	%f924, [%rd172+12];
	ld.local.f32 	%f925, [%rd178];
	fma.rn.f32 	%f1291, %f925, %f924, %f923;
	add.s32 	%r870, %r870, 4;
	setp.lt.s32	%p150, %r490, %r64;
	@%p150 bra 	BB9_153;

BB9_154:
	ld.local.f32 	%f926, [%rd12];
	rcp.rn.f32 	%f927, %f926;
	ld.local.f32 	%f928, [%rd13];
	sub.f32 	%f929, %f928, %f1291;
	mul.f32 	%f930, %f927, %f929;
	st.local.f32 	[%rd13], %f930;
	bra.uni 	BB9_155;

BB9_144:
	ld.local.f32 	%f901, [%rd12];
	rcp.rn.f32 	%f902, %f901;
	ld.local.f32 	%f903, [%rd13];
	mul.f32 	%f904, %f902, %f903;
	st.local.f32 	[%rd13], %f904;

BB9_155:
	add.s32 	%r866, %r866, 1;
	setp.lt.s32	%p151, %r866, %r420;
	@%p151 bra 	BB9_143;

BB9_156:
	setp.lt.s32	%p152, %r63, %r420;
	mov.u32 	%r860, %r63;
	@%p152 bra 	BB9_127;

BB9_157:
	mul.wide.s32 	%rd179, %r26, 4;
	add.s64 	%rd15, %rd5, %rd179;
	@%p114 bra 	BB9_182;

	mad.lo.s32 	%r496, %r420, %r26, %r26;
	mul.wide.s32 	%rd180, %r496, 4;
	add.s64 	%rd181, %rd3, %rd180;
	ld.local.f32 	%f140, [%rd181];
	add.s32 	%r75, %r26, -1;
	mov.u32 	%r871, 0;

BB9_159:
	setp.eq.s32	%p154, %r871, 0;
	selp.f32	%f931, 0f3F800000, 0f00000000, %p154;
	st.local.f32 	[%rd5], %f931;
	mov.u32 	%r872, 1;

BB9_160:
	add.s32 	%r498, %r872, -1;
	setp.lt.s32	%p155, %r498, 0;
	mov.f32 	%f1296, 0f00000000;
	@%p155 bra 	BB9_169;

	and.b32  	%r78, %r872, 3;
	setp.eq.s32	%p156, %r78, 0;
	mov.u32 	%r876, 0;
	mov.f32 	%f1296, 0f00000000;
	@%p156 bra 	BB9_167;

	setp.eq.s32	%p157, %r78, 1;
	mov.u32 	%r874, 0;
	mov.f32 	%f1293, 0f00000000;
	@%p157 bra 	BB9_166;

	setp.eq.s32	%p158, %r78, 2;
	mov.u32 	%r873, 0;
	mov.f32 	%f1292, 0f00000000;
	@%p158 bra 	BB9_165;

	mul.wide.s32 	%rd182, %r872, 4;
	add.s64 	%rd183, %rd3, %rd182;
	ld.local.f32 	%f936, [%rd5];
	ld.local.f32 	%f937, [%rd183];
	fma.rn.f32 	%f1292, %f937, %f936, 0f00000000;
	mov.u32 	%r873, 1;

BB9_165:
	neg.s32 	%r504, %r873;
	and.b32  	%r505, %r420, %r504;
	add.s32 	%r506, %r505, %r872;
	mul.wide.s32 	%rd184, %r506, 4;
	add.s64 	%rd185, %rd3, %rd184;
	mul.wide.u32 	%rd186, %r873, 4;
	add.s64 	%rd187, %rd5, %rd186;
	ld.local.f32 	%f938, [%rd187];
	ld.local.f32 	%f939, [%rd185];
	fma.rn.f32 	%f1293, %f939, %f938, %f1292;
	add.s32 	%r874, %r873, 1;

BB9_166:
	mad.lo.s32 	%r508, %r874, %r420, %r872;
	mul.wide.s32 	%rd188, %r508, 4;
	add.s64 	%rd189, %rd3, %rd188;
	mul.wide.s32 	%rd190, %r874, 4;
	add.s64 	%rd191, %rd5, %rd190;
	ld.local.f32 	%f940, [%rd191];
	ld.local.f32 	%f941, [%rd189];
	fma.rn.f32 	%f1296, %f941, %f940, %f1293;
	add.s32 	%r876, %r874, 1;

BB9_167:
	setp.lt.u32	%p159, %r872, 4;
	@%p159 bra 	BB9_169;

BB9_168:
	mad.lo.s32 	%r510, %r876, %r420, %r872;
	mul.wide.s32 	%rd192, %r510, 4;
	add.s64 	%rd193, %rd3, %rd192;
	mul.wide.s32 	%rd194, %r876, 4;
	add.s64 	%rd195, %rd5, %rd194;
	ld.local.f32 	%f942, [%rd195];
	ld.local.f32 	%f943, [%rd193];
	fma.rn.f32 	%f944, %f943, %f942, %f1296;
	add.s32 	%r511, %r510, %r420;
	mul.wide.s32 	%rd196, %r511, 4;
	add.s64 	%rd197, %rd3, %rd196;
	ld.local.f32 	%f945, [%rd195+4];
	ld.local.f32 	%f946, [%rd197];
	fma.rn.f32 	%f947, %f946, %f945, %f944;
	add.s32 	%r512, %r876, 2;
	mad.lo.s32 	%r513, %r512, %r420, %r872;
	mul.wide.s32 	%rd198, %r513, 4;
	add.s64 	%rd199, %rd3, %rd198;
	ld.local.f32 	%f948, [%rd195+8];
	ld.local.f32 	%f949, [%rd199];
	fma.rn.f32 	%f950, %f949, %f948, %f947;
	add.s32 	%r514, %r876, 3;
	mad.lo.s32 	%r515, %r514, %r420, %r872;
	mul.wide.s32 	%rd200, %r515, 4;
	add.s64 	%rd201, %rd3, %rd200;
	ld.local.f32 	%f951, [%rd195+12];
	ld.local.f32 	%f952, [%rd201];
	fma.rn.f32 	%f1296, %f952, %f951, %f950;
	add.s32 	%r876, %r876, 4;
	setp.lt.s32	%p160, %r514, %r498;
	@%p160 bra 	BB9_168;

BB9_169:
	mul.wide.s32 	%rd202, %r872, 4;
	add.s64 	%rd203, %rd5, %rd202;
	setp.eq.s32	%p161, %r872, %r871;
	selp.f32	%f953, 0f3F800000, 0f00000000, %p161;
	sub.f32 	%f954, %f953, %f1296;
	st.local.f32 	[%rd203], %f954;
	add.s32 	%r872, %r872, 1;
	setp.lt.s32	%p162, %r872, %r420;
	@%p162 bra 	BB9_160;

	ld.local.f32 	%f955, [%rd15];
	div.rn.f32 	%f956, %f955, %f140;
	mul.lo.s32 	%r87, %r871, %r420;
	add.s32 	%r520, %r87, %r26;
	mul.wide.s32 	%rd204, %r520, 4;
	add.s64 	%rd205, %rd1, %rd204;
	st.local.f32 	[%rd205], %f956;
	mov.u32 	%r877, 0;
	setp.lt.s32	%p163, %r75, 0;
	mov.u32 	%r878, %r75;
	@%p163 bra 	BB9_181;

BB9_171:
	add.s32 	%r877, %r877, 1;
	add.s32 	%r882, %r878, 1;
	add.s32 	%r523, %r882, %r87;
	mul.wide.s32 	%rd206, %r523, 4;
	add.s64 	%rd16, %rd1, %rd206;
	mov.f32 	%f1301, 0f00000000;
	setp.ge.s32	%p164, %r882, %r420;
	@%p164 bra 	BB9_180;

	and.b32  	%r91, %r877, 3;
	setp.eq.s32	%p165, %r91, 0;
	mov.f32 	%f1301, 0f00000000;
	@%p165 bra 	BB9_178;

	setp.eq.s32	%p166, %r91, 1;
	add.s32 	%r880, %r878, 1;
	mov.f32 	%f1298, 0f00000000;
	@%p166 bra 	BB9_177;

	setp.eq.s32	%p167, %r91, 2;
	add.s32 	%r879, %r878, 1;
	mov.f32 	%f1297, 0f00000000;
	@%p167 bra 	BB9_176;

	add.s32 	%r525, %r878, 1;
	mad.lo.s32 	%r526, %r525, %r420, %r878;
	mul.wide.s32 	%rd207, %r526, 4;
	add.s64 	%rd208, %rd3, %rd207;
	ld.local.f32 	%f961, [%rd16];
	ld.local.f32 	%f962, [%rd208];
	fma.rn.f32 	%f1297, %f962, %f961, 0f00000000;
	add.s32 	%r879, %r878, 2;

BB9_176:
	mad.lo.s32 	%r528, %r879, %r420, %r878;
	mul.wide.s32 	%rd209, %r528, 4;
	add.s64 	%rd210, %rd3, %rd209;
	add.s32 	%r529, %r879, %r87;
	mul.wide.s32 	%rd211, %r529, 4;
	add.s64 	%rd212, %rd1, %rd211;
	ld.local.f32 	%f963, [%rd212];
	ld.local.f32 	%f964, [%rd210];
	fma.rn.f32 	%f1298, %f964, %f963, %f1297;
	add.s32 	%r880, %r879, 1;

BB9_177:
	mad.lo.s32 	%r531, %r880, %r420, %r878;
	mul.wide.s32 	%rd213, %r531, 4;
	add.s64 	%rd214, %rd3, %rd213;
	add.s32 	%r532, %r880, %r87;
	mul.wide.s32 	%rd215, %r532, 4;
	add.s64 	%rd216, %rd1, %rd215;
	ld.local.f32 	%f965, [%rd216];
	ld.local.f32 	%f966, [%rd214];
	fma.rn.f32 	%f1301, %f966, %f965, %f1298;
	add.s32 	%r882, %r880, 1;

BB9_178:
	setp.lt.u32	%p168, %r877, 4;
	@%p168 bra 	BB9_180;

BB9_179:
	mad.lo.s32 	%r534, %r882, %r420, %r878;
	mul.wide.s32 	%rd217, %r534, 4;
	add.s64 	%rd218, %rd3, %rd217;
	add.s32 	%r535, %r882, %r87;
	mul.wide.s32 	%rd219, %r535, 4;
	add.s64 	%rd220, %rd1, %rd219;
	ld.local.f32 	%f967, [%rd220];
	ld.local.f32 	%f968, [%rd218];
	fma.rn.f32 	%f969, %f968, %f967, %f1301;
	add.s32 	%r536, %r534, %r420;
	mul.wide.s32 	%rd221, %r536, 4;
	add.s64 	%rd222, %rd3, %rd221;
	ld.local.f32 	%f970, [%rd220+4];
	ld.local.f32 	%f971, [%rd222];
	fma.rn.f32 	%f972, %f971, %f970, %f969;
	add.s32 	%r537, %r882, 2;
	mad.lo.s32 	%r538, %r537, %r420, %r878;
	mul.wide.s32 	%rd223, %r538, 4;
	add.s64 	%rd224, %rd3, %rd223;
	ld.local.f32 	%f973, [%rd220+8];
	ld.local.f32 	%f974, [%rd224];
	fma.rn.f32 	%f975, %f974, %f973, %f972;
	add.s32 	%r539, %r882, 3;
	mad.lo.s32 	%r540, %r539, %r420, %r878;
	mul.wide.s32 	%rd225, %r540, 4;
	add.s64 	%rd226, %rd3, %rd225;
	ld.local.f32 	%f976, [%rd220+12];
	ld.local.f32 	%f977, [%rd226];
	fma.rn.f32 	%f1301, %f977, %f976, %f975;
	add.s32 	%r882, %r882, 4;
	setp.lt.s32	%p169, %r882, %r420;
	@%p169 bra 	BB9_179;

BB9_180:
	mad.lo.s32 	%r542, %r878, %r420, %r878;
	mul.wide.s32 	%rd227, %r542, 4;
	add.s64 	%rd228, %rd3, %rd227;
	ld.local.f32 	%f978, [%rd228];
	rcp.rn.f32 	%f979, %f978;
	mul.wide.s32 	%rd229, %r878, 4;
	add.s64 	%rd230, %rd5, %rd229;
	ld.local.f32 	%f980, [%rd230];
	sub.f32 	%f981, %f980, %f1301;
	mul.f32 	%f982, %f979, %f981;
	st.local.f32 	[%rd16+-4], %f982;
	add.s32 	%r878, %r878, -1;
	setp.gt.s32	%p170, %r878, -1;
	@%p170 bra 	BB9_171;

BB9_181:
	add.s32 	%r871, %r871, 1;
	setp.lt.s32	%p171, %r871, %r420;
	@%p171 bra 	BB9_159;

BB9_182:
	@%p114 bra 	BB9_190;

	mov.u32 	%r546, 1;
	max.s32 	%r105, %r420, %r546;
	and.b32  	%r106, %r105, 3;
	setp.eq.s32	%p173, %r106, 1;
	mov.u32 	%r884, 0;
	@%p173 bra 	BB9_187;

	setp.eq.s32	%p174, %r106, 2;
	mov.u32 	%r883, 0;
	@%p174 bra 	BB9_186;

	ld.local.f32 	%f983, [%rd1];
	st.local.f32 	[%rd6], %f983;
	mov.u32 	%r883, %r546;

BB9_186:
	neg.s32 	%r550, %r883;
	and.b32  	%r551, %r420, %r550;
	add.s32 	%r552, %r551, %r883;
	mul.wide.s32 	%rd231, %r552, 4;
	add.s64 	%rd232, %rd1, %rd231;
	ld.local.f32 	%f984, [%rd232];
	mul.wide.u32 	%rd233, %r883, 4;
	add.s64 	%rd234, %rd6, %rd233;
	st.local.f32 	[%rd234], %f984;
	add.s32 	%r884, %r883, 1;

BB9_187:
	mad.lo.s32 	%r554, %r884, %r420, %r884;
	mul.wide.s32 	%rd235, %r554, 4;
	add.s64 	%rd236, %rd1, %rd235;
	ld.local.f32 	%f985, [%rd236];
	mul.wide.s32 	%rd237, %r884, 4;
	add.s64 	%rd238, %rd6, %rd237;
	st.local.f32 	[%rd238], %f985;
	setp.lt.u32	%p175, %r105, 4;
	@%p175 bra 	BB9_190;

	add.s32 	%r885, %r884, 1;

BB9_189:
	mul.lo.s32 	%r556, %r885, %r420;
	add.s32 	%r557, %r556, %r885;
	mul.wide.s32 	%rd239, %r557, 4;
	add.s64 	%rd240, %rd1, %rd239;
	ld.local.f32 	%f986, [%rd240];
	mul.wide.s32 	%rd241, %r885, 4;
	add.s64 	%rd242, %rd6, %rd241;
	st.local.f32 	[%rd242], %f986;
	add.s32 	%r558, %r556, %r420;
	add.s32 	%r559, %r885, %r558;
	add.s32 	%r560, %r559, 1;
	mul.wide.s32 	%rd243, %r560, 4;
	add.s64 	%rd244, %rd1, %rd243;
	ld.local.f32 	%f987, [%rd244];
	st.local.f32 	[%rd242+4], %f987;
	add.s32 	%r561, %r885, 2;
	mad.lo.s32 	%r562, %r561, %r420, %r561;
	mul.wide.s32 	%rd245, %r562, 4;
	add.s64 	%rd246, %rd1, %rd245;
	ld.local.f32 	%f988, [%rd246];
	st.local.f32 	[%rd242+8], %f988;
	add.s32 	%r563, %r885, 3;
	mad.lo.s32 	%r564, %r563, %r420, %r563;
	mul.wide.s32 	%rd247, %r564, 4;
	add.s64 	%rd248, %rd1, %rd247;
	ld.local.f32 	%f989, [%rd248];
	st.local.f32 	[%rd242+12], %f989;
	add.s32 	%r885, %r885, 4;
	setp.lt.s32	%p176, %r885, %r420;
	@%p176 bra 	BB9_189;

BB9_190:
	mov.u32 	%r565, 0;
	mov.u32 	%r889, %r565;
	@%p120 bra 	BB9_196;

	setp.eq.s32	%p178, %r37, 1;
	mov.u32 	%r887, 0;
	@%p178 bra 	BB9_195;

	setp.eq.s32	%p179, %r37, 2;
	mov.u32 	%r886, 0;
	@%p179 bra 	BB9_194;

	ld.param.u64 	%rd462, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_11];
	ld.param.u64 	%rd461, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_10];
	ld.local.f32 	%f990, [%rd1];
	abs.f32 	%f991, %f990;
	sqrt.rn.f32 	%f992, %f991;
	cvta.to.global.u64 	%rd249, %rd461;
	mul.wide.s32 	%rd250, %r1, 4;
	add.s64 	%rd251, %rd249, %rd250;
	st.global.f32 	[%rd251], %f992;
	add.s32 	%r569, %r26, 2;
	mul.wide.s32 	%rd252, %r569, 4;
	add.s64 	%rd253, %rd1, %rd252;
	ld.local.f32 	%f993, [%rd253];
	abs.f32 	%f994, %f993;
	sqrt.rn.f32 	%f995, %f994;
	cvta.to.global.u64 	%rd254, %rd462;
	add.s64 	%rd255, %rd254, %rd250;
	st.global.f32 	[%rd255], %f995;
	mov.u32 	%r886, 1;

BB9_194:
	ld.param.u64 	%rd464, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_11];
	ld.param.u64 	%rd463, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_10];
	shl.b32 	%r571, %r886, 1;
	mul.lo.s32 	%r572, %r571, %r420;
	add.s32 	%r573, %r572, %r571;
	mul.wide.s32 	%rd256, %r573, 4;
	add.s64 	%rd257, %rd1, %rd256;
	ld.local.f32 	%f996, [%rd257];
	abs.f32 	%f997, %f996;
	sqrt.rn.f32 	%f998, %f997;
	add.s32 	%r574, %r886, %r1;
	cvta.to.global.u64 	%rd258, %rd463;
	mul.wide.s32 	%rd259, %r574, 4;
	add.s64 	%rd260, %rd258, %rd259;
	st.global.f32 	[%rd260], %f998;
	add.s32 	%r575, %r572, %r420;
	add.s32 	%r576, %r571, %r575;
	add.s32 	%r577, %r576, 1;
	mul.wide.s32 	%rd261, %r577, 4;
	add.s64 	%rd262, %rd1, %rd261;
	ld.local.f32 	%f999, [%rd262];
	abs.f32 	%f1000, %f999;
	sqrt.rn.f32 	%f1001, %f1000;
	cvta.to.global.u64 	%rd263, %rd464;
	add.s64 	%rd264, %rd263, %rd259;
	st.global.f32 	[%rd264], %f1001;
	add.s32 	%r887, %r886, 1;

BB9_195:
	ld.param.u64 	%rd466, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_11];
	ld.param.u64 	%rd465, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_10];
	shl.b32 	%r579, %r887, 1;
	mul.lo.s32 	%r580, %r579, %r420;
	add.s32 	%r581, %r580, %r579;
	mul.wide.s32 	%rd265, %r581, 4;
	add.s64 	%rd266, %rd1, %rd265;
	ld.local.f32 	%f1002, [%rd266];
	abs.f32 	%f1003, %f1002;
	sqrt.rn.f32 	%f1004, %f1003;
	add.s32 	%r582, %r887, %r1;
	cvta.to.global.u64 	%rd267, %rd465;
	mul.wide.s32 	%rd268, %r582, 4;
	add.s64 	%rd269, %rd267, %rd268;
	st.global.f32 	[%rd269], %f1004;
	add.s32 	%r583, %r580, %r420;
	add.s32 	%r584, %r579, %r583;
	add.s32 	%r585, %r584, 1;
	mul.wide.s32 	%rd270, %r585, 4;
	add.s64 	%rd271, %rd1, %rd270;
	ld.local.f32 	%f1005, [%rd271];
	abs.f32 	%f1006, %f1005;
	sqrt.rn.f32 	%f1007, %f1006;
	cvta.to.global.u64 	%rd272, %rd466;
	add.s64 	%rd273, %rd272, %rd268;
	st.global.f32 	[%rd273], %f1007;
	add.s32 	%r889, %r887, 1;

BB9_196:
	ld.param.u64 	%rd468, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_11];
	ld.param.u64 	%rd467, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_10];
	cvta.to.global.u64 	%rd18, %rd468;
	cvta.to.global.u64 	%rd19, %rd467;
	cvta.to.global.u64 	%rd20, %rd56;
	mov.u32 	%r890, %r565;
	@%p126 bra 	BB9_199;

BB9_197:
	mad.lo.s32 	%r588, %r845, 4, 2;
	mul.wide.s32 	%rd274, %r588, 4;
	add.s64 	%rd275, %rd274, 8;
	shl.b32 	%r590, %r889, 1;
	mul.lo.s32 	%r591, %r590, %r420;
	add.s32 	%r592, %r591, %r590;
	mul.wide.s32 	%rd276, %r592, 4;
	add.s64 	%rd277, %rd1, %rd276;
	ld.local.f32 	%f1008, [%rd277];
	abs.f32 	%f1009, %f1008;
	sqrt.rn.f32 	%f1010, %f1009;
	add.s32 	%r593, %r889, %r1;
	mul.wide.s32 	%rd278, %r593, 4;
	add.s64 	%rd279, %rd19, %rd278;
	st.global.f32 	[%rd279], %f1010;
	add.s32 	%r594, %r591, %r420;
	add.s32 	%r595, %r590, %r594;
	add.s32 	%r596, %r595, 1;
	mul.wide.s32 	%rd280, %r596, 4;
	add.s64 	%rd281, %rd1, %rd280;
	ld.local.f32 	%f1011, [%rd281];
	abs.f32 	%f1012, %f1011;
	sqrt.rn.f32 	%f1013, %f1012;
	add.s64 	%rd282, %rd18, %rd278;
	st.global.f32 	[%rd282], %f1013;
	add.s32 	%r597, %r889, 1;
	shl.b32 	%r598, %r597, 1;
	mul.lo.s32 	%r599, %r598, %r420;
	add.s32 	%r600, %r599, %r598;
	mul.wide.s32 	%rd283, %r600, 4;
	add.s64 	%rd284, %rd1, %rd283;
	ld.local.f32 	%f1014, [%rd284];
	abs.f32 	%f1015, %f1014;
	sqrt.rn.f32 	%f1016, %f1015;
	st.global.f32 	[%rd279+4], %f1016;
	add.s32 	%r601, %r599, %r420;
	add.s32 	%r602, %r598, %r601;
	add.s32 	%r603, %r602, 1;
	mul.wide.s32 	%rd285, %r603, 4;
	add.s64 	%rd286, %rd1, %rd285;
	ld.local.f32 	%f1017, [%rd286];
	abs.f32 	%f1018, %f1017;
	sqrt.rn.f32 	%f1019, %f1018;
	st.global.f32 	[%rd282+4], %f1019;
	add.s64 	%rd287, %rd284, %rd275;
	ld.local.f32 	%f1020, [%rd287];
	abs.f32 	%f1021, %f1020;
	sqrt.rn.f32 	%f1022, %f1021;
	st.global.f32 	[%rd279+8], %f1022;
	add.s64 	%rd288, %rd286, %rd275;
	ld.local.f32 	%f1023, [%rd288];
	abs.f32 	%f1024, %f1023;
	sqrt.rn.f32 	%f1025, %f1024;
	st.global.f32 	[%rd282+8], %f1025;
	add.s64 	%rd289, %rd287, %rd275;
	ld.local.f32 	%f1026, [%rd289];
	abs.f32 	%f1027, %f1026;
	sqrt.rn.f32 	%f1028, %f1027;
	st.global.f32 	[%rd279+12], %f1028;
	add.s64 	%rd290, %rd288, %rd275;
	ld.local.f32 	%f1029, [%rd290];
	abs.f32 	%f1030, %f1029;
	sqrt.rn.f32 	%f1031, %f1030;
	st.global.f32 	[%rd282+12], %f1031;
	add.s32 	%r889, %r889, 4;
	setp.lt.s32	%p181, %r889, %r845;
	@%p181 bra 	BB9_197;

	mov.u32 	%r890, %r565;

BB9_199:
	add.s32 	%r605, %r890, %r1;
	mul.wide.s32 	%rd291, %r605, 4;
	add.s64 	%rd21, %rd4, %rd291;
	add.s64 	%rd22, %rd19, %rd291;
	add.s64 	%rd23, %rd20, %rd291;
	add.s64 	%rd24, %rd18, %rd291;
	shl.b32 	%r606, %r890, 1;
	add.s32 	%r607, %r606, 1;
	mad.lo.s32 	%r122, %r607, %r420, 1;
	mul.lo.s32 	%r123, %r606, %r420;
	mov.u32 	%r891, %r565;
	bra.uni 	BB9_200;

BB9_212:
	and.b32  	%r622, %r126, 2147483647;
	setp.ne.s32	%p197, %r622, 2146435072;
	@%p197 bra 	BB9_213;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r623, %temp}, %fd1;
	}
	setp.ne.s32	%p198, %r623, 0;
	mov.f64 	%fd45, %fd44;
	@%p198 bra 	BB9_217;

	shr.s32 	%r624, %r127, 31;
	and.b32  	%r625, %r624, -2146435072;
	add.s32 	%r626, %r625, 2146435072;
	or.b32  	%r627, %r626, -2147483648;
	selp.b32	%r628, %r627, %r626, %p5;
	mov.u32 	%r629, 0;
	mov.b64 	%fd45, {%r629, %r628};
	bra.uni 	BB9_217;

BB9_228:
	and.b32  	%r646, %r128, 2147483647;
	setp.ne.s32	%p217, %r646, 2146435072;
	@%p217 bra 	BB9_229;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r647, %temp}, %fd14;
	}
	setp.ne.s32	%p218, %r647, 0;
	mov.f64 	%fd48, %fd47;
	@%p218 bra 	BB9_233;

	shr.s32 	%r648, %r127, 31;
	and.b32  	%r649, %r648, -2146435072;
	add.s32 	%r650, %r649, 2146435072;
	or.b32  	%r651, %r650, -2147483648;
	selp.b32	%r652, %r651, %r650, %p6;
	mov.u32 	%r653, 0;
	mov.b64 	%fd48, {%r653, %r652};
	bra.uni 	BB9_233;

BB9_213:
	mov.f64 	%fd45, %fd44;
	bra.uni 	BB9_217;

BB9_229:
	mov.f64 	%fd48, %fd47;
	bra.uni 	BB9_233;

BB9_200:
	setp.eq.s32	%p182, %r890, %r891;
	@%p182 bra 	BB9_234;

	ld.global.f32 	%f1032, [%rd21];
	add.s32 	%r125, %r891, %r1;
	mul.wide.s32 	%rd292, %r125, 4;
	add.s64 	%rd293, %rd4, %rd292;
	ld.global.f32 	%f1033, [%rd293];
	sub.f32 	%f1034, %f1032, %f1033;
	abs.f32 	%f159, %f1034;
	cvt.f64.f32	%fd1, %f159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd1;
	}
	mov.f64 	%fd26, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd26;
	}
	bfe.u32 	%r609, %r127, 20, 11;
	add.s32 	%r610, %r609, -1012;
	mov.u64 	%rd294, 4611686018427387904;
	shl.b64 	%rd25, %rd294, %r610;
	setp.ne.s64	%p183, %rd25, -9223372036854775808;
	setp.eq.s64	%p184, %rd25, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd26;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd44, [retval0+0];
	
	//{
	}// Callseq End 158
	setp.gt.s32	%p185, %r126, -1;
	setp.lt.s32	%p186, %r126, 0;
	and.pred  	%p5, %p186, %p184;
	or.pred  	%p187, %p185, %p183;
	@%p187 bra 	BB9_203;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r611}, %fd44;
	}
	xor.b32  	%r612, %r611, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r613, %temp}, %fd44;
	}
	mov.b64 	%fd44, {%r613, %r612};

BB9_203:
	setp.eq.f32	%p188, %f159, 0f00000000;
	@%p188 bra 	BB9_206;
	bra.uni 	BB9_204;

BB9_206:
	selp.b32	%r614, %r126, 0, %p184;
	mov.u32 	%r615, 0;
	or.b32  	%r616, %r614, 2146435072;
	setp.lt.s32	%p192, %r127, 0;
	selp.b32	%r617, %r616, %r614, %p192;
	mov.b64 	%fd44, {%r615, %r617};
	bra.uni 	BB9_207;

BB9_204:
	@%p185 bra 	BB9_207;

	cvt.rzi.f64.f64	%fd28, %fd26;
	setp.neu.f64	%p190, %fd28, 0d4000000000000000;
	selp.f64	%fd44, 0dFFF8000000000000, %fd44, %p190;

BB9_207:
	add.f64 	%fd45, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r618}, %fd45;
	}
	and.b32  	%r619, %r618, 2146435072;
	setp.ne.s32	%p193, %r619, 2146435072;
	@%p193 bra 	BB9_208;

	setp.gtu.f64	%p194, %fd2, 0d7FF0000000000000;
	@%p194 bra 	BB9_217;

	and.b32  	%r620, %r127, 2147483647;
	setp.ne.s32	%p195, %r620, 2146435072;
	@%p195 bra 	BB9_212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r621, %temp}, %fd26;
	}
	setp.eq.s32	%p196, %r621, 0;
	@%p196 bra 	BB9_216;
	bra.uni 	BB9_212;

BB9_216:
	setp.gt.f64	%p199, %fd2, 0d3FF0000000000000;
	selp.b32	%r630, 2146435072, 0, %p199;
	mov.u32 	%r631, 0;
	xor.b32  	%r632, %r630, 2146435072;
	setp.lt.s32	%p200, %r127, 0;
	selp.b32	%r633, %r632, %r630, %p200;
	setp.eq.f32	%p201, %f159, 0fBF800000;
	selp.b32	%r634, 1072693248, %r633, %p201;
	mov.b64 	%fd45, {%r631, %r634};
	bra.uni 	BB9_217;

BB9_208:
	mov.f64 	%fd45, %fd44;

BB9_217:
	setp.eq.f32	%p202, %f159, 0f3F800000;
	selp.f64	%fd30, 0d3FF0000000000000, %fd45, %p202;
	ld.global.f32 	%f1035, [%rd22];
	cvt.f64.f32	%fd31, %f1035;
	div.rn.f64 	%fd32, %fd30, %fd31;
	add.s64 	%rd297, %rd19, %rd292;
	ld.global.f32 	%f1036, [%rd297];
	cvt.f64.f32	%fd33, %f1036;
	div.rn.f64 	%fd13, %fd32, %fd33;
	add.s64 	%rd299, %rd20, %rd292;
	ld.global.f32 	%f1037, [%rd299];
	ld.global.f32 	%f1038, [%rd23];
	sub.f32 	%f1039, %f1038, %f1037;
	abs.f32 	%f160, %f1039;
	cvt.f64.f32	%fd14, %f160;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd14;
	}
	abs.f64 	%fd15, %fd14;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd15;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd26;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd47, [retval0+0];
	
	//{
	}// Callseq End 159
	setp.gt.s32	%p203, %r128, -1;
	setp.lt.s32	%p204, %r128, 0;
	and.pred  	%p6, %p204, %p184;
	or.pred  	%p207, %p203, %p183;
	@%p207 bra 	BB9_219;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r635}, %fd47;
	}
	xor.b32  	%r636, %r635, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r637, %temp}, %fd47;
	}
	mov.b64 	%fd47, {%r637, %r636};

BB9_219:
	setp.eq.f32	%p208, %f160, 0f00000000;
	@%p208 bra 	BB9_222;
	bra.uni 	BB9_220;

BB9_222:
	selp.b32	%r638, %r128, 0, %p184;
	mov.u32 	%r639, 0;
	or.b32  	%r640, %r638, 2146435072;
	setp.lt.s32	%p212, %r127, 0;
	selp.b32	%r641, %r640, %r638, %p212;
	mov.b64 	%fd47, {%r639, %r641};
	bra.uni 	BB9_223;

BB9_220:
	@%p203 bra 	BB9_223;

	cvt.rzi.f64.f64	%fd36, %fd26;
	setp.neu.f64	%p210, %fd36, 0d4000000000000000;
	selp.f64	%fd47, 0dFFF8000000000000, %fd47, %p210;

BB9_223:
	add.f64 	%fd48, %fd14, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r642}, %fd48;
	}
	and.b32  	%r643, %r642, 2146435072;
	setp.ne.s32	%p213, %r643, 2146435072;
	@%p213 bra 	BB9_224;

	setp.gtu.f64	%p214, %fd15, 0d7FF0000000000000;
	@%p214 bra 	BB9_233;

	and.b32  	%r644, %r127, 2147483647;
	setp.ne.s32	%p215, %r644, 2146435072;
	@%p215 bra 	BB9_228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r645, %temp}, %fd26;
	}
	setp.eq.s32	%p216, %r645, 0;
	@%p216 bra 	BB9_232;
	bra.uni 	BB9_228;

BB9_232:
	setp.gt.f64	%p219, %fd15, 0d3FF0000000000000;
	selp.b32	%r654, 2146435072, 0, %p219;
	mov.u32 	%r655, 0;
	xor.b32  	%r656, %r654, 2146435072;
	setp.lt.s32	%p220, %r127, 0;
	selp.b32	%r657, %r656, %r654, %p220;
	setp.eq.f32	%p221, %f160, 0fBF800000;
	selp.b32	%r658, 1072693248, %r657, %p221;
	mov.b64 	%fd48, {%r655, %r658};
	bra.uni 	BB9_233;

BB9_224:
	mov.f64 	%fd48, %fd47;

BB9_233:
	cvt.rn.f32.f64	%f1040, %fd13;
	setp.eq.f32	%p222, %f160, 0f3F800000;
	selp.f64	%fd38, 0d3FF0000000000000, %fd48, %p222;
	ld.global.f32 	%f1041, [%rd24];
	cvt.f64.f32	%fd39, %f1041;
	div.rn.f64 	%fd40, %fd38, %fd39;
	add.s64 	%rd302, %rd18, %rd292;
	ld.global.f32 	%f1042, [%rd302];
	cvt.f64.f32	%fd41, %f1042;
	div.rn.f64 	%fd42, %fd40, %fd41;
	cvt.rn.f32.f64	%f1043, %fd42;
	add.f32 	%f1044, %f1043, 0f3F800000;
	div.rn.f32 	%f1045, %f1043, %f1044;
	shl.b32 	%r659, %r891, 1;
	add.s32 	%r660, %r122, %r659;
	mul.wide.s32 	%rd303, %r660, 4;
	add.s64 	%rd304, %rd2, %rd303;
	ld.local.f32 	%f1046, [%rd304];
	mul.f32 	%f1047, %f1045, %f1046;
	st.local.f32 	[%rd304], %f1047;
	add.f32 	%f1048, %f1040, 0f3F800000;
	div.rn.f32 	%f1049, %f1040, %f1048;
	add.s32 	%r661, %r659, %r123;
	mul.wide.s32 	%rd305, %r661, 4;
	add.s64 	%rd306, %rd2, %rd305;
	ld.local.f32 	%f1050, [%rd306];
	mul.f32 	%f1051, %f1049, %f1050;
	st.local.f32 	[%rd306], %f1051;

BB9_234:
	add.s32 	%r891, %r891, 1;
	setp.lt.s32	%p223, %r891, %r845;
	@%p223 bra 	BB9_200;

	add.s32 	%r890, %r890, 1;
	setp.lt.s32	%p224, %r890, %r845;
	@%p224 bra 	BB9_199;

	st.local.u32 	[%rd1+4], %rd98;
	st.local.u32 	[%rd1], %rd98;
	st.local.u32 	[%rd1+12], %rd98;
	st.local.u32 	[%rd1+8], %rd98;
	st.local.u32 	[%rd1+20], %rd98;
	st.local.u32 	[%rd1+16], %rd98;
	st.local.u32 	[%rd1+28], %rd98;
	st.local.u32 	[%rd1+24], %rd98;
	st.local.u32 	[%rd1+36], %rd98;
	st.local.u32 	[%rd1+32], %rd98;
	st.local.u32 	[%rd1+44], %rd98;
	st.local.u32 	[%rd1+40], %rd98;
	st.local.u32 	[%rd1+52], %rd98;
	st.local.u32 	[%rd1+48], %rd98;
	st.local.u32 	[%rd1+60], %rd98;
	st.local.u32 	[%rd1+56], %rd98;
	st.local.u32 	[%rd1+68], %rd98;
	st.local.u32 	[%rd1+64], %rd98;
	st.local.u32 	[%rd1+76], %rd98;
	st.local.u32 	[%rd1+72], %rd98;
	st.local.u32 	[%rd1+84], %rd98;
	st.local.u32 	[%rd1+80], %rd98;
	st.local.u32 	[%rd1+92], %rd98;
	st.local.u32 	[%rd1+88], %rd98;
	st.local.u32 	[%rd1+100], %rd98;
	st.local.u32 	[%rd1+96], %rd98;
	st.local.u32 	[%rd1+108], %rd98;
	st.local.u32 	[%rd1+104], %rd98;
	st.local.u32 	[%rd1+116], %rd98;
	st.local.u32 	[%rd1+112], %rd98;
	st.local.u32 	[%rd1+124], %rd98;
	st.local.u32 	[%rd1+120], %rd98;
	st.local.u32 	[%rd1+132], %rd98;
	st.local.u32 	[%rd1+128], %rd98;
	st.local.u32 	[%rd1+140], %rd98;
	st.local.u32 	[%rd1+136], %rd98;
	st.local.u32 	[%rd1+148], %rd98;
	st.local.u32 	[%rd1+144], %rd98;
	st.local.u32 	[%rd1+156], %rd98;
	st.local.u32 	[%rd1+152], %rd98;
	st.local.u32 	[%rd1+164], %rd98;
	st.local.u32 	[%rd1+160], %rd98;
	st.local.u32 	[%rd1+172], %rd98;
	st.local.u32 	[%rd1+168], %rd98;
	st.local.u32 	[%rd1+180], %rd98;
	st.local.u32 	[%rd1+176], %rd98;
	st.local.u32 	[%rd1+188], %rd98;
	st.local.u32 	[%rd1+184], %rd98;
	st.local.u32 	[%rd1+196], %rd98;
	st.local.u32 	[%rd1+192], %rd98;
	st.local.u32 	[%rd1+204], %rd98;
	st.local.u32 	[%rd1+200], %rd98;
	st.local.u32 	[%rd1+212], %rd98;
	st.local.u32 	[%rd1+208], %rd98;
	st.local.u32 	[%rd1+220], %rd98;
	st.local.u32 	[%rd1+216], %rd98;
	st.local.u32 	[%rd1+228], %rd98;
	st.local.u32 	[%rd1+224], %rd98;
	st.local.u32 	[%rd1+236], %rd98;
	st.local.u32 	[%rd1+232], %rd98;
	st.local.u32 	[%rd1+244], %rd98;
	st.local.u32 	[%rd1+240], %rd98;
	st.local.u32 	[%rd1+252], %rd98;
	st.local.u32 	[%rd1+248], %rd98;
	st.local.u32 	[%rd1+260], %rd98;
	st.local.u32 	[%rd1+256], %rd98;
	st.local.u32 	[%rd1+268], %rd98;
	st.local.u32 	[%rd1+264], %rd98;
	st.local.u32 	[%rd1+276], %rd98;
	st.local.u32 	[%rd1+272], %rd98;
	st.local.u32 	[%rd1+284], %rd98;
	st.local.u32 	[%rd1+280], %rd98;
	st.local.u32 	[%rd1+292], %rd98;
	st.local.u32 	[%rd1+288], %rd98;
	st.local.u32 	[%rd1+300], %rd98;
	st.local.u32 	[%rd1+296], %rd98;
	st.local.u32 	[%rd1+308], %rd98;
	st.local.u32 	[%rd1+304], %rd98;
	st.local.u32 	[%rd1+316], %rd98;
	st.local.u32 	[%rd1+312], %rd98;
	st.local.u32 	[%rd1+324], %rd98;
	st.local.u32 	[%rd1+320], %rd98;
	st.local.u32 	[%rd1+332], %rd98;
	st.local.u32 	[%rd1+328], %rd98;
	st.local.u32 	[%rd1+340], %rd98;
	st.local.u32 	[%rd1+336], %rd98;
	st.local.u32 	[%rd1+348], %rd98;
	st.local.u32 	[%rd1+344], %rd98;
	st.local.u32 	[%rd1+356], %rd98;
	st.local.u32 	[%rd1+352], %rd98;
	st.local.u32 	[%rd1+364], %rd98;
	st.local.u32 	[%rd1+360], %rd98;
	st.local.u32 	[%rd1+372], %rd98;
	st.local.u32 	[%rd1+368], %rd98;
	st.local.u32 	[%rd1+380], %rd98;
	st.local.u32 	[%rd1+376], %rd98;
	st.local.u32 	[%rd1+388], %rd98;
	st.local.u32 	[%rd1+384], %rd98;
	st.local.u32 	[%rd1+396], %rd98;
	st.local.u32 	[%rd1+392], %rd98;
	st.local.u32 	[%rd1+404], %rd98;
	st.local.u32 	[%rd1+400], %rd98;
	st.local.u32 	[%rd1+412], %rd98;
	st.local.u32 	[%rd1+408], %rd98;
	st.local.u32 	[%rd1+420], %rd98;
	st.local.u32 	[%rd1+416], %rd98;
	st.local.u32 	[%rd1+428], %rd98;
	st.local.u32 	[%rd1+424], %rd98;
	st.local.u32 	[%rd1+436], %rd98;
	st.local.u32 	[%rd1+432], %rd98;
	st.local.u32 	[%rd1+444], %rd98;
	st.local.u32 	[%rd1+440], %rd98;
	st.local.u32 	[%rd1+452], %rd98;
	st.local.u32 	[%rd1+448], %rd98;
	st.local.u32 	[%rd1+460], %rd98;
	st.local.u32 	[%rd1+456], %rd98;
	st.local.u32 	[%rd1+468], %rd98;
	st.local.u32 	[%rd1+464], %rd98;
	st.local.u32 	[%rd1+476], %rd98;
	st.local.u32 	[%rd1+472], %rd98;
	mov.u32 	%r929, 0;
	st.local.u32 	[%rd1+480], %r929;
	@%p114 bra 	BB9_270;

	mad.lo.s32 	%r131, %r845, 2, 1;
	mad.lo.s32 	%r132, %r845, 8, 4;
	mov.u32 	%r892, 0;

BB9_238:
	mul.lo.s32 	%r134, %r892, %r420;
	mul.wide.s32 	%rd308, %r134, 4;
	add.s64 	%rd26, %rd2, %rd308;
	setp.lt.s32	%p226, %r892, 0;
	@%p226 bra 	BB9_253;

	mov.u32 	%r893, 0;

BB9_240:
	setp.lt.s32	%p227, %r893, 1;
	@%p227 bra 	BB9_252;

	add.s32 	%r137, %r893, -1;
	setp.lt.s32	%p228, %r137, 0;
	mov.f32 	%f1306, 0f00000000;
	@%p228 bra 	BB9_251;

	and.b32  	%r138, %r893, 3;
	setp.eq.s32	%p229, %r138, 0;
	mov.u32 	%r896, 0;
	mov.f32 	%f1306, 0f00000000;
	@%p229 bra 	BB9_248;

	setp.eq.s32	%p230, %r138, 1;
	mov.u32 	%r895, 0;
	mov.f32 	%f1303, 0f00000000;
	@%p230 bra 	BB9_247;

	setp.eq.s32	%p231, %r138, 2;
	mov.u32 	%r894, 0;
	mov.f32 	%f1302, 0f00000000;
	@%p231 bra 	BB9_246;

	mul.wide.s32 	%rd309, %r893, 4;
	add.s64 	%rd310, %rd2, %rd309;
	ld.local.f32 	%f1056, [%rd26];
	ld.local.f32 	%f1057, [%rd310];
	fma.rn.f32 	%f1302, %f1057, %f1056, 0f00000000;
	mov.u32 	%r894, 1;

BB9_246:
	neg.s32 	%r672, %r894;
	and.b32  	%r673, %r420, %r672;
	add.s32 	%r674, %r673, %r893;
	mul.wide.s32 	%rd311, %r674, 4;
	add.s64 	%rd312, %rd2, %rd311;
	add.s32 	%r675, %r894, %r134;
	mul.wide.s32 	%rd313, %r675, 4;
	add.s64 	%rd314, %rd2, %rd313;
	ld.local.f32 	%f1058, [%rd314];
	ld.local.f32 	%f1059, [%rd312];
	fma.rn.f32 	%f1303, %f1059, %f1058, %f1302;
	add.s32 	%r895, %r894, 1;

BB9_247:
	mad.lo.s32 	%r677, %r895, %r420, %r893;
	mul.wide.s32 	%rd315, %r677, 4;
	add.s64 	%rd316, %rd2, %rd315;
	add.s32 	%r678, %r895, %r134;
	mul.wide.s32 	%rd317, %r678, 4;
	add.s64 	%rd318, %rd2, %rd317;
	ld.local.f32 	%f1060, [%rd318];
	ld.local.f32 	%f1061, [%rd316];
	fma.rn.f32 	%f1306, %f1061, %f1060, %f1303;
	add.s32 	%r896, %r895, 1;

BB9_248:
	setp.lt.u32	%p232, %r893, 4;
	@%p232 bra 	BB9_251;

	add.s32 	%r901, %r896, -1;
	add.s32 	%r679, %r134, %r896;
	mul.wide.s32 	%rd319, %r679, 4;
	add.s64 	%rd469, %rd2, %rd319;
	add.s32 	%r680, %r896, 3;
	mad.lo.s32 	%r900, %r131, %r680, %r893;
	add.s32 	%r681, %r896, 2;
	mad.lo.s32 	%r899, %r131, %r681, %r893;
	mad.lo.s32 	%r898, %r131, %r896, %r893;
	add.s32 	%r897, %r898, %r131;

BB9_250:
	mul.wide.s32 	%rd320, %r898, 4;
	add.s64 	%rd321, %rd2, %rd320;
	ld.local.f32 	%f1062, [%rd469];
	ld.local.f32 	%f1063, [%rd321];
	fma.rn.f32 	%f1064, %f1063, %f1062, %f1306;
	mul.wide.s32 	%rd322, %r897, 4;
	add.s64 	%rd323, %rd2, %rd322;
	ld.local.f32 	%f1065, [%rd469+4];
	ld.local.f32 	%f1066, [%rd323];
	fma.rn.f32 	%f1067, %f1066, %f1065, %f1064;
	mul.wide.s32 	%rd324, %r899, 4;
	add.s64 	%rd325, %rd2, %rd324;
	ld.local.f32 	%f1068, [%rd469+8];
	ld.local.f32 	%f1069, [%rd325];
	fma.rn.f32 	%f1070, %f1069, %f1068, %f1067;
	mul.wide.s32 	%rd326, %r900, 4;
	add.s64 	%rd327, %rd2, %rd326;
	ld.local.f32 	%f1071, [%rd469+12];
	ld.local.f32 	%f1072, [%rd327];
	fma.rn.f32 	%f1306, %f1072, %f1071, %f1070;
	add.s64 	%rd469, %rd469, 16;
	add.s32 	%r900, %r900, %r132;
	add.s32 	%r899, %r899, %r132;
	add.s32 	%r898, %r898, %r132;
	add.s32 	%r897, %r897, %r132;
	add.s32 	%r901, %r901, 4;
	setp.lt.s32	%p233, %r901, %r137;
	@%p233 bra 	BB9_250;

BB9_251:
	add.s32 	%r682, %r893, %r134;
	mul.wide.s32 	%rd328, %r682, 4;
	add.s64 	%rd329, %rd2, %rd328;
	ld.local.f32 	%f1073, [%rd329];
	sub.f32 	%f1074, %f1073, %f1306;
	st.local.f32 	[%rd329], %f1074;

BB9_252:
	add.s32 	%r159, %r893, 1;
	setp.lt.s32	%p234, %r893, %r892;
	mov.u32 	%r893, %r159;
	@%p234 bra 	BB9_240;

BB9_253:
	add.s32 	%r160, %r892, 1;
	setp.ge.s32	%p235, %r160, %r420;
	@%p235 bra 	BB9_269;

	add.s32 	%r161, %r892, -1;
	add.s32 	%r684, %r134, %r892;
	mul.wide.s32 	%rd330, %r684, 4;
	add.s64 	%rd30, %rd2, %rd330;
	and.b32  	%r162, %r892, 3;
	mul.lo.s32 	%r163, %r131, %r892;
	mov.u32 	%r902, %r160;

BB9_255:
	add.s32 	%r685, %r902, %r134;
	mul.wide.s32 	%rd331, %r685, 4;
	add.s64 	%rd31, %rd2, %rd331;
	setp.gt.s32	%p236, %r892, 0;
	@%p236 bra 	BB9_257;
	bra.uni 	BB9_256;

BB9_257:
	setp.lt.s32	%p237, %r161, 0;
	mov.f32 	%f1311, 0f00000000;
	@%p237 bra 	BB9_267;

	setp.eq.s32	%p238, %r162, 0;
	mov.u32 	%r905, 0;
	mov.f32 	%f1311, 0f00000000;
	@%p238 bra 	BB9_264;

	setp.eq.s32	%p239, %r162, 1;
	mov.u32 	%r904, 0;
	mov.f32 	%f1308, 0f00000000;
	@%p239 bra 	BB9_263;

	setp.eq.s32	%p240, %r162, 2;
	mov.u32 	%r903, 0;
	mov.f32 	%f1307, 0f00000000;
	@%p240 bra 	BB9_262;

	mul.wide.s32 	%rd332, %r902, 4;
	add.s64 	%rd333, %rd2, %rd332;
	ld.local.f32 	%f1083, [%rd26];
	ld.local.f32 	%f1084, [%rd333];
	fma.rn.f32 	%f1307, %f1084, %f1083, 0f00000000;
	mov.u32 	%r903, 1;

BB9_262:
	neg.s32 	%r691, %r903;
	and.b32  	%r692, %r420, %r691;
	add.s32 	%r693, %r692, %r902;
	mul.wide.s32 	%rd334, %r693, 4;
	add.s64 	%rd335, %rd2, %rd334;
	add.s32 	%r694, %r903, %r134;
	mul.wide.s32 	%rd336, %r694, 4;
	add.s64 	%rd337, %rd2, %rd336;
	ld.local.f32 	%f1085, [%rd337];
	ld.local.f32 	%f1086, [%rd335];
	fma.rn.f32 	%f1308, %f1086, %f1085, %f1307;
	add.s32 	%r904, %r903, 1;

BB9_263:
	mad.lo.s32 	%r696, %r904, %r420, %r902;
	mul.wide.s32 	%rd338, %r696, 4;
	add.s64 	%rd339, %rd2, %rd338;
	add.s32 	%r697, %r904, %r134;
	mul.wide.s32 	%rd340, %r697, 4;
	add.s64 	%rd341, %rd2, %rd340;
	ld.local.f32 	%f1087, [%rd341];
	ld.local.f32 	%f1088, [%rd339];
	fma.rn.f32 	%f1311, %f1088, %f1087, %f1308;
	add.s32 	%r905, %r904, 1;

BB9_264:
	setp.lt.u32	%p241, %r892, 4;
	@%p241 bra 	BB9_267;

	add.s32 	%r910, %r905, -1;
	add.s32 	%r698, %r163, %r905;
	mul.wide.s32 	%rd342, %r698, 4;
	add.s64 	%rd470, %rd2, %rd342;
	add.s32 	%r699, %r905, 3;
	mad.lo.s32 	%r909, %r131, %r699, %r902;
	add.s32 	%r700, %r905, 2;
	mad.lo.s32 	%r908, %r131, %r700, %r902;
	mad.lo.s32 	%r907, %r131, %r905, %r902;
	add.s32 	%r906, %r907, %r131;

BB9_266:
	mul.wide.s32 	%rd343, %r907, 4;
	add.s64 	%rd344, %rd2, %rd343;
	ld.local.f32 	%f1089, [%rd470];
	ld.local.f32 	%f1090, [%rd344];
	fma.rn.f32 	%f1091, %f1090, %f1089, %f1311;
	mul.wide.s32 	%rd345, %r906, 4;
	add.s64 	%rd346, %rd2, %rd345;
	ld.local.f32 	%f1092, [%rd470+4];
	ld.local.f32 	%f1093, [%rd346];
	fma.rn.f32 	%f1094, %f1093, %f1092, %f1091;
	mul.wide.s32 	%rd347, %r908, 4;
	add.s64 	%rd348, %rd2, %rd347;
	ld.local.f32 	%f1095, [%rd470+8];
	ld.local.f32 	%f1096, [%rd348];
	fma.rn.f32 	%f1097, %f1096, %f1095, %f1094;
	mul.wide.s32 	%rd349, %r909, 4;
	add.s64 	%rd350, %rd2, %rd349;
	ld.local.f32 	%f1098, [%rd470+12];
	ld.local.f32 	%f1099, [%rd350];
	fma.rn.f32 	%f1311, %f1099, %f1098, %f1097;
	add.s64 	%rd470, %rd470, 16;
	add.s32 	%r909, %r909, %r132;
	add.s32 	%r908, %r908, %r132;
	add.s32 	%r907, %r907, %r132;
	add.s32 	%r906, %r906, %r132;
	add.s32 	%r910, %r910, 4;
	setp.lt.s32	%p242, %r910, %r161;
	@%p242 bra 	BB9_266;

BB9_267:
	ld.local.f32 	%f1100, [%rd30];
	rcp.rn.f32 	%f1101, %f1100;
	ld.local.f32 	%f1102, [%rd31];
	sub.f32 	%f1103, %f1102, %f1311;
	mul.f32 	%f1104, %f1101, %f1103;
	st.local.f32 	[%rd31], %f1104;
	bra.uni 	BB9_268;

BB9_256:
	ld.local.f32 	%f1075, [%rd30];
	rcp.rn.f32 	%f1076, %f1075;
	ld.local.f32 	%f1077, [%rd31];
	mul.f32 	%f1078, %f1076, %f1077;
	st.local.f32 	[%rd31], %f1078;

BB9_268:
	add.s32 	%r902, %r902, 1;
	setp.lt.s32	%p243, %r902, %r420;
	@%p243 bra 	BB9_255;

BB9_269:
	setp.lt.s32	%p244, %r160, %r420;
	mov.u32 	%r892, %r160;
	@%p244 bra 	BB9_238;

BB9_270:
	@%p114 bra 	BB9_298;

	mad.lo.s32 	%r705, %r420, %r26, %r26;
	mul.wide.s32 	%rd351, %r705, 4;
	add.s64 	%rd352, %rd2, %rd351;
	ld.local.f32 	%f179, [%rd352];
	mad.lo.s32 	%r186, %r845, 8, 4;
	add.s32 	%r187, %r26, -1;
	mul.wide.s32 	%rd35, %r420, 4;
	mov.u32 	%r911, 0;

BB9_272:
	setp.eq.s32	%p246, %r911, 0;
	selp.f32	%f1105, 0f3F800000, 0f00000000, %p246;
	st.local.f32 	[%rd5], %f1105;
	mov.u32 	%r912, 1;

BB9_273:
	add.s32 	%r707, %r912, -1;
	setp.lt.s32	%p247, %r707, 0;
	mov.f32 	%f1316, 0f00000000;
	@%p247 bra 	BB9_283;

	and.b32  	%r190, %r912, 3;
	setp.eq.s32	%p248, %r190, 0;
	mov.u32 	%r915, 0;
	mov.f32 	%f1316, 0f00000000;
	@%p248 bra 	BB9_280;

	setp.eq.s32	%p249, %r190, 1;
	mov.u32 	%r914, 0;
	mov.f32 	%f1313, 0f00000000;
	@%p249 bra 	BB9_279;

	setp.eq.s32	%p250, %r190, 2;
	mov.u32 	%r913, 0;
	mov.f32 	%f1312, 0f00000000;
	@%p250 bra 	BB9_278;

	mul.wide.s32 	%rd353, %r912, 4;
	add.s64 	%rd354, %rd2, %rd353;
	ld.local.f32 	%f1110, [%rd5];
	ld.local.f32 	%f1111, [%rd354];
	fma.rn.f32 	%f1312, %f1111, %f1110, 0f00000000;
	mov.u32 	%r913, 1;

BB9_278:
	neg.s32 	%r713, %r913;
	and.b32  	%r714, %r420, %r713;
	add.s32 	%r715, %r714, %r912;
	mul.wide.s32 	%rd355, %r715, 4;
	add.s64 	%rd356, %rd2, %rd355;
	mul.wide.u32 	%rd357, %r913, 4;
	add.s64 	%rd358, %rd5, %rd357;
	ld.local.f32 	%f1112, [%rd358];
	ld.local.f32 	%f1113, [%rd356];
	fma.rn.f32 	%f1313, %f1113, %f1112, %f1312;
	add.s32 	%r914, %r913, 1;

BB9_279:
	mad.lo.s32 	%r717, %r914, %r420, %r912;
	mul.wide.s32 	%rd359, %r717, 4;
	add.s64 	%rd360, %rd2, %rd359;
	mul.wide.s32 	%rd361, %r914, 4;
	add.s64 	%rd362, %rd5, %rd361;
	ld.local.f32 	%f1114, [%rd362];
	ld.local.f32 	%f1115, [%rd360];
	fma.rn.f32 	%f1316, %f1115, %f1114, %f1313;
	add.s32 	%r915, %r914, 1;

BB9_280:
	setp.lt.u32	%p251, %r912, 4;
	@%p251 bra 	BB9_283;

	add.s32 	%r920, %r915, -1;
	mul.wide.s32 	%rd363, %r915, 4;
	add.s64 	%rd471, %rd5, %rd363;
	add.s32 	%r718, %r187, 2;
	add.s32 	%r719, %r915, 3;
	mad.lo.s32 	%r919, %r718, %r719, %r912;
	add.s32 	%r720, %r915, 2;
	mad.lo.s32 	%r918, %r718, %r720, %r912;
	mad.lo.s32 	%r917, %r718, %r915, %r912;
	add.s32 	%r916, %r917, %r718;

BB9_282:
	mul.wide.s32 	%rd364, %r917, 4;
	add.s64 	%rd365, %rd2, %rd364;
	ld.local.f32 	%f1116, [%rd471];
	ld.local.f32 	%f1117, [%rd365];
	fma.rn.f32 	%f1118, %f1117, %f1116, %f1316;
	mul.wide.s32 	%rd366, %r916, 4;
	add.s64 	%rd367, %rd2, %rd366;
	ld.local.f32 	%f1119, [%rd471+4];
	ld.local.f32 	%f1120, [%rd367];
	fma.rn.f32 	%f1121, %f1120, %f1119, %f1118;
	mul.wide.s32 	%rd368, %r918, 4;
	add.s64 	%rd369, %rd2, %rd368;
	ld.local.f32 	%f1122, [%rd471+8];
	ld.local.f32 	%f1123, [%rd369];
	fma.rn.f32 	%f1124, %f1123, %f1122, %f1121;
	mul.wide.s32 	%rd370, %r919, 4;
	add.s64 	%rd371, %rd2, %rd370;
	ld.local.f32 	%f1125, [%rd471+12];
	ld.local.f32 	%f1126, [%rd371];
	fma.rn.f32 	%f1316, %f1126, %f1125, %f1124;
	add.s64 	%rd471, %rd471, 16;
	add.s32 	%r919, %r919, %r186;
	add.s32 	%r918, %r918, %r186;
	add.s32 	%r917, %r917, %r186;
	add.s32 	%r916, %r916, %r186;
	add.s32 	%r920, %r920, 4;
	setp.lt.s32	%p252, %r920, %r707;
	@%p252 bra 	BB9_282;

BB9_283:
	mul.wide.s32 	%rd372, %r912, 4;
	add.s64 	%rd373, %rd5, %rd372;
	setp.eq.s32	%p253, %r912, %r911;
	selp.f32	%f1127, 0f3F800000, 0f00000000, %p253;
	sub.f32 	%f1128, %f1127, %f1316;
	st.local.f32 	[%rd373], %f1128;
	add.s32 	%r912, %r912, 1;
	setp.lt.s32	%p254, %r912, %r420;
	@%p254 bra 	BB9_273;

	ld.local.f32 	%f1129, [%rd15];
	div.rn.f32 	%f1130, %f1129, %f179;
	mul.lo.s32 	%r212, %r911, %r420;
	add.s32 	%r724, %r212, %r26;
	mul.wide.s32 	%rd374, %r724, 4;
	add.s64 	%rd375, %rd1, %rd374;
	st.local.f32 	[%rd375], %f1130;
	setp.lt.s32	%p255, %r187, 0;
	@%p255 bra 	BB9_297;

	add.s32 	%r726, %r187, 2;
	mul.lo.s32 	%r213, %r726, %r911;
	mov.u32 	%r921, 0;
	mov.u32 	%r922, %r187;

BB9_286:
	add.s32 	%r921, %r921, 1;
	add.s32 	%r925, %r922, 1;
	add.s32 	%r729, %r925, %r212;
	mul.wide.s32 	%rd376, %r729, 4;
	add.s64 	%rd39, %rd1, %rd376;
	mov.f32 	%f1321, 0f00000000;
	setp.ge.s32	%p256, %r925, %r420;
	@%p256 bra 	BB9_296;

	and.b32  	%r217, %r921, 3;
	setp.eq.s32	%p257, %r217, 0;
	mov.f32 	%f1321, 0f00000000;
	@%p257 bra 	BB9_293;

	setp.eq.s32	%p258, %r217, 1;
	add.s32 	%r924, %r922, 1;
	mov.f32 	%f1318, 0f00000000;
	@%p258 bra 	BB9_292;

	setp.eq.s32	%p259, %r217, 2;
	add.s32 	%r923, %r922, 1;
	mov.f32 	%f1317, 0f00000000;
	@%p259 bra 	BB9_291;

	add.s32 	%r731, %r922, 1;
	mad.lo.s32 	%r732, %r731, %r420, %r922;
	mul.wide.s32 	%rd377, %r732, 4;
	add.s64 	%rd378, %rd2, %rd377;
	ld.local.f32 	%f1135, [%rd39];
	ld.local.f32 	%f1136, [%rd378];
	fma.rn.f32 	%f1317, %f1136, %f1135, 0f00000000;
	add.s32 	%r923, %r922, 2;

BB9_291:
	mad.lo.s32 	%r734, %r923, %r420, %r922;
	mul.wide.s32 	%rd379, %r734, 4;
	add.s64 	%rd380, %rd2, %rd379;
	add.s32 	%r735, %r923, %r212;
	mul.wide.s32 	%rd381, %r735, 4;
	add.s64 	%rd382, %rd1, %rd381;
	ld.local.f32 	%f1137, [%rd382];
	ld.local.f32 	%f1138, [%rd380];
	fma.rn.f32 	%f1318, %f1138, %f1137, %f1317;
	add.s32 	%r924, %r923, 1;

BB9_292:
	mad.lo.s32 	%r737, %r924, %r420, %r922;
	mul.wide.s32 	%rd383, %r737, 4;
	add.s64 	%rd384, %rd2, %rd383;
	add.s32 	%r738, %r924, %r212;
	mul.wide.s32 	%rd385, %r738, 4;
	add.s64 	%rd386, %rd1, %rd385;
	ld.local.f32 	%f1139, [%rd386];
	ld.local.f32 	%f1140, [%rd384];
	fma.rn.f32 	%f1321, %f1140, %f1139, %f1318;
	add.s32 	%r925, %r924, 1;

BB9_293:
	setp.lt.u32	%p260, %r921, 4;
	@%p260 bra 	BB9_296;

	add.s32 	%r739, %r213, %r925;
	mul.wide.s32 	%rd387, %r739, 4;
	add.s64 	%rd472, %rd1, %rd387;
	mad.lo.s32 	%r926, %r726, %r925, %r922;

BB9_295:
	mul.wide.s32 	%rd388, %r926, 4;
	add.s64 	%rd389, %rd2, %rd388;
	ld.local.f32 	%f1141, [%rd472];
	ld.local.f32 	%f1142, [%rd389];
	fma.rn.f32 	%f1143, %f1142, %f1141, %f1321;
	add.s64 	%rd390, %rd389, %rd35;
	ld.local.f32 	%f1144, [%rd472+4];
	ld.local.f32 	%f1145, [%rd390];
	fma.rn.f32 	%f1146, %f1145, %f1144, %f1143;
	add.s64 	%rd391, %rd390, %rd35;
	ld.local.f32 	%f1147, [%rd472+8];
	ld.local.f32 	%f1148, [%rd391];
	fma.rn.f32 	%f1149, %f1148, %f1147, %f1146;
	add.s64 	%rd392, %rd391, %rd35;
	ld.local.f32 	%f1150, [%rd472+12];
	ld.local.f32 	%f1151, [%rd392];
	fma.rn.f32 	%f1321, %f1151, %f1150, %f1149;
	add.s64 	%rd472, %rd472, 16;
	add.s32 	%r926, %r926, %r186;
	add.s32 	%r925, %r925, 4;
	setp.lt.s32	%p261, %r925, %r420;
	@%p261 bra 	BB9_295;

BB9_296:
	mad.lo.s32 	%r743, %r922, %r420, %r922;
	mul.wide.s32 	%rd393, %r743, 4;
	add.s64 	%rd394, %rd2, %rd393;
	ld.local.f32 	%f1152, [%rd394];
	rcp.rn.f32 	%f1153, %f1152;
	mul.wide.s32 	%rd395, %r922, 4;
	add.s64 	%rd396, %rd5, %rd395;
	ld.local.f32 	%f1154, [%rd396];
	sub.f32 	%f1155, %f1154, %f1321;
	mul.f32 	%f1156, %f1153, %f1155;
	st.local.f32 	[%rd39+-4], %f1156;
	add.s32 	%r922, %r922, -1;
	setp.gt.s32	%p262, %r922, -1;
	@%p262 bra 	BB9_286;

BB9_297:
	add.s32 	%r911, %r911, 1;
	setp.lt.s32	%p263, %r911, %r420;
	@%p263 bra 	BB9_272;

BB9_298:
	@%p114 bra 	BB9_306;

	mov.u32 	%r747, 1;
	max.s32 	%r234, %r420, %r747;
	and.b32  	%r235, %r234, 3;
	setp.eq.s32	%p265, %r235, 1;
	@%p265 bra 	BB9_303;

	setp.eq.s32	%p266, %r235, 2;
	mov.u32 	%r928, 0;
	@%p266 bra 	BB9_302;

	ld.local.f32 	%f1157, [%rd1];
	st.local.f32 	[%rd6], %f1157;
	mov.u32 	%r928, %r747;

BB9_302:
	neg.s32 	%r751, %r928;
	and.b32  	%r752, %r420, %r751;
	add.s32 	%r753, %r752, %r928;
	mul.wide.s32 	%rd397, %r753, 4;
	add.s64 	%rd398, %rd1, %rd397;
	ld.local.f32 	%f1158, [%rd398];
	mul.wide.u32 	%rd399, %r928, 4;
	add.s64 	%rd400, %rd6, %rd399;
	st.local.f32 	[%rd400], %f1158;
	add.s32 	%r929, %r928, 1;

BB9_303:
	mad.lo.s32 	%r239, %r929, %r420, %r929;
	mul.wide.s32 	%rd401, %r239, 4;
	add.s64 	%rd402, %rd1, %rd401;
	ld.local.f32 	%f1159, [%rd402];
	mul.wide.s32 	%rd403, %r929, 4;
	add.s64 	%rd473, %rd6, %rd403;
	st.local.f32 	[%rd473], %f1159;
	setp.lt.u32	%p267, %r234, 4;
	@%p267 bra 	BB9_306;

	add.s32 	%r932, %r929, 1;
	add.s32 	%r755, %r929, 4;
	mul.wide.u32 	%rd405, %r755, 4;
	add.s64 	%rd474, %rd6, %rd405;
	mad.lo.s32 	%r756, %r845, 2, 1;
	mad.lo.s32 	%r241, %r845, 8, 8;
	add.s32 	%r757, %r239, %r756;
	add.s32 	%r931, %r757, 1;
	add.s32 	%r758, %r929, 2;
	mad.lo.s32 	%r930, %r758, %r756, %r758;
	mul.wide.s32 	%rd407, %r756, 4;
	add.s64 	%rd45, %rd407, 4;

BB9_305:
	mul.wide.s32 	%rd408, %r931, 4;
	add.s64 	%rd409, %rd1, %rd408;
	ld.local.f32 	%f1160, [%rd409];
	st.local.f32 	[%rd473+4], %f1160;
	mul.wide.s32 	%rd410, %r930, 4;
	add.s64 	%rd411, %rd1, %rd410;
	ld.local.f32 	%f1161, [%rd411];
	st.local.f32 	[%rd473+8], %f1161;
	add.s64 	%rd412, %rd411, %rd45;
	ld.local.f32 	%f1162, [%rd412];
	st.local.f32 	[%rd473+12], %f1162;
	add.s64 	%rd413, %rd412, %rd45;
	ld.local.f32 	%f1163, [%rd413];
	st.local.f32 	[%rd474], %f1163;
	add.s64 	%rd474, %rd474, 16;
	add.s64 	%rd473, %rd473, 16;
	add.s32 	%r931, %r931, %r241;
	add.s32 	%r930, %r930, %r241;
	add.s32 	%r932, %r932, 4;
	setp.lt.s32	%p268, %r932, %r420;
	@%p268 bra 	BB9_305;

BB9_306:
	setp.lt.s32	%p269, %r845, 0;
	@%p269 bra 	BB9_326;

	shl.b32 	%r766, %r285, 1;
	mov.u32 	%r767, 1;
	add.s32 	%r768, %r766, 1;
	mul.lo.s32 	%r250, %r291, %r768;
	add.s32 	%r769, %r26, 1;
	max.s32 	%r251, %r769, %r767;
	and.b32  	%r252, %r251, 3;
	setp.eq.s32	%p270, %r252, 1;
	mov.u32 	%r943, 0;
	mov.u32 	%r939, %r943;
	@%p270 bra 	BB9_313;

	setp.eq.s32	%p271, %r252, 2;
	mov.u32 	%r943, 0;
	mov.u32 	%r933, %r943;
	@%p271 bra 	BB9_310;

	ld.param.u64 	%rd458, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_7];
	ld.local.f32 	%f1164, [%rd1];
	abs.f32 	%f1165, %f1164;
	sqrt.rn.f32 	%f1166, %f1165;
	cvta.to.global.u64 	%rd414, %rd458;
	mul.wide.s32 	%rd415, %r250, 4;
	add.s64 	%rd416, %rd414, %rd415;
	st.global.f32 	[%rd416], %f1166;
	mov.u32 	%r933, %r767;

BB9_310:
	ld.param.u64 	%rd459, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_7];
	neg.s32 	%r774, %r933;
	and.b32  	%r775, %r769, %r774;
	add.s32 	%r776, %r775, %r933;
	mul.wide.s32 	%rd417, %r776, 4;
	add.s64 	%rd418, %rd1, %rd417;
	ld.local.f32 	%f1167, [%rd418];
	abs.f32 	%f1168, %f1167;
	sqrt.rn.f32 	%f1169, %f1168;
	add.s32 	%r777, %r250, %r933;
	cvta.to.global.u64 	%rd419, %rd459;
	mul.wide.s32 	%rd420, %r777, 4;
	add.s64 	%rd421, %rd419, %rd420;
	st.global.f32 	[%rd421], %f1169;
	setp.eq.s32	%p272, %r933, 0;
	@%p272 bra 	BB9_312;

	add.s32 	%r779, %r933, -1;
	mov.u32 	%r943, 1;
	mad.lo.s32 	%r781, %r779, %r769, %r933;
	mul.wide.s32 	%rd422, %r781, 4;
	add.s64 	%rd423, %rd1, %rd422;
	ld.local.f32 	%f1170, [%rd423];
	cvta.to.global.u64 	%rd424, %rd59;
	mul.wide.s32 	%rd425, %r1, 4;
	add.s64 	%rd426, %rd424, %rd425;
	st.global.f32 	[%rd426], %f1170;

BB9_312:
	add.s32 	%r939, %r933, 1;

BB9_313:
	ld.param.u64 	%rd460, [_Z11kernel_CRLBiiffPKfS0_S0_PfS1_iS1_S1__param_7];
	mul.lo.s32 	%r258, %r939, %r769;
	add.s32 	%r783, %r258, %r939;
	mul.wide.s32 	%rd427, %r783, 4;
	add.s64 	%rd428, %rd1, %rd427;
	ld.local.f32 	%f1171, [%rd428];
	abs.f32 	%f1172, %f1171;
	sqrt.rn.f32 	%f1173, %f1172;
	add.s32 	%r784, %r250, %r939;
	cvta.to.global.u64 	%rd429, %rd460;
	mul.wide.s32 	%rd430, %r784, 4;
	add.s64 	%rd431, %rd429, %rd430;
	st.global.f32 	[%rd431], %f1173;
	and.b32  	%r785, %r939, 1;
	setp.eq.b32	%p273, %r785, 1;
	@!%p273 bra 	BB9_315;
	bra.uni 	BB9_314;

BB9_314:
	add.s32 	%r786, %r939, -1;
	mad.lo.s32 	%r788, %r786, %r769, %r939;
	mul.wide.s32 	%rd432, %r788, 4;
	add.s64 	%rd433, %rd1, %rd432;
	ld.local.f32 	%f1174, [%rd433];
	mad.lo.s32 	%r793, %r291, %r285, %r943;
	cvta.to.global.u64 	%rd434, %rd59;
	mul.wide.s32 	%rd435, %r793, 4;
	add.s64 	%rd436, %rd434, %rd435;
	st.global.f32 	[%rd436], %f1174;
	add.s32 	%r943, %r943, 1;

BB9_315:
	setp.lt.u32	%p274, %r251, 4;
	@%p274 bra 	BB9_326;

	add.s32 	%r794, %r939, 3;
	mad.lo.s32 	%r261, %r845, 8, 8;
	add.s32 	%r797, %r939, 4;
	mad.lo.s32 	%r940, %r797, %r769, %r797;
	add.s32 	%r798, %r939, 2;
	mad.lo.s32 	%r263, %r794, %r769, 3;
	add.s32 	%r799, %r258, %r769;
	add.s32 	%r264, %r799, 1;
	mad.lo.s32 	%r265, %r798, %r769, 2;
	add.s32 	%r800, %r26, 2;
	mul.lo.s32 	%r938, %r939, %r800;
	mad.lo.s32 	%r805, %r285, 2, 1;
	mad.lo.s32 	%r806, %r291, %r805, %r939;
	add.s32 	%r807, %r806, 1;
	mul.wide.s32 	%rd438, %r807, 4;
	add.s64 	%rd475, %rd429, %rd438;
	mov.u32 	%r941, %r939;

BB9_317:
	add.s32 	%r808, %r264, %r939;
	mul.wide.s32 	%rd439, %r808, 4;
	add.s64 	%rd52, %rd1, %rd439;
	ld.local.f32 	%f1175, [%rd52];
	abs.f32 	%f1176, %f1175;
	sqrt.rn.f32 	%f1177, %f1176;
	st.global.f32 	[%rd475], %f1177;
	add.s32 	%r809, %r941, 1;
	and.b32  	%r810, %r809, 1;
	setp.eq.b32	%p275, %r810, 1;
	@!%p275 bra 	BB9_319;
	bra.uni 	BB9_318;

BB9_318:
	add.s32 	%r811, %r938, 1;
	mul.wide.s32 	%rd440, %r811, 4;
	add.s64 	%rd441, %rd1, %rd440;
	ld.local.f32 	%f1178, [%rd441];
	mad.lo.s32 	%r816, %r291, %r285, %r943;
	cvta.to.global.u64 	%rd442, %rd59;
	mul.wide.s32 	%rd443, %r816, 4;
	add.s64 	%rd444, %rd442, %rd443;
	st.global.f32 	[%rd444], %f1178;
	add.s32 	%r943, %r943, 1;

BB9_319:
	add.s32 	%r817, %r265, %r939;
	mul.wide.s32 	%rd445, %r817, 4;
	add.s64 	%rd53, %rd1, %rd445;
	ld.local.f32 	%f1179, [%rd53];
	abs.f32 	%f1180, %f1179;
	sqrt.rn.f32 	%f1181, %f1180;
	st.global.f32 	[%rd475+4], %f1181;
	add.s32 	%r818, %r941, 2;
	and.b32  	%r819, %r818, 1;
	setp.eq.b32	%p276, %r819, 1;
	@!%p276 bra 	BB9_321;
	bra.uni 	BB9_320;

BB9_320:
	ld.local.f32 	%f1182, [%rd52+4];
	mad.lo.s32 	%r824, %r291, %r285, %r943;
	cvta.to.global.u64 	%rd446, %rd59;
	mul.wide.s32 	%rd447, %r824, 4;
	add.s64 	%rd448, %rd446, %rd447;
	st.global.f32 	[%rd448], %f1182;
	add.s32 	%r943, %r943, 1;

BB9_321:
	add.s32 	%r825, %r263, %r939;
	mul.wide.s32 	%rd449, %r825, 4;
	add.s64 	%rd54, %rd1, %rd449;
	ld.local.f32 	%f1183, [%rd54];
	abs.f32 	%f1184, %f1183;
	sqrt.rn.f32 	%f1185, %f1184;
	st.global.f32 	[%rd475+8], %f1185;
	add.s32 	%r826, %r941, 3;
	and.b32  	%r827, %r826, 1;
	setp.eq.b32	%p277, %r827, 1;
	@!%p277 bra 	BB9_323;
	bra.uni 	BB9_322;

BB9_322:
	ld.local.f32 	%f1186, [%rd53+4];
	mad.lo.s32 	%r832, %r291, %r285, %r943;
	cvta.to.global.u64 	%rd450, %rd59;
	mul.wide.s32 	%rd451, %r832, 4;
	add.s64 	%rd452, %rd450, %rd451;
	st.global.f32 	[%rd452], %f1186;
	add.s32 	%r943, %r943, 1;

BB9_323:
	mul.wide.s32 	%rd453, %r940, 4;
	add.s64 	%rd454, %rd1, %rd453;
	ld.local.f32 	%f1187, [%rd454];
	abs.f32 	%f1188, %f1187;
	sqrt.rn.f32 	%f1189, %f1188;
	st.global.f32 	[%rd475+12], %f1189;
	add.s32 	%r833, %r941, 4;
	and.b32  	%r834, %r833, 1;
	setp.eq.b32	%p278, %r834, 1;
	@!%p278 bra 	BB9_325;
	bra.uni 	BB9_324;

BB9_324:
	cvt.u32.u64	%r835, %rd7;
	ld.local.f32 	%f1190, [%rd54+4];
	add.s32 	%r836, %r943, %r835;
	cvta.to.global.u64 	%rd455, %rd59;
	mul.wide.s32 	%rd456, %r836, 4;
	add.s64 	%rd457, %rd455, %rd456;
	st.global.f32 	[%rd457], %f1190;
	add.s32 	%r943, %r943, 1;

BB9_325:
	add.s32 	%r837, %r941, 5;
	add.s32 	%r940, %r940, %r261;
	add.s32 	%r939, %r939, %r261;
	add.s32 	%r938, %r938, %r261;
	setp.lt.s32	%p279, %r837, %r769;
	add.s64 	%rd475, %rd475, 16;
	mov.u32 	%r941, %r833;
	@%p279 bra 	BB9_317;

BB9_326:
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB10_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB10_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB10_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB10_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd15;
	neg.f64 	%fd17, %fd15;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd16, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd16, %fd16;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd18;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB10_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB10_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB10_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB10_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB10_10;

BB10_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB10_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


