--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shep/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.767ns logic, 3.778ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.767ns logic, 3.778ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.767ns logic, 3.778ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.767ns logic, 3.778ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y132.CE    net (fanout=33)       1.564   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y132.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_0
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.733ns logic, 3.769ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y132.CE    net (fanout=33)       1.564   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y132.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_3
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.733ns logic, 3.769ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y132.CE    net (fanout=33)       1.564   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y132.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_1
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.733ns logic, 3.769ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.003 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y132.CE    net (fanout=33)       1.564   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y132.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_2
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.733ns logic, 3.769ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.001 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A6    net (fanout=11)       1.894   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A     Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CE    net (fanout=8)        1.861   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_1
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.733ns logic, 3.755ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.001 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A6    net (fanout=11)       1.894   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A     Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CE    net (fanout=8)        1.861   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.733ns logic, 3.755ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.001 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A6    net (fanout=11)       1.894   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A     Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CE    net (fanout=8)        1.861   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.733ns logic, 3.755ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.001 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A6    net (fanout=11)       1.894   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X111Y145.A     Tilo                  0.068   ftop/ctop/inf/itc1/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CE    net (fanout=8)        1.861   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X104Y123.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.733ns logic, 3.755ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (1.003 - 0.996)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y146.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X125Y147.A1    net (fanout=4)        0.836   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X125Y147.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.AMUX  Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A4    net (fanout=4)        0.751   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.424ns logic, 3.160ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (1.003 - 0.996)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y146.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X125Y147.A1    net (fanout=4)        0.836   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X125Y147.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.AMUX  Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A4    net (fanout=4)        0.751   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.424ns logic, 3.160ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (1.003 - 0.996)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y146.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X125Y147.A1    net (fanout=4)        0.836   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X125Y147.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.AMUX  Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A4    net (fanout=4)        0.751   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.424ns logic, 3.160ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (1.003 - 0.996)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y146.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X125Y147.A1    net (fanout=4)        0.836   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X125Y147.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X125Y148.AMUX  Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A4    net (fanout=4)        0.751   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X103Y132.CE    net (fanout=33)       1.573   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X103Y132.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.424ns logic, 3.160ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.999 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y136.CE    net (fanout=33)       1.515   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y136.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_16
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.733ns logic, 3.720ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.999 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y136.CE    net (fanout=33)       1.515   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y136.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_19
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.733ns logic, 3.720ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.999 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y136.CE    net (fanout=33)       1.515   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y136.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_17
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.733ns logic, 3.720ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.999 - 1.097)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y129.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A6    net (fanout=11)       2.205   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X114Y147.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X102Y136.CE    net (fanout=33)       1.515   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X102Y136.CLK   Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_18
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.733ns logic, 3.720ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_rst_stretch_n/reset_hold_7 (FF)
  Destination:          ftop/dram0/memc_rst_stretch_n/reset_hold_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.505 - 0.472)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_rst_stretch_n/reset_hold_7 to ftop/dram0/memc_rst_stretch_n/reset_hold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y98.DQ      Tcko                  0.098   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_7
    SLICE_X87Y99.AX      net (fanout=1)        0.101   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
    SLICE_X87Y99.CLK     Tckdi       (-Th)     0.076   ftop/dram0/memc_rst_stretch_n/reset_hold<11>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_8
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2 to ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y133.BQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2
    SLICE_X129Y133.AX    net (fanout=3)        0.103   ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2
    SLICE_X129Y133.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.494 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_14 to ftop/ctop/inf/cp/timeServ_now_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y126.CQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_14
    SLICE_X108Y126.CX    net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<14>
    SLICE_X108Y126.CLK   Tckdi       (-Th)     0.089   ftop/ctop/cpNow<47>
                                                       ftop/ctop/inf/cp/timeServ_now_46
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.494 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_13 to ftop/ctop/inf/cp/timeServ_now_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y126.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_13
    SLICE_X108Y126.BX    net (fanout=3)        0.112   ftop/ctop/inf/cp/timeServ_refSecCount<13>
    SLICE_X108Y126.CLK   Tckdi       (-Th)     0.089   ftop/ctop/cpNow<47>
                                                       ftop/ctop/inf/cp/timeServ_now_45
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.026ns logic, 0.112ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.494 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_15 to ftop/ctop/inf/cp/timeServ_now_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y126.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_15
    SLICE_X108Y126.DX    net (fanout=3)        0.113   ftop/ctop/inf/cp/timeServ_refSecCount<15>
    SLICE_X108Y126.CLK   Tckdi       (-Th)     0.089   ftop/ctop/cpNow<47>
                                                       ftop/ctop/inf/cp/timeServ_now_47
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.026ns logic, 0.113ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y129.AQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X123Y129.A5    net (fanout=3)        0.066   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X123Y129.CLK   Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_rst_stretch_n/reset_hold_3 (FF)
  Destination:          ftop/dram0/memc_rst_stretch_n/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_rst_stretch_n/reset_hold_3 to ftop/dram0/memc_rst_stretch_n/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y98.DQ      Tcko                  0.098   ftop/dram0/memc_rst_stretch_n/reset_hold<3>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_3
    SLICE_X91Y98.AX      net (fanout=1)        0.096   ftop/dram0/memc_rst_stretch_n/reset_hold<3>
    SLICE_X91Y98.CLK     Tckdi       (-Th)     0.076   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc1/now/sync/sToggleReg to ftop/ctop/inf/itc1/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y159.AQ    Tcko                  0.098   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X123Y159.A5    net (fanout=3)        0.066   ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X123Y159.CLK   Tah         (-Th)     0.055   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc0/now/sync/sToggleReg to ftop/ctop/inf/itc0/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y132.AQ    Tcko                  0.115   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X130Y132.A5    net (fanout=3)        0.072   ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X130Y132.CLK   Tah         (-Th)     0.076   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y158.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    SLICE_X128Y158.A5    net (fanout=3)        0.072   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    SLICE_X128Y158.CLK   Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y126.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X97Y126.C5     net (fanout=3)        0.070   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X97Y126.CLK    Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y115.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1
    SLICE_X99Y115.BX     net (fanout=2)        0.105   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<1>
    SLICE_X99Y115.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_xo2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y134.AQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X101Y134.A5    net (fanout=5)        0.072   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X101Y134.CLK   Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFreeCount_lut<0>_INV_0
                                                       ftop/ctop/inf/cp/timeServ_xo2
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.043ns logic, 0.072ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.493 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_20 to ftop/ctop/inf/cp/timeServ_now_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y128.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_20
    SLICE_X109Y128.AX    net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<20>
    SLICE_X109Y128.CLK   Tckdi       (-Th)     0.076   ftop/ctop/cpNow<55>
                                                       ftop/ctop/inf/cp/timeServ_now_52
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.493 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_22 to ftop/ctop/inf/cp/timeServ_now_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y128.CQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_22
    SLICE_X109Y128.CX    net (fanout=3)        0.112   ftop/ctop/inf/cp/timeServ_refSecCount<22>
    SLICE_X109Y128.CLK   Tckdi       (-Th)     0.076   ftop/ctop/cpNow<55>
                                                       ftop/ctop/inf/cp/timeServ_now_54
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.039ns logic, 0.112ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.493 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_23 to ftop/ctop/inf/cp/timeServ_now_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y128.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_23
    SLICE_X109Y128.DX    net (fanout=3)        0.113   ftop/ctop/inf/cp/timeServ_refSecCount<23>
    SLICE_X109Y128.CLK   Tckdi       (-Th)     0.076   ftop/ctop/cpNow<55>
                                                       ftop/ctop/inf/cp/timeServ_now_55
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.039ns logic, 0.113ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.493 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_21 to ftop/ctop/inf/cp/timeServ_now_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y128.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_21
    SLICE_X109Y128.BX    net (fanout=3)        0.113   ftop/ctop/inf/cp/timeServ_refSecCount<21>
    SLICE_X109Y128.CLK   Tckdi       (-Th)     0.076   ftop/ctop/cpNow<55>
                                                       ftop/ctop/inf/cp/timeServ_now_53
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.039ns logic, 0.113ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y115.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X98Y115.C5     net (fanout=2)        0.078   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X98Y115.CLK    Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.042ns logic, 0.078ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_15 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<15>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_15
    SLICE_X90Y108.A4     net (fanout=1)        0.108   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<15>
    SLICE_X90Y108.CLK    Tah         (-Th)     0.082   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<15>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<15>_rt
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.016ns logic, 0.108ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracInc_28 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracInc_28 to ftop/ctop/inf/cp/timeServ_fracInc_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y149.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracInc<31>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_28
    SLICE_X118Y149.AX    net (fanout=3)        0.054   ftop/ctop/inf/cp/timeServ_fracInc<28>
    SLICE_X118Y149.CLK   Tckdi       (-Th)     0.045   ftop/ctop/inf/cp/timeServ_fracInc<31>
                                                       ftop/ctop/inf/cp/Maccum_timeServ_fracInc_cy<31>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_29
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.070ns logic, 0.054ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Location pin: SLICE_X63Y107.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X63Y107.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X63Y107.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X66Y109.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X67Y108.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Location pin: SLICE_X67Y108.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode_dD_OUT<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/dD_OUT_0/SR
  Location pin: SLICE_X68Y109.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode_dD_OUT<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/dD_OUT_1/SR
  Location pin: SLICE_X68Y109.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14992546 paths analyzed, 137365 endpoints analyzed, 598 failing endpoints
 598 timing errors detected. (597 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   9.535ns.
--------------------------------------------------------------------------------
Slack (setup path):     -1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.263ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      9.263ns (1.626ns logic, 7.637ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.263ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      9.263ns (1.626ns logic, 7.637ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.263ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      9.263ns (1.626ns logic, 7.637ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.263ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.263ns (1.626ns logic, 7.637ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.260ns (1.632ns logic, 7.628ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      9.260ns (1.632ns logic, 7.628ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      9.260ns (1.632ns logic, 7.628ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      9.260ns (1.632ns logic, 7.628ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (1.558ns logic, 7.700ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (1.558ns logic, 7.700ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (1.558ns logic, 7.700ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (1.558ns logic, 7.700ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.255ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      9.255ns (1.564ns logic, 7.691ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.255ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      9.255ns (1.564ns logic, 7.691ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.255ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      9.255ns (1.564ns logic, 7.691ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.255ns (Levels of Logic = 10)
  Clock Path Skew:      -0.203ns (1.550 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.CX      net (fanout=2)        0.521   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Tcxb                  0.331   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X61Y77.A6      net (fanout=52)       0.855   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X61Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T1
    SLICE_X64Y75.A1      net (fanout=7)        1.014   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_T
    SLICE_X64Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead13_SW0
    SLICE_X64Y70.A6      net (fanout=1)        0.391   ftop/ctop/inf/cp/N494
    SLICE_X64Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C1      net (fanout=1)        0.713   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead14
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y85.CE      net (fanout=9)        0.511   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y85.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<31>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.255ns (1.564ns logic, 7.691ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 11)
  Clock Path Skew:      -0.205ns (1.548 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y88.CE      net (fanout=9)        0.496   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (1.626ns logic, 7.622ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 11)
  Clock Path Skew:      -0.205ns (1.548 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y88.CE      net (fanout=9)        0.496   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (1.626ns logic, 7.622ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 11)
  Clock Path Skew:      -0.205ns (1.548 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y88.CE      net (fanout=9)        0.496   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (1.626ns logic, 7.622ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 11)
  Clock Path Skew:      -0.205ns (1.548 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpRespF/data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_26
    SLICE_X71Y70.B1      net (fanout=37)       0.602   ftop/ctop/inf/cp/cpReq<26>
    SLICE_X71Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<11>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h78175311
    SLICE_X70Y73.D4      net (fanout=57)       0.702   ftop/ctop/inf/cp/Mmux__theResult_____1__h7817531
    SLICE_X70Y73.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.AX      net (fanout=2)        0.530   ftop/ctop/inf/cp/_theResult_____1__h78190<2>_REPLICA_352_REPLICA_738
    SLICE_X68Y68.BMUX    Taxb                  0.325   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883_2_f8
    SLICE_X64Y70.D6      net (fanout=6)        0.511   ftop/ctop/inf/cp/CASE_IF_cpReq_379_BITS_37_TO_36_739_EQ_2_740_T_ETC___d3883
    SLICE_X64Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13930<34>2
                                                       ftop/ctop/inf/cp/_n13930<34>21
    SLICE_X57Y71.C6      net (fanout=52)       0.676   ftop/ctop/inf/cp/_n13930<34>2
    SLICE_X57Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1_LOGICOPT_1
    SLICE_X57Y71.D5      net (fanout=29)       0.344   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X57Y71.D       Tilo                  0.068   ftop/ctop/inf/cp/bluart/txF/data1_reg<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T1
    SLICE_X65Y65.A5      net (fanout=22)       0.970   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_F_T
    SLICE_X65Y65.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B3      net (fanout=1)        0.335   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X65Y65.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy_wci_8_respF_FULL_N_AND_4280_o
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C5      net (fanout=1)        0.585   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead20
    SLICE_X66Y70.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X82Y79.C5      net (fanout=45)       1.128   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X82Y79.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X84Y86.B6      net (fanout=7)        0.743   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X84Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/seqTag<3>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X84Y88.CE      net (fanout=9)        0.496   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X84Y88.CLK     Tceck                 0.284   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (1.626ns logic, 7.622ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/pciw_p2iAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.166 - 1.091)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/pciw_p2iAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y145.AQ    Tcko                  0.098   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X160Y146.B6    net (fanout=7)        0.169   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X160Y146.CLK   Tah         (-Th)     0.057   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
                                                       ftop/pciw_p2iAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.041ns logic, 0.169ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_19 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_19_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.227 - 1.149)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_19 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y160.DQ    Tcko                  0.098   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_19
    SLICE_X152Y167.DX    net (fanout=1)        0.207   ftop/pciw_p2iS<19>
    SLICE_X152Y167.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_19_0
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.060ns logic, 0.207ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_118 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_118_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.228 - 1.149)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_118 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_118_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y162.CQ    Tcko                  0.098   ftop/pciw_p2iS<119>
                                                       ftop/pciw_p2iS_118
    SLICE_X148Y162.CX    net (fanout=1)        0.201   ftop/pciw_p2iS<118>
    SLICE_X148Y162.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_118_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.068ns logic, 0.201ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_79 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_79_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_79 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_79_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y159.DQ    Tcko                  0.098   ftop/pciw_p2iS<79>
                                                       ftop/pciw_p2iS_79
    SLICE_X152Y153.DX    net (fanout=1)        0.206   ftop/pciw_p2iS<79>
    SLICE_X152Y153.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<79>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_79_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.060ns logic, 0.206ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_71 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_71_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.170 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_71 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_71_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y156.DQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_71
    SLICE_X152Y151.DX    net (fanout=1)        0.206   ftop/pciw_p2iS<71>
    SLICE_X152Y151.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_71_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.060ns logic, 0.206ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_76 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_76_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_76 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_76_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y159.AQ    Tcko                  0.098   ftop/pciw_p2iS<79>
                                                       ftop/pciw_p2iS_76
    SLICE_X152Y153.AX    net (fanout=1)        0.206   ftop/pciw_p2iS<76>
    SLICE_X152Y153.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<79>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_76_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.062ns logic, 0.206ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_68 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_68_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.170 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_68 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_68_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y156.AQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_68
    SLICE_X152Y151.AX    net (fanout=1)        0.205   ftop/pciw_p2iS<68>
    SLICE_X152Y151.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_68_0
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.062ns logic, 0.205ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_78 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_78_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_78 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_78_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y159.CQ    Tcko                  0.098   ftop/pciw_p2iS<79>
                                                       ftop/pciw_p2iS_78
    SLICE_X152Y153.CX    net (fanout=1)        0.204   ftop/pciw_p2iS<78>
    SLICE_X152Y153.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<79>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_78_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.068ns logic, 0.204ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_116 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_116_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.228 - 1.149)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_116 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_116_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y162.AQ    Tcko                  0.098   ftop/pciw_p2iS<119>
                                                       ftop/pciw_p2iS_116
    SLICE_X148Y162.AX    net (fanout=1)        0.214   ftop/pciw_p2iS<116>
    SLICE_X148Y162.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_116_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.062ns logic, 0.214ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bml_fabFlowBaseMS_8 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.760 - 0.653)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bml_fabFlowBaseMS_8 to ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y80.AQ     Tcko                  0.098   ftop/ctop/inf/dp0/bml_fabFlowBaseMS<11>
                                                       ftop/ctop/inf/dp0/bml_fabFlowBaseMS_8
    SLICE_X117Y79.AX     net (fanout=2)        0.093   ftop/ctop/inf/dp0/bml_fabFlowBaseMS<8>
    SLICE_X117Y79.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/dp0/tlp_fabFlowAddrMS<11>
                                                       ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_8
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_14 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.158 - 1.087)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_14 to ftop/pciw_pciDevice/dD_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y116.CMUX  Tshcko                0.147   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_14
    SLICE_X140Y110.CX    net (fanout=1)        0.211   ftop/pciw_pciDevice/sDataSyncIn<14>
    SLICE_X140Y110.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.058ns logic, 0.211ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_17 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_17_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.227 - 1.149)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_17 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_17_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y160.BQ    Tcko                  0.098   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_17
    SLICE_X152Y167.BX    net (fanout=1)        0.206   ftop/pciw_p2iS<17>
    SLICE_X152Y167.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_17_0
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.071ns logic, 0.206ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_70 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_70_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.170 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_70 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_70_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y156.CQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_70
    SLICE_X152Y151.CX    net (fanout=1)        0.205   ftop/pciw_p2iS<70>
    SLICE_X152Y151.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_70_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.068ns logic, 0.205ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_4 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.157 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_4 to ftop/pciw_pciDevice/dD_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y118.AQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_4
    SLICE_X136Y113.AX    net (fanout=1)        0.241   ftop/pciw_pciDevice/sDataSyncIn<4>
    SLICE_X136Y113.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.026ns logic, 0.241ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bml_fabFlowBaseMS_10 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.760 - 0.653)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bml_fabFlowBaseMS_10 to ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y80.CQ     Tcko                  0.098   ftop/ctop/inf/dp0/bml_fabFlowBaseMS<11>
                                                       ftop/ctop/inf/dp0/bml_fabFlowBaseMS_10
    SLICE_X117Y79.CX     net (fanout=2)        0.096   ftop/ctop/inf/dp0/bml_fabFlowBaseMS<10>
    SLICE_X117Y79.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/dp0/tlp_fabFlowAddrMS<11>
                                                       ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_10
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_5 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.157 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_5 to ftop/pciw_pciDevice/dD_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y118.BQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_5
    SLICE_X136Y113.BX    net (fanout=1)        0.241   ftop/pciw_pciDevice/sDataSyncIn<5>
    SLICE_X136Y113.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.026ns logic, 0.241ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_6 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.157 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_6 to ftop/pciw_pciDevice/dD_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y118.CQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_6
    SLICE_X136Y113.CX    net (fanout=1)        0.242   ftop/pciw_pciDevice/sDataSyncIn<6>
    SLICE_X136Y113.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_6
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.026ns logic, 0.242ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bml_fabFlowBaseMS_9 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.760 - 0.653)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bml_fabFlowBaseMS_9 to ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y80.BQ     Tcko                  0.098   ftop/ctop/inf/dp0/bml_fabFlowBaseMS<11>
                                                       ftop/ctop/inf/dp0/bml_fabFlowBaseMS_9
    SLICE_X117Y79.BX     net (fanout=2)        0.097   ftop/ctop/inf/dp0/bml_fabFlowBaseMS<9>
    SLICE_X117Y79.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/dp0/tlp_fabFlowAddrMS<11>
                                                       ftop/ctop/inf/dp0/tlp_fabFlowAddrMS_9
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_69 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_69_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.170 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_69 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_69_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y156.BQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_69
    SLICE_X152Y151.BX    net (fanout=1)        0.205   ftop/pciw_p2iS<69>
    SLICE_X152Y151.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_69_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.071ns logic, 0.205ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_67 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_67_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.171 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_67 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_67_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y157.DQ    Tcko                  0.098   ftop/pciw_p2iS<67>
                                                       ftop/pciw_p2iS_67
    SLICE_X148Y157.DX    net (fanout=1)        0.216   ftop/pciw_p2iS<67>
    SLICE_X148Y157.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<67>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_67_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.060ns logic, 0.216ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3ELECIDLE Tpcicko_MGT3          0.577   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXELECIDLE    net (fanout=1)        3.131   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3ELECIDLE
    GTXE1_X0Y12.TXUSRCLK2     Tgtxcck_ELECIDLE      0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.032ns (0.901ns logic, 3.131ns route)
                                                            (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA3 Tpcicko_MGT3          0.530   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA3    net (fanout=1)        3.165   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<3>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.019ns (0.854ns logic, 3.165ns route)
                                                         (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA6 Tpcicko_MGT2          0.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA6    net (fanout=1)        3.165   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<6>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.000ns (0.835ns logic, 3.165ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA9 Tpcicko_MGT2          0.548   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA9    net (fanout=1)        3.108   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<9>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.980ns (0.872ns logic, 3.108ns route)
                                                         (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA7 Tpcicko_MGT2          0.562   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA7    net (fanout=1)        3.089   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<7>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.975ns (0.886ns logic, 3.089ns route)
                                                         (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (0.978 - 1.425)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y12.RXCHARISK0 Tgtxcko_RXCHARISK     0.541   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    SLICE_X144Y133.D5      net (fanout=2)        1.573   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/n0069<0>
    SLICE_X144Y133.D       Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>_0
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>1
    SLICE_X149Y130.SR      net (fanout=1)        0.565   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>_0
    SLICE_X149Y130.CLK     Tsrck                 0.513   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    ---------------------------------------------------  ---------------------------
    Total                                        3.260ns (1.122ns logic, 2.138ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK0 Tpcicko_MGT2          0.476   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK0    net (fanout=1)        3.167   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<0>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.967ns (0.800ns logic, 3.167ns route)
                                                            (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA13 Tpcicko_MGT2          0.509   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA13    net (fanout=1)        3.132   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<13>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.965ns (0.833ns logic, 3.132ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_60 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X154Y163.CE    net (fanout=19)       0.802   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X154Y163.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<63>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_60
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.791ns logic, 3.048ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X154Y163.CE    net (fanout=19)       0.802   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X154Y163.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<63>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.791ns logic, 3.048ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X154Y163.CE    net (fanout=19)       0.802   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X154Y163.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<63>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.791ns logic, 3.048ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X154Y163.CE    net (fanout=19)       0.802   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X154Y163.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<63>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.791ns logic, 3.048ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_47 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X157Y164.CE    net (fanout=19)       0.793   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X157Y164.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<47>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_47
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.791ns logic, 3.039ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_46 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X157Y164.CE    net (fanout=19)       0.793   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X157Y164.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<47>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_46
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.791ns logic, 3.039ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_45 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X157Y164.CE    net (fanout=19)       0.793   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X157Y164.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<47>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_45
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.791ns logic, 3.039ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_44 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.608 - 1.591)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y128.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B3    net (fanout=10)       1.155   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X161Y143.B     Tilo                  0.068   ftop/pciw_fP2I/_n0153_inv
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X156Y157.A6    net (fanout=150)      1.091   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X156Y157.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN1
    SLICE_X157Y164.CE    net (fanout=19)       0.793   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_EN
    SLICE_X157Y164.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<47>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_44
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.791ns logic, 3.039ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/state_FSM_FFd1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.966 - 1.001)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/reg_clock_locked_1 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y142.BQ    Tcko                  0.337   ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/reg_clock_locked<1>
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/reg_clock_locked_1
    SLICE_X132Y142.C6    net (fanout=1)        0.236   ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/reg_clock_locked<1>
    SLICE_X132Y142.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/clock_locked
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clock_locked1
    SLICE_X144Y133.C6    net (fanout=19)       0.941   ftop/pciw_pci0_pcie_ep/ep/clock_locked
    SLICE_X144Y133.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>_0
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/Reset_n_INV_4579_o1_INV_0
    SLICE_X147Y145.A6    net (fanout=153)      1.113   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/Reset_n_INV_4579_o
    SLICE_X147Y145.A     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/RESETDONE_0
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/RESETDONE1
    SLICE_X144Y144.SR    net (fanout=1)        0.361   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/RESETDONE_0
    SLICE_X144Y144.CLK   Tsrck                 0.455   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/state_FSM_FFd1
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.996ns logic, 2.651ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.355 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPERX2POLARITY Tpcicko_MGT2          0.463   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.RXPOLARITY    net (fanout=1)        3.157   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2POLARITY
    GTXE1_X0Y13.RXUSRCLK2     Tgtxcck_POLARITY      0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.944ns (0.787ns logic, 3.157ns route)
                                                            (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_68 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.094 - 0.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y110.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X154Y121.A2    net (fanout=80)       1.241   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X154Y121.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X157Y111.A1    net (fanout=75)       1.056   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X157Y111.A     Tilo                  0.068   ftop/pciw_i2pS<63>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN1
    SLICE_X160Y116.CE    net (fanout=19)       0.692   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN
    SLICE_X160Y116.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_68
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.791ns logic, 2.989ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.094 - 0.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y110.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X154Y121.A2    net (fanout=80)       1.241   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X154Y121.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X157Y111.A1    net (fanout=75)       1.056   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X157Y111.A     Tilo                  0.068   ftop/pciw_i2pS<63>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN1
    SLICE_X160Y116.CE    net (fanout=19)       0.692   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN
    SLICE_X160Y116.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.791ns logic, 2.989ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.169 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X159Y109.D4    net (fanout=75)       0.235   ftop/pciw_i2pS<135>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN331
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.041ns logic, 0.235ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_11 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.170 - 1.090)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_11 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y106.DQ    Tcko                  0.115   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_11
    SLICE_X155Y110.D3    net (fanout=1)        0.219   ftop/pciw_i2pS<11>
    SLICE_X155Y110.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<11>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN310
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.058ns logic, 0.219ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_122 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.172 - 1.096)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_122 to ftop/pciw_fI2P/Mram_arr10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y123.CQ    Tcko                  0.098   ftop/pciw_i2pS<123>
                                                       ftop/pciw_i2pS_122
    SLICE_X152Y123.A3    net (fanout=1)        0.122   ftop/pciw_i2pS<122>
    SLICE_X152Y123.A     Tilo                  0.034   ftop/pciw_fI2P_D_OUT<59>
                                                       ftop/mux5311
    SLICE_X152Y122.CI    net (fanout=2)        0.104   ftop/pciw_fI2P_D_IN<58>
    SLICE_X152Y122.CLK   Tdh         (-Th)     0.085   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.047ns logic, 0.226ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.169 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X160Y108.D4    net (fanout=75)       0.237   ftop/pciw_i2pS<135>
    SLICE_X160Y108.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<43>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN381
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.041ns logic, 0.237ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_9 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.170 - 1.090)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_9 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y106.BQ    Tcko                  0.115   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_9
    SLICE_X155Y110.B3    net (fanout=1)        0.220   ftop/pciw_i2pS<9>
    SLICE_X155Y110.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<11>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN811
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.058ns logic, 0.220ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.169 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X160Y108.C6    net (fanout=75)       0.236   ftop/pciw_i2pS<135>
    SLICE_X160Y108.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<43>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN371
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_42
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.042ns logic, 0.236ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.168 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X157Y108.A6    net (fanout=76)       0.239   ftop/pciw_i2pS<134>
    SLICE_X157Y108.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN211
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.043ns logic, 0.239ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.168 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X157Y108.D6    net (fanout=76)       0.242   ftop/pciw_i2pS<134>
    SLICE_X157Y108.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN251
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.041ns logic, 0.242ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.169 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X159Y109.A4    net (fanout=75)       0.241   ftop/pciw_i2pS<135>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN301
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.043ns logic, 0.241ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_5 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.169 - 1.088)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_5 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y106.BQ    Tcko                  0.098   ftop/pciw_i2pS<7>
                                                       ftop/pciw_i2pS_5
    SLICE_X155Y109.B4    net (fanout=1)        0.247   ftop/pciw_i2pS<5>
    SLICE_X155Y109.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.041ns logic, 0.247ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_29 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.168 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_29 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y100.BQ    Tcko                  0.098   ftop/pciw_i2pS<31>
                                                       ftop/pciw_i2pS_29
    SLICE_X157Y108.B4    net (fanout=1)        0.251   ftop/pciw_i2pS<29>
    SLICE_X157Y108.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN221
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.041ns logic, 0.251ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_31 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.168 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_31 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y100.DQ    Tcko                  0.098   ftop/pciw_i2pS<31>
                                                       ftop/pciw_i2pS_31
    SLICE_X157Y108.D4    net (fanout=1)        0.251   ftop/pciw_i2pS<31>
    SLICE_X157Y108.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN251
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.041ns logic, 0.251ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.169 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X160Y108.A4    net (fanout=75)       0.245   ftop/pciw_i2pS<135>
    SLICE_X160Y108.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<43>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN351
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.043ns logic, 0.245ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_11 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.762 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_11 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y114.DQ    Tcko                  0.098   ftop/pciw_fI2P_D_OUT<11>
                                                       ftop/pciw_fI2P/D_OUT_11
    SLICE_X157Y115.D4    net (fanout=1)        0.135   ftop/pciw_fI2P_D_OUT<11>
    SLICE_X157Y115.D     Tilo                  0.034   ftop/pciw_i2pS<99>
                                                       ftop/Mmux_pciw_pci0_pcie_ep_trn_td31
    PCIE_X0Y1.TRNTD11    net (fanout=1)        0.340   ftop/pciw_pci0_pcie_ep_trn_td<11>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.495   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (-0.363ns logic, 0.475ns route)
                                                       (-324.1% logic, 424.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_38 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.169 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_38 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y110.CMUX  Tshcko                0.128   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_38
    SLICE_X159Y109.C2    net (fanout=1)        0.212   ftop/pciw_i2pS<38>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN321
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.072ns logic, 0.212ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_36 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.169 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_36 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y110.AMUX  Tshcko                0.130   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_36
    SLICE_X159Y109.A1    net (fanout=1)        0.211   ftop/pciw_i2pS<36>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN301
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.075ns logic, 0.211ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_39 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.169 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_39 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y110.DMUX  Tshcko                0.129   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_39
    SLICE_X159Y109.D2    net (fanout=1)        0.216   ftop/pciw_i2pS<39>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN331
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.072ns logic, 0.216ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.169 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y103.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X159Y109.A5    net (fanout=76)       0.251   ftop/pciw_i2pS<134>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN301
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.043ns logic, 0.251ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_37 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.169 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_37 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y110.BMUX  Tshcko                0.129   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_37
    SLICE_X159Y109.B2    net (fanout=1)        0.219   ftop/pciw_i2pS<37>
    SLICE_X159Y109.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN311
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.072ns logic, 0.219ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q_1 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.533 - 0.441)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q_1 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X148Y138.BQ        Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q_1
    SLICE_X149Y137.B2        net (fanout=1)        0.208   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_status_q<1>
    SLICE_X149Y137.B         Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0STATUS<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS21
    PCIE_X0Y1.PIPERX0STATUS1 net (fanout=1)        0.254   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0STATUS<1>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT0(-Th)     0.490   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.121ns (-0.341ns logic, 0.462ns route)
                                                           (-281.8% logic, 381.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X6Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2561 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.303ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.275ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.901 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B1     net (fanout=14)       2.143   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X100Y19.B1     net (fanout=2)        0.750   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X100Y19.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X100Y9.CE      net (fanout=1)        0.552   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X100Y9.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (0.825ns logic, 4.450ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.895 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B1     net (fanout=14)       2.143   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (0.825ns logic, 4.082ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.895 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B1     net (fanout=14)       2.143   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (0.825ns logic, 4.082ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.895 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B1     net (fanout=14)       2.143   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (0.825ns logic, 4.082ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.895 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B1     net (fanout=14)       2.143   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (0.825ns logic, 4.082ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.682 - 0.710)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y28.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B4     net (fanout=3)        1.386   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X100Y19.B1     net (fanout=2)        0.750   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X100Y19.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X100Y9.CE      net (fanout=1)        0.552   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X100Y9.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (0.869ns logic, 3.693ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.682 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y10.B2     net (fanout=19)       1.210   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X100Y19.B1     net (fanout=2)        0.750   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X100Y19.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X100Y9.CE      net (fanout=1)        0.552   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X100Y9.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (0.825ns logic, 3.517ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.676 - 0.710)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y28.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B4     net (fanout=3)        1.386   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.869ns logic, 3.325ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.676 - 0.710)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y28.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B4     net (fanout=3)        1.386   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.869ns logic, 3.325ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.676 - 0.710)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y28.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B4     net (fanout=3)        1.386   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.869ns logic, 3.325ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.676 - 0.710)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y28.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B4     net (fanout=3)        1.386   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.869ns logic, 3.325ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y10.B2     net (fanout=19)       1.210   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.825ns logic, 3.149ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y10.B2     net (fanout=19)       1.210   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.825ns logic, 3.149ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y10.B2     net (fanout=19)       1.210   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.825ns logic, 3.149ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y10.B2     net (fanout=19)       1.210   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X101Y22.A4     net (fanout=10)       1.005   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A5     net (fanout=2)        0.447   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.825ns logic, 3.149ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.639 - 0.739)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y18.BMUX   Tshcko                0.468   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X105Y9.B2      net (fanout=2)        1.044   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X105Y9.CMUX    Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X98Y10.A3      net (fanout=1)        0.806   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X98Y10.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X92Y10.BI      net (fanout=1)        0.380   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X92Y10.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (1.571ns logic, 2.230ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (0.639 - 0.767)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y8.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X105Y8.A2      net (fanout=2)        0.962   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X105Y8.COUT    Topcya                0.409   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X105Y9.CIN     net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X105Y9.CMUX    Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X98Y10.A3      net (fanout=1)        0.806   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X98Y10.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X92Y10.BI      net (fanout=1)        0.380   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X92Y10.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.592ns logic, 2.148ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y9.D4      net (fanout=19)       0.897   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y9.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X100Y9.C6      net (fanout=2)        0.123   ftop/gbe0/gmac/N10
    SLICE_X100Y9.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y19.A3     net (fanout=44)       0.810   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y19.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X101Y19.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.893ns logic, 2.906ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y9.D4      net (fanout=19)       0.897   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y9.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X100Y9.C6      net (fanout=2)        0.123   ftop/gbe0/gmac/N10
    SLICE_X100Y9.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y19.A3     net (fanout=44)       0.810   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y19.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X101Y19.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.893ns logic, 2.906ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.676 - 0.725)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y2.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y9.D4      net (fanout=19)       0.897   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y9.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X100Y9.C6      net (fanout=2)        0.123   ftop/gbe0/gmac/N10
    SLICE_X100Y9.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y19.A3     net (fanout=44)       0.810   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y19.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X101Y19.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X101Y19.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X100Y15.CE     net (fanout=1)        0.487   ftop/gbe0/gmac/_n0454_inv
    SLICE_X100Y15.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.893ns logic, 2.906ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y6.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X94Y6.CX       net (fanout=6)        0.063   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X94Y6.CLK      Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.004ns logic, 0.063ns route)
                                                       (-6.8% logic, 106.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y5.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X94Y5.AX       net (fanout=4)        0.065   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X94Y5.CLK      Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.004ns logic, 0.065ns route)
                                                       (-6.6% logic, 106.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y6.BQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X94Y6.BX       net (fanout=7)        0.069   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X94Y6.CLK      Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (-0.004ns logic, 0.069ns route)
                                                       (-6.2% logic, 106.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y6.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X94Y6.AX       net (fanout=6)        0.074   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X94Y6.CLK      Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.070ns (-0.004ns logic, 0.074ns route)
                                                       (-5.7% logic, 105.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y8.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X93Y8.A5       net (fanout=1)        0.062   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X93Y8.CLK      Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>_rt
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (0.016ns logic, 0.062ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.317 - 0.276)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y7.BQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X95Y6.BX       net (fanout=1)        0.099   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X95Y6.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.317 - 0.276)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y7.DQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X95Y6.DX       net (fanout=1)        0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X95Y6.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.317 - 0.276)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y7.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X95Y6.AX       net (fanout=1)        0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X95Y6.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.317 - 0.276)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y7.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X95Y6.CX       net (fanout=1)        0.101   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X95Y6.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.347 - 0.313)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y9.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X104Y8.AX      net (fanout=2)        0.100   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X104Y8.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.347 - 0.313)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y9.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X104Y8.CX      net (fanout=2)        0.103   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X104Y8.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.026ns logic, 0.103ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.347 - 0.313)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y9.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X104Y8.BX      net (fanout=2)        0.103   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X104Y8.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.026ns logic, 0.103ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.347 - 0.313)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y9.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X104Y8.DX      net (fanout=2)        0.105   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X104Y8.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.026ns logic, 0.105ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.314 - 0.280)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y5.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X93Y5.C6       net (fanout=5)        0.094   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X93Y5.CLK      Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
                                                       ftop/gbe0/gmac/rxRS_ovfBit_sD_IN1
                                                       ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.042ns logic, 0.094ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X100Y15.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X100Y15.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Result<2>1
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y9.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X104Y8.B5      net (fanout=2)        0.118   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X104Y8.CLK     Tah         (-Th)     0.099   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<9>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.016ns logic, 0.118ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.AQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X100Y15.A5     net (fanout=5)        0.087   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X100Y15.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<0>11_INV_0
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.AQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X100Y15.D5     net (fanout=5)        0.091   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X100Y15.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Result<3>1
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y6.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X94Y6.C5       net (fanout=6)        0.087   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X94Y6.CLK      Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.042ns logic, 0.087ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.347 - 0.314)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_27 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y7.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    SLICE_X104Y7.C5      net (fanout=15)       0.141   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
    SLICE_X104Y7.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.022ns logic, 0.141ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X92Y10.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X92Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X92Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X92Y11.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7035 paths analyzed, 691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.265ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.610 - 1.707)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y18.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X105Y28.B1     net (fanout=4)        0.930   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X105Y28.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y71.SR      net (fanout=11)       3.061   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y71.CLK     Tosrck                0.693   gmii_txd_7_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.142ns logic, 3.991ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.928 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.927ns logic, 4.077ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.928 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.927ns logic, 4.077ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.928 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.927ns logic, 4.077ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.933 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X127Y13.CE     net (fanout=13)       0.790   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X127Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.927ns logic, 4.073ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.933 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X127Y13.CE     net (fanout=13)       0.790   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X127Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.927ns logic, 4.073ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.610 - 1.707)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y18.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X105Y28.B1     net (fanout=4)        0.930   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X105Y28.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y70.SR      net (fanout=11)       2.943   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y70.CLK     Tosrck                0.693   gmii_txd_6_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.142ns logic, 3.873ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.928 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=13)       0.682   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.927ns logic, 3.965ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.928 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=13)       0.682   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.927ns logic, 3.965ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.928 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=13)       0.682   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.927ns logic, 3.965ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.934 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X127Y11.CE     net (fanout=13)       0.662   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X127Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.927ns logic, 3.945ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.934 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X127Y11.CE     net (fanout=13)       0.662   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X127Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.927ns logic, 3.945ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.934 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X127Y11.CE     net (fanout=13)       0.662   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X127Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.927ns logic, 3.945ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.610 - 1.707)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y18.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X105Y28.B1     net (fanout=4)        0.930   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X105Y28.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y69.SR      net (fanout=11)       2.822   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y69.CLK     Tosrck                0.693   gmii_txd_5_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_5
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.142ns logic, 3.752ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.935 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X124Y14.CE     net (fanout=13)       0.696   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X124Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.893ns logic, 3.979ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.935 - 1.054)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y20.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X111Y13.A3     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X124Y14.CE     net (fanout=13)       0.696   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X124Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.893ns logic, 3.979ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.928 - 1.037)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y11.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X111Y13.A1     net (fanout=40)       0.786   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (0.971ns logic, 3.907ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.928 - 1.037)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y11.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X111Y13.A1     net (fanout=40)       0.786   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (0.971ns logic, 3.907ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.928 - 1.037)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y11.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X111Y13.A1     net (fanout=40)       0.786   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X111Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X112Y21.D5     net (fanout=21)       0.704   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (0.971ns logic, 3.907ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.928 - 1.017)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y11.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X116Y12.D3     net (fanout=3)        0.592   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X116Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_220_o_equal_4_o<4>1
    SLICE_X112Y21.D4     net (fanout=7)        0.960   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_220_o_equal_4_o
    SLICE_X112Y21.D      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X119Y10.C2     net (fanout=11)       1.285   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X119Y10.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X119Y10.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X119Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X129Y12.CE     net (fanout=13)       0.794   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X129Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.927ns logic, 3.969ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_1 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y11.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_1
    SLICE_X118Y11.A6     net (fanout=5)        0.059   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
    SLICE_X118Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y13.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X105Y13.B6     net (fanout=4)        0.046   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X105Y13.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.058ns logic, 0.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.060 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y13.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X104Y12.DX     net (fanout=2)        0.103   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X104Y12.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.459 - 0.422)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_31 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    SLICE_X126Y12.D6     net (fanout=16)       0.117   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
    SLICE_X126Y12.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.021ns logic, 0.117ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y13.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X103Y12.BX     net (fanout=1)        0.099   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X103Y12.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.039ns logic, 0.099ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y13.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X103Y12.AX     net (fanout=1)        0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X103Y12.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.039ns logic, 0.100ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y40.AQ      Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X86Y40.DX      net (fanout=1)        0.093   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X86Y40.CLK     Tckdi       (-Th)     0.076   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y13.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X103Y12.DX     net (fanout=1)        0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X103Y12.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.039ns logic, 0.100ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y13.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X103Y12.CX     net (fanout=1)        0.101   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X103Y12.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.039ns logic, 0.101ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.460 - 0.420)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_25 to ftop/gbe0/gmac/txRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y12.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    SLICE_X124Y12.D6     net (fanout=15)       0.125   ftop/gbe0/gmac/txRS_crc/rRemainder<25>
    SLICE_X124Y12.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.021ns logic, 0.125ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y11.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X117Y11.C5     net (fanout=3)        0.066   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X117Y11.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.052 - 0.041)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y19.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X104Y18.AX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X104Y18.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X118Y11.A5     net (fanout=10)       0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X118Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y13.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X104Y13.C5     net (fanout=5)        0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X104Y13.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y11.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X119Y11.A5     net (fanout=6)        0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X119Y11.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.043ns logic, 0.076ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.060 - 0.050)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y11.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X117Y12.A6     net (fanout=3)        0.089   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X117Y12.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.043ns logic, 0.089ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_emitFCS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y11.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X114Y11.C5     net (fanout=32)       0.083   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X114Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN31
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.039ns logic, 0.083ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y12.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X129Y12.B5     net (fanout=15)       0.082   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X129Y12.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y11.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X119Y11.D5     net (fanout=6)        0.082   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X119Y11.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y13.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X104Y13.A5     net (fanout=6)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X104Y13.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4050_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X86Y40.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X87Y40.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y13.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y13.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X100Y13.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X100Y13.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X102Y11.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X102Y11.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75741 paths analyzed, 22661 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.511ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 6)
  Clock Path Skew:      -0.108ns (0.974 - 1.082)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D6    net (fanout=4)        1.435   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X137Y193.C6    net (fanout=21)       0.135   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X137Y193.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6911_o111
    SLICE_X136Y192.C5    net (fanout=5)        0.309   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6911_o11
    SLICE_X136Y192.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B4    net (fanout=18)       0.558   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (0.779ns logic, 4.566ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 6)
  Clock Path Skew:      -0.108ns (0.974 - 1.082)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D6    net (fanout=4)        1.435   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X136Y194.B6    net (fanout=21)       0.268   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X136Y194.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/periodic_rd_ack_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6934_o111
    SLICE_X134Y194.A6    net (fanout=5)        0.269   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6934_o11
    SLICE_X134Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B5    net (fanout=19)       0.438   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (0.779ns logic, 4.539ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 6)
  Clock Path Skew:      -0.108ns (0.974 - 1.082)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D6    net (fanout=4)        1.435   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X136Y194.A6    net (fanout=21)       0.262   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X136Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/periodic_rd_ack_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6957_o111
    SLICE_X134Y194.C6    net (fanout=5)        0.388   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6957_o11
    SLICE_X134Y194.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B6    net (fanout=19)       0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (0.779ns logic, 4.479ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.216ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.974 - 1.082)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D6    net (fanout=4)        1.435   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X136Y192.A4    net (fanout=21)       0.433   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X136Y192.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B3    net (fanout=21)       0.508   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<0>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (0.711ns logic, 4.505ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y187.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D5    net (fanout=1)        1.208   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X137Y193.C6    net (fanout=21)       0.135   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X137Y193.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6911_o111
    SLICE_X136Y192.C5    net (fanout=5)        0.309   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6911_o11
    SLICE_X136Y192.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B4    net (fanout=18)       0.558   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (0.779ns logic, 4.339ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.218ns (1.487 - 1.705)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y201.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/pass_open_bank_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl
    SLICE_X149Y198.C4    net (fanout=10)       0.532   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/pass_open_bank_r
    SLICE_X149Y198.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X134Y194.A4    net (fanout=29)       1.028   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X134Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B5    net (fanout=19)       0.438   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (0.755ns logic, 4.127ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y187.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D5    net (fanout=1)        1.208   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X136Y194.B6    net (fanout=21)       0.268   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X136Y194.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/periodic_rd_ack_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6934_o111
    SLICE_X134Y194.A6    net (fanout=5)        0.269   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6934_o11
    SLICE_X134Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B5    net (fanout=19)       0.438   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.779ns logic, 4.312ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.220ns (1.487 - 1.707)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y200.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/col_addr<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl
    SLICE_X149Y199.A2    net (fanout=10)       0.619   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/pass_open_bank_r
    SLICE_X149Y199.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/wait_for_maint_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/bm_end_lcl1
    SLICE_X136Y192.C6    net (fanout=31)       0.854   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<1>
    SLICE_X136Y192.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B4    net (fanout=18)       0.558   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (0.711ns logic, 4.160ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.974 - 1.038)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y195.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1
    SLICE_X149Y199.A4    net (fanout=44)       0.759   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<1>
    SLICE_X149Y199.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/wait_for_maint_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/bm_end_lcl1
    SLICE_X136Y192.C6    net (fanout=31)       0.854   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<1>
    SLICE_X136Y192.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B4    net (fanout=18)       0.558   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.711ns logic, 4.300ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.974 - 1.041)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y194.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2
    SLICE_X149Y198.C3    net (fanout=45)       0.690   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<2>
    SLICE_X149Y198.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X134Y194.A4    net (fanout=29)       1.028   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X134Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B5    net (fanout=19)       0.438   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (0.711ns logic, 4.285ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.031ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y187.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D5    net (fanout=1)        1.208   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X136Y194.A6    net (fanout=21)       0.262   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X136Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/periodic_rd_ack_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6957_o111
    SLICE_X134Y194.C6    net (fanout=5)        0.388   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6957_o11
    SLICE_X134Y194.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B6    net (fanout=19)       0.265   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (0.779ns logic, 4.252ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.974 - 1.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y197.AQ    Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_wr_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X149Y198.C1    net (fanout=7)        0.594   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_wr_r<2>
    SLICE_X149Y198.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X134Y194.A4    net (fanout=29)       1.028   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X134Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B5    net (fanout=19)       0.438   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (0.755ns logic, 4.189ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y187.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D5    net (fanout=1)        1.208   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X137Y193.D     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X136Y192.A4    net (fanout=21)       0.433   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X136Y192.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X135Y192.B3    net (fanout=21)       0.508   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<0>
    SLICE_X135Y192.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X111Y181.A6    net (fanout=4)        1.328   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X111Y181.A     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X111Y181.B6    net (fanout=2)        0.234   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X111Y181.B     Tilo                  0.068   ftop/dram0/memc_memc_app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X115Y187.AX    net (fanout=1)        0.567   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X115Y187.CLK   Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (0.711ns logic, 4.278ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMD_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMC_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMB_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMA_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/lrespF/sNotFullReg (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem2_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.529 - 1.522)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/lrespF/sNotFullReg to ftop/dram0/lrespF/Mram_fifoMem2_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y136.AQ     Tcko                  0.381   ftop/dram0/lrespF_sFULL_N
                                                       ftop/dram0/lrespF/sNotFullReg
    SLICE_X55Y146.C5     net (fanout=1)        1.246   ftop/dram0/lrespF_sFULL_N
    SLICE_X55Y146.C      Tilo                  0.068   ftop/dram0/memc_respF/sfull
                                                       ftop/dram0/lrespF_sENQ1
    SLICE_X64Y106.CE     net (fanout=34)       2.838   ftop/dram0/lrespF_sENQ
    SLICE_X64Y106.CLK    Tceck                 0.408   ftop/dram0/lrespF/_n0091<11>
                                                       ftop/dram0/lrespF/Mram_fifoMem2_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.857ns logic, 4.084ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y157.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244
    SLICE_X42Y157.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<244>
    SLICE_X42Y157.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y169.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30
    SLICE_X60Y169.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<30>
    SLICE_X60Y169.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y210.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<36>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_1
    SLICE_X28Y210.A6     net (fanout=1)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<34>
    SLICE_X28Y210.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_256_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X84Y171.D2     net (fanout=1)        0.285   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.181ns logic, 0.285ns route)
                                                       (-174.0% logic, 274.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X84Y171.D2     net (fanout=1)        0.285   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.181ns logic, 0.285ns route)
                                                       (-174.0% logic, 274.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X84Y171.D2     net (fanout=1)        0.285   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.181ns logic, 0.285ns route)
                                                       (-174.0% logic, 274.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X84Y171.D2     net (fanout=1)        0.285   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.181ns logic, 0.285ns route)
                                                       (-174.0% logic, 274.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X84Y171.D2     net (fanout=1)        0.285   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.181ns logic, 0.285ns route)
                                                       (-174.0% logic, 274.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X84Y171.D2     net (fanout=1)        0.285   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.181ns logic, 0.285ns route)
                                                       (-174.0% logic, 274.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y206.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_15
    SLICE_X16Y206.B6     net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_15
    SLICE_X16Y206.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[5][1]_pat_rise1[1][1]_equal_564_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (0.021ns logic, 0.059ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X84Y171.D3     net (fanout=1)        0.232   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.116ns logic, 0.232ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X84Y171.D3     net (fanout=1)        0.232   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.116ns logic, 0.232ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X84Y171.D3     net (fanout=1)        0.232   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.116ns logic, 0.232ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X84Y171.D3     net (fanout=1)        0.232   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.116ns logic, 0.232ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X84Y171.D3     net (fanout=1)        0.232   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.116ns logic, 0.232ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.516 - 0.476)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X84Y171.D3     net (fanout=1)        0.232   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X84Y171.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.116ns logic, 0.232ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_20 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.512 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_20 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y165.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_20
    SLICE_X56Y164.CI     net (fanout=1)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<20>
    SLICE_X56Y164.CLK    Tdh         (-Th)     0.085   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[46].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.013ns logic, 0.100ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.512 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_2
    SLICE_X56Y166.CI     net (fanout=1)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<2>
    SLICE_X56Y166.CLK    Tdh         (-Th)     0.085   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y195.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1
    SLICE_X161Y195.A6    net (fanout=5)        0.048   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<1>
    SLICE_X161Y195.CLK   Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/wtr_inhbt_config_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_inhbt_config_ns1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.043ns logic, 0.048ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_19 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_19 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y177.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_19
    SLICE_X71Y177.A6     net (fanout=3)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<19>
    SLICE_X71Y177.CLK    Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_level_dqs_stg_r[18]_PWR_146_o_mux_89_OUT11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (0.043ns logic, 0.045ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMA/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMA/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMB/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMB/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMC/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMC/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMD/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMD/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<235>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[39].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X36Y171.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA/CLK
  Location pin: SLICE_X38Y151.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA/CLK
  Location pin: SLICE_X38Y151.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X38Y151.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>/CLK
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X38Y151.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.092ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.338ns (Levels of Logic = 1)
  Clock Path Delay:     1.271ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X96Y41.DX      net (fanout=1)        0.974   gmii_rxd_7_IBUF
    SLICE_X96Y41.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.364ns logic, 0.974ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.356   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.774ns logic, 0.497ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.911ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Clock Path Delay:     2.517ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X96Y41.DX      net (fanout=1)        1.452   gmii_rxd_7_IBUF
    SLICE_X96Y41.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.501ns logic, 1.452ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.906   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.227ns logic, 1.290ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.061ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.561ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.185ns (Levels of Logic = 1)
  Clock Path Delay:     1.271ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X96Y41.CX      net (fanout=1)        0.816   gmii_rxd_6_IBUF
    SLICE_X96Y41.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.369ns logic, 0.816ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.356   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.774ns logic, 0.497ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.688ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Clock Path Delay:     2.517ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X96Y41.CX      net (fanout=1)        1.226   gmii_rxd_6_IBUF
    SLICE_X96Y41.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.504ns logic, 1.226ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.906   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.227ns logic, 1.290ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.078ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Clock Path Delay:     1.271ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X96Y41.BX      net (fanout=1)        0.783   gmii_rxd_5_IBUF
    SLICE_X96Y41.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.385ns logic, 0.783ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.356   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.774ns logic, 0.497ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Clock Path Delay:     2.517ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X96Y41.BX      net (fanout=1)        1.178   gmii_rxd_5_IBUF
    SLICE_X96Y41.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.518ns logic, 1.178ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.906   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.227ns logic, 1.290ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.123ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Clock Path Delay:     1.271ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X96Y41.AX      net (fanout=1)        0.695   gmii_rxd_4_IBUF
    SLICE_X96Y41.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.428ns logic, 0.695ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.356   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.774ns logic, 0.497ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.570ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Clock Path Delay:     2.517ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X96Y41.AX      net (fanout=1)        1.057   gmii_rxd_4_IBUF
    SLICE_X96Y41.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.555ns logic, 1.057ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y41.CLK     net (fanout=44)       0.906   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.227ns logic, 1.290ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.069ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.222ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X96Y32.DX      net (fanout=1)        0.792   gmii_rxd_3_IBUF
    SLICE_X96Y32.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.430ns logic, 0.792ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.690ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Clock Path Delay:     2.568ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X96Y32.DX      net (fanout=1)        1.226   gmii_rxd_3_IBUF
    SLICE_X96Y32.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.557ns logic, 1.226ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.957   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.227ns logic, 1.341ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.036ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.255ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X96Y32.CX      net (fanout=1)        0.885   gmii_rxd_2_IBUF
    SLICE_X96Y32.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.370ns logic, 0.885ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.746ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.839ns (Levels of Logic = 1)
  Clock Path Delay:     2.568ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X96Y32.CX      net (fanout=1)        1.334   gmii_rxd_2_IBUF
    SLICE_X96Y32.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.505ns logic, 1.334ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.957   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.227ns logic, 1.341ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.144ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X96Y32.BX      net (fanout=1)        0.771   gmii_rxd_1_IBUF
    SLICE_X96Y32.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.376ns logic, 0.771ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.634ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Clock Path Delay:     2.568ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X96Y32.BX      net (fanout=1)        1.217   gmii_rxd_1_IBUF
    SLICE_X96Y32.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.510ns logic, 1.217ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.957   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.227ns logic, 1.341ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.089ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X96Y32.AX      net (fanout=1)        0.772   gmii_rxd_0_IBUF
    SLICE_X96Y32.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.430ns logic, 0.772ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.646ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Clock Path Delay:     2.568ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X96Y32.AX      net (fanout=1)        1.182   gmii_rxd_0_IBUF
    SLICE_X96Y32.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.557ns logic, 1.182ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y32.CLK     net (fanout=44)       0.957   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.227ns logic, 1.341ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.076ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Clock Path Delay:     1.313ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X96Y28.DX      net (fanout=1)        0.792   gmii_rx_dv_IBUF
    SLICE_X96Y28.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.420ns logic, 0.792ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y28.CLK     net (fanout=44)       0.398   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.774ns logic, 0.539ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.686ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Clock Path Delay:     2.563ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X96Y28.DX      net (fanout=1)        1.226   gmii_rx_dv_IBUF
    SLICE_X96Y28.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.548ns logic, 1.226ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y28.CLK     net (fanout=44)       0.952   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.227ns logic, 1.336ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.479ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.979ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.AX      net (fanout=1)        0.364   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.397ns logic, 0.364ns route)
                                                       (52.2% logic, 47.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=44)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.076ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.106ns (Levels of Logic = 1)
  Clock Path Delay:     2.505ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.AX      net (fanout=1)        0.556   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.550ns logic, 0.556ns route)
                                                       (49.7% logic, 50.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=44)       0.894   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.227ns logic, 1.278ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      5.511ns|            0|            1|        91995|        75741|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.511ns|          N/A|            1|            0|        75741|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.768ns|            0|          598|            0|     15011843|
| TS_CLK_125                    |      8.000ns|      9.535ns|          N/A|          598|            0|     14992546|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.076(R)|      FAST  |    0.814(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.479(R)|      FAST  |    1.424(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.089(R)|      FAST  |    0.854(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.144(R)|      FAST  |    0.866(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.036(R)|      FAST  |    0.754(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.069(R)|      FAST  |    0.810(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.123(R)|      FAST  |    0.930(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.078(R)|      FAST  |    0.846(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.061(R)|      FAST  |    0.812(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |    0.092(R)|      FAST  |    0.589(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.303|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.511|         |         |         |
sys0_clkp      |    5.511|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.511|         |         |         |
sys0_clkp      |    5.511|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.265|         |         |         |
sys1_clkp      |    5.265|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.265|         |         |         |
sys1_clkp      |    5.265|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.681; Ideal Clock Offset To Actual Clock 0.752; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |    0.092(R)|      FAST  |    0.589(R)|      SLOW  |    0.408|    1.911|       -0.752|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.092|         -  |       0.589|         -  |    0.408|    1.911|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.751; Ideal Clock Offset To Actual Clock 0.563; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.061(R)|      FAST  |    0.812(R)|      SLOW  |    0.561|    1.688|       -0.563|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.061|         -  |       0.812|         -  |    0.561|    1.688|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.768; Ideal Clock Offset To Actual Clock 0.538; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.078(R)|      FAST  |    0.846(R)|      SLOW  |    0.578|    1.654|       -0.538|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.078|         -  |       0.846|         -  |    0.578|    1.654|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.807; Ideal Clock Offset To Actual Clock 0.474; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.123(R)|      FAST  |    0.930(R)|      SLOW  |    0.623|    1.570|       -0.474|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.123|         -  |       0.930|         -  |    0.623|    1.570|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.741; Ideal Clock Offset To Actual Clock 0.561; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.069(R)|      FAST  |    0.810(R)|      SLOW  |    0.569|    1.690|       -0.561|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.069|         -  |       0.810|         -  |    0.569|    1.690|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.718; Ideal Clock Offset To Actual Clock 0.605; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.036(R)|      FAST  |    0.754(R)|      SLOW  |    0.536|    1.746|       -0.605|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.036|         -  |       0.754|         -  |    0.536|    1.746|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.722; Ideal Clock Offset To Actual Clock 0.495; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.144(R)|      FAST  |    0.866(R)|      SLOW  |    0.644|    1.634|       -0.495|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.144|         -  |       0.866|         -  |    0.644|    1.634|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.765; Ideal Clock Offset To Actual Clock 0.529; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.089(R)|      FAST  |    0.854(R)|      SLOW  |    0.589|    1.646|       -0.529|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.089|         -  |       0.854|         -  |    0.589|    1.646|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.738; Ideal Clock Offset To Actual Clock 0.555; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.076(R)|      FAST  |    0.814(R)|      SLOW  |    0.576|    1.686|       -0.555|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.076|         -  |       0.814|         -  |    0.576|    1.686|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.945; Ideal Clock Offset To Actual Clock 0.049; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.479(R)|      FAST  |    1.424(R)|      SLOW  |    0.979|    1.076|       -0.049|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.479|         -  |       1.424|         -  |    0.979|    1.076|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 599  Score: 359130  (Setup/Max: 359076, Hold: 54)

Constraints cover 15189185 paths, 0 nets, and 215154 connections

Design statistics:
   Minimum period:   9.535ns{1}   (Maximum frequency: 104.877MHz)
   Minimum input required time before clock:   0.092ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 26 15:15:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1658 MB



