{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731066786526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731066786526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 19:53:06 2024 " "Processing started: Fri Nov 08 19:53:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731066786526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731066786526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta THR2023063114 -c THR2023063114 " "Command: quartus_sta THR2023063114 -c THR2023063114" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731066786526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731066786606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731066787314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731066787365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731066787365 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "THR2023063114.sdc " "Synopsys Design Constraints File file not found: 'THR2023063114.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731066788598 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731066788598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADDER:inst1\|74112:inst1\|8 ADDER:inst1\|74112:inst1\|8 " "create_clock -period 1.000 -name ADDER:inst1\|74112:inst1\|8 ADDER:inst1\|74112:inst1\|8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADDER:inst1\|74112:inst\|8 ADDER:inst1\|74112:inst\|8 " "create_clock -period 1.000 -name ADDER:inst1\|74112:inst\|8 ADDER:inst1\|74112:inst\|8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vhdl1:inst\|clk_1Hz Vhdl1:inst\|clk_1Hz " "create_clock -period 1.000 -name Vhdl1:inst\|clk_1Hz Vhdl1:inst\|clk_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vhdl1:inst\|clk_2Hz Vhdl1:inst\|clk_2Hz " "create_clock -period 1.000 -name Vhdl1:inst\|clk_2Hz Vhdl1:inst\|clk_2Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vhdl1:inst\|clk_4Hz Vhdl1:inst\|clk_4Hz " "create_clock -period 1.000 -name Vhdl1:inst\|clk_4Hz Vhdl1:inst\|clk_4Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vhdl1:inst\|clk_8Hz Vhdl1:inst\|clk_8Hz " "create_clock -period 1.000 -name Vhdl1:inst\|clk_8Hz Vhdl1:inst\|clk_8Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788599 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1731066788601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788602 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731066788603 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1731066788611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731066788624 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731066788624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.780 " "Worst-case setup slack is -3.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.780             -83.671 CLK  " "   -3.780             -83.671 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -0.388 Vhdl1:inst\|clk_1Hz  " "   -0.388              -0.388 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.713 ADDER:inst1\|74112:inst1\|8  " "   -0.359              -0.713 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -0.357 Vhdl1:inst\|clk_4Hz  " "   -0.357              -0.357 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -0.292 Vhdl1:inst\|clk_8Hz  " "   -0.292              -0.292 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.124 Vhdl1:inst\|clk_2Hz  " "   -0.124              -0.124 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 ADDER:inst1\|74112:inst\|8  " "   -0.045              -0.045 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066788625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.495 " "Worst-case hold slack is -1.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495              -1.495 CLK  " "   -1.495              -1.495 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -0.681 Vhdl1:inst\|clk_8Hz  " "   -0.681              -0.681 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -0.680 Vhdl1:inst\|clk_1Hz  " "   -0.680              -0.680 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -0.680 Vhdl1:inst\|clk_2Hz  " "   -0.680              -0.680 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 ADDER:inst1\|74112:inst\|8  " "   -0.622              -0.622 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 Vhdl1:inst\|clk_4Hz  " "   -0.521              -0.521 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.360               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066788629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066788632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066788634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.456 " "Worst-case minimum pulse width slack is -0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456             -17.223 CLK  " "   -0.456             -17.223 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.049 ADDER:inst1\|74112:inst1\|8  " "   -0.394              -1.049 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.561 Vhdl1:inst\|clk_8Hz  " "   -0.394              -0.561 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.542 Vhdl1:inst\|clk_1Hz  " "   -0.394              -0.542 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.526 Vhdl1:inst\|clk_4Hz  " "   -0.394              -0.526 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.523 ADDER:inst1\|74112:inst\|8  " "   -0.394              -0.523 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.523 Vhdl1:inst\|clk_2Hz  " "   -0.394              -0.523 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066788635 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1731066788655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731066788702 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1731066788703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731066789769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731066789836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731066789836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.970 " "Worst-case setup slack is -3.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970             -83.377 CLK  " "   -3.970             -83.377 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -0.448 Vhdl1:inst\|clk_4Hz  " "   -0.448              -0.448 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406              -0.406 Vhdl1:inst\|clk_8Hz  " "   -0.406              -0.406 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -0.375 Vhdl1:inst\|clk_1Hz  " "   -0.375              -0.375 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.680 ADDER:inst1\|74112:inst1\|8  " "   -0.343              -0.680 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.207 Vhdl1:inst\|clk_2Hz  " "   -0.207              -0.207 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.122 ADDER:inst1\|74112:inst\|8  " "   -0.122              -0.122 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066789838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.430 " "Worst-case hold slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430              -1.430 CLK  " "   -1.430              -1.430 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -0.645 Vhdl1:inst\|clk_1Hz  " "   -0.645              -0.645 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584              -0.584 Vhdl1:inst\|clk_2Hz  " "   -0.584              -0.584 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -0.583 Vhdl1:inst\|clk_8Hz  " "   -0.583              -0.583 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529              -0.529 ADDER:inst1\|74112:inst\|8  " "   -0.529              -0.529 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -0.450 Vhdl1:inst\|clk_4Hz  " "   -0.450              -0.450 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.338               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066789841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066789843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066789846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.477 " "Worst-case minimum pulse width slack is -0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477             -18.874 CLK  " "   -0.477             -18.874 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.032 ADDER:inst1\|74112:inst1\|8  " "   -0.394              -1.032 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.578 Vhdl1:inst\|clk_8Hz  " "   -0.394              -0.578 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.522 Vhdl1:inst\|clk_4Hz  " "   -0.394              -0.522 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.517 Vhdl1:inst\|clk_2Hz  " "   -0.394              -0.517 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.515 ADDER:inst1\|74112:inst\|8  " "   -0.394              -0.515 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.514 Vhdl1:inst\|clk_1Hz  " "   -0.394              -0.514 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066789848 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1731066789869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731066790005 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1731066790005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731066790898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731066790958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731066790958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.978 " "Worst-case setup slack is -1.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -33.516 CLK  " "   -1.978             -33.516 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.219 Vhdl1:inst\|clk_4Hz  " "   -0.219              -0.219 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.140 Vhdl1:inst\|clk_8Hz  " "   -0.140              -0.140 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.121 Vhdl1:inst\|clk_1Hz  " "   -0.121              -0.121 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.065 Vhdl1:inst\|clk_2Hz  " "   -0.065              -0.065 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 ADDER:inst1\|74112:inst\|8  " "   -0.036              -0.036 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.024               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066790960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.821 " "Worst-case hold slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -0.821 CLK  " "   -0.821              -0.821 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -0.581 Vhdl1:inst\|clk_8Hz  " "   -0.581              -0.581 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -0.542 Vhdl1:inst\|clk_1Hz  " "   -0.542              -0.542 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -0.503 Vhdl1:inst\|clk_2Hz  " "   -0.503              -0.503 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -0.476 ADDER:inst1\|74112:inst\|8  " "   -0.476              -0.476 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -0.449 Vhdl1:inst\|clk_4Hz  " "   -0.449              -0.449 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.153               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066790963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066790966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066790969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.455 " "Worst-case minimum pulse width slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -3.243 CLK  " "   -0.455              -3.243 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 Vhdl1:inst\|clk_8Hz  " "    0.049               0.000 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 Vhdl1:inst\|clk_2Hz  " "    0.130               0.000 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.133               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 Vhdl1:inst\|clk_1Hz  " "    0.134               0.000 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 ADDER:inst1\|74112:inst\|8  " "    0.135               0.000 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 Vhdl1:inst\|clk_4Hz  " "    0.147               0.000 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066790971 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1731066790993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731066791329 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731066791329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.842 " "Worst-case setup slack is -1.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842             -29.362 CLK  " "   -1.842             -29.362 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.235 Vhdl1:inst\|clk_4Hz  " "   -0.235              -0.235 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.156 Vhdl1:inst\|clk_8Hz  " "   -0.156              -0.156 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 Vhdl1:inst\|clk_1Hz  " "   -0.113              -0.113 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 Vhdl1:inst\|clk_2Hz  " "   -0.087              -0.087 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.057 ADDER:inst1\|74112:inst\|8  " "   -0.057              -0.057 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.059               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066791333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.824 " "Worst-case hold slack is -0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -0.824 CLK  " "   -0.824              -0.824 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -0.541 Vhdl1:inst\|clk_8Hz  " "   -0.541              -0.541 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 Vhdl1:inst\|clk_1Hz  " "   -0.520              -0.520 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -0.465 Vhdl1:inst\|clk_2Hz  " "   -0.465              -0.465 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443              -0.443 ADDER:inst1\|74112:inst\|8  " "   -0.443              -0.443 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -0.421 Vhdl1:inst\|clk_4Hz  " "   -0.421              -0.421 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.128               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066791337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066791340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731066791342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.457 " "Worst-case minimum pulse width slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -3.266 CLK  " "   -0.457              -3.266 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 Vhdl1:inst\|clk_8Hz  " "    0.060               0.000 Vhdl1:inst\|clk_8Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 Vhdl1:inst\|clk_1Hz  " "    0.129               0.000 Vhdl1:inst\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 Vhdl1:inst\|clk_2Hz  " "    0.134               0.000 Vhdl1:inst\|clk_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 ADDER:inst1\|74112:inst1\|8  " "    0.140               0.000 ADDER:inst1\|74112:inst1\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 ADDER:inst1\|74112:inst\|8  " "    0.141               0.000 ADDER:inst1\|74112:inst\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Vhdl1:inst\|clk_4Hz  " "    0.151               0.000 Vhdl1:inst\|clk_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731066791344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731066792356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731066792356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731066792404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 19:53:12 2024 " "Processing ended: Fri Nov 08 19:53:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731066792404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731066792404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731066792404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731066792404 ""}
