{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500157690204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500157690204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 18:28:09 2017 " "Processing started: Sat Jul 15 18:28:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500157690204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157690204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab5 -c LogicalStep_Lab5_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab5 -c LogicalStep_Lab5_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157690204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500157692164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5_moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Moore_SM-MSM " "Found design unit 1: Lab5_Moore_SM-MSM" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Moore_SM " "Found entity 1: Lab5_Moore_SM" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab5_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab5_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab5_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab5_top-SimpleCircuit" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724526 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab5_top " "Found entity 1: LogicalStep_Lab5_top" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab5/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab5/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cycle_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_generator-counter " "Found design unit 1: cycle_generator-counter" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724726 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycle_generator " "Found entity 1: cycle_generator" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentlights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentlights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentLights-Behavioral " "Found design unit 1: SevenSegmentLights-Behavioral" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724806 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentLights " "Found entity 1: SevenSegmentLights" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_synchronizer-synchronizer " "Found design unit 1: basic_synchronizer-synchronizer" {  } { { "basic_synchronizer.vhd" "" { Text "N:/ECE-124/Lab5/basic_synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724886 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_synchronizer " "Found entity 1: basic_synchronizer" {  } { { "basic_synchronizer.vhd" "" { Text "N:/ECE-124/Lab5/basic_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724886 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Latch.vhd " "Can't analyze file -- file Latch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1500157724926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_latch-Latch_Design " "Found design unit 1: input_latch-Latch_Design" {  } { { "input_latch.vhd" "" { Text "N:/ECE-124/Lab5/input_latch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724996 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_latch " "Found entity 1: input_latch" {  } { { "input_latch.vhd" "" { Text "N:/ECE-124/Lab5/input_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500157724996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157724996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab5_top " "Elaborating entity \"LogicalStep_Lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500157725317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_generator cycle_generator:GEN1 " "Elaborating entity \"cycle_generator\" for hierarchy \"cycle_generator:GEN1\"" {  } { { "LogicalStep_Lab5_top.vhd" "GEN1" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157725397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modulo cycle_generator.vhd(32) " "VHDL Process Statement warning at cycle_generator.vhd(32): signal \"modulo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725397 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin_counter cycle_generator.vhd(49) " "VHDL Process Statement warning at cycle_generator.vhd(49): signal \"bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725397 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "terminal_count cycle_generator.vhd(50) " "VHDL Process Statement warning at cycle_generator.vhd(50): signal \"terminal_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725397 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe cycle_generator.vhd(76) " "VHDL Process Statement warning at cycle_generator.vhd(76): signal \"strobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725397 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST1 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST1\"" {  } { { "LogicalStep_Lab5_top.vhd" "INST1" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157725467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentLights SevenSegmentLights:INST2 " "Elaborating entity \"SevenSegmentLights\" for hierarchy \"SevenSegmentLights:INST2\"" {  } { { "LogicalStep_Lab5_top.vhd" "INST2" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reduced_mode SevenSegmentLights.vhd(40) " "VHDL Process Statement warning at SevenSegmentLights.vhd(40): signal \"reduced_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe1Hz SevenSegmentLights.vhd(42) " "VHDL Process Statement warning at SevenSegmentLights.vhd(42): signal \"strobe1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_mode SevenSegmentLights.vhd(48) " "VHDL Process Statement warning at SevenSegmentLights.vhd(48): signal \"night_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe5Hz SevenSegmentLights.vhd(58) " "VHDL Process Statement warning at SevenSegmentLights.vhd(58): signal \"strobe5Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe5Hz SevenSegmentLights.vhd(66) " "VHDL Process Statement warning at SevenSegmentLights.vhd(66): signal \"strobe5Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reduced_mode SevenSegmentLights.vhd(138) " "VHDL Process Statement warning at SevenSegmentLights.vhd(138): signal \"reduced_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe1Hz SevenSegmentLights.vhd(140) " "VHDL Process Statement warning at SevenSegmentLights.vhd(140): signal \"strobe1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_mode SevenSegmentLights.vhd(146) " "VHDL Process Statement warning at SevenSegmentLights.vhd(146): signal \"night_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe5Hz SevenSegmentLights.vhd(189) " "VHDL Process Statement warning at SevenSegmentLights.vhd(189): signal \"strobe5Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe5Hz SevenSegmentLights.vhd(197) " "VHDL Process Statement warning at SevenSegmentLights.vhd(197): signal \"strobe5Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SevenSegmentLights.vhd" "" { Text "N:/ECE-124/Lab5/SevenSegmentLights.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725487 "|LogicalStep_Lab5_top|SevenSegmentLights:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_Moore_SM Lab5_Moore_SM:INST3 " "Elaborating entity \"Lab5_Moore_SM\" for hierarchy \"Lab5_Moore_SM:INST3\"" {  } { { "LogicalStep_Lab5_top.vhd" "INST3" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputEW Lab5_Moore_SM.vhd(55) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(55): signal \"inputEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputEW Lab5_Moore_SM.vhd(62) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(62): signal \"inputEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputEW Lab5_Moore_SM.vhd(69) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(69): signal \"inputEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputEW Lab5_Moore_SM.vhd(76) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(76): signal \"inputEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputEW Lab5_Moore_SM.vhd(83) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(83): signal \"inputEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reduced_sw Lab5_Moore_SM.vhd(96) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(96): signal \"reduced_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_sw Lab5_Moore_SM.vhd(98) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(98): signal \"night_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputNS Lab5_Moore_SM.vhd(105) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(105): signal \"inputNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputNS Lab5_Moore_SM.vhd(112) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(112): signal \"inputNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputNS Lab5_Moore_SM.vhd(119) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(119): signal \"inputNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputNS Lab5_Moore_SM.vhd(126) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(126): signal \"inputNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputNS Lab5_Moore_SM.vhd(133) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(133): signal \"inputNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reduced_sw Lab5_Moore_SM.vhd(146) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(146): signal \"reduced_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_sw Lab5_Moore_SM.vhd(148) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(148): signal \"night_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reduced_sw Lab5_Moore_SM.vhd(155) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(155): signal \"reduced_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725557 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_sw Lab5_Moore_SM.vhd(157) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(157): signal \"night_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725567 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reduced_sw Lab5_Moore_SM.vhd(164) " "VHDL Process Statement warning at Lab5_Moore_SM.vhd(164): signal \"reduced_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Moore_SM.vhd" "" { Text "N:/ECE-124/Lab5/Lab5_Moore_SM.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500157725567 "|LogicalStep_Lab5_top|Lab5_Moore_SM:INST3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_synchronizer basic_synchronizer:INST4 " "Elaborating entity \"basic_synchronizer\" for hierarchy \"basic_synchronizer:INST4\"" {  } { { "LogicalStep_Lab5_top.vhd" "INST4" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157725637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_latch input_latch:INST6 " "Elaborating entity \"input_latch\" for hierarchy \"input_latch:INST6\"" {  } { { "LogicalStep_Lab5_top.vhd" "INST6" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157725697 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:INST1\|DOUT\[1\] seg7_data\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:INST1\|DOUT\[1\]\" to the output pin \"seg7_data\[1\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab5/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1500157727217 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:INST1\|DOUT\[5\] seg7_data\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:INST1\|DOUT\[5\]\" to the output pin \"seg7_data\[5\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab5/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1500157727217 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1500157727217 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cycle_generator.vhd" "" { Text "N:/ECE-124/Lab5/cycle_generator.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1500157727227 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1500157727227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500157727337 "|LogicalStep_Lab5_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500157727337 "|LogicalStep_Lab5_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500157727337 "|LogicalStep_Lab5_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500157727337 "|LogicalStep_Lab5_top|seg7_data[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500157727337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500157727517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500157731237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500157731237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/ECE-124/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500157731737 "|LogicalStep_Lab5_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500157731737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500157731737 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500157731737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500157731737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500157731737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500157731857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 18:28:51 2017 " "Processing ended: Sat Jul 15 18:28:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500157731857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500157731857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500157731857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500157731857 ""}
