// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
// Date        : Thu Dec 14 10:30:58 2017
// Host        : ACER-BLUES-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/Document/E_elements/EES-288/TCL_ZYBO_4/zrobot_v4_2015.4.sim/sim_1/synth/timing/system_wrapper_time_synth.v
// Design      : system_wrapper
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD1
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD10
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD11
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD12
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD13
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD14
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD15
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD16
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD17
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD18
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD19
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD2
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD20
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD21
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD3
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD4
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD5
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD6
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD7
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD8
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD9
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module GPIO_Core
   (ip2bus_data,
    gpio_io_o,
    gpio_io_t,
    ip2bus_rdack_i,
    ip2bus_wrack_i_D1_reg,
    rst,
    s_axi_aclk,
    bus2ip_cs,
    \bus2ip_addr_i_reg[2] ,
    \bus2ip_addr_i_reg[2]_0 ,
    bus2ip_rnw);
  output [0:0]ip2bus_data;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  output ip2bus_rdack_i;
  output ip2bus_wrack_i_D1_reg;
  input rst;
  input s_axi_aclk;
  input bus2ip_cs;
  input \bus2ip_addr_i_reg[2] ;
  input \bus2ip_addr_i_reg[2]_0 ;
  input bus2ip_rnw;

  wire GPIO_xferAck_i;
  wire \Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i[31]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg[2] ;
  wire \bus2ip_addr_i_reg[2]_0 ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire [0:0]ip2bus_data;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i_D1_reg;
  wire rst;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \/i_ 
       (.I0(bus2ip_cs),
        .I1(gpio_xferAck_Reg),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i[31]_i_1 
       (.I0(gpio_io_o),
        .I1(GPIO_xferAck_i),
        .I2(gpio_xferAck_Reg),
        .I3(bus2ip_cs),
        .I4(bus2ip_rnw),
        .O(\Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i[31]_i_1_n_0 ),
        .Q(ip2bus_data),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bus2ip_addr_i_reg[2] ),
        .Q(gpio_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bus2ip_addr_i_reg[2]_0 ),
        .Q(gpio_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module GPIO_Core__parameterized0
   (GPIO2_DBus_i,
    GPIO_DBus_i,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    gpio2_io_o,
    gpio2_io_t,
    gpio_io_o,
    gpio_io_t,
    ip2bus_rdack_i,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg,
    s_axi_aclk,
    SS,
    Q,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    p_0_in22_in,
    p_0_in24_in,
    bus2ip_rnw,
    bus2ip_cs,
    gpio_io_i,
    gpio2_io_i,
    E,
    s_axi_wdata,
    rst_reg,
    rst_reg_0,
    rst_reg_1);
  output [3:0]GPIO2_DBus_i;
  output [3:0]GPIO_DBus_i;
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output [3:0]gpio2_io_o;
  output [3:0]gpio2_io_t;
  output [3:0]gpio_io_o;
  output [3:0]gpio_io_t;
  output ip2bus_rdack_i;
  output ip2bus_wrack_i_D1_reg;
  input bus2ip_rnw_i_reg;
  input s_axi_aclk;
  input [0:0]SS;
  input [1:0]Q;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  input p_0_in22_in;
  input p_0_in24_in;
  input bus2ip_rnw;
  input bus2ip_cs;
  input [3:0]gpio_io_i;
  input [3:0]gpio2_io_i;
  input [0:0]E;
  input [3:0]s_axi_wdata;
  input [0:0]rst_reg;
  input [0:0]rst_reg_0;
  input [0:0]rst_reg_1;

  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[31]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[28]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[29]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[30]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[31]_i_2_n_0 ;
  wire [0:0]E;
  wire [3:0]GPIO2_DBus_i;
  wire [3:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire bus2ip_rnw_i_reg;
  wire [0:3]gpio2_Data_In;
  wire [3:0]gpio2_io_i;
  wire [0:3]gpio2_io_i_d2;
  wire [3:0]gpio2_io_o;
  wire [3:0]gpio2_io_t;
  wire [0:3]gpio_Data_In;
  wire [3:0]gpio_io_i;
  wire [0:3]gpio_io_i_d2;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i_D1_reg;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire [0:0]rst_reg;
  wire [0:0]rst_reg_0;
  wire [0:0]rst_reg_1;
  wire s_axi_aclk;
  wire [3:0]s_axi_wdata;

  LUT5 #(
    .INIT(32'hFE02C2C2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1 
       (.I0(gpio_io_o[3]),
        .I1(gpio_io_t[3]),
        .I2(p_0_in22_in),
        .I3(gpio_Data_In[0]),
        .I4(p_0_in24_in),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1_n_0 ),
        .Q(GPIO_DBus_i[3]),
        .R(bus2ip_rnw_i_reg));
  LUT5 #(
    .INIT(32'hFE02C2C2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1 
       (.I0(gpio_io_o[2]),
        .I1(gpio_io_t[2]),
        .I2(p_0_in22_in),
        .I3(gpio_Data_In[1]),
        .I4(p_0_in24_in),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1_n_0 ),
        .Q(GPIO_DBus_i[2]),
        .R(bus2ip_rnw_i_reg));
  LUT5 #(
    .INIT(32'hFE02C2C2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1 
       (.I0(gpio_io_o[1]),
        .I1(gpio_io_t[1]),
        .I2(p_0_in22_in),
        .I3(gpio_Data_In[2]),
        .I4(p_0_in24_in),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1_n_0 ),
        .Q(GPIO_DBus_i[1]),
        .R(bus2ip_rnw_i_reg));
  LUT5 #(
    .INIT(32'hFE02C2C2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[31]_i_1 
       (.I0(gpio_io_o[0]),
        .I1(gpio_io_t[0]),
        .I2(p_0_in22_in),
        .I3(gpio_Data_In[3]),
        .I4(p_0_in24_in),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[31]_i_1_n_0 ),
        .Q(GPIO_DBus_i[0]),
        .R(bus2ip_rnw_i_reg));
  LUT6 #(
    .INIT(64'hCE222222C2222222)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[28]_i_1 
       (.I0(gpio2_io_o[3]),
        .I1(gpio2_io_t[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I5(gpio2_Data_In[0]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[28]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[28]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[3]),
        .R(bus2ip_rnw_i_reg));
  LUT6 #(
    .INIT(64'hCE222222C2222222)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[29]_i_1 
       (.I0(gpio2_io_o[2]),
        .I1(gpio2_io_t[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I5(gpio2_Data_In[1]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[29]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[2]),
        .R(bus2ip_rnw_i_reg));
  LUT6 #(
    .INIT(64'hCE222222C2222222)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[30]_i_1 
       (.I0(gpio2_io_o[1]),
        .I1(gpio2_io_t[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I5(gpio2_Data_In[2]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[30]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[1]),
        .R(bus2ip_rnw_i_reg));
  LUT6 #(
    .INIT(64'hCE222222C2222222)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[31]_i_2 
       (.I0(gpio2_io_o[0]),
        .I1(gpio2_io_t[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I5(gpio2_Data_In[3]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[31]_i_2_n_0 ),
        .Q(GPIO2_DBus_i[0]),
        .R(bus2ip_rnw_i_reg));
  cdc_sync__parameterized0 \Dual.INPUT_DOUBLE_REGS4 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3]}));
  cdc_sync__parameterized0_8 \Dual.INPUT_DOUBLE_REGS5 
       (.gpio2_io_i(gpio2_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio2_io_i_d2[0],gpio2_io_i_d2[1],gpio2_io_i_d2[2],gpio2_io_i_d2[3]}));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[0]),
        .Q(gpio2_Data_In[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[1]),
        .Q(gpio2_Data_In[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[2]),
        .Q(gpio2_Data_In[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[3]),
        .Q(gpio2_Data_In[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(rst_reg_0),
        .D(s_axi_wdata[3]),
        .Q(gpio2_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(rst_reg_0),
        .D(s_axi_wdata[2]),
        .Q(gpio2_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(rst_reg_0),
        .D(s_axi_wdata[1]),
        .Q(gpio2_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(rst_reg_0),
        .D(s_axi_wdata[0]),
        .Q(gpio2_io_o[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(rst_reg_1),
        .D(s_axi_wdata[3]),
        .Q(gpio2_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(rst_reg_1),
        .D(s_axi_wdata[2]),
        .Q(gpio2_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(rst_reg_1),
        .D(s_axi_wdata[1]),
        .Q(gpio2_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(rst_reg_1),
        .D(s_axi_wdata[0]),
        .Q(gpio2_io_t[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(gpio_Data_In[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(gpio_Data_In[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(gpio_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(gpio_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(gpio_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(gpio_io_o[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(s_axi_wdata[3]),
        .Q(gpio_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(s_axi_wdata[2]),
        .Q(gpio_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(s_axi_wdata[1]),
        .Q(gpio_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(s_axi_wdata[0]),
        .Q(gpio_io_t[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    iGPIO_xferAck_i_1
       (.I0(bus2ip_cs),
        .I1(gpio_xferAck_Reg),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module GPIO_Core__parameterized1
   (GPIO2_DBus_i,
    GPIO_DBus_i,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    gpio2_io_o,
    gpio2_io_t,
    gpio_io_o,
    gpio_io_t,
    ip2bus_rdack_i,
    ip2bus_wrack_i_D1_reg,
    Read_Reg_Rst,
    s_axi_aclk,
    SS,
    Q,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    bus2ip_rnw,
    bus2ip_cs,
    gpio_io_i,
    gpio2_io_i,
    E,
    D,
    bus2ip_rnw_i_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    bus2ip_rnw_i_reg_0);
  output [5:0]GPIO2_DBus_i;
  output [7:0]GPIO_DBus_i;
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output [5:0]gpio2_io_o;
  output [5:0]gpio2_io_t;
  output [7:0]gpio_io_o;
  output [7:0]gpio_io_t;
  output ip2bus_rdack_i;
  output ip2bus_wrack_i_D1_reg;
  input Read_Reg_Rst;
  input s_axi_aclk;
  input [0:0]SS;
  input [0:0]Q;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  input bus2ip_rnw;
  input bus2ip_cs;
  input [7:0]gpio_io_i;
  input [5:0]gpio2_io_i;
  input [0:0]E;
  input [7:0]D;
  input [0:0]bus2ip_rnw_i_reg;
  input [0:0]\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  input [0:0]bus2ip_rnw_i_reg_0;

  wire [7:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[24]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[25]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[26]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[27]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i[28]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i[29]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i[30]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i[31]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[26]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[27]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[28]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[29]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i[30]_i_1_n_0 ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i[31]_i_2_n_0 ;
  wire [0:0]E;
  wire [5:0]GPIO2_DBus_i;
  wire [7:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [0:0]\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire [0:0]Q;
  wire Read_Reg_Rst;
  wire [0:0]SS;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]bus2ip_rnw_i_reg;
  wire [0:0]bus2ip_rnw_i_reg_0;
  wire [0:5]gpio2_Data_In;
  wire [5:0]gpio2_io_i;
  wire [0:5]gpio2_io_i_d2;
  wire [5:0]gpio2_io_o;
  wire [5:0]gpio2_io_t;
  wire [0:7]gpio_Data_In;
  wire [7:0]gpio_io_i;
  wire [0:7]gpio_io_i_d2;
  wire [7:0]gpio_io_o;
  wire [7:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i_D1_reg;
  wire s_axi_aclk;

  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[24]_i_1 
       (.I0(gpio_io_o[7]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[7]),
        .I4(gpio_Data_In[0]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[24]_i_1_n_0 ),
        .Q(GPIO_DBus_i[7]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[25]_i_1 
       (.I0(gpio_io_o[6]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[6]),
        .I4(gpio_Data_In[1]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i[25]_i_1_n_0 ),
        .Q(GPIO_DBus_i[6]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[26]_i_1 
       (.I0(gpio_io_o[5]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[5]),
        .I4(gpio_Data_In[2]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i[26]_i_1_n_0 ),
        .Q(GPIO_DBus_i[5]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[27]_i_1 
       (.I0(gpio_io_o[4]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[4]),
        .I4(gpio_Data_In[3]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[27]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[27]_i_1_n_0 ),
        .Q(GPIO_DBus_i[4]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i[28]_i_1 
       (.I0(gpio_io_o[3]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[3]),
        .I4(gpio_Data_In[4]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i[28]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i[28]_i_1_n_0 ),
        .Q(GPIO_DBus_i[3]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i[29]_i_1 
       (.I0(gpio_io_o[2]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[2]),
        .I4(gpio_Data_In[5]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i[29]_i_1_n_0 ),
        .Q(GPIO_DBus_i[2]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i[30]_i_1 
       (.I0(gpio_io_o[1]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[1]),
        .I4(gpio_Data_In[6]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i[30]_i_1_n_0 ),
        .Q(GPIO_DBus_i[1]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i[31]_i_1 
       (.I0(gpio_io_o[0]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(gpio_io_t[0]),
        .I4(gpio_Data_In[7]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i[31]_i_1_n_0 ),
        .Q(GPIO_DBus_i[0]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[26]_i_1 
       (.I0(gpio2_io_o[5]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I3(gpio2_io_t[5]),
        .I4(gpio2_Data_In[0]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i[26]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[5]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[27]_i_1 
       (.I0(gpio2_io_o[4]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I3(gpio2_io_t[4]),
        .I4(gpio2_Data_In[1]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[27]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i[27]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[4]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[28]_i_1 
       (.I0(gpio2_io_o[3]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I3(gpio2_io_t[3]),
        .I4(gpio2_Data_In[2]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[28]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i[28]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[3]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[29]_i_1 
       (.I0(gpio2_io_o[2]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I3(gpio2_io_t[2]),
        .I4(gpio2_Data_In[3]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[29]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[2]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i[30]_i_1 
       (.I0(gpio2_io_o[1]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I3(gpio2_io_t[1]),
        .I4(gpio2_Data_In[4]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i[30]_i_1_n_0 ),
        .Q(GPIO2_DBus_i[1]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h0FA20CA2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i[31]_i_2 
       (.I0(gpio2_io_o[0]),
        .I1(Q),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I3(gpio2_io_t[0]),
        .I4(gpio2_Data_In[5]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i[31]_i_2_n_0 ),
        .Q(GPIO2_DBus_i[0]),
        .R(Read_Reg_Rst));
  cdc_sync__parameterized1 \Dual.INPUT_DOUBLE_REGS4 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3],gpio_io_i_d2[4],gpio_io_i_d2[5],gpio_io_i_d2[6],gpio_io_i_d2[7]}));
  cdc_sync__parameterized2 \Dual.INPUT_DOUBLE_REGS5 
       (.gpio2_io_i(gpio2_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio2_io_i_d2[0],gpio2_io_i_d2[1],gpio2_io_i_d2[2],gpio2_io_i_d2[3],gpio2_io_i_d2[4],gpio2_io_i_d2[5]}));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[0]),
        .Q(gpio2_Data_In[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[1]),
        .Q(gpio2_Data_In[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[2]),
        .Q(gpio2_Data_In[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[3]),
        .Q(gpio2_Data_In[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[4]),
        .Q(gpio2_Data_In[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2[5]),
        .Q(gpio2_Data_In[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .D(D[7]),
        .Q(gpio2_io_o[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .D(D[6]),
        .Q(gpio2_io_o[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .D(D[5]),
        .Q(gpio2_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .D(D[4]),
        .Q(gpio2_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .D(D[3]),
        .Q(gpio2_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .D(D[2]),
        .Q(gpio2_io_o[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg_0),
        .D(D[7]),
        .Q(gpio2_io_t[5]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg_0),
        .D(D[6]),
        .Q(gpio2_io_t[4]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg_0),
        .D(D[5]),
        .Q(gpio2_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg_0),
        .D(D[4]),
        .Q(gpio2_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[4] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg_0),
        .D(D[3]),
        .Q(gpio2_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[5] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg_0),
        .D(D[2]),
        .Q(gpio2_io_t[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(gpio_Data_In[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(gpio_Data_In[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[4]),
        .Q(gpio_Data_In[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[5]),
        .Q(gpio_Data_In[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[6]),
        .Q(gpio_Data_In[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[7]),
        .Q(gpio_Data_In[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(gpio_io_o[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(gpio_io_o[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(gpio_io_o[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(gpio_io_o[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(gpio_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(gpio_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(gpio_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(gpio_io_o[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[7]),
        .Q(gpio_io_t[7]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[6]),
        .Q(gpio_io_t[6]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[5]),
        .Q(gpio_io_t[5]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[4]),
        .Q(gpio_io_t[4]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[4] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[3]),
        .Q(gpio_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[5] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[2]),
        .Q(gpio_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[6] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[1]),
        .Q(gpio_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[7] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[0]),
        .Q(gpio_io_t[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h04)) 
    iGPIO_xferAck_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .O(iGPIO_xferAck));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module GPIO_Core__parameterized2
   (ip2bus_data,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    GPIO_intr,
    Q,
    gpio_io_o,
    gpio_io_t,
    Read_Reg_Rst,
    \Not_Dual.gpio_OE_reg[4]_0 ,
    s_axi_aclk,
    \Not_Dual.gpio_OE_reg[3]_0 ,
    \Not_Dual.gpio_OE_reg[2]_0 ,
    \Not_Dual.gpio_OE_reg[1]_0 ,
    GPIO_DBus_i,
    bus2ip_reset,
    bus2ip_cs,
    gpio_io_i,
    E,
    D,
    bus2ip_rnw_i_reg);
  output [4:0]ip2bus_data;
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output GPIO_intr;
  output [4:0]Q;
  output [4:0]gpio_io_o;
  output [4:0]gpio_io_t;
  input Read_Reg_Rst;
  input \Not_Dual.gpio_OE_reg[4]_0 ;
  input s_axi_aclk;
  input \Not_Dual.gpio_OE_reg[3]_0 ;
  input \Not_Dual.gpio_OE_reg[2]_0 ;
  input \Not_Dual.gpio_OE_reg[1]_0 ;
  input [0:0]GPIO_DBus_i;
  input bus2ip_reset;
  input [0:0]bus2ip_cs;
  input [4:0]gpio_io_i;
  input [0:0]E;
  input [4:0]D;
  input [0:0]bus2ip_rnw_i_reg;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_intr;
  wire GPIO_xferAck_i;
  wire \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[0] ;
  wire \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[1] ;
  wire \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[4] ;
  wire \Not_Dual.gpio_OE_reg[1]_0 ;
  wire \Not_Dual.gpio_OE_reg[2]_0 ;
  wire \Not_Dual.gpio_OE_reg[3]_0 ;
  wire \Not_Dual.gpio_OE_reg[4]_0 ;
  wire [4:0]Q;
  wire Read_Reg_Rst;
  wire [0:0]bus2ip_cs;
  wire bus2ip_reset;
  wire [0:0]bus2ip_rnw_i_reg;
  wire [0:4]gpio_data_in_xor;
  wire [4:0]gpio_io_i;
  wire [0:4]gpio_io_i_d2;
  wire [4:0]gpio_io_o;
  wire [4:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire [4:0]ip2bus_data;
  wire or_ints;
  wire p_1_in;
  wire p_2_in;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus_i),
        .Q(ip2bus_data[4]),
        .R(Read_Reg_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_OE_reg[1]_0 ),
        .Q(ip2bus_data[3]),
        .R(Read_Reg_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_OE_reg[2]_0 ),
        .Q(ip2bus_data[2]),
        .R(Read_Reg_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_OE_reg[3]_0 ),
        .Q(ip2bus_data[1]),
        .R(Read_Reg_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_OE_reg[4]_0 ),
        .Q(ip2bus_data[0]),
        .R(Read_Reg_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.GEN_INTERRUPT.GPIO_intr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(or_ints),
        .Q(GPIO_intr),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_data_in_xor[0]),
        .Q(\Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[0] ),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_data_in_xor[1]),
        .Q(\Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[1] ),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_data_in_xor[2]),
        .Q(p_1_in),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_data_in_xor[3]),
        .Q(p_2_in),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_data_in_xor[4]),
        .Q(\Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[4] ),
        .R(bus2ip_reset));
  cdc_sync__parameterized3 \Not_Dual.INPUT_DOUBLE_REGS3 
       (.D({gpio_data_in_xor[0],gpio_data_in_xor[1],gpio_data_in_xor[2],gpio_data_in_xor[3],gpio_data_in_xor[4]}),
        .Q(Q),
        .gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3],gpio_io_i_d2[4]}));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[4]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(gpio_io_o[4]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(gpio_io_o[3]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(gpio_io_o[2]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(gpio_io_o[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(gpio_io_o[0]),
        .R(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[4]),
        .Q(gpio_io_t[4]),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[3]),
        .Q(gpio_io_t[3]),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[2]),
        .Q(gpio_io_t[2]),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[1]),
        .Q(gpio_io_t[1]),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[4] 
       (.C(s_axi_aclk),
        .CE(bus2ip_rnw_i_reg),
        .D(D[0]),
        .Q(gpio_io_t[0]),
        .S(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(bus2ip_reset));
  LUT3 #(
    .INIT(8'h10)) 
    iGPIO_xferAck_i_1
       (.I0(gpio_xferAck_Reg),
        .I1(GPIO_xferAck_i),
        .I2(bus2ip_cs),
        .O(iGPIO_xferAck));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    or_reduce
       (.I0(p_1_in),
        .I1(\Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[4] ),
        .I2(\Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[0] ),
        .I3(\Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg_n_0_[1] ),
        .I4(p_2_in),
        .O(or_ints));
endmodule

module Motor_Controller
   (tmp_6_reg_401_reg,
    tmp_6_reg_401_reg_0,
    out_w_PWM,
    out_reg_PWMdir_reg_0,
    out_w_m,
    S,
    \reg_speed_ctrl_period_cnter_reg[7]_0 ,
    \reg_speed_ctrl_period_cnter_reg[11]_0 ,
    \reg_speed_ctrl_period_cnter_reg[15]_0 ,
    \slv_reg15_reg[31] ,
    motor_s_axi_aclk,
    B,
    O,
    \reg_speed_ctrl_period_cnter_reg[7]_1 ,
    \reg_speed_ctrl_period_cnter_reg[11]_1 ,
    \reg_speed_ctrl_period_cnter_reg[15]_1 ,
    Q,
    \slv_reg0_reg[2] ,
    in_stop_ctrl,
    \slv_reg14_reg[0] ,
    \slv_reg0_reg[2]_rep ,
    \slv_reg4_reg[15] ,
    \slv_reg6_reg[31] ,
    \slv_reg5_reg[15] ,
    \slv_reg0_reg[2]_rep__1 ,
    \slv_reg0_reg[2]_rep__0 ,
    \slv_reg2_reg[15] ,
    \slv_reg3_reg[15] ,
    in_phB,
    in_phA);
  output tmp_6_reg_401_reg;
  output [15:0]tmp_6_reg_401_reg_0;
  output out_w_PWM;
  output out_reg_PWMdir_reg_0;
  output [1:0]out_w_m;
  output [3:0]S;
  output [3:0]\reg_speed_ctrl_period_cnter_reg[7]_0 ;
  output [3:0]\reg_speed_ctrl_period_cnter_reg[11]_0 ;
  output [3:0]\reg_speed_ctrl_period_cnter_reg[15]_0 ;
  output [15:0]\slv_reg15_reg[31] ;
  input motor_s_axi_aclk;
  input [15:0]B;
  input [3:0]O;
  input [3:0]\reg_speed_ctrl_period_cnter_reg[7]_1 ;
  input [3:0]\reg_speed_ctrl_period_cnter_reg[11]_1 ;
  input [3:0]\reg_speed_ctrl_period_cnter_reg[15]_1 ;
  input [15:0]Q;
  input [2:0]\slv_reg0_reg[2] ;
  input in_stop_ctrl;
  input [0:0]\slv_reg14_reg[0] ;
  input \slv_reg0_reg[2]_rep ;
  input [15:0]\slv_reg4_reg[15] ;
  input [31:0]\slv_reg6_reg[31] ;
  input [15:0]\slv_reg5_reg[15] ;
  input \slv_reg0_reg[2]_rep__1 ;
  input \slv_reg0_reg[2]_rep__0 ;
  input [15:0]\slv_reg2_reg[15] ;
  input [15:0]\slv_reg3_reg[15] ;
  input in_phB;
  input in_phA;

  wire [15:0]B;
  wire [3:0]O;
  wire PWM_Generator_inst0_n_4;
  wire PWM_Generator_inst0_n_5;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]cnter;
  wire encoder_inst0_n_0;
  wire encoder_inst0_n_17;
  wire encoder_inst0_n_18;
  wire encoder_inst0_n_19;
  wire encoder_inst0_n_20;
  wire encoder_inst0_n_21;
  wire encoder_inst0_n_22;
  wire encoder_inst0_n_23;
  wire encoder_inst0_n_24;
  wire encoder_inst0_n_25;
  wire encoder_inst0_n_26;
  wire encoder_inst0_n_27;
  wire encoder_inst0_n_28;
  wire encoder_inst0_n_29;
  wire encoder_inst0_n_30;
  wire encoder_inst0_n_31;
  wire encoder_inst0_n_32;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire \out_cur_speed[15]_i_1_n_0 ;
  wire out_reg_PWMdir_reg_0;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [15:0]p_2_in;
  wire pid_ctrl_inst0_n_1;
  wire pid_ctrl_inst0_n_18;
  wire pid_ctrl_inst0_n_19;
  wire pid_ctrl_inst0_n_20;
  wire \reg_calc_state[1]_i_1_n_0 ;
  wire \reg_calc_state_reg_n_0_[0] ;
  wire \reg_calc_state_reg_n_0_[1] ;
  wire reg_encoder_clr_n;
  wire reg_encoder_clr_n_i_1_n_0;
  wire reg_err0_carry__0_n_0;
  wire reg_err0_carry__0_n_1;
  wire reg_err0_carry__0_n_2;
  wire reg_err0_carry__0_n_3;
  wire reg_err0_carry__1_n_0;
  wire reg_err0_carry__1_n_1;
  wire reg_err0_carry__1_n_2;
  wire reg_err0_carry__1_n_3;
  wire reg_err0_carry__2_n_1;
  wire reg_err0_carry__2_n_2;
  wire reg_err0_carry__2_n_3;
  wire reg_err0_carry_n_0;
  wire reg_err0_carry_n_1;
  wire reg_err0_carry_n_2;
  wire reg_err0_carry_n_3;
  wire reg_pid_start;
  wire [15:0]reg_pwm_thres;
  wire [15:0]reg_speed_ctrl_period_cnter_reg;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[11]_0 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[11]_1 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[15]_0 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[15]_1 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[7]_0 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[7]_1 ;
  wire reg_speed_period_end;
  wire reg_speed_period_end_i_2_n_0;
  wire reg_speed_period_end_i_3_n_0;
  wire reg_speed_period_end_i_4_n_0;
  wire [2:0]\slv_reg0_reg[2] ;
  wire \slv_reg0_reg[2]_rep ;
  wire \slv_reg0_reg[2]_rep__0 ;
  wire \slv_reg0_reg[2]_rep__1 ;
  wire [0:0]\slv_reg14_reg[0] ;
  wire [15:0]\slv_reg15_reg[31] ;
  wire [15:0]\slv_reg2_reg[15] ;
  wire [15:0]\slv_reg3_reg[15] ;
  wire [15:0]\slv_reg4_reg[15] ;
  wire [15:0]\slv_reg5_reg[15] ;
  wire [31:0]\slv_reg6_reg[31] ;
  wire tmp_6_reg_401_reg;
  wire [15:0]tmp_6_reg_401_reg_0;
  wire w_pwm_period_start;
  wire [3:3]NLW_reg_err0_carry__2_CO_UNCONNECTED;

  PWM_Generator PWM_Generator_inst0
       (.Q(reg_pwm_thres),
        .SR(encoder_inst0_n_0),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .out_reg_PWMdir_reg(out_reg_PWMdir_reg_0),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .reg_speed_ctrl_period_cnter_reg(reg_speed_ctrl_period_cnter_reg[4:3]),
        .\reg_speed_ctrl_period_cnter_reg[13] (reg_speed_period_end_i_2_n_0),
        .\reg_speed_ctrl_period_cnter_reg_0__s_port_] (PWM_Generator_inst0_n_4),
        .reg_speed_ctrl_period_cnter_reg_1__s_port_(reg_speed_period_end_i_3_n_0),
        .reg_speed_period_end_reg(PWM_Generator_inst0_n_5),
        .\slv_reg14_reg[0] (\slv_reg14_reg[0] ),
        .w_pwm_period_start(w_pwm_period_start));
  encoder encoder_inst0
       (.Q(cnter),
        .S({encoder_inst0_n_17,encoder_inst0_n_18,encoder_inst0_n_19,encoder_inst0_n_20}),
        .SR(encoder_inst0_n_0),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .reg_encoder_clr_n(reg_encoder_clr_n),
        .\slv_reg0_reg[2]_rep (\slv_reg0_reg[2]_rep ),
        .\slv_reg14_reg[0] (\slv_reg14_reg[0] ),
        .\slv_reg1_reg[15] (Q),
        .tmp_6_reg_401_reg({encoder_inst0_n_21,encoder_inst0_n_22,encoder_inst0_n_23,encoder_inst0_n_24}),
        .tmp_6_reg_401_reg_0({encoder_inst0_n_25,encoder_inst0_n_26,encoder_inst0_n_27,encoder_inst0_n_28}),
        .tmp_6_reg_401_reg_1({encoder_inst0_n_29,encoder_inst0_n_30,encoder_inst0_n_31,encoder_inst0_n_32}));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[7]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[6]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[5]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[4]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[11]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[10]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[9]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[8]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[15]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[14]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[13]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[12]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_cur_speed[15]_i_1 
       (.I0(\reg_calc_state_reg_n_0_[0] ),
        .I1(\reg_calc_state_reg_n_0_[1] ),
        .O(\out_cur_speed[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[0]),
        .Q(\slv_reg15_reg[31] [0]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[10]),
        .Q(\slv_reg15_reg[31] [10]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[11]),
        .Q(\slv_reg15_reg[31] [11]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[12]),
        .Q(\slv_reg15_reg[31] [12]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[13]),
        .Q(\slv_reg15_reg[31] [13]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[14]),
        .Q(\slv_reg15_reg[31] [14]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[15]),
        .Q(\slv_reg15_reg[31] [15]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[1]),
        .Q(\slv_reg15_reg[31] [1]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[2]),
        .Q(\slv_reg15_reg[31] [2]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[3]),
        .Q(\slv_reg15_reg[31] [3]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[4]),
        .Q(\slv_reg15_reg[31] [4]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[5]),
        .Q(\slv_reg15_reg[31] [5]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[6]),
        .Q(\slv_reg15_reg[31] [6]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[7]),
        .Q(\slv_reg15_reg[31] [7]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[8]),
        .Q(\slv_reg15_reg[31] [8]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[9]),
        .Q(\slv_reg15_reg[31] [9]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_reg_PWMdir_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(pid_ctrl_inst0_n_18),
        .Q(out_reg_PWMdir_reg_0),
        .R(encoder_inst0_n_0));
  pid_ctrl pid_ctrl_inst0
       (.B(B),
        .D(p_2_in),
        .E(pid_ctrl_inst0_n_1),
        .SR(encoder_inst0_n_0),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .out_reg_PWMdir_reg(pid_ctrl_inst0_n_18),
        .out_reg_PWMdir_reg_0(out_reg_PWMdir_reg_0),
        .\reg_calc_state_reg[0] (pid_ctrl_inst0_n_20),
        .\reg_calc_state_reg[0]_0 (\reg_calc_state_reg_n_0_[0] ),
        .\reg_calc_state_reg[1] (\reg_calc_state_reg_n_0_[1] ),
        .reg_pid_start(reg_pid_start),
        .reg_pid_start_reg(pid_ctrl_inst0_n_19),
        .reg_speed_period_end(reg_speed_period_end),
        .\slv_reg0_reg[2] (\slv_reg0_reg[2] ),
        .\slv_reg0_reg[2]_rep (\slv_reg0_reg[2]_rep ),
        .\slv_reg0_reg[2]_rep__0 (\slv_reg0_reg[2]_rep__0 ),
        .\slv_reg0_reg[2]_rep__1 (\slv_reg0_reg[2]_rep__1 ),
        .\slv_reg14_reg[0] (\slv_reg14_reg[0] ),
        .\slv_reg1_reg[14] (tmp_6_reg_401_reg_0),
        .\slv_reg2_reg[15] (\slv_reg2_reg[15] ),
        .\slv_reg3_reg[15] (\slv_reg3_reg[15] ),
        .\slv_reg4_reg[15] (\slv_reg4_reg[15] ),
        .\slv_reg5_reg[15] (\slv_reg5_reg[15] ),
        .\slv_reg6_reg[31] (\slv_reg6_reg[31] ),
        .tmp_6_reg_401_reg_0(tmp_6_reg_401_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \reg_calc_state[1]_i_1 
       (.I0(\reg_calc_state_reg_n_0_[1] ),
        .I1(\reg_calc_state_reg_n_0_[0] ),
        .I2(reg_speed_period_end),
        .O(\reg_calc_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_calc_state_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(pid_ctrl_inst0_n_20),
        .Q(\reg_calc_state_reg_n_0_[0] ),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_calc_state_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(\reg_calc_state[1]_i_1_n_0 ),
        .Q(\reg_calc_state_reg_n_0_[1] ),
        .R(encoder_inst0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hCF0E)) 
    reg_encoder_clr_n_i_1
       (.I0(\slv_reg0_reg[2] [0]),
        .I1(\reg_calc_state_reg_n_0_[1] ),
        .I2(\reg_calc_state_reg_n_0_[0] ),
        .I3(reg_encoder_clr_n),
        .O(reg_encoder_clr_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_encoder_clr_n_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(reg_encoder_clr_n_i_1_n_0),
        .Q(reg_encoder_clr_n),
        .R(encoder_inst0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry
       (.CI(1'b0),
        .CO({reg_err0_carry_n_0,reg_err0_carry_n_1,reg_err0_carry_n_2,reg_err0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(tmp_6_reg_401_reg_0[3:0]),
        .S({encoder_inst0_n_17,encoder_inst0_n_18,encoder_inst0_n_19,encoder_inst0_n_20}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry__0
       (.CI(reg_err0_carry_n_0),
        .CO({reg_err0_carry__0_n_0,reg_err0_carry__0_n_1,reg_err0_carry__0_n_2,reg_err0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(tmp_6_reg_401_reg_0[7:4]),
        .S({encoder_inst0_n_21,encoder_inst0_n_22,encoder_inst0_n_23,encoder_inst0_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry__1
       (.CI(reg_err0_carry__0_n_0),
        .CO({reg_err0_carry__1_n_0,reg_err0_carry__1_n_1,reg_err0_carry__1_n_2,reg_err0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(tmp_6_reg_401_reg_0[11:8]),
        .S({encoder_inst0_n_25,encoder_inst0_n_26,encoder_inst0_n_27,encoder_inst0_n_28}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry__2
       (.CI(reg_err0_carry__1_n_0),
        .CO({NLW_reg_err0_carry__2_CO_UNCONNECTED[3],reg_err0_carry__2_n_1,reg_err0_carry__2_n_2,reg_err0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(tmp_6_reg_401_reg_0[15:12]),
        .S({encoder_inst0_n_29,encoder_inst0_n_30,encoder_inst0_n_31,encoder_inst0_n_32}));
  FDRE #(
    .INIT(1'b0)) 
    reg_pid_start_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(pid_ctrl_inst0_n_19),
        .Q(reg_pid_start),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[0]),
        .Q(reg_pwm_thres[0]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[10]),
        .Q(reg_pwm_thres[10]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[11]),
        .Q(reg_pwm_thres[11]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[12]),
        .Q(reg_pwm_thres[12]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[13]),
        .Q(reg_pwm_thres[13]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[14]),
        .Q(reg_pwm_thres[14]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[15]),
        .Q(reg_pwm_thres[15]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[1]),
        .Q(reg_pwm_thres[1]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[2]),
        .Q(reg_pwm_thres[2]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[3]),
        .Q(reg_pwm_thres[3]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[4]),
        .Q(reg_pwm_thres[4]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[5]),
        .Q(reg_pwm_thres[5]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[6]),
        .Q(reg_pwm_thres[6]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[7]),
        .Q(reg_pwm_thres[7]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[8]),
        .Q(reg_pwm_thres[8]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[9]),
        .Q(reg_pwm_thres[9]),
        .R(encoder_inst0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \reg_speed_ctrl_period_cnter_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[0]),
        .Q(reg_speed_ctrl_period_cnter_reg[0]),
        .S(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [2]),
        .Q(reg_speed_ctrl_period_cnter_reg[10]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [3]),
        .Q(reg_speed_ctrl_period_cnter_reg[11]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [0]),
        .Q(reg_speed_ctrl_period_cnter_reg[12]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [1]),
        .Q(reg_speed_ctrl_period_cnter_reg[13]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [2]),
        .Q(reg_speed_ctrl_period_cnter_reg[14]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [3]),
        .Q(reg_speed_ctrl_period_cnter_reg[15]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[1]),
        .Q(reg_speed_ctrl_period_cnter_reg[1]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[2]),
        .Q(reg_speed_ctrl_period_cnter_reg[2]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[3]),
        .Q(reg_speed_ctrl_period_cnter_reg[3]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [0]),
        .Q(reg_speed_ctrl_period_cnter_reg[4]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [1]),
        .Q(reg_speed_ctrl_period_cnter_reg[5]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [2]),
        .Q(reg_speed_ctrl_period_cnter_reg[6]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [3]),
        .Q(reg_speed_ctrl_period_cnter_reg[7]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [0]),
        .Q(reg_speed_ctrl_period_cnter_reg[8]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [1]),
        .Q(reg_speed_ctrl_period_cnter_reg[9]),
        .R(PWM_Generator_inst0_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    reg_speed_period_end_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[13]),
        .I1(reg_speed_ctrl_period_cnter_reg[12]),
        .I2(reg_speed_ctrl_period_cnter_reg[11]),
        .I3(reg_speed_ctrl_period_cnter_reg[15]),
        .I4(reg_speed_ctrl_period_cnter_reg[14]),
        .I5(reg_speed_period_end_i_4_n_0),
        .O(reg_speed_period_end_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    reg_speed_period_end_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[1]),
        .I1(reg_speed_ctrl_period_cnter_reg[0]),
        .I2(reg_speed_ctrl_period_cnter_reg[2]),
        .O(reg_speed_period_end_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reg_speed_period_end_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[7]),
        .I1(reg_speed_ctrl_period_cnter_reg[5]),
        .I2(reg_speed_ctrl_period_cnter_reg[6]),
        .I3(reg_speed_ctrl_period_cnter_reg[10]),
        .I4(reg_speed_ctrl_period_cnter_reg[8]),
        .I5(reg_speed_ctrl_period_cnter_reg[9]),
        .O(reg_speed_period_end_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_speed_period_end_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(PWM_Generator_inst0_n_5),
        .Q(reg_speed_period_end),
        .R(encoder_inst0_n_0));
endmodule

(* ORIG_REF_NAME = "Motor_Controller" *) 
module Motor_Controller_16
   (tmp_6_reg_401_reg,
    tmp_6_reg_401_reg_0,
    out_w_PWM,
    out_reg_PWMdir_reg_0,
    out_w_m,
    S,
    \reg_speed_ctrl_period_cnter_reg[7]_0 ,
    \reg_speed_ctrl_period_cnter_reg[11]_0 ,
    \reg_speed_ctrl_period_cnter_reg[15]_0 ,
    \slv_reg15_reg[31] ,
    motor_s_axi_aclk,
    B,
    O,
    \reg_speed_ctrl_period_cnter_reg[7]_1 ,
    \reg_speed_ctrl_period_cnter_reg[11]_1 ,
    \reg_speed_ctrl_period_cnter_reg[15]_1 ,
    Q,
    \slv_reg0_reg[2] ,
    in_stop_ctrl,
    \slv_reg14_reg[0] ,
    \slv_reg0_reg[2]_rep ,
    \slv_reg4_reg[15] ,
    \slv_reg6_reg[31] ,
    \slv_reg5_reg[15] ,
    \slv_reg0_reg[2]_rep__1 ,
    \slv_reg0_reg[2]_rep__0 ,
    \slv_reg2_reg[15] ,
    \slv_reg3_reg[15] ,
    in_phB,
    in_phA);
  output tmp_6_reg_401_reg;
  output [15:0]tmp_6_reg_401_reg_0;
  output out_w_PWM;
  output out_reg_PWMdir_reg_0;
  output [1:0]out_w_m;
  output [3:0]S;
  output [3:0]\reg_speed_ctrl_period_cnter_reg[7]_0 ;
  output [3:0]\reg_speed_ctrl_period_cnter_reg[11]_0 ;
  output [3:0]\reg_speed_ctrl_period_cnter_reg[15]_0 ;
  output [15:0]\slv_reg15_reg[31] ;
  input motor_s_axi_aclk;
  input [15:0]B;
  input [3:0]O;
  input [3:0]\reg_speed_ctrl_period_cnter_reg[7]_1 ;
  input [3:0]\reg_speed_ctrl_period_cnter_reg[11]_1 ;
  input [3:0]\reg_speed_ctrl_period_cnter_reg[15]_1 ;
  input [15:0]Q;
  input [2:0]\slv_reg0_reg[2] ;
  input in_stop_ctrl;
  input [0:0]\slv_reg14_reg[0] ;
  input \slv_reg0_reg[2]_rep ;
  input [15:0]\slv_reg4_reg[15] ;
  input [31:0]\slv_reg6_reg[31] ;
  input [15:0]\slv_reg5_reg[15] ;
  input \slv_reg0_reg[2]_rep__1 ;
  input \slv_reg0_reg[2]_rep__0 ;
  input [15:0]\slv_reg2_reg[15] ;
  input [15:0]\slv_reg3_reg[15] ;
  input in_phB;
  input in_phA;

  wire [15:0]B;
  wire [3:0]O;
  wire PWM_Generator_inst0_n_4;
  wire PWM_Generator_inst0_n_5;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]cnter;
  wire encoder_inst0_n_0;
  wire encoder_inst0_n_17;
  wire encoder_inst0_n_18;
  wire encoder_inst0_n_19;
  wire encoder_inst0_n_20;
  wire encoder_inst0_n_21;
  wire encoder_inst0_n_22;
  wire encoder_inst0_n_23;
  wire encoder_inst0_n_24;
  wire encoder_inst0_n_25;
  wire encoder_inst0_n_26;
  wire encoder_inst0_n_27;
  wire encoder_inst0_n_28;
  wire encoder_inst0_n_29;
  wire encoder_inst0_n_30;
  wire encoder_inst0_n_31;
  wire encoder_inst0_n_32;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire \out_cur_speed[15]_i_1_n_0 ;
  wire out_reg_PWMdir_reg_0;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [15:0]p_2_in;
  wire pid_ctrl_inst0_n_1;
  wire pid_ctrl_inst0_n_18;
  wire pid_ctrl_inst0_n_19;
  wire pid_ctrl_inst0_n_20;
  wire \reg_calc_state[1]_i_1_n_0 ;
  wire \reg_calc_state_reg_n_0_[0] ;
  wire \reg_calc_state_reg_n_0_[1] ;
  wire reg_encoder_clr_n;
  wire reg_encoder_clr_n_i_1_n_0;
  wire reg_err0_carry__0_n_0;
  wire reg_err0_carry__0_n_1;
  wire reg_err0_carry__0_n_2;
  wire reg_err0_carry__0_n_3;
  wire reg_err0_carry__1_n_0;
  wire reg_err0_carry__1_n_1;
  wire reg_err0_carry__1_n_2;
  wire reg_err0_carry__1_n_3;
  wire reg_err0_carry__2_n_1;
  wire reg_err0_carry__2_n_2;
  wire reg_err0_carry__2_n_3;
  wire reg_err0_carry_n_0;
  wire reg_err0_carry_n_1;
  wire reg_err0_carry_n_2;
  wire reg_err0_carry_n_3;
  wire reg_pid_start;
  wire [15:0]reg_pwm_thres;
  wire [15:0]reg_speed_ctrl_period_cnter_reg;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[11]_0 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[11]_1 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[15]_0 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[15]_1 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[7]_0 ;
  wire [3:0]\reg_speed_ctrl_period_cnter_reg[7]_1 ;
  wire reg_speed_period_end;
  wire reg_speed_period_end_i_2_n_0;
  wire reg_speed_period_end_i_3_n_0;
  wire reg_speed_period_end_i_4_n_0;
  wire [2:0]\slv_reg0_reg[2] ;
  wire \slv_reg0_reg[2]_rep ;
  wire \slv_reg0_reg[2]_rep__0 ;
  wire \slv_reg0_reg[2]_rep__1 ;
  wire [0:0]\slv_reg14_reg[0] ;
  wire [15:0]\slv_reg15_reg[31] ;
  wire [15:0]\slv_reg2_reg[15] ;
  wire [15:0]\slv_reg3_reg[15] ;
  wire [15:0]\slv_reg4_reg[15] ;
  wire [15:0]\slv_reg5_reg[15] ;
  wire [31:0]\slv_reg6_reg[31] ;
  wire tmp_6_reg_401_reg;
  wire [15:0]tmp_6_reg_401_reg_0;
  wire w_pwm_period_start;
  wire [3:3]NLW_reg_err0_carry__2_CO_UNCONNECTED;

  PWM_Generator_17 PWM_Generator_inst0
       (.Q(reg_pwm_thres),
        .SR(encoder_inst0_n_0),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .out_reg_PWMdir_reg(out_reg_PWMdir_reg_0),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .reg_speed_ctrl_period_cnter_reg(reg_speed_ctrl_period_cnter_reg[4:3]),
        .\reg_speed_ctrl_period_cnter_reg[13] (reg_speed_period_end_i_2_n_0),
        .\reg_speed_ctrl_period_cnter_reg[15] (PWM_Generator_inst0_n_4),
        .reg_speed_ctrl_period_cnter_reg_1__s_port_(reg_speed_period_end_i_3_n_0),
        .reg_speed_period_end_reg(PWM_Generator_inst0_n_5),
        .\slv_reg14_reg[0] (\slv_reg14_reg[0] ),
        .w_pwm_period_start(w_pwm_period_start));
  encoder_18 encoder_inst0
       (.Q(cnter),
        .S({encoder_inst0_n_17,encoder_inst0_n_18,encoder_inst0_n_19,encoder_inst0_n_20}),
        .SR(encoder_inst0_n_0),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .reg_encoder_clr_n(reg_encoder_clr_n),
        .\slv_reg0_reg[2]_rep (\slv_reg0_reg[2]_rep ),
        .\slv_reg14_reg[0] (\slv_reg14_reg[0] ),
        .\slv_reg1_reg[15] (Q),
        .tmp_6_reg_401_reg({encoder_inst0_n_21,encoder_inst0_n_22,encoder_inst0_n_23,encoder_inst0_n_24}),
        .tmp_6_reg_401_reg_0({encoder_inst0_n_25,encoder_inst0_n_26,encoder_inst0_n_27,encoder_inst0_n_28}),
        .tmp_6_reg_401_reg_1({encoder_inst0_n_29,encoder_inst0_n_30,encoder_inst0_n_31,encoder_inst0_n_32}));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[7]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[6]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[5]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__0_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[4]),
        .O(\reg_speed_ctrl_period_cnter_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[11]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[10]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[9]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__1_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[8]),
        .O(\reg_speed_ctrl_period_cnter_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[15]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[14]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[13]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[12]),
        .O(\reg_speed_ctrl_period_cnter_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_1
       (.I0(reg_speed_ctrl_period_cnter_reg[3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_cur_speed[15]_i_1 
       (.I0(\reg_calc_state_reg_n_0_[0] ),
        .I1(\reg_calc_state_reg_n_0_[1] ),
        .O(\out_cur_speed[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[0]),
        .Q(\slv_reg15_reg[31] [0]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[10]),
        .Q(\slv_reg15_reg[31] [10]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[11]),
        .Q(\slv_reg15_reg[31] [11]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[12]),
        .Q(\slv_reg15_reg[31] [12]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[13]),
        .Q(\slv_reg15_reg[31] [13]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[14]),
        .Q(\slv_reg15_reg[31] [14]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[15]),
        .Q(\slv_reg15_reg[31] [15]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[1]),
        .Q(\slv_reg15_reg[31] [1]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[2]),
        .Q(\slv_reg15_reg[31] [2]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[3]),
        .Q(\slv_reg15_reg[31] [3]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[4]),
        .Q(\slv_reg15_reg[31] [4]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[5]),
        .Q(\slv_reg15_reg[31] [5]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[6]),
        .Q(\slv_reg15_reg[31] [6]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[7]),
        .Q(\slv_reg15_reg[31] [7]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[8]),
        .Q(\slv_reg15_reg[31] [8]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_cur_speed_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\out_cur_speed[15]_i_1_n_0 ),
        .D(cnter[9]),
        .Q(\slv_reg15_reg[31] [9]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_reg_PWMdir_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(pid_ctrl_inst0_n_18),
        .Q(out_reg_PWMdir_reg_0),
        .R(encoder_inst0_n_0));
  pid_ctrl_19 pid_ctrl_inst0
       (.B(B),
        .D(p_2_in),
        .E(pid_ctrl_inst0_n_1),
        .SR(encoder_inst0_n_0),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .out_reg_PWMdir_reg(pid_ctrl_inst0_n_18),
        .out_reg_PWMdir_reg_0(out_reg_PWMdir_reg_0),
        .\reg_calc_state_reg[0] (pid_ctrl_inst0_n_20),
        .\reg_calc_state_reg[0]_0 (\reg_calc_state_reg_n_0_[0] ),
        .\reg_calc_state_reg[1] (\reg_calc_state_reg_n_0_[1] ),
        .reg_pid_start(reg_pid_start),
        .reg_pid_start_reg(pid_ctrl_inst0_n_19),
        .reg_speed_period_end(reg_speed_period_end),
        .\slv_reg0_reg[2] (\slv_reg0_reg[2] ),
        .\slv_reg0_reg[2]_rep (\slv_reg0_reg[2]_rep ),
        .\slv_reg0_reg[2]_rep__0 (\slv_reg0_reg[2]_rep__0 ),
        .\slv_reg0_reg[2]_rep__1 (\slv_reg0_reg[2]_rep__1 ),
        .\slv_reg14_reg[0] (\slv_reg14_reg[0] ),
        .\slv_reg1_reg[14] (tmp_6_reg_401_reg_0),
        .\slv_reg2_reg[15] (\slv_reg2_reg[15] ),
        .\slv_reg3_reg[15] (\slv_reg3_reg[15] ),
        .\slv_reg4_reg[15] (\slv_reg4_reg[15] ),
        .\slv_reg5_reg[15] (\slv_reg5_reg[15] ),
        .\slv_reg6_reg[31] (\slv_reg6_reg[31] ),
        .tmp_6_reg_401_reg_0(tmp_6_reg_401_reg));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \reg_calc_state[1]_i_1 
       (.I0(\reg_calc_state_reg_n_0_[1] ),
        .I1(\reg_calc_state_reg_n_0_[0] ),
        .I2(reg_speed_period_end),
        .O(\reg_calc_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_calc_state_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(pid_ctrl_inst0_n_20),
        .Q(\reg_calc_state_reg_n_0_[0] ),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_calc_state_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(\reg_calc_state[1]_i_1_n_0 ),
        .Q(\reg_calc_state_reg_n_0_[1] ),
        .R(encoder_inst0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hCF0E)) 
    reg_encoder_clr_n_i_1
       (.I0(\slv_reg0_reg[2] [0]),
        .I1(\reg_calc_state_reg_n_0_[1] ),
        .I2(\reg_calc_state_reg_n_0_[0] ),
        .I3(reg_encoder_clr_n),
        .O(reg_encoder_clr_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_encoder_clr_n_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(reg_encoder_clr_n_i_1_n_0),
        .Q(reg_encoder_clr_n),
        .R(encoder_inst0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry
       (.CI(1'b0),
        .CO({reg_err0_carry_n_0,reg_err0_carry_n_1,reg_err0_carry_n_2,reg_err0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(tmp_6_reg_401_reg_0[3:0]),
        .S({encoder_inst0_n_17,encoder_inst0_n_18,encoder_inst0_n_19,encoder_inst0_n_20}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry__0
       (.CI(reg_err0_carry_n_0),
        .CO({reg_err0_carry__0_n_0,reg_err0_carry__0_n_1,reg_err0_carry__0_n_2,reg_err0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(tmp_6_reg_401_reg_0[7:4]),
        .S({encoder_inst0_n_21,encoder_inst0_n_22,encoder_inst0_n_23,encoder_inst0_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry__1
       (.CI(reg_err0_carry__0_n_0),
        .CO({reg_err0_carry__1_n_0,reg_err0_carry__1_n_1,reg_err0_carry__1_n_2,reg_err0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(tmp_6_reg_401_reg_0[11:8]),
        .S({encoder_inst0_n_25,encoder_inst0_n_26,encoder_inst0_n_27,encoder_inst0_n_28}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 reg_err0_carry__2
       (.CI(reg_err0_carry__1_n_0),
        .CO({NLW_reg_err0_carry__2_CO_UNCONNECTED[3],reg_err0_carry__2_n_1,reg_err0_carry__2_n_2,reg_err0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(tmp_6_reg_401_reg_0[15:12]),
        .S({encoder_inst0_n_29,encoder_inst0_n_30,encoder_inst0_n_31,encoder_inst0_n_32}));
  FDRE #(
    .INIT(1'b0)) 
    reg_pid_start_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(pid_ctrl_inst0_n_19),
        .Q(reg_pid_start),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[0]),
        .Q(reg_pwm_thres[0]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[10]),
        .Q(reg_pwm_thres[10]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[11]),
        .Q(reg_pwm_thres[11]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[12]),
        .Q(reg_pwm_thres[12]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[13]),
        .Q(reg_pwm_thres[13]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[14]),
        .Q(reg_pwm_thres[14]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[15]),
        .Q(reg_pwm_thres[15]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[1]),
        .Q(reg_pwm_thres[1]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[2]),
        .Q(reg_pwm_thres[2]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[3]),
        .Q(reg_pwm_thres[3]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[4]),
        .Q(reg_pwm_thres[4]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[5]),
        .Q(reg_pwm_thres[5]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[6]),
        .Q(reg_pwm_thres[6]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[7]),
        .Q(reg_pwm_thres[7]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[8]),
        .Q(reg_pwm_thres[8]),
        .R(encoder_inst0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pwm_thres_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(pid_ctrl_inst0_n_1),
        .D(p_2_in[9]),
        .Q(reg_pwm_thres[9]),
        .R(encoder_inst0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \reg_speed_ctrl_period_cnter_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[0]),
        .Q(reg_speed_ctrl_period_cnter_reg[0]),
        .S(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [2]),
        .Q(reg_speed_ctrl_period_cnter_reg[10]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [3]),
        .Q(reg_speed_ctrl_period_cnter_reg[11]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [0]),
        .Q(reg_speed_ctrl_period_cnter_reg[12]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [1]),
        .Q(reg_speed_ctrl_period_cnter_reg[13]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [2]),
        .Q(reg_speed_ctrl_period_cnter_reg[14]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[15]_1 [3]),
        .Q(reg_speed_ctrl_period_cnter_reg[15]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[1]),
        .Q(reg_speed_ctrl_period_cnter_reg[1]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[2]),
        .Q(reg_speed_ctrl_period_cnter_reg[2]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(O[3]),
        .Q(reg_speed_ctrl_period_cnter_reg[3]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [0]),
        .Q(reg_speed_ctrl_period_cnter_reg[4]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [1]),
        .Q(reg_speed_ctrl_period_cnter_reg[5]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [2]),
        .Q(reg_speed_ctrl_period_cnter_reg[6]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[7]_1 [3]),
        .Q(reg_speed_ctrl_period_cnter_reg[7]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [0]),
        .Q(reg_speed_ctrl_period_cnter_reg[8]),
        .R(PWM_Generator_inst0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \reg_speed_ctrl_period_cnter_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(w_pwm_period_start),
        .D(\reg_speed_ctrl_period_cnter_reg[11]_1 [1]),
        .Q(reg_speed_ctrl_period_cnter_reg[9]),
        .R(PWM_Generator_inst0_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    reg_speed_period_end_i_2
       (.I0(reg_speed_ctrl_period_cnter_reg[13]),
        .I1(reg_speed_ctrl_period_cnter_reg[12]),
        .I2(reg_speed_ctrl_period_cnter_reg[11]),
        .I3(reg_speed_ctrl_period_cnter_reg[15]),
        .I4(reg_speed_ctrl_period_cnter_reg[14]),
        .I5(reg_speed_period_end_i_4_n_0),
        .O(reg_speed_period_end_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    reg_speed_period_end_i_3
       (.I0(reg_speed_ctrl_period_cnter_reg[1]),
        .I1(reg_speed_ctrl_period_cnter_reg[0]),
        .I2(reg_speed_ctrl_period_cnter_reg[2]),
        .O(reg_speed_period_end_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reg_speed_period_end_i_4
       (.I0(reg_speed_ctrl_period_cnter_reg[7]),
        .I1(reg_speed_ctrl_period_cnter_reg[5]),
        .I2(reg_speed_ctrl_period_cnter_reg[6]),
        .I3(reg_speed_ctrl_period_cnter_reg[10]),
        .I4(reg_speed_ctrl_period_cnter_reg[8]),
        .I5(reg_speed_ctrl_period_cnter_reg[9]),
        .O(reg_speed_period_end_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_speed_period_end_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(PWM_Generator_inst0_n_5),
        .Q(reg_speed_period_end),
        .R(encoder_inst0_n_0));
endmodule

module Motor_Ctrl_v1_1
   (out_w_m,
    out_w_PWM,
    out_reg_PWMdir_reg,
    motor_s_axi_wready,
    motor_s_axi_awready,
    motor_s_axi_arready,
    tmp_6_reg_401_reg,
    reg_err0,
    motor_s_axi_rdata,
    motor_s_axi_rvalid,
    motor_s_axi_bvalid,
    in_stop_ctrl,
    motor_s_axi_awvalid,
    motor_s_axi_wvalid,
    motor_s_axi_wstrb,
    motor_s_axi_arvalid,
    motor_s_axi_aclk,
    B,
    in_phB,
    in_phA,
    motor_s_axi_awaddr,
    motor_s_axi_wdata,
    motor_s_axi_araddr,
    motor_s_axi_aresetn,
    motor_s_axi_bready,
    motor_s_axi_rready);
  output [1:0]out_w_m;
  output out_w_PWM;
  output out_reg_PWMdir_reg;
  output motor_s_axi_wready;
  output motor_s_axi_awready;
  output motor_s_axi_arready;
  output tmp_6_reg_401_reg;
  output [15:0]reg_err0;
  output [31:0]motor_s_axi_rdata;
  output motor_s_axi_rvalid;
  output motor_s_axi_bvalid;
  input in_stop_ctrl;
  input motor_s_axi_awvalid;
  input motor_s_axi_wvalid;
  input [3:0]motor_s_axi_wstrb;
  input motor_s_axi_arvalid;
  input motor_s_axi_aclk;
  input [15:0]B;
  input in_phB;
  input in_phA;
  input [3:0]motor_s_axi_awaddr;
  input [31:0]motor_s_axi_wdata;
  input [3:0]motor_s_axi_araddr;
  input motor_s_axi_aresetn;
  input motor_s_axi_bready;
  input motor_s_axi_rready;

  wire [15:0]B;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire [3:0]motor_s_axi_araddr;
  wire motor_s_axi_aresetn;
  wire motor_s_axi_arready;
  wire motor_s_axi_arvalid;
  wire [3:0]motor_s_axi_awaddr;
  wire motor_s_axi_awready;
  wire motor_s_axi_awvalid;
  wire motor_s_axi_bready;
  wire motor_s_axi_bvalid;
  wire [31:0]motor_s_axi_rdata;
  wire motor_s_axi_rready;
  wire motor_s_axi_rvalid;
  wire [31:0]motor_s_axi_wdata;
  wire motor_s_axi_wready;
  wire [3:0]motor_s_axi_wstrb;
  wire motor_s_axi_wvalid;
  wire out_reg_PWMdir_reg;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [15:0]reg_err0;
  wire tmp_6_reg_401_reg;

  Motor_Ctrl_v1_1_Motor_S_AXI Motor_Ctrl_v1_1_Motor_S_AXI_inst
       (.B(B),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .motor_s_axi_araddr(motor_s_axi_araddr),
        .motor_s_axi_aresetn(motor_s_axi_aresetn),
        .motor_s_axi_arready(motor_s_axi_arready),
        .motor_s_axi_arvalid(motor_s_axi_arvalid),
        .motor_s_axi_awaddr(motor_s_axi_awaddr),
        .motor_s_axi_awready(motor_s_axi_awready),
        .motor_s_axi_awvalid(motor_s_axi_awvalid),
        .motor_s_axi_bready(motor_s_axi_bready),
        .motor_s_axi_bvalid(motor_s_axi_bvalid),
        .motor_s_axi_rdata(motor_s_axi_rdata),
        .motor_s_axi_rready(motor_s_axi_rready),
        .motor_s_axi_rvalid(motor_s_axi_rvalid),
        .motor_s_axi_wdata(motor_s_axi_wdata),
        .motor_s_axi_wready(motor_s_axi_wready),
        .motor_s_axi_wstrb(motor_s_axi_wstrb),
        .motor_s_axi_wvalid(motor_s_axi_wvalid),
        .out_reg_PWMdir_reg(out_reg_PWMdir_reg),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .reg_err0(reg_err0),
        .tmp_6_reg_401_reg(tmp_6_reg_401_reg));
endmodule

(* ORIG_REF_NAME = "Motor_Ctrl_v1_1" *) 
module Motor_Ctrl_v1_1_14
   (out_w_m,
    out_w_PWM,
    out_reg_PWMdir_reg,
    motor_s_axi_wready,
    motor_s_axi_awready,
    motor_s_axi_arready,
    tmp_6_reg_401_reg,
    reg_err0,
    motor_s_axi_rdata,
    motor_s_axi_rvalid,
    motor_s_axi_bvalid,
    in_stop_ctrl,
    motor_s_axi_awvalid,
    motor_s_axi_wvalid,
    motor_s_axi_wstrb,
    motor_s_axi_arvalid,
    motor_s_axi_aclk,
    B,
    in_phB,
    in_phA,
    motor_s_axi_awaddr,
    motor_s_axi_wdata,
    motor_s_axi_araddr,
    motor_s_axi_aresetn,
    motor_s_axi_bready,
    motor_s_axi_rready);
  output [1:0]out_w_m;
  output out_w_PWM;
  output out_reg_PWMdir_reg;
  output motor_s_axi_wready;
  output motor_s_axi_awready;
  output motor_s_axi_arready;
  output tmp_6_reg_401_reg;
  output [15:0]reg_err0;
  output [31:0]motor_s_axi_rdata;
  output motor_s_axi_rvalid;
  output motor_s_axi_bvalid;
  input in_stop_ctrl;
  input motor_s_axi_awvalid;
  input motor_s_axi_wvalid;
  input [3:0]motor_s_axi_wstrb;
  input motor_s_axi_arvalid;
  input motor_s_axi_aclk;
  input [15:0]B;
  input in_phB;
  input in_phA;
  input [3:0]motor_s_axi_awaddr;
  input [31:0]motor_s_axi_wdata;
  input [3:0]motor_s_axi_araddr;
  input motor_s_axi_aresetn;
  input motor_s_axi_bready;
  input motor_s_axi_rready;

  wire [15:0]B;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire [3:0]motor_s_axi_araddr;
  wire motor_s_axi_aresetn;
  wire motor_s_axi_arready;
  wire motor_s_axi_arvalid;
  wire [3:0]motor_s_axi_awaddr;
  wire motor_s_axi_awready;
  wire motor_s_axi_awvalid;
  wire motor_s_axi_bready;
  wire motor_s_axi_bvalid;
  wire [31:0]motor_s_axi_rdata;
  wire motor_s_axi_rready;
  wire motor_s_axi_rvalid;
  wire [31:0]motor_s_axi_wdata;
  wire motor_s_axi_wready;
  wire [3:0]motor_s_axi_wstrb;
  wire motor_s_axi_wvalid;
  wire out_reg_PWMdir_reg;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [15:0]reg_err0;
  wire tmp_6_reg_401_reg;

  Motor_Ctrl_v1_1_Motor_S_AXI_15 Motor_Ctrl_v1_1_Motor_S_AXI_inst
       (.B(B),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .motor_s_axi_araddr(motor_s_axi_araddr),
        .motor_s_axi_aresetn(motor_s_axi_aresetn),
        .motor_s_axi_arready(motor_s_axi_arready),
        .motor_s_axi_arvalid(motor_s_axi_arvalid),
        .motor_s_axi_awaddr(motor_s_axi_awaddr),
        .motor_s_axi_awready(motor_s_axi_awready),
        .motor_s_axi_awvalid(motor_s_axi_awvalid),
        .motor_s_axi_bready(motor_s_axi_bready),
        .motor_s_axi_bvalid(motor_s_axi_bvalid),
        .motor_s_axi_rdata(motor_s_axi_rdata),
        .motor_s_axi_rready(motor_s_axi_rready),
        .motor_s_axi_rvalid(motor_s_axi_rvalid),
        .motor_s_axi_wdata(motor_s_axi_wdata),
        .motor_s_axi_wready(motor_s_axi_wready),
        .motor_s_axi_wstrb(motor_s_axi_wstrb),
        .motor_s_axi_wvalid(motor_s_axi_wvalid),
        .out_reg_PWMdir_reg(out_reg_PWMdir_reg),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .reg_err0(reg_err0),
        .tmp_6_reg_401_reg(tmp_6_reg_401_reg));
endmodule

module Motor_Ctrl_v1_1_Motor_S_AXI
   (out_w_m,
    out_w_PWM,
    out_reg_PWMdir_reg,
    motor_s_axi_wready,
    motor_s_axi_awready,
    motor_s_axi_arready,
    tmp_6_reg_401_reg,
    reg_err0,
    motor_s_axi_rdata,
    motor_s_axi_rvalid,
    motor_s_axi_bvalid,
    in_stop_ctrl,
    motor_s_axi_awvalid,
    motor_s_axi_wvalid,
    motor_s_axi_wstrb,
    motor_s_axi_arvalid,
    motor_s_axi_aclk,
    B,
    in_phB,
    in_phA,
    motor_s_axi_awaddr,
    motor_s_axi_wdata,
    motor_s_axi_araddr,
    motor_s_axi_aresetn,
    motor_s_axi_bready,
    motor_s_axi_rready);
  output [1:0]out_w_m;
  output out_w_PWM;
  output out_reg_PWMdir_reg;
  output motor_s_axi_wready;
  output motor_s_axi_awready;
  output motor_s_axi_arready;
  output tmp_6_reg_401_reg;
  output [15:0]reg_err0;
  output [31:0]motor_s_axi_rdata;
  output motor_s_axi_rvalid;
  output motor_s_axi_bvalid;
  input in_stop_ctrl;
  input motor_s_axi_awvalid;
  input motor_s_axi_wvalid;
  input [3:0]motor_s_axi_wstrb;
  input motor_s_axi_arvalid;
  input motor_s_axi_aclk;
  input [15:0]B;
  input in_phB;
  input in_phA;
  input [3:0]motor_s_axi_awaddr;
  input [31:0]motor_s_axi_wdata;
  input [3:0]motor_s_axi_araddr;
  input motor_s_axi_aresetn;
  input motor_s_axi_bready;
  input motor_s_axi_rready;

  wire [15:0]B;
  wire Motor_Controller_inst0_n_21;
  wire Motor_Controller_inst0_n_22;
  wire Motor_Controller_inst0_n_23;
  wire Motor_Controller_inst0_n_24;
  wire Motor_Controller_inst0_n_25;
  wire Motor_Controller_inst0_n_26;
  wire Motor_Controller_inst0_n_27;
  wire Motor_Controller_inst0_n_28;
  wire Motor_Controller_inst0_n_29;
  wire Motor_Controller_inst0_n_30;
  wire Motor_Controller_inst0_n_31;
  wire Motor_Controller_inst0_n_32;
  wire Motor_Controller_inst0_n_33;
  wire Motor_Controller_inst0_n_34;
  wire Motor_Controller_inst0_n_35;
  wire Motor_Controller_inst0_n_36;
  wire axi_arready_i_1_n_0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2_n_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[11]_i_3_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_3_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_3_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_3_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[15]_i_3_n_0 ;
  wire \axi_rdata_reg[16]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_3_n_0 ;
  wire \axi_rdata_reg[17]_i_2_n_0 ;
  wire \axi_rdata_reg[17]_i_3_n_0 ;
  wire \axi_rdata_reg[18]_i_2_n_0 ;
  wire \axi_rdata_reg[18]_i_3_n_0 ;
  wire \axi_rdata_reg[19]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[20]_i_2_n_0 ;
  wire \axi_rdata_reg[20]_i_3_n_0 ;
  wire \axi_rdata_reg[21]_i_2_n_0 ;
  wire \axi_rdata_reg[21]_i_3_n_0 ;
  wire \axi_rdata_reg[22]_i_2_n_0 ;
  wire \axi_rdata_reg[22]_i_3_n_0 ;
  wire \axi_rdata_reg[23]_i_2_n_0 ;
  wire \axi_rdata_reg[23]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_2_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[25]_i_2_n_0 ;
  wire \axi_rdata_reg[25]_i_3_n_0 ;
  wire \axi_rdata_reg[26]_i_2_n_0 ;
  wire \axi_rdata_reg[26]_i_3_n_0 ;
  wire \axi_rdata_reg[27]_i_2_n_0 ;
  wire \axi_rdata_reg[27]_i_3_n_0 ;
  wire \axi_rdata_reg[28]_i_2_n_0 ;
  wire \axi_rdata_reg[28]_i_3_n_0 ;
  wire \axi_rdata_reg[29]_i_2_n_0 ;
  wire \axi_rdata_reg[29]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[30]_i_2_n_0 ;
  wire \axi_rdata_reg[30]_i_3_n_0 ;
  wire \axi_rdata_reg[31]_i_2_n_0 ;
  wire \axi_rdata_reg[31]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_3_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_3_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready_i_1_n_0;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire [3:0]motor_s_axi_araddr;
  wire motor_s_axi_aresetn;
  wire motor_s_axi_arready;
  wire motor_s_axi_arvalid;
  wire [3:0]motor_s_axi_awaddr;
  wire motor_s_axi_awready;
  wire motor_s_axi_awvalid;
  wire motor_s_axi_bready;
  wire motor_s_axi_bvalid;
  wire [31:0]motor_s_axi_rdata;
  wire motor_s_axi_rready;
  wire motor_s_axi_rvalid;
  wire [31:0]motor_s_axi_wdata;
  wire motor_s_axi_wready;
  wire [3:0]motor_s_axi_wstrb;
  wire motor_s_axi_wvalid;
  wire out_reg_PWMdir_reg;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [3:0]p_0_in_0;
  wire [31:0]reg_data_out;
  wire [15:0]reg_err0;
  wire [3:0]sel0;
  wire [2:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:3]slv_reg0__0;
  wire \slv_reg0_reg[2]_rep__0_n_0 ;
  wire \slv_reg0_reg[2]_rep__1_n_0 ;
  wire \slv_reg0_reg[2]_rep_n_0 ;
  wire [15:0]slv_reg1;
  wire [31:0]slv_reg10;
  wire \slv_reg10[15]_i_1_n_0 ;
  wire \slv_reg10[23]_i_1_n_0 ;
  wire \slv_reg10[31]_i_1_n_0 ;
  wire \slv_reg10[7]_i_1_n_0 ;
  wire [31:0]slv_reg11;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire [31:0]slv_reg12;
  wire \slv_reg12[15]_i_1_n_0 ;
  wire \slv_reg12[23]_i_1_n_0 ;
  wire \slv_reg12[31]_i_1_n_0 ;
  wire \slv_reg12[7]_i_1_n_0 ;
  wire [31:0]slv_reg13;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire [0:0]slv_reg14;
  wire \slv_reg14[15]_i_1_n_0 ;
  wire \slv_reg14[23]_i_1_n_0 ;
  wire \slv_reg14[31]_i_1_n_0 ;
  wire \slv_reg14[7]_i_1_n_0 ;
  wire [31:1]slv_reg14__0;
  wire [31:0]slv_reg15;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:16]slv_reg1__0;
  wire [31:16]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [15:0]slv_reg2__0;
  wire [31:16]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [15:0]slv_reg3__0;
  wire [31:16]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [15:0]slv_reg4__0;
  wire [31:16]slv_reg5;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [15:0]slv_reg5__0;
  wire [31:0]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [31:0]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire [31:0]slv_reg8;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire [31:0]slv_reg9;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire tmp_6_reg_401_reg;
  wire [15:0]w_slv_reg15;
  wire [3:3]\NLW_i_/i_/i__carry__2_CO_UNCONNECTED ;

  Motor_Controller Motor_Controller_inst0
       (.B(B),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .Q(slv_reg1),
        .S({Motor_Controller_inst0_n_21,Motor_Controller_inst0_n_22,Motor_Controller_inst0_n_23,Motor_Controller_inst0_n_24}),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .out_reg_PWMdir_reg_0(out_reg_PWMdir_reg),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .\reg_speed_ctrl_period_cnter_reg[11]_0 ({Motor_Controller_inst0_n_29,Motor_Controller_inst0_n_30,Motor_Controller_inst0_n_31,Motor_Controller_inst0_n_32}),
        .\reg_speed_ctrl_period_cnter_reg[11]_1 ({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .\reg_speed_ctrl_period_cnter_reg[15]_0 ({Motor_Controller_inst0_n_33,Motor_Controller_inst0_n_34,Motor_Controller_inst0_n_35,Motor_Controller_inst0_n_36}),
        .\reg_speed_ctrl_period_cnter_reg[15]_1 ({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .\reg_speed_ctrl_period_cnter_reg[7]_0 ({Motor_Controller_inst0_n_25,Motor_Controller_inst0_n_26,Motor_Controller_inst0_n_27,Motor_Controller_inst0_n_28}),
        .\reg_speed_ctrl_period_cnter_reg[7]_1 ({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .\slv_reg0_reg[2] (slv_reg0),
        .\slv_reg0_reg[2]_rep (\slv_reg0_reg[2]_rep_n_0 ),
        .\slv_reg0_reg[2]_rep__0 (\slv_reg0_reg[2]_rep__0_n_0 ),
        .\slv_reg0_reg[2]_rep__1 (\slv_reg0_reg[2]_rep__1_n_0 ),
        .\slv_reg14_reg[0] (slv_reg14),
        .\slv_reg15_reg[31] (w_slv_reg15),
        .\slv_reg2_reg[15] (slv_reg2__0),
        .\slv_reg3_reg[15] (slv_reg3__0),
        .\slv_reg4_reg[15] (slv_reg4__0),
        .\slv_reg5_reg[15] (slv_reg5__0),
        .\slv_reg6_reg[31] (slv_reg6),
        .tmp_6_reg_401_reg(tmp_6_reg_401_reg),
        .tmp_6_reg_401_reg_0(reg_err0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[0]),
        .Q(sel0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[1]),
        .Q(sel0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[2]),
        .Q(sel0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[3]),
        .Q(sel0[3]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(motor_s_axi_arvalid),
        .I1(motor_s_axi_arready),
        .O(axi_arready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(motor_s_axi_arready),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[0]),
        .Q(p_0_in_0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[1]),
        .Q(p_0_in_0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[2]),
        .Q(p_0_in_0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[3]),
        .Q(p_0_in_0[3]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(motor_s_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_awready),
        .O(axi_awready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(motor_s_axi_awready),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_wready),
        .I3(motor_s_axi_awready),
        .I4(motor_s_axi_bready),
        .I5(motor_s_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(motor_s_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_4 
       (.I0(slv_reg3__0[0]),
        .I1(slv_reg2__0[0]),
        .I2(sel0[1]),
        .I3(slv_reg1[0]),
        .I4(sel0[0]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(slv_reg7[0]),
        .I1(slv_reg6[0]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[0]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[0]),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(slv_reg11[0]),
        .I1(slv_reg10[0]),
        .I2(sel0[1]),
        .I3(slv_reg9[0]),
        .I4(sel0[0]),
        .I5(slv_reg8[0]),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_7 
       (.I0(slv_reg15[0]),
        .I1(slv_reg14),
        .I2(sel0[1]),
        .I3(slv_reg13[0]),
        .I4(sel0[0]),
        .I5(slv_reg12[0]),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_4 
       (.I0(slv_reg3__0[10]),
        .I1(slv_reg2__0[10]),
        .I2(sel0[1]),
        .I3(slv_reg1[10]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[10]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_5 
       (.I0(slv_reg7[10]),
        .I1(slv_reg6[10]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[10]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[10]),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_6 
       (.I0(slv_reg11[10]),
        .I1(slv_reg10[10]),
        .I2(sel0[1]),
        .I3(slv_reg9[10]),
        .I4(sel0[0]),
        .I5(slv_reg8[10]),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_7 
       (.I0(slv_reg15[10]),
        .I1(slv_reg14__0[10]),
        .I2(sel0[1]),
        .I3(slv_reg13[10]),
        .I4(sel0[0]),
        .I5(slv_reg12[10]),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_4 
       (.I0(slv_reg3__0[11]),
        .I1(slv_reg2__0[11]),
        .I2(sel0[1]),
        .I3(slv_reg1[11]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[11]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_5 
       (.I0(slv_reg7[11]),
        .I1(slv_reg6[11]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[11]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[11]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_6 
       (.I0(slv_reg11[11]),
        .I1(slv_reg10[11]),
        .I2(sel0[1]),
        .I3(slv_reg9[11]),
        .I4(sel0[0]),
        .I5(slv_reg8[11]),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_7 
       (.I0(slv_reg15[11]),
        .I1(slv_reg14__0[11]),
        .I2(sel0[1]),
        .I3(slv_reg13[11]),
        .I4(sel0[0]),
        .I5(slv_reg12[11]),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_4 
       (.I0(slv_reg3__0[12]),
        .I1(slv_reg2__0[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[12]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_5 
       (.I0(slv_reg7[12]),
        .I1(slv_reg6[12]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[12]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[12]),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_6 
       (.I0(slv_reg11[12]),
        .I1(slv_reg10[12]),
        .I2(sel0[1]),
        .I3(slv_reg9[12]),
        .I4(sel0[0]),
        .I5(slv_reg8[12]),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_7 
       (.I0(slv_reg15[12]),
        .I1(slv_reg14__0[12]),
        .I2(sel0[1]),
        .I3(slv_reg13[12]),
        .I4(sel0[0]),
        .I5(slv_reg12[12]),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_4 
       (.I0(slv_reg3__0[13]),
        .I1(slv_reg2__0[13]),
        .I2(sel0[1]),
        .I3(slv_reg1[13]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[13]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_5 
       (.I0(slv_reg7[13]),
        .I1(slv_reg6[13]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[13]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[13]),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_6 
       (.I0(slv_reg11[13]),
        .I1(slv_reg10[13]),
        .I2(sel0[1]),
        .I3(slv_reg9[13]),
        .I4(sel0[0]),
        .I5(slv_reg8[13]),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_7 
       (.I0(slv_reg15[13]),
        .I1(slv_reg14__0[13]),
        .I2(sel0[1]),
        .I3(slv_reg13[13]),
        .I4(sel0[0]),
        .I5(slv_reg12[13]),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_4 
       (.I0(slv_reg3__0[14]),
        .I1(slv_reg2__0[14]),
        .I2(sel0[1]),
        .I3(slv_reg1[14]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[14]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_5 
       (.I0(slv_reg7[14]),
        .I1(slv_reg6[14]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[14]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[14]),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_6 
       (.I0(slv_reg11[14]),
        .I1(slv_reg10[14]),
        .I2(sel0[1]),
        .I3(slv_reg9[14]),
        .I4(sel0[0]),
        .I5(slv_reg8[14]),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_7 
       (.I0(slv_reg15[14]),
        .I1(slv_reg14__0[14]),
        .I2(sel0[1]),
        .I3(slv_reg13[14]),
        .I4(sel0[0]),
        .I5(slv_reg12[14]),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_4 
       (.I0(slv_reg3__0[15]),
        .I1(slv_reg2__0[15]),
        .I2(sel0[1]),
        .I3(slv_reg1[15]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[15]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_5 
       (.I0(slv_reg7[15]),
        .I1(slv_reg6[15]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[15]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[15]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_6 
       (.I0(slv_reg11[15]),
        .I1(slv_reg10[15]),
        .I2(sel0[1]),
        .I3(slv_reg9[15]),
        .I4(sel0[0]),
        .I5(slv_reg8[15]),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[15]),
        .I2(sel0[1]),
        .I3(slv_reg13[15]),
        .I4(sel0[0]),
        .I5(slv_reg12[15]),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_4 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[16]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[16]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_5 
       (.I0(slv_reg7[16]),
        .I1(slv_reg6[16]),
        .I2(sel0[1]),
        .I3(slv_reg5[16]),
        .I4(sel0[0]),
        .I5(slv_reg4[16]),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_6 
       (.I0(slv_reg11[16]),
        .I1(slv_reg10[16]),
        .I2(sel0[1]),
        .I3(slv_reg9[16]),
        .I4(sel0[0]),
        .I5(slv_reg8[16]),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[16]),
        .I2(sel0[1]),
        .I3(slv_reg13[16]),
        .I4(sel0[0]),
        .I5(slv_reg12[16]),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_4 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[17]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[17]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_5 
       (.I0(slv_reg7[17]),
        .I1(slv_reg6[17]),
        .I2(sel0[1]),
        .I3(slv_reg5[17]),
        .I4(sel0[0]),
        .I5(slv_reg4[17]),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_6 
       (.I0(slv_reg11[17]),
        .I1(slv_reg10[17]),
        .I2(sel0[1]),
        .I3(slv_reg9[17]),
        .I4(sel0[0]),
        .I5(slv_reg8[17]),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[17]),
        .I2(sel0[1]),
        .I3(slv_reg13[17]),
        .I4(sel0[0]),
        .I5(slv_reg12[17]),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_4 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[18]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[18]),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_5 
       (.I0(slv_reg7[18]),
        .I1(slv_reg6[18]),
        .I2(sel0[1]),
        .I3(slv_reg5[18]),
        .I4(sel0[0]),
        .I5(slv_reg4[18]),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_6 
       (.I0(slv_reg11[18]),
        .I1(slv_reg10[18]),
        .I2(sel0[1]),
        .I3(slv_reg9[18]),
        .I4(sel0[0]),
        .I5(slv_reg8[18]),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[18]),
        .I2(sel0[1]),
        .I3(slv_reg13[18]),
        .I4(sel0[0]),
        .I5(slv_reg12[18]),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_4 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[19]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[19]),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_5 
       (.I0(slv_reg7[19]),
        .I1(slv_reg6[19]),
        .I2(sel0[1]),
        .I3(slv_reg5[19]),
        .I4(sel0[0]),
        .I5(slv_reg4[19]),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_6 
       (.I0(slv_reg11[19]),
        .I1(slv_reg10[19]),
        .I2(sel0[1]),
        .I3(slv_reg9[19]),
        .I4(sel0[0]),
        .I5(slv_reg8[19]),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[19]),
        .I2(sel0[1]),
        .I3(slv_reg13[19]),
        .I4(sel0[0]),
        .I5(slv_reg12[19]),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_4 
       (.I0(slv_reg3__0[1]),
        .I1(slv_reg2__0[1]),
        .I2(sel0[1]),
        .I3(slv_reg1[1]),
        .I4(sel0[0]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_5 
       (.I0(slv_reg7[1]),
        .I1(slv_reg6[1]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[1]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[1]),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_6 
       (.I0(slv_reg11[1]),
        .I1(slv_reg10[1]),
        .I2(sel0[1]),
        .I3(slv_reg9[1]),
        .I4(sel0[0]),
        .I5(slv_reg8[1]),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_7 
       (.I0(slv_reg15[1]),
        .I1(slv_reg14__0[1]),
        .I2(sel0[1]),
        .I3(slv_reg13[1]),
        .I4(sel0[0]),
        .I5(slv_reg12[1]),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_4 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[20]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[20]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_5 
       (.I0(slv_reg7[20]),
        .I1(slv_reg6[20]),
        .I2(sel0[1]),
        .I3(slv_reg5[20]),
        .I4(sel0[0]),
        .I5(slv_reg4[20]),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_6 
       (.I0(slv_reg11[20]),
        .I1(slv_reg10[20]),
        .I2(sel0[1]),
        .I3(slv_reg9[20]),
        .I4(sel0[0]),
        .I5(slv_reg8[20]),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[20]),
        .I2(sel0[1]),
        .I3(slv_reg13[20]),
        .I4(sel0[0]),
        .I5(slv_reg12[20]),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_4 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[21]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[21]),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_5 
       (.I0(slv_reg7[21]),
        .I1(slv_reg6[21]),
        .I2(sel0[1]),
        .I3(slv_reg5[21]),
        .I4(sel0[0]),
        .I5(slv_reg4[21]),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_6 
       (.I0(slv_reg11[21]),
        .I1(slv_reg10[21]),
        .I2(sel0[1]),
        .I3(slv_reg9[21]),
        .I4(sel0[0]),
        .I5(slv_reg8[21]),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[21]),
        .I2(sel0[1]),
        .I3(slv_reg13[21]),
        .I4(sel0[0]),
        .I5(slv_reg12[21]),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_4 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[22]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[22]),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_5 
       (.I0(slv_reg7[22]),
        .I1(slv_reg6[22]),
        .I2(sel0[1]),
        .I3(slv_reg5[22]),
        .I4(sel0[0]),
        .I5(slv_reg4[22]),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_6 
       (.I0(slv_reg11[22]),
        .I1(slv_reg10[22]),
        .I2(sel0[1]),
        .I3(slv_reg9[22]),
        .I4(sel0[0]),
        .I5(slv_reg8[22]),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[22]),
        .I2(sel0[1]),
        .I3(slv_reg13[22]),
        .I4(sel0[0]),
        .I5(slv_reg12[22]),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_4 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[23]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[23]),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_5 
       (.I0(slv_reg7[23]),
        .I1(slv_reg6[23]),
        .I2(sel0[1]),
        .I3(slv_reg5[23]),
        .I4(sel0[0]),
        .I5(slv_reg4[23]),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_6 
       (.I0(slv_reg11[23]),
        .I1(slv_reg10[23]),
        .I2(sel0[1]),
        .I3(slv_reg9[23]),
        .I4(sel0[0]),
        .I5(slv_reg8[23]),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[23]),
        .I2(sel0[1]),
        .I3(slv_reg13[23]),
        .I4(sel0[0]),
        .I5(slv_reg12[23]),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_4 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[24]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[24]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_5 
       (.I0(slv_reg7[24]),
        .I1(slv_reg6[24]),
        .I2(sel0[1]),
        .I3(slv_reg5[24]),
        .I4(sel0[0]),
        .I5(slv_reg4[24]),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_6 
       (.I0(slv_reg11[24]),
        .I1(slv_reg10[24]),
        .I2(sel0[1]),
        .I3(slv_reg9[24]),
        .I4(sel0[0]),
        .I5(slv_reg8[24]),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[24]),
        .I2(sel0[1]),
        .I3(slv_reg13[24]),
        .I4(sel0[0]),
        .I5(slv_reg12[24]),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_4 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[25]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[25]),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_5 
       (.I0(slv_reg7[25]),
        .I1(slv_reg6[25]),
        .I2(sel0[1]),
        .I3(slv_reg5[25]),
        .I4(sel0[0]),
        .I5(slv_reg4[25]),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_6 
       (.I0(slv_reg11[25]),
        .I1(slv_reg10[25]),
        .I2(sel0[1]),
        .I3(slv_reg9[25]),
        .I4(sel0[0]),
        .I5(slv_reg8[25]),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[25]),
        .I2(sel0[1]),
        .I3(slv_reg13[25]),
        .I4(sel0[0]),
        .I5(slv_reg12[25]),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_4 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[26]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[26]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_5 
       (.I0(slv_reg7[26]),
        .I1(slv_reg6[26]),
        .I2(sel0[1]),
        .I3(slv_reg5[26]),
        .I4(sel0[0]),
        .I5(slv_reg4[26]),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_6 
       (.I0(slv_reg11[26]),
        .I1(slv_reg10[26]),
        .I2(sel0[1]),
        .I3(slv_reg9[26]),
        .I4(sel0[0]),
        .I5(slv_reg8[26]),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[26]),
        .I2(sel0[1]),
        .I3(slv_reg13[26]),
        .I4(sel0[0]),
        .I5(slv_reg12[26]),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_4 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[27]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[27]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_5 
       (.I0(slv_reg7[27]),
        .I1(slv_reg6[27]),
        .I2(sel0[1]),
        .I3(slv_reg5[27]),
        .I4(sel0[0]),
        .I5(slv_reg4[27]),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_6 
       (.I0(slv_reg11[27]),
        .I1(slv_reg10[27]),
        .I2(sel0[1]),
        .I3(slv_reg9[27]),
        .I4(sel0[0]),
        .I5(slv_reg8[27]),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[27]),
        .I2(sel0[1]),
        .I3(slv_reg13[27]),
        .I4(sel0[0]),
        .I5(slv_reg12[27]),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_4 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[28]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[28]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_5 
       (.I0(slv_reg7[28]),
        .I1(slv_reg6[28]),
        .I2(sel0[1]),
        .I3(slv_reg5[28]),
        .I4(sel0[0]),
        .I5(slv_reg4[28]),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_6 
       (.I0(slv_reg11[28]),
        .I1(slv_reg10[28]),
        .I2(sel0[1]),
        .I3(slv_reg9[28]),
        .I4(sel0[0]),
        .I5(slv_reg8[28]),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[28]),
        .I2(sel0[1]),
        .I3(slv_reg13[28]),
        .I4(sel0[0]),
        .I5(slv_reg12[28]),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_4 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[29]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[29]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_5 
       (.I0(slv_reg7[29]),
        .I1(slv_reg6[29]),
        .I2(sel0[1]),
        .I3(slv_reg5[29]),
        .I4(sel0[0]),
        .I5(slv_reg4[29]),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_6 
       (.I0(slv_reg11[29]),
        .I1(slv_reg10[29]),
        .I2(sel0[1]),
        .I3(slv_reg9[29]),
        .I4(sel0[0]),
        .I5(slv_reg8[29]),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[29]),
        .I2(sel0[1]),
        .I3(slv_reg13[29]),
        .I4(sel0[0]),
        .I5(slv_reg12[29]),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_4 
       (.I0(slv_reg3__0[2]),
        .I1(slv_reg2__0[2]),
        .I2(sel0[1]),
        .I3(slv_reg1[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg[2]_rep__1_n_0 ),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(slv_reg7[2]),
        .I1(slv_reg6[2]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[2]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[2]),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_6 
       (.I0(slv_reg11[2]),
        .I1(slv_reg10[2]),
        .I2(sel0[1]),
        .I3(slv_reg9[2]),
        .I4(sel0[0]),
        .I5(slv_reg8[2]),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_7 
       (.I0(slv_reg15[2]),
        .I1(slv_reg14__0[2]),
        .I2(sel0[1]),
        .I3(slv_reg13[2]),
        .I4(sel0[0]),
        .I5(slv_reg12[2]),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_4 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[30]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[30]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_5 
       (.I0(slv_reg7[30]),
        .I1(slv_reg6[30]),
        .I2(sel0[1]),
        .I3(slv_reg5[30]),
        .I4(sel0[0]),
        .I5(slv_reg4[30]),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_6 
       (.I0(slv_reg11[30]),
        .I1(slv_reg10[30]),
        .I2(sel0[1]),
        .I3(slv_reg9[30]),
        .I4(sel0[0]),
        .I5(slv_reg8[30]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[30]),
        .I2(sel0[1]),
        .I3(slv_reg13[30]),
        .I4(sel0[0]),
        .I5(slv_reg12[30]),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_4 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[31]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[31]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_5 
       (.I0(slv_reg7[31]),
        .I1(slv_reg6[31]),
        .I2(sel0[1]),
        .I3(slv_reg5[31]),
        .I4(sel0[0]),
        .I5(slv_reg4[31]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_6 
       (.I0(slv_reg11[31]),
        .I1(slv_reg10[31]),
        .I2(sel0[1]),
        .I3(slv_reg9[31]),
        .I4(sel0[0]),
        .I5(slv_reg8[31]),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[31]),
        .I2(sel0[1]),
        .I3(slv_reg13[31]),
        .I4(sel0[0]),
        .I5(slv_reg12[31]),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_4 
       (.I0(slv_reg3__0[3]),
        .I1(slv_reg2__0[3]),
        .I2(sel0[1]),
        .I3(slv_reg1[3]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[3]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(slv_reg7[3]),
        .I1(slv_reg6[3]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[3]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[3]),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(slv_reg11[3]),
        .I1(slv_reg10[3]),
        .I2(sel0[1]),
        .I3(slv_reg9[3]),
        .I4(sel0[0]),
        .I5(slv_reg8[3]),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_7 
       (.I0(slv_reg15[3]),
        .I1(slv_reg14__0[3]),
        .I2(sel0[1]),
        .I3(slv_reg13[3]),
        .I4(sel0[0]),
        .I5(slv_reg12[3]),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_4 
       (.I0(slv_reg3__0[4]),
        .I1(slv_reg2__0[4]),
        .I2(sel0[1]),
        .I3(slv_reg1[4]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[4]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_5 
       (.I0(slv_reg7[4]),
        .I1(slv_reg6[4]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[4]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[4]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_6 
       (.I0(slv_reg11[4]),
        .I1(slv_reg10[4]),
        .I2(sel0[1]),
        .I3(slv_reg9[4]),
        .I4(sel0[0]),
        .I5(slv_reg8[4]),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_7 
       (.I0(slv_reg15[4]),
        .I1(slv_reg14__0[4]),
        .I2(sel0[1]),
        .I3(slv_reg13[4]),
        .I4(sel0[0]),
        .I5(slv_reg12[4]),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_4 
       (.I0(slv_reg3__0[5]),
        .I1(slv_reg2__0[5]),
        .I2(sel0[1]),
        .I3(slv_reg1[5]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[5]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_5 
       (.I0(slv_reg7[5]),
        .I1(slv_reg6[5]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[5]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[5]),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_6 
       (.I0(slv_reg11[5]),
        .I1(slv_reg10[5]),
        .I2(sel0[1]),
        .I3(slv_reg9[5]),
        .I4(sel0[0]),
        .I5(slv_reg8[5]),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_7 
       (.I0(slv_reg15[5]),
        .I1(slv_reg14__0[5]),
        .I2(sel0[1]),
        .I3(slv_reg13[5]),
        .I4(sel0[0]),
        .I5(slv_reg12[5]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_4 
       (.I0(slv_reg3__0[6]),
        .I1(slv_reg2__0[6]),
        .I2(sel0[1]),
        .I3(slv_reg1[6]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[6]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_5 
       (.I0(slv_reg7[6]),
        .I1(slv_reg6[6]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[6]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[6]),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_6 
       (.I0(slv_reg11[6]),
        .I1(slv_reg10[6]),
        .I2(sel0[1]),
        .I3(slv_reg9[6]),
        .I4(sel0[0]),
        .I5(slv_reg8[6]),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_7 
       (.I0(slv_reg15[6]),
        .I1(slv_reg14__0[6]),
        .I2(sel0[1]),
        .I3(slv_reg13[6]),
        .I4(sel0[0]),
        .I5(slv_reg12[6]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_4 
       (.I0(slv_reg3__0[7]),
        .I1(slv_reg2__0[7]),
        .I2(sel0[1]),
        .I3(slv_reg1[7]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[7]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_5 
       (.I0(slv_reg7[7]),
        .I1(slv_reg6[7]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[7]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[7]),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_6 
       (.I0(slv_reg11[7]),
        .I1(slv_reg10[7]),
        .I2(sel0[1]),
        .I3(slv_reg9[7]),
        .I4(sel0[0]),
        .I5(slv_reg8[7]),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_7 
       (.I0(slv_reg15[7]),
        .I1(slv_reg14__0[7]),
        .I2(sel0[1]),
        .I3(slv_reg13[7]),
        .I4(sel0[0]),
        .I5(slv_reg12[7]),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_4 
       (.I0(slv_reg3__0[8]),
        .I1(slv_reg2__0[8]),
        .I2(sel0[1]),
        .I3(slv_reg1[8]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[8]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(slv_reg7[8]),
        .I1(slv_reg6[8]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[8]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[8]),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_6 
       (.I0(slv_reg11[8]),
        .I1(slv_reg10[8]),
        .I2(sel0[1]),
        .I3(slv_reg9[8]),
        .I4(sel0[0]),
        .I5(slv_reg8[8]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(slv_reg15[8]),
        .I1(slv_reg14__0[8]),
        .I2(sel0[1]),
        .I3(slv_reg13[8]),
        .I4(sel0[0]),
        .I5(slv_reg12[8]),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_4 
       (.I0(slv_reg3__0[9]),
        .I1(slv_reg2__0[9]),
        .I2(sel0[1]),
        .I3(slv_reg1[9]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[9]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_5 
       (.I0(slv_reg7[9]),
        .I1(slv_reg6[9]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[9]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[9]),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(slv_reg11[9]),
        .I1(slv_reg10[9]),
        .I2(sel0[1]),
        .I3(slv_reg9[9]),
        .I4(sel0[0]),
        .I5(slv_reg8[9]),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_7 
       (.I0(slv_reg15[9]),
        .I1(slv_reg14__0[9]),
        .I2(sel0[1]),
        .I3(slv_reg13[9]),
        .I4(sel0[0]),
        .I5(slv_reg12[9]),
        .O(\axi_rdata[9]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(motor_s_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_4_n_0 ),
        .I1(\axi_rdata[0]_i_5_n_0 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata[0]_i_6_n_0 ),
        .I1(\axi_rdata[0]_i_7_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(motor_s_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10]_i_3_n_0 ),
        .O(reg_data_out[10]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata[10]_i_5_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata[10]_i_6_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(motor_s_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11]_i_3_n_0 ),
        .O(reg_data_out[11]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_4_n_0 ),
        .I1(\axi_rdata[11]_i_5_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[11]_i_3 
       (.I0(\axi_rdata[11]_i_6_n_0 ),
        .I1(\axi_rdata[11]_i_7_n_0 ),
        .O(\axi_rdata_reg[11]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(motor_s_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[12]_i_1 
       (.I0(\axi_rdata_reg[12]_i_2_n_0 ),
        .I1(\axi_rdata_reg[12]_i_3_n_0 ),
        .O(reg_data_out[12]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_4_n_0 ),
        .I1(\axi_rdata[12]_i_5_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[12]_i_3 
       (.I0(\axi_rdata[12]_i_6_n_0 ),
        .I1(\axi_rdata[12]_i_7_n_0 ),
        .O(\axi_rdata_reg[12]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(motor_s_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[13]_i_1 
       (.I0(\axi_rdata_reg[13]_i_2_n_0 ),
        .I1(\axi_rdata_reg[13]_i_3_n_0 ),
        .O(reg_data_out[13]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_4_n_0 ),
        .I1(\axi_rdata[13]_i_5_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[13]_i_3 
       (.I0(\axi_rdata[13]_i_6_n_0 ),
        .I1(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata_reg[13]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(motor_s_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[14]_i_1 
       (.I0(\axi_rdata_reg[14]_i_2_n_0 ),
        .I1(\axi_rdata_reg[14]_i_3_n_0 ),
        .O(reg_data_out[14]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_4_n_0 ),
        .I1(\axi_rdata[14]_i_5_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[14]_i_3 
       (.I0(\axi_rdata[14]_i_6_n_0 ),
        .I1(\axi_rdata[14]_i_7_n_0 ),
        .O(\axi_rdata_reg[14]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(motor_s_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[15]_i_1 
       (.I0(\axi_rdata_reg[15]_i_2_n_0 ),
        .I1(\axi_rdata_reg[15]_i_3_n_0 ),
        .O(reg_data_out[15]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_4_n_0 ),
        .I1(\axi_rdata[15]_i_5_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[15]_i_3 
       (.I0(\axi_rdata[15]_i_6_n_0 ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .O(\axi_rdata_reg[15]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(motor_s_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[16]_i_1 
       (.I0(\axi_rdata_reg[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[16]_i_3_n_0 ),
        .O(reg_data_out[16]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[16]_i_2 
       (.I0(\axi_rdata[16]_i_4_n_0 ),
        .I1(\axi_rdata[16]_i_5_n_0 ),
        .O(\axi_rdata_reg[16]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[16]_i_3 
       (.I0(\axi_rdata[16]_i_6_n_0 ),
        .I1(\axi_rdata[16]_i_7_n_0 ),
        .O(\axi_rdata_reg[16]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(motor_s_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[17]_i_1 
       (.I0(\axi_rdata_reg[17]_i_2_n_0 ),
        .I1(\axi_rdata_reg[17]_i_3_n_0 ),
        .O(reg_data_out[17]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[17]_i_2 
       (.I0(\axi_rdata[17]_i_4_n_0 ),
        .I1(\axi_rdata[17]_i_5_n_0 ),
        .O(\axi_rdata_reg[17]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[17]_i_3 
       (.I0(\axi_rdata[17]_i_6_n_0 ),
        .I1(\axi_rdata[17]_i_7_n_0 ),
        .O(\axi_rdata_reg[17]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(motor_s_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[18]_i_1 
       (.I0(\axi_rdata_reg[18]_i_2_n_0 ),
        .I1(\axi_rdata_reg[18]_i_3_n_0 ),
        .O(reg_data_out[18]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[18]_i_2 
       (.I0(\axi_rdata[18]_i_4_n_0 ),
        .I1(\axi_rdata[18]_i_5_n_0 ),
        .O(\axi_rdata_reg[18]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[18]_i_3 
       (.I0(\axi_rdata[18]_i_6_n_0 ),
        .I1(\axi_rdata[18]_i_7_n_0 ),
        .O(\axi_rdata_reg[18]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(motor_s_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[19]_i_1 
       (.I0(\axi_rdata_reg[19]_i_2_n_0 ),
        .I1(\axi_rdata_reg[19]_i_3_n_0 ),
        .O(reg_data_out[19]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[19]_i_2 
       (.I0(\axi_rdata[19]_i_4_n_0 ),
        .I1(\axi_rdata[19]_i_5_n_0 ),
        .O(\axi_rdata_reg[19]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[19]_i_3 
       (.I0(\axi_rdata[19]_i_6_n_0 ),
        .I1(\axi_rdata[19]_i_7_n_0 ),
        .O(\axi_rdata_reg[19]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(motor_s_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1]_i_3_n_0 ),
        .O(reg_data_out[1]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_4_n_0 ),
        .I1(\axi_rdata[1]_i_5_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata[1]_i_6_n_0 ),
        .I1(\axi_rdata[1]_i_7_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(motor_s_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[20]_i_1 
       (.I0(\axi_rdata_reg[20]_i_2_n_0 ),
        .I1(\axi_rdata_reg[20]_i_3_n_0 ),
        .O(reg_data_out[20]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[20]_i_2 
       (.I0(\axi_rdata[20]_i_4_n_0 ),
        .I1(\axi_rdata[20]_i_5_n_0 ),
        .O(\axi_rdata_reg[20]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[20]_i_3 
       (.I0(\axi_rdata[20]_i_6_n_0 ),
        .I1(\axi_rdata[20]_i_7_n_0 ),
        .O(\axi_rdata_reg[20]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(motor_s_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[21]_i_1 
       (.I0(\axi_rdata_reg[21]_i_2_n_0 ),
        .I1(\axi_rdata_reg[21]_i_3_n_0 ),
        .O(reg_data_out[21]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[21]_i_2 
       (.I0(\axi_rdata[21]_i_4_n_0 ),
        .I1(\axi_rdata[21]_i_5_n_0 ),
        .O(\axi_rdata_reg[21]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[21]_i_3 
       (.I0(\axi_rdata[21]_i_6_n_0 ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .O(\axi_rdata_reg[21]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(motor_s_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[22]_i_1 
       (.I0(\axi_rdata_reg[22]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22]_i_3_n_0 ),
        .O(reg_data_out[22]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[22]_i_2 
       (.I0(\axi_rdata[22]_i_4_n_0 ),
        .I1(\axi_rdata[22]_i_5_n_0 ),
        .O(\axi_rdata_reg[22]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[22]_i_3 
       (.I0(\axi_rdata[22]_i_6_n_0 ),
        .I1(\axi_rdata[22]_i_7_n_0 ),
        .O(\axi_rdata_reg[22]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(motor_s_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[23]_i_1 
       (.I0(\axi_rdata_reg[23]_i_2_n_0 ),
        .I1(\axi_rdata_reg[23]_i_3_n_0 ),
        .O(reg_data_out[23]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[23]_i_2 
       (.I0(\axi_rdata[23]_i_4_n_0 ),
        .I1(\axi_rdata[23]_i_5_n_0 ),
        .O(\axi_rdata_reg[23]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[23]_i_3 
       (.I0(\axi_rdata[23]_i_6_n_0 ),
        .I1(\axi_rdata[23]_i_7_n_0 ),
        .O(\axi_rdata_reg[23]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(motor_s_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[24]_i_1 
       (.I0(\axi_rdata_reg[24]_i_2_n_0 ),
        .I1(\axi_rdata_reg[24]_i_3_n_0 ),
        .O(reg_data_out[24]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[24]_i_2 
       (.I0(\axi_rdata[24]_i_4_n_0 ),
        .I1(\axi_rdata[24]_i_5_n_0 ),
        .O(\axi_rdata_reg[24]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata[24]_i_6_n_0 ),
        .I1(\axi_rdata[24]_i_7_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(motor_s_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[25]_i_1 
       (.I0(\axi_rdata_reg[25]_i_2_n_0 ),
        .I1(\axi_rdata_reg[25]_i_3_n_0 ),
        .O(reg_data_out[25]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[25]_i_2 
       (.I0(\axi_rdata[25]_i_4_n_0 ),
        .I1(\axi_rdata[25]_i_5_n_0 ),
        .O(\axi_rdata_reg[25]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[25]_i_3 
       (.I0(\axi_rdata[25]_i_6_n_0 ),
        .I1(\axi_rdata[25]_i_7_n_0 ),
        .O(\axi_rdata_reg[25]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(motor_s_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[26]_i_1 
       (.I0(\axi_rdata_reg[26]_i_2_n_0 ),
        .I1(\axi_rdata_reg[26]_i_3_n_0 ),
        .O(reg_data_out[26]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[26]_i_2 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[26]_i_5_n_0 ),
        .O(\axi_rdata_reg[26]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[26]_i_3 
       (.I0(\axi_rdata[26]_i_6_n_0 ),
        .I1(\axi_rdata[26]_i_7_n_0 ),
        .O(\axi_rdata_reg[26]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(motor_s_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[27]_i_1 
       (.I0(\axi_rdata_reg[27]_i_2_n_0 ),
        .I1(\axi_rdata_reg[27]_i_3_n_0 ),
        .O(reg_data_out[27]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[27]_i_2 
       (.I0(\axi_rdata[27]_i_4_n_0 ),
        .I1(\axi_rdata[27]_i_5_n_0 ),
        .O(\axi_rdata_reg[27]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[27]_i_3 
       (.I0(\axi_rdata[27]_i_6_n_0 ),
        .I1(\axi_rdata[27]_i_7_n_0 ),
        .O(\axi_rdata_reg[27]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(motor_s_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[28]_i_1 
       (.I0(\axi_rdata_reg[28]_i_2_n_0 ),
        .I1(\axi_rdata_reg[28]_i_3_n_0 ),
        .O(reg_data_out[28]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[28]_i_2 
       (.I0(\axi_rdata[28]_i_4_n_0 ),
        .I1(\axi_rdata[28]_i_5_n_0 ),
        .O(\axi_rdata_reg[28]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[28]_i_3 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata_reg[28]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(motor_s_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[29]_i_1 
       (.I0(\axi_rdata_reg[29]_i_2_n_0 ),
        .I1(\axi_rdata_reg[29]_i_3_n_0 ),
        .O(reg_data_out[29]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[29]_i_2 
       (.I0(\axi_rdata[29]_i_4_n_0 ),
        .I1(\axi_rdata[29]_i_5_n_0 ),
        .O(\axi_rdata_reg[29]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[29]_i_3 
       (.I0(\axi_rdata[29]_i_6_n_0 ),
        .I1(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata_reg[29]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(motor_s_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2]_i_3_n_0 ),
        .O(reg_data_out[2]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_4_n_0 ),
        .I1(\axi_rdata[2]_i_5_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata[2]_i_6_n_0 ),
        .I1(\axi_rdata[2]_i_7_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(motor_s_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[30]_i_1 
       (.I0(\axi_rdata_reg[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30]_i_3_n_0 ),
        .O(reg_data_out[30]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[30]_i_2 
       (.I0(\axi_rdata[30]_i_4_n_0 ),
        .I1(\axi_rdata[30]_i_5_n_0 ),
        .O(\axi_rdata_reg[30]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[30]_i_3 
       (.I0(\axi_rdata[30]_i_6_n_0 ),
        .I1(\axi_rdata[30]_i_7_n_0 ),
        .O(\axi_rdata_reg[30]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(motor_s_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[31]_i_1 
       (.I0(\axi_rdata_reg[31]_i_2_n_0 ),
        .I1(\axi_rdata_reg[31]_i_3_n_0 ),
        .O(reg_data_out[31]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[31]_i_2 
       (.I0(\axi_rdata[31]_i_4_n_0 ),
        .I1(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata_reg[31]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[31]_i_3 
       (.I0(\axi_rdata[31]_i_6_n_0 ),
        .I1(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata_reg[31]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(motor_s_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3]_i_3_n_0 ),
        .O(reg_data_out[3]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_4_n_0 ),
        .I1(\axi_rdata[3]_i_5_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata[3]_i_6_n_0 ),
        .I1(\axi_rdata[3]_i_7_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(motor_s_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4]_i_3_n_0 ),
        .O(reg_data_out[4]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_4_n_0 ),
        .I1(\axi_rdata[4]_i_5_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(motor_s_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5]_i_3_n_0 ),
        .O(reg_data_out[5]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_4_n_0 ),
        .I1(\axi_rdata[5]_i_5_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[5]_i_3 
       (.I0(\axi_rdata[5]_i_6_n_0 ),
        .I1(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata_reg[5]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(motor_s_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6]_i_3_n_0 ),
        .O(reg_data_out[6]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_4_n_0 ),
        .I1(\axi_rdata[6]_i_5_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[6]_i_3 
       (.I0(\axi_rdata[6]_i_6_n_0 ),
        .I1(\axi_rdata[6]_i_7_n_0 ),
        .O(\axi_rdata_reg[6]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(motor_s_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7]_i_3_n_0 ),
        .O(reg_data_out[7]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_4_n_0 ),
        .I1(\axi_rdata[7]_i_5_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[7]_i_3 
       (.I0(\axi_rdata[7]_i_6_n_0 ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(motor_s_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8]_i_3_n_0 ),
        .O(reg_data_out[8]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_4_n_0 ),
        .I1(\axi_rdata[8]_i_5_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata[8]_i_6_n_0 ),
        .I1(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(motor_s_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9]_i_3_n_0 ),
        .O(reg_data_out[9]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_4_n_0 ),
        .I1(\axi_rdata[9]_i_5_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata[9]_i_6_n_0 ),
        .I1(\axi_rdata[9]_i_7_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(sel0[2]));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(motor_s_axi_arready),
        .I1(motor_s_axi_arvalid),
        .I2(motor_s_axi_rready),
        .I3(motor_s_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(motor_s_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_wready),
        .O(axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(motor_s_axi_wready),
        .R(axi_awready_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({Motor_Controller_inst0_n_21,Motor_Controller_inst0_n_22,Motor_Controller_inst0_n_23,Motor_Controller_inst0_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({Motor_Controller_inst0_n_25,Motor_Controller_inst0_n_26,Motor_Controller_inst0_n_27,Motor_Controller_inst0_n_28}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({Motor_Controller_inst0_n_29,Motor_Controller_inst0_n_30,Motor_Controller_inst0_n_31,Motor_Controller_inst0_n_32}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\NLW_i_/i_/i__carry__2_CO_UNCONNECTED [3],\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S({Motor_Controller_inst0_n_33,Motor_Controller_inst0_n_34,Motor_Controller_inst0_n_35,Motor_Controller_inst0_n_36}));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg0[31]_i_2 
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_wready),
        .I3(motor_s_axi_awready),
        .O(\slv_reg0[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg0__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg0__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg0__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg0__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg0__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg0__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg0__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg0__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg0__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg0__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg0__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg0__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg0__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg0__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg0__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg0__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg0__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg0__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg0__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg0__0[29]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2]_rep 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2]_rep__0 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2]_rep__1 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg0__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg0__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg0__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg0__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg0__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg0__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg0__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg0__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg0__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[1]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg10[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg10[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg10[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg10[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg10[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg10[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg10[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg10[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg10[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg10[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg10[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg10[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg10[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg10[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg10[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg10[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg10[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg10[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg10[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg10[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg10[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg10[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg10[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg10[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg10[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg10[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg10[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg10[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg10[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg10[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg10[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg10[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg11[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg11[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg11[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg11[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg11[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg11[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg11[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg11[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg11[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg11[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg11[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg11[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg11[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg11[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg11[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg11[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg11[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg11[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg11[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg11[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg11[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg11[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg11[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg11[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg11[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg11[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg11[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg11[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg11[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg11[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg11[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg11[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[1]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[2]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[3]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg12[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg12[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg12[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg12[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg12[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg12[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg12[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg12[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg12[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg12[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg12[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg12[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg12[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg12[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg12[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg12[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg12[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg12[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg12[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg12[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg12[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg12[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg12[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg12[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg12[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg12[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg12[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg12[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg12[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg12[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg12[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg12[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[15]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[1]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[23]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[31]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[3]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[7]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg13[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg13[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg13[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg13[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg13[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg13[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg13[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg13[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg13[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg13[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg13[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg13[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg13[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg13[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg13[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg13[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg13[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg13[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg13[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg13[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg13[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg13[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg13[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg13[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg13[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg13[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg13[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg13[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg13[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg13[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg13[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg13[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[15]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[1]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[23]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[31]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[3]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[7]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg14),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg14__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg14__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg14__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg14__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg14__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg14__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg14__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg14__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg14__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg14__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg14__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg14__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg14__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg14__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg14__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg14__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg14__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg14__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg14__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg14__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg14__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg14__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg14__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg14__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg14__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg14__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg14__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg14__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg14__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg14__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg14__0[9]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[0]),
        .Q(slv_reg15[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[10]),
        .Q(slv_reg15[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[11]),
        .Q(slv_reg15[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[12]),
        .Q(slv_reg15[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[13]),
        .Q(slv_reg15[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[14]),
        .Q(slv_reg15[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[1]),
        .Q(slv_reg15[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[2]),
        .Q(slv_reg15[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[15]),
        .Q(slv_reg15[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[3]),
        .Q(slv_reg15[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[4]),
        .Q(slv_reg15[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[5]),
        .Q(slv_reg15[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[6]),
        .Q(slv_reg15[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[7]),
        .Q(slv_reg15[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[8]),
        .Q(slv_reg15[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[9]),
        .Q(slv_reg15[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg1__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg1__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg1__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg1__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg1__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg1__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg1__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg1__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg1__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg1__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg1__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg1__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg1__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg1__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg1__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg1__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg2__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg2__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg2__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg2__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg2__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg2__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg2__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg2__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg2__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg2__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg2__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg2__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg2__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg2__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg2__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg2__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg3__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg3__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg3__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg3__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg3__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg3__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg3__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg3__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg3__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg3__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg3__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg3__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg3__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg3__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg3__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg3__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg4__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg4__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg4__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg4__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg4__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg4__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg4__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg4__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg4__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg4__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg4__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg4__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg4__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg4__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg4__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg4__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg5__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg5__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg5__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg5__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg5__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg5__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg5__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg5[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg5[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg5[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg5[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg5__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg5[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg5[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg5[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg5[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg5[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg5[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg5[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg5[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg5[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg5[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg5__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg5[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg5[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg5__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg5__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg5__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg5__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg5__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg5__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg5__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg6[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg6[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg6[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg6[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg6[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg6[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg6[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg6[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg6[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg6[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg6[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg6[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg6[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg6[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg6[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg6[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg6[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg6[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg6[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg6[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg6[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg6[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg6[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg6[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg6[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg6[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg6[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg6[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg6[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg6[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg6[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg6[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[15]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[23]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[2]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[31]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[7]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[0]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg7[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg7[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg7[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg7[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg7[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg7[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg7[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg7[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg7[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg7[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg7[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg7[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg7[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg7[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg7[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg7[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg7[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg7[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg7[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg7[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg7[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg7[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg7[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg7[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg7[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg7[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg7[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg7[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg7[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg7[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg7[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg7[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg8[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg8[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg8[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg8[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg8[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg8[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg8[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg8[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg8[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg8[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg8[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg8[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg8[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg8[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg8[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg8[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg8[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg8[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg8[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg8[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg8[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg8[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg8[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg8[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg8[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg8[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg8[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg8[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg8[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg8[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg8[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg8[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[1]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[3]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg9[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg9[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg9[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg9[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg9[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg9[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg9[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg9[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg9[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg9[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg9[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg9[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg9[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg9[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg9[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg9[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg9[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg9[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg9[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg9[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg9[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg9[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg9[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg9[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg9[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg9[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg9[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg9[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg9[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg9[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg9[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg9[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(motor_s_axi_rvalid),
        .I1(motor_s_axi_arvalid),
        .I2(motor_s_axi_arready),
        .O(slv_reg_rden__0));
endmodule

(* ORIG_REF_NAME = "Motor_Ctrl_v1_1_Motor_S_AXI" *) 
module Motor_Ctrl_v1_1_Motor_S_AXI_15
   (out_w_m,
    out_w_PWM,
    out_reg_PWMdir_reg,
    motor_s_axi_wready,
    motor_s_axi_awready,
    motor_s_axi_arready,
    tmp_6_reg_401_reg,
    reg_err0,
    motor_s_axi_rdata,
    motor_s_axi_rvalid,
    motor_s_axi_bvalid,
    in_stop_ctrl,
    motor_s_axi_awvalid,
    motor_s_axi_wvalid,
    motor_s_axi_wstrb,
    motor_s_axi_arvalid,
    motor_s_axi_aclk,
    B,
    in_phB,
    in_phA,
    motor_s_axi_awaddr,
    motor_s_axi_wdata,
    motor_s_axi_araddr,
    motor_s_axi_aresetn,
    motor_s_axi_bready,
    motor_s_axi_rready);
  output [1:0]out_w_m;
  output out_w_PWM;
  output out_reg_PWMdir_reg;
  output motor_s_axi_wready;
  output motor_s_axi_awready;
  output motor_s_axi_arready;
  output tmp_6_reg_401_reg;
  output [15:0]reg_err0;
  output [31:0]motor_s_axi_rdata;
  output motor_s_axi_rvalid;
  output motor_s_axi_bvalid;
  input in_stop_ctrl;
  input motor_s_axi_awvalid;
  input motor_s_axi_wvalid;
  input [3:0]motor_s_axi_wstrb;
  input motor_s_axi_arvalid;
  input motor_s_axi_aclk;
  input [15:0]B;
  input in_phB;
  input in_phA;
  input [3:0]motor_s_axi_awaddr;
  input [31:0]motor_s_axi_wdata;
  input [3:0]motor_s_axi_araddr;
  input motor_s_axi_aresetn;
  input motor_s_axi_bready;
  input motor_s_axi_rready;

  wire [15:0]B;
  wire Motor_Controller_inst0_n_21;
  wire Motor_Controller_inst0_n_22;
  wire Motor_Controller_inst0_n_23;
  wire Motor_Controller_inst0_n_24;
  wire Motor_Controller_inst0_n_25;
  wire Motor_Controller_inst0_n_26;
  wire Motor_Controller_inst0_n_27;
  wire Motor_Controller_inst0_n_28;
  wire Motor_Controller_inst0_n_29;
  wire Motor_Controller_inst0_n_30;
  wire Motor_Controller_inst0_n_31;
  wire Motor_Controller_inst0_n_32;
  wire Motor_Controller_inst0_n_33;
  wire Motor_Controller_inst0_n_34;
  wire Motor_Controller_inst0_n_35;
  wire Motor_Controller_inst0_n_36;
  wire axi_arready_i_1_n_0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2_n_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[11]_i_3_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_3_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_3_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_3_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[15]_i_3_n_0 ;
  wire \axi_rdata_reg[16]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_3_n_0 ;
  wire \axi_rdata_reg[17]_i_2_n_0 ;
  wire \axi_rdata_reg[17]_i_3_n_0 ;
  wire \axi_rdata_reg[18]_i_2_n_0 ;
  wire \axi_rdata_reg[18]_i_3_n_0 ;
  wire \axi_rdata_reg[19]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[20]_i_2_n_0 ;
  wire \axi_rdata_reg[20]_i_3_n_0 ;
  wire \axi_rdata_reg[21]_i_2_n_0 ;
  wire \axi_rdata_reg[21]_i_3_n_0 ;
  wire \axi_rdata_reg[22]_i_2_n_0 ;
  wire \axi_rdata_reg[22]_i_3_n_0 ;
  wire \axi_rdata_reg[23]_i_2_n_0 ;
  wire \axi_rdata_reg[23]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_2_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[25]_i_2_n_0 ;
  wire \axi_rdata_reg[25]_i_3_n_0 ;
  wire \axi_rdata_reg[26]_i_2_n_0 ;
  wire \axi_rdata_reg[26]_i_3_n_0 ;
  wire \axi_rdata_reg[27]_i_2_n_0 ;
  wire \axi_rdata_reg[27]_i_3_n_0 ;
  wire \axi_rdata_reg[28]_i_2_n_0 ;
  wire \axi_rdata_reg[28]_i_3_n_0 ;
  wire \axi_rdata_reg[29]_i_2_n_0 ;
  wire \axi_rdata_reg[29]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[30]_i_2_n_0 ;
  wire \axi_rdata_reg[30]_i_3_n_0 ;
  wire \axi_rdata_reg[31]_i_2_n_0 ;
  wire \axi_rdata_reg[31]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_3_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_3_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready_i_1_n_0;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire [3:0]motor_s_axi_araddr;
  wire motor_s_axi_aresetn;
  wire motor_s_axi_arready;
  wire motor_s_axi_arvalid;
  wire [3:0]motor_s_axi_awaddr;
  wire motor_s_axi_awready;
  wire motor_s_axi_awvalid;
  wire motor_s_axi_bready;
  wire motor_s_axi_bvalid;
  wire [31:0]motor_s_axi_rdata;
  wire motor_s_axi_rready;
  wire motor_s_axi_rvalid;
  wire [31:0]motor_s_axi_wdata;
  wire motor_s_axi_wready;
  wire [3:0]motor_s_axi_wstrb;
  wire motor_s_axi_wvalid;
  wire out_reg_PWMdir_reg;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [3:0]p_0_in_0;
  wire [31:0]reg_data_out;
  wire [15:0]reg_err0;
  wire [3:0]sel0;
  wire [2:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:3]slv_reg0__0;
  wire \slv_reg0_reg[2]_rep__0_n_0 ;
  wire \slv_reg0_reg[2]_rep__1_n_0 ;
  wire \slv_reg0_reg[2]_rep_n_0 ;
  wire [15:0]slv_reg1;
  wire [31:0]slv_reg10;
  wire \slv_reg10[15]_i_1_n_0 ;
  wire \slv_reg10[23]_i_1_n_0 ;
  wire \slv_reg10[31]_i_1_n_0 ;
  wire \slv_reg10[7]_i_1_n_0 ;
  wire [31:0]slv_reg11;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire [31:0]slv_reg12;
  wire \slv_reg12[15]_i_1_n_0 ;
  wire \slv_reg12[23]_i_1_n_0 ;
  wire \slv_reg12[31]_i_1_n_0 ;
  wire \slv_reg12[7]_i_1_n_0 ;
  wire [31:0]slv_reg13;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire [0:0]slv_reg14;
  wire \slv_reg14[15]_i_1_n_0 ;
  wire \slv_reg14[23]_i_1_n_0 ;
  wire \slv_reg14[31]_i_1_n_0 ;
  wire \slv_reg14[7]_i_1_n_0 ;
  wire [31:1]slv_reg14__0;
  wire [31:0]slv_reg15;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:16]slv_reg1__0;
  wire [31:16]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [15:0]slv_reg2__0;
  wire [31:16]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [15:0]slv_reg3__0;
  wire [31:16]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [15:0]slv_reg4__0;
  wire [31:16]slv_reg5;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [15:0]slv_reg5__0;
  wire [31:0]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [31:0]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire [31:0]slv_reg8;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire [31:0]slv_reg9;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire tmp_6_reg_401_reg;
  wire [15:0]w_slv_reg15;
  wire [3:3]\NLW_i_/i_/i__carry__2_CO_UNCONNECTED ;

  Motor_Controller_16 Motor_Controller_inst0
       (.B(B),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .Q(slv_reg1),
        .S({Motor_Controller_inst0_n_21,Motor_Controller_inst0_n_22,Motor_Controller_inst0_n_23,Motor_Controller_inst0_n_24}),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .out_reg_PWMdir_reg_0(out_reg_PWMdir_reg),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .\reg_speed_ctrl_period_cnter_reg[11]_0 ({Motor_Controller_inst0_n_29,Motor_Controller_inst0_n_30,Motor_Controller_inst0_n_31,Motor_Controller_inst0_n_32}),
        .\reg_speed_ctrl_period_cnter_reg[11]_1 ({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .\reg_speed_ctrl_period_cnter_reg[15]_0 ({Motor_Controller_inst0_n_33,Motor_Controller_inst0_n_34,Motor_Controller_inst0_n_35,Motor_Controller_inst0_n_36}),
        .\reg_speed_ctrl_period_cnter_reg[15]_1 ({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .\reg_speed_ctrl_period_cnter_reg[7]_0 ({Motor_Controller_inst0_n_25,Motor_Controller_inst0_n_26,Motor_Controller_inst0_n_27,Motor_Controller_inst0_n_28}),
        .\reg_speed_ctrl_period_cnter_reg[7]_1 ({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .\slv_reg0_reg[2] (slv_reg0),
        .\slv_reg0_reg[2]_rep (\slv_reg0_reg[2]_rep_n_0 ),
        .\slv_reg0_reg[2]_rep__0 (\slv_reg0_reg[2]_rep__0_n_0 ),
        .\slv_reg0_reg[2]_rep__1 (\slv_reg0_reg[2]_rep__1_n_0 ),
        .\slv_reg14_reg[0] (slv_reg14),
        .\slv_reg15_reg[31] (w_slv_reg15),
        .\slv_reg2_reg[15] (slv_reg2__0),
        .\slv_reg3_reg[15] (slv_reg3__0),
        .\slv_reg4_reg[15] (slv_reg4__0),
        .\slv_reg5_reg[15] (slv_reg5__0),
        .\slv_reg6_reg[31] (slv_reg6),
        .tmp_6_reg_401_reg(tmp_6_reg_401_reg),
        .tmp_6_reg_401_reg_0(reg_err0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[0]),
        .Q(sel0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[1]),
        .Q(sel0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[2]),
        .Q(sel0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(motor_s_axi_araddr[3]),
        .Q(sel0[3]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(motor_s_axi_arvalid),
        .I1(motor_s_axi_arready),
        .O(axi_arready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(motor_s_axi_arready),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[0]),
        .Q(p_0_in_0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[1]),
        .Q(p_0_in_0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[2]),
        .Q(p_0_in_0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(motor_s_axi_awaddr[3]),
        .Q(p_0_in_0[3]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(motor_s_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_awready),
        .O(axi_awready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(motor_s_axi_awready),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_wready),
        .I3(motor_s_axi_awready),
        .I4(motor_s_axi_bready),
        .I5(motor_s_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(motor_s_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_4 
       (.I0(slv_reg3__0[0]),
        .I1(slv_reg2__0[0]),
        .I2(sel0[1]),
        .I3(slv_reg1[0]),
        .I4(sel0[0]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(slv_reg7[0]),
        .I1(slv_reg6[0]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[0]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[0]),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(slv_reg11[0]),
        .I1(slv_reg10[0]),
        .I2(sel0[1]),
        .I3(slv_reg9[0]),
        .I4(sel0[0]),
        .I5(slv_reg8[0]),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_7 
       (.I0(slv_reg15[0]),
        .I1(slv_reg14),
        .I2(sel0[1]),
        .I3(slv_reg13[0]),
        .I4(sel0[0]),
        .I5(slv_reg12[0]),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_4 
       (.I0(slv_reg3__0[10]),
        .I1(slv_reg2__0[10]),
        .I2(sel0[1]),
        .I3(slv_reg1[10]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[10]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_5 
       (.I0(slv_reg7[10]),
        .I1(slv_reg6[10]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[10]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[10]),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_6 
       (.I0(slv_reg11[10]),
        .I1(slv_reg10[10]),
        .I2(sel0[1]),
        .I3(slv_reg9[10]),
        .I4(sel0[0]),
        .I5(slv_reg8[10]),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_7 
       (.I0(slv_reg15[10]),
        .I1(slv_reg14__0[10]),
        .I2(sel0[1]),
        .I3(slv_reg13[10]),
        .I4(sel0[0]),
        .I5(slv_reg12[10]),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_4 
       (.I0(slv_reg3__0[11]),
        .I1(slv_reg2__0[11]),
        .I2(sel0[1]),
        .I3(slv_reg1[11]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[11]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_5 
       (.I0(slv_reg7[11]),
        .I1(slv_reg6[11]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[11]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[11]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_6 
       (.I0(slv_reg11[11]),
        .I1(slv_reg10[11]),
        .I2(sel0[1]),
        .I3(slv_reg9[11]),
        .I4(sel0[0]),
        .I5(slv_reg8[11]),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_7 
       (.I0(slv_reg15[11]),
        .I1(slv_reg14__0[11]),
        .I2(sel0[1]),
        .I3(slv_reg13[11]),
        .I4(sel0[0]),
        .I5(slv_reg12[11]),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_4 
       (.I0(slv_reg3__0[12]),
        .I1(slv_reg2__0[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[12]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_5 
       (.I0(slv_reg7[12]),
        .I1(slv_reg6[12]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[12]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[12]),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_6 
       (.I0(slv_reg11[12]),
        .I1(slv_reg10[12]),
        .I2(sel0[1]),
        .I3(slv_reg9[12]),
        .I4(sel0[0]),
        .I5(slv_reg8[12]),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_7 
       (.I0(slv_reg15[12]),
        .I1(slv_reg14__0[12]),
        .I2(sel0[1]),
        .I3(slv_reg13[12]),
        .I4(sel0[0]),
        .I5(slv_reg12[12]),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_4 
       (.I0(slv_reg3__0[13]),
        .I1(slv_reg2__0[13]),
        .I2(sel0[1]),
        .I3(slv_reg1[13]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[13]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_5 
       (.I0(slv_reg7[13]),
        .I1(slv_reg6[13]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[13]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[13]),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_6 
       (.I0(slv_reg11[13]),
        .I1(slv_reg10[13]),
        .I2(sel0[1]),
        .I3(slv_reg9[13]),
        .I4(sel0[0]),
        .I5(slv_reg8[13]),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_7 
       (.I0(slv_reg15[13]),
        .I1(slv_reg14__0[13]),
        .I2(sel0[1]),
        .I3(slv_reg13[13]),
        .I4(sel0[0]),
        .I5(slv_reg12[13]),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_4 
       (.I0(slv_reg3__0[14]),
        .I1(slv_reg2__0[14]),
        .I2(sel0[1]),
        .I3(slv_reg1[14]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[14]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_5 
       (.I0(slv_reg7[14]),
        .I1(slv_reg6[14]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[14]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[14]),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_6 
       (.I0(slv_reg11[14]),
        .I1(slv_reg10[14]),
        .I2(sel0[1]),
        .I3(slv_reg9[14]),
        .I4(sel0[0]),
        .I5(slv_reg8[14]),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_7 
       (.I0(slv_reg15[14]),
        .I1(slv_reg14__0[14]),
        .I2(sel0[1]),
        .I3(slv_reg13[14]),
        .I4(sel0[0]),
        .I5(slv_reg12[14]),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_4 
       (.I0(slv_reg3__0[15]),
        .I1(slv_reg2__0[15]),
        .I2(sel0[1]),
        .I3(slv_reg1[15]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[15]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_5 
       (.I0(slv_reg7[15]),
        .I1(slv_reg6[15]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[15]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[15]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_6 
       (.I0(slv_reg11[15]),
        .I1(slv_reg10[15]),
        .I2(sel0[1]),
        .I3(slv_reg9[15]),
        .I4(sel0[0]),
        .I5(slv_reg8[15]),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[15]),
        .I2(sel0[1]),
        .I3(slv_reg13[15]),
        .I4(sel0[0]),
        .I5(slv_reg12[15]),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_4 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[16]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[16]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_5 
       (.I0(slv_reg7[16]),
        .I1(slv_reg6[16]),
        .I2(sel0[1]),
        .I3(slv_reg5[16]),
        .I4(sel0[0]),
        .I5(slv_reg4[16]),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_6 
       (.I0(slv_reg11[16]),
        .I1(slv_reg10[16]),
        .I2(sel0[1]),
        .I3(slv_reg9[16]),
        .I4(sel0[0]),
        .I5(slv_reg8[16]),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[16]),
        .I2(sel0[1]),
        .I3(slv_reg13[16]),
        .I4(sel0[0]),
        .I5(slv_reg12[16]),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_4 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[17]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[17]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_5 
       (.I0(slv_reg7[17]),
        .I1(slv_reg6[17]),
        .I2(sel0[1]),
        .I3(slv_reg5[17]),
        .I4(sel0[0]),
        .I5(slv_reg4[17]),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_6 
       (.I0(slv_reg11[17]),
        .I1(slv_reg10[17]),
        .I2(sel0[1]),
        .I3(slv_reg9[17]),
        .I4(sel0[0]),
        .I5(slv_reg8[17]),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[17]),
        .I2(sel0[1]),
        .I3(slv_reg13[17]),
        .I4(sel0[0]),
        .I5(slv_reg12[17]),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_4 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[18]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[18]),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_5 
       (.I0(slv_reg7[18]),
        .I1(slv_reg6[18]),
        .I2(sel0[1]),
        .I3(slv_reg5[18]),
        .I4(sel0[0]),
        .I5(slv_reg4[18]),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_6 
       (.I0(slv_reg11[18]),
        .I1(slv_reg10[18]),
        .I2(sel0[1]),
        .I3(slv_reg9[18]),
        .I4(sel0[0]),
        .I5(slv_reg8[18]),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[18]),
        .I2(sel0[1]),
        .I3(slv_reg13[18]),
        .I4(sel0[0]),
        .I5(slv_reg12[18]),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_4 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[19]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[19]),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_5 
       (.I0(slv_reg7[19]),
        .I1(slv_reg6[19]),
        .I2(sel0[1]),
        .I3(slv_reg5[19]),
        .I4(sel0[0]),
        .I5(slv_reg4[19]),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_6 
       (.I0(slv_reg11[19]),
        .I1(slv_reg10[19]),
        .I2(sel0[1]),
        .I3(slv_reg9[19]),
        .I4(sel0[0]),
        .I5(slv_reg8[19]),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[19]),
        .I2(sel0[1]),
        .I3(slv_reg13[19]),
        .I4(sel0[0]),
        .I5(slv_reg12[19]),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_4 
       (.I0(slv_reg3__0[1]),
        .I1(slv_reg2__0[1]),
        .I2(sel0[1]),
        .I3(slv_reg1[1]),
        .I4(sel0[0]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_5 
       (.I0(slv_reg7[1]),
        .I1(slv_reg6[1]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[1]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[1]),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_6 
       (.I0(slv_reg11[1]),
        .I1(slv_reg10[1]),
        .I2(sel0[1]),
        .I3(slv_reg9[1]),
        .I4(sel0[0]),
        .I5(slv_reg8[1]),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_7 
       (.I0(slv_reg15[1]),
        .I1(slv_reg14__0[1]),
        .I2(sel0[1]),
        .I3(slv_reg13[1]),
        .I4(sel0[0]),
        .I5(slv_reg12[1]),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_4 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[20]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[20]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_5 
       (.I0(slv_reg7[20]),
        .I1(slv_reg6[20]),
        .I2(sel0[1]),
        .I3(slv_reg5[20]),
        .I4(sel0[0]),
        .I5(slv_reg4[20]),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_6 
       (.I0(slv_reg11[20]),
        .I1(slv_reg10[20]),
        .I2(sel0[1]),
        .I3(slv_reg9[20]),
        .I4(sel0[0]),
        .I5(slv_reg8[20]),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[20]),
        .I2(sel0[1]),
        .I3(slv_reg13[20]),
        .I4(sel0[0]),
        .I5(slv_reg12[20]),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_4 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[21]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[21]),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_5 
       (.I0(slv_reg7[21]),
        .I1(slv_reg6[21]),
        .I2(sel0[1]),
        .I3(slv_reg5[21]),
        .I4(sel0[0]),
        .I5(slv_reg4[21]),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_6 
       (.I0(slv_reg11[21]),
        .I1(slv_reg10[21]),
        .I2(sel0[1]),
        .I3(slv_reg9[21]),
        .I4(sel0[0]),
        .I5(slv_reg8[21]),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[21]),
        .I2(sel0[1]),
        .I3(slv_reg13[21]),
        .I4(sel0[0]),
        .I5(slv_reg12[21]),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_4 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[22]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[22]),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_5 
       (.I0(slv_reg7[22]),
        .I1(slv_reg6[22]),
        .I2(sel0[1]),
        .I3(slv_reg5[22]),
        .I4(sel0[0]),
        .I5(slv_reg4[22]),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_6 
       (.I0(slv_reg11[22]),
        .I1(slv_reg10[22]),
        .I2(sel0[1]),
        .I3(slv_reg9[22]),
        .I4(sel0[0]),
        .I5(slv_reg8[22]),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[22]),
        .I2(sel0[1]),
        .I3(slv_reg13[22]),
        .I4(sel0[0]),
        .I5(slv_reg12[22]),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_4 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[23]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[23]),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_5 
       (.I0(slv_reg7[23]),
        .I1(slv_reg6[23]),
        .I2(sel0[1]),
        .I3(slv_reg5[23]),
        .I4(sel0[0]),
        .I5(slv_reg4[23]),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_6 
       (.I0(slv_reg11[23]),
        .I1(slv_reg10[23]),
        .I2(sel0[1]),
        .I3(slv_reg9[23]),
        .I4(sel0[0]),
        .I5(slv_reg8[23]),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[23]),
        .I2(sel0[1]),
        .I3(slv_reg13[23]),
        .I4(sel0[0]),
        .I5(slv_reg12[23]),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_4 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[24]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[24]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_5 
       (.I0(slv_reg7[24]),
        .I1(slv_reg6[24]),
        .I2(sel0[1]),
        .I3(slv_reg5[24]),
        .I4(sel0[0]),
        .I5(slv_reg4[24]),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_6 
       (.I0(slv_reg11[24]),
        .I1(slv_reg10[24]),
        .I2(sel0[1]),
        .I3(slv_reg9[24]),
        .I4(sel0[0]),
        .I5(slv_reg8[24]),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[24]),
        .I2(sel0[1]),
        .I3(slv_reg13[24]),
        .I4(sel0[0]),
        .I5(slv_reg12[24]),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_4 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[25]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[25]),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_5 
       (.I0(slv_reg7[25]),
        .I1(slv_reg6[25]),
        .I2(sel0[1]),
        .I3(slv_reg5[25]),
        .I4(sel0[0]),
        .I5(slv_reg4[25]),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_6 
       (.I0(slv_reg11[25]),
        .I1(slv_reg10[25]),
        .I2(sel0[1]),
        .I3(slv_reg9[25]),
        .I4(sel0[0]),
        .I5(slv_reg8[25]),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[25]),
        .I2(sel0[1]),
        .I3(slv_reg13[25]),
        .I4(sel0[0]),
        .I5(slv_reg12[25]),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_4 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[26]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[26]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_5 
       (.I0(slv_reg7[26]),
        .I1(slv_reg6[26]),
        .I2(sel0[1]),
        .I3(slv_reg5[26]),
        .I4(sel0[0]),
        .I5(slv_reg4[26]),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_6 
       (.I0(slv_reg11[26]),
        .I1(slv_reg10[26]),
        .I2(sel0[1]),
        .I3(slv_reg9[26]),
        .I4(sel0[0]),
        .I5(slv_reg8[26]),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[26]),
        .I2(sel0[1]),
        .I3(slv_reg13[26]),
        .I4(sel0[0]),
        .I5(slv_reg12[26]),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_4 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[27]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[27]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_5 
       (.I0(slv_reg7[27]),
        .I1(slv_reg6[27]),
        .I2(sel0[1]),
        .I3(slv_reg5[27]),
        .I4(sel0[0]),
        .I5(slv_reg4[27]),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_6 
       (.I0(slv_reg11[27]),
        .I1(slv_reg10[27]),
        .I2(sel0[1]),
        .I3(slv_reg9[27]),
        .I4(sel0[0]),
        .I5(slv_reg8[27]),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[27]),
        .I2(sel0[1]),
        .I3(slv_reg13[27]),
        .I4(sel0[0]),
        .I5(slv_reg12[27]),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_4 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[28]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[28]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_5 
       (.I0(slv_reg7[28]),
        .I1(slv_reg6[28]),
        .I2(sel0[1]),
        .I3(slv_reg5[28]),
        .I4(sel0[0]),
        .I5(slv_reg4[28]),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_6 
       (.I0(slv_reg11[28]),
        .I1(slv_reg10[28]),
        .I2(sel0[1]),
        .I3(slv_reg9[28]),
        .I4(sel0[0]),
        .I5(slv_reg8[28]),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[28]),
        .I2(sel0[1]),
        .I3(slv_reg13[28]),
        .I4(sel0[0]),
        .I5(slv_reg12[28]),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_4 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[29]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[29]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_5 
       (.I0(slv_reg7[29]),
        .I1(slv_reg6[29]),
        .I2(sel0[1]),
        .I3(slv_reg5[29]),
        .I4(sel0[0]),
        .I5(slv_reg4[29]),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_6 
       (.I0(slv_reg11[29]),
        .I1(slv_reg10[29]),
        .I2(sel0[1]),
        .I3(slv_reg9[29]),
        .I4(sel0[0]),
        .I5(slv_reg8[29]),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[29]),
        .I2(sel0[1]),
        .I3(slv_reg13[29]),
        .I4(sel0[0]),
        .I5(slv_reg12[29]),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_4 
       (.I0(slv_reg3__0[2]),
        .I1(slv_reg2__0[2]),
        .I2(sel0[1]),
        .I3(slv_reg1[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg[2]_rep__1_n_0 ),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(slv_reg7[2]),
        .I1(slv_reg6[2]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[2]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[2]),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_6 
       (.I0(slv_reg11[2]),
        .I1(slv_reg10[2]),
        .I2(sel0[1]),
        .I3(slv_reg9[2]),
        .I4(sel0[0]),
        .I5(slv_reg8[2]),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_7 
       (.I0(slv_reg15[2]),
        .I1(slv_reg14__0[2]),
        .I2(sel0[1]),
        .I3(slv_reg13[2]),
        .I4(sel0[0]),
        .I5(slv_reg12[2]),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_4 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[30]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[30]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_5 
       (.I0(slv_reg7[30]),
        .I1(slv_reg6[30]),
        .I2(sel0[1]),
        .I3(slv_reg5[30]),
        .I4(sel0[0]),
        .I5(slv_reg4[30]),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_6 
       (.I0(slv_reg11[30]),
        .I1(slv_reg10[30]),
        .I2(sel0[1]),
        .I3(slv_reg9[30]),
        .I4(sel0[0]),
        .I5(slv_reg8[30]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[30]),
        .I2(sel0[1]),
        .I3(slv_reg13[30]),
        .I4(sel0[0]),
        .I5(slv_reg12[30]),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_4 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(sel0[1]),
        .I3(slv_reg1__0[31]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[31]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_5 
       (.I0(slv_reg7[31]),
        .I1(slv_reg6[31]),
        .I2(sel0[1]),
        .I3(slv_reg5[31]),
        .I4(sel0[0]),
        .I5(slv_reg4[31]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_6 
       (.I0(slv_reg11[31]),
        .I1(slv_reg10[31]),
        .I2(sel0[1]),
        .I3(slv_reg9[31]),
        .I4(sel0[0]),
        .I5(slv_reg8[31]),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_7 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14__0[31]),
        .I2(sel0[1]),
        .I3(slv_reg13[31]),
        .I4(sel0[0]),
        .I5(slv_reg12[31]),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_4 
       (.I0(slv_reg3__0[3]),
        .I1(slv_reg2__0[3]),
        .I2(sel0[1]),
        .I3(slv_reg1[3]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[3]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(slv_reg7[3]),
        .I1(slv_reg6[3]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[3]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[3]),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(slv_reg11[3]),
        .I1(slv_reg10[3]),
        .I2(sel0[1]),
        .I3(slv_reg9[3]),
        .I4(sel0[0]),
        .I5(slv_reg8[3]),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_7 
       (.I0(slv_reg15[3]),
        .I1(slv_reg14__0[3]),
        .I2(sel0[1]),
        .I3(slv_reg13[3]),
        .I4(sel0[0]),
        .I5(slv_reg12[3]),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_4 
       (.I0(slv_reg3__0[4]),
        .I1(slv_reg2__0[4]),
        .I2(sel0[1]),
        .I3(slv_reg1[4]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[4]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_5 
       (.I0(slv_reg7[4]),
        .I1(slv_reg6[4]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[4]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[4]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_6 
       (.I0(slv_reg11[4]),
        .I1(slv_reg10[4]),
        .I2(sel0[1]),
        .I3(slv_reg9[4]),
        .I4(sel0[0]),
        .I5(slv_reg8[4]),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_7 
       (.I0(slv_reg15[4]),
        .I1(slv_reg14__0[4]),
        .I2(sel0[1]),
        .I3(slv_reg13[4]),
        .I4(sel0[0]),
        .I5(slv_reg12[4]),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_4 
       (.I0(slv_reg3__0[5]),
        .I1(slv_reg2__0[5]),
        .I2(sel0[1]),
        .I3(slv_reg1[5]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[5]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_5 
       (.I0(slv_reg7[5]),
        .I1(slv_reg6[5]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[5]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[5]),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_6 
       (.I0(slv_reg11[5]),
        .I1(slv_reg10[5]),
        .I2(sel0[1]),
        .I3(slv_reg9[5]),
        .I4(sel0[0]),
        .I5(slv_reg8[5]),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_7 
       (.I0(slv_reg15[5]),
        .I1(slv_reg14__0[5]),
        .I2(sel0[1]),
        .I3(slv_reg13[5]),
        .I4(sel0[0]),
        .I5(slv_reg12[5]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_4 
       (.I0(slv_reg3__0[6]),
        .I1(slv_reg2__0[6]),
        .I2(sel0[1]),
        .I3(slv_reg1[6]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[6]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_5 
       (.I0(slv_reg7[6]),
        .I1(slv_reg6[6]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[6]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[6]),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_6 
       (.I0(slv_reg11[6]),
        .I1(slv_reg10[6]),
        .I2(sel0[1]),
        .I3(slv_reg9[6]),
        .I4(sel0[0]),
        .I5(slv_reg8[6]),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_7 
       (.I0(slv_reg15[6]),
        .I1(slv_reg14__0[6]),
        .I2(sel0[1]),
        .I3(slv_reg13[6]),
        .I4(sel0[0]),
        .I5(slv_reg12[6]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_4 
       (.I0(slv_reg3__0[7]),
        .I1(slv_reg2__0[7]),
        .I2(sel0[1]),
        .I3(slv_reg1[7]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[7]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_5 
       (.I0(slv_reg7[7]),
        .I1(slv_reg6[7]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[7]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[7]),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_6 
       (.I0(slv_reg11[7]),
        .I1(slv_reg10[7]),
        .I2(sel0[1]),
        .I3(slv_reg9[7]),
        .I4(sel0[0]),
        .I5(slv_reg8[7]),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_7 
       (.I0(slv_reg15[7]),
        .I1(slv_reg14__0[7]),
        .I2(sel0[1]),
        .I3(slv_reg13[7]),
        .I4(sel0[0]),
        .I5(slv_reg12[7]),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_4 
       (.I0(slv_reg3__0[8]),
        .I1(slv_reg2__0[8]),
        .I2(sel0[1]),
        .I3(slv_reg1[8]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[8]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(slv_reg7[8]),
        .I1(slv_reg6[8]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[8]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[8]),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_6 
       (.I0(slv_reg11[8]),
        .I1(slv_reg10[8]),
        .I2(sel0[1]),
        .I3(slv_reg9[8]),
        .I4(sel0[0]),
        .I5(slv_reg8[8]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(slv_reg15[8]),
        .I1(slv_reg14__0[8]),
        .I2(sel0[1]),
        .I3(slv_reg13[8]),
        .I4(sel0[0]),
        .I5(slv_reg12[8]),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_4 
       (.I0(slv_reg3__0[9]),
        .I1(slv_reg2__0[9]),
        .I2(sel0[1]),
        .I3(slv_reg1[9]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[9]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_5 
       (.I0(slv_reg7[9]),
        .I1(slv_reg6[9]),
        .I2(sel0[1]),
        .I3(slv_reg5__0[9]),
        .I4(sel0[0]),
        .I5(slv_reg4__0[9]),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(slv_reg11[9]),
        .I1(slv_reg10[9]),
        .I2(sel0[1]),
        .I3(slv_reg9[9]),
        .I4(sel0[0]),
        .I5(slv_reg8[9]),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_7 
       (.I0(slv_reg15[9]),
        .I1(slv_reg14__0[9]),
        .I2(sel0[1]),
        .I3(slv_reg13[9]),
        .I4(sel0[0]),
        .I5(slv_reg12[9]),
        .O(\axi_rdata[9]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(motor_s_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_4_n_0 ),
        .I1(\axi_rdata[0]_i_5_n_0 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata[0]_i_6_n_0 ),
        .I1(\axi_rdata[0]_i_7_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(motor_s_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10]_i_3_n_0 ),
        .O(reg_data_out[10]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata[10]_i_5_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata[10]_i_6_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(motor_s_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11]_i_3_n_0 ),
        .O(reg_data_out[11]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_4_n_0 ),
        .I1(\axi_rdata[11]_i_5_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[11]_i_3 
       (.I0(\axi_rdata[11]_i_6_n_0 ),
        .I1(\axi_rdata[11]_i_7_n_0 ),
        .O(\axi_rdata_reg[11]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(motor_s_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[12]_i_1 
       (.I0(\axi_rdata_reg[12]_i_2_n_0 ),
        .I1(\axi_rdata_reg[12]_i_3_n_0 ),
        .O(reg_data_out[12]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_4_n_0 ),
        .I1(\axi_rdata[12]_i_5_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[12]_i_3 
       (.I0(\axi_rdata[12]_i_6_n_0 ),
        .I1(\axi_rdata[12]_i_7_n_0 ),
        .O(\axi_rdata_reg[12]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(motor_s_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[13]_i_1 
       (.I0(\axi_rdata_reg[13]_i_2_n_0 ),
        .I1(\axi_rdata_reg[13]_i_3_n_0 ),
        .O(reg_data_out[13]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_4_n_0 ),
        .I1(\axi_rdata[13]_i_5_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[13]_i_3 
       (.I0(\axi_rdata[13]_i_6_n_0 ),
        .I1(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata_reg[13]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(motor_s_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[14]_i_1 
       (.I0(\axi_rdata_reg[14]_i_2_n_0 ),
        .I1(\axi_rdata_reg[14]_i_3_n_0 ),
        .O(reg_data_out[14]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_4_n_0 ),
        .I1(\axi_rdata[14]_i_5_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[14]_i_3 
       (.I0(\axi_rdata[14]_i_6_n_0 ),
        .I1(\axi_rdata[14]_i_7_n_0 ),
        .O(\axi_rdata_reg[14]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(motor_s_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[15]_i_1 
       (.I0(\axi_rdata_reg[15]_i_2_n_0 ),
        .I1(\axi_rdata_reg[15]_i_3_n_0 ),
        .O(reg_data_out[15]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_4_n_0 ),
        .I1(\axi_rdata[15]_i_5_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[15]_i_3 
       (.I0(\axi_rdata[15]_i_6_n_0 ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .O(\axi_rdata_reg[15]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(motor_s_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[16]_i_1 
       (.I0(\axi_rdata_reg[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[16]_i_3_n_0 ),
        .O(reg_data_out[16]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[16]_i_2 
       (.I0(\axi_rdata[16]_i_4_n_0 ),
        .I1(\axi_rdata[16]_i_5_n_0 ),
        .O(\axi_rdata_reg[16]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[16]_i_3 
       (.I0(\axi_rdata[16]_i_6_n_0 ),
        .I1(\axi_rdata[16]_i_7_n_0 ),
        .O(\axi_rdata_reg[16]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(motor_s_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[17]_i_1 
       (.I0(\axi_rdata_reg[17]_i_2_n_0 ),
        .I1(\axi_rdata_reg[17]_i_3_n_0 ),
        .O(reg_data_out[17]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[17]_i_2 
       (.I0(\axi_rdata[17]_i_4_n_0 ),
        .I1(\axi_rdata[17]_i_5_n_0 ),
        .O(\axi_rdata_reg[17]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[17]_i_3 
       (.I0(\axi_rdata[17]_i_6_n_0 ),
        .I1(\axi_rdata[17]_i_7_n_0 ),
        .O(\axi_rdata_reg[17]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(motor_s_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[18]_i_1 
       (.I0(\axi_rdata_reg[18]_i_2_n_0 ),
        .I1(\axi_rdata_reg[18]_i_3_n_0 ),
        .O(reg_data_out[18]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[18]_i_2 
       (.I0(\axi_rdata[18]_i_4_n_0 ),
        .I1(\axi_rdata[18]_i_5_n_0 ),
        .O(\axi_rdata_reg[18]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[18]_i_3 
       (.I0(\axi_rdata[18]_i_6_n_0 ),
        .I1(\axi_rdata[18]_i_7_n_0 ),
        .O(\axi_rdata_reg[18]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(motor_s_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[19]_i_1 
       (.I0(\axi_rdata_reg[19]_i_2_n_0 ),
        .I1(\axi_rdata_reg[19]_i_3_n_0 ),
        .O(reg_data_out[19]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[19]_i_2 
       (.I0(\axi_rdata[19]_i_4_n_0 ),
        .I1(\axi_rdata[19]_i_5_n_0 ),
        .O(\axi_rdata_reg[19]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[19]_i_3 
       (.I0(\axi_rdata[19]_i_6_n_0 ),
        .I1(\axi_rdata[19]_i_7_n_0 ),
        .O(\axi_rdata_reg[19]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(motor_s_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1]_i_3_n_0 ),
        .O(reg_data_out[1]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_4_n_0 ),
        .I1(\axi_rdata[1]_i_5_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata[1]_i_6_n_0 ),
        .I1(\axi_rdata[1]_i_7_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(motor_s_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[20]_i_1 
       (.I0(\axi_rdata_reg[20]_i_2_n_0 ),
        .I1(\axi_rdata_reg[20]_i_3_n_0 ),
        .O(reg_data_out[20]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[20]_i_2 
       (.I0(\axi_rdata[20]_i_4_n_0 ),
        .I1(\axi_rdata[20]_i_5_n_0 ),
        .O(\axi_rdata_reg[20]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[20]_i_3 
       (.I0(\axi_rdata[20]_i_6_n_0 ),
        .I1(\axi_rdata[20]_i_7_n_0 ),
        .O(\axi_rdata_reg[20]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(motor_s_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[21]_i_1 
       (.I0(\axi_rdata_reg[21]_i_2_n_0 ),
        .I1(\axi_rdata_reg[21]_i_3_n_0 ),
        .O(reg_data_out[21]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[21]_i_2 
       (.I0(\axi_rdata[21]_i_4_n_0 ),
        .I1(\axi_rdata[21]_i_5_n_0 ),
        .O(\axi_rdata_reg[21]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[21]_i_3 
       (.I0(\axi_rdata[21]_i_6_n_0 ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .O(\axi_rdata_reg[21]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(motor_s_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[22]_i_1 
       (.I0(\axi_rdata_reg[22]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22]_i_3_n_0 ),
        .O(reg_data_out[22]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[22]_i_2 
       (.I0(\axi_rdata[22]_i_4_n_0 ),
        .I1(\axi_rdata[22]_i_5_n_0 ),
        .O(\axi_rdata_reg[22]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[22]_i_3 
       (.I0(\axi_rdata[22]_i_6_n_0 ),
        .I1(\axi_rdata[22]_i_7_n_0 ),
        .O(\axi_rdata_reg[22]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(motor_s_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[23]_i_1 
       (.I0(\axi_rdata_reg[23]_i_2_n_0 ),
        .I1(\axi_rdata_reg[23]_i_3_n_0 ),
        .O(reg_data_out[23]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[23]_i_2 
       (.I0(\axi_rdata[23]_i_4_n_0 ),
        .I1(\axi_rdata[23]_i_5_n_0 ),
        .O(\axi_rdata_reg[23]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[23]_i_3 
       (.I0(\axi_rdata[23]_i_6_n_0 ),
        .I1(\axi_rdata[23]_i_7_n_0 ),
        .O(\axi_rdata_reg[23]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(motor_s_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[24]_i_1 
       (.I0(\axi_rdata_reg[24]_i_2_n_0 ),
        .I1(\axi_rdata_reg[24]_i_3_n_0 ),
        .O(reg_data_out[24]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[24]_i_2 
       (.I0(\axi_rdata[24]_i_4_n_0 ),
        .I1(\axi_rdata[24]_i_5_n_0 ),
        .O(\axi_rdata_reg[24]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata[24]_i_6_n_0 ),
        .I1(\axi_rdata[24]_i_7_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(motor_s_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[25]_i_1 
       (.I0(\axi_rdata_reg[25]_i_2_n_0 ),
        .I1(\axi_rdata_reg[25]_i_3_n_0 ),
        .O(reg_data_out[25]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[25]_i_2 
       (.I0(\axi_rdata[25]_i_4_n_0 ),
        .I1(\axi_rdata[25]_i_5_n_0 ),
        .O(\axi_rdata_reg[25]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[25]_i_3 
       (.I0(\axi_rdata[25]_i_6_n_0 ),
        .I1(\axi_rdata[25]_i_7_n_0 ),
        .O(\axi_rdata_reg[25]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(motor_s_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[26]_i_1 
       (.I0(\axi_rdata_reg[26]_i_2_n_0 ),
        .I1(\axi_rdata_reg[26]_i_3_n_0 ),
        .O(reg_data_out[26]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[26]_i_2 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[26]_i_5_n_0 ),
        .O(\axi_rdata_reg[26]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[26]_i_3 
       (.I0(\axi_rdata[26]_i_6_n_0 ),
        .I1(\axi_rdata[26]_i_7_n_0 ),
        .O(\axi_rdata_reg[26]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(motor_s_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[27]_i_1 
       (.I0(\axi_rdata_reg[27]_i_2_n_0 ),
        .I1(\axi_rdata_reg[27]_i_3_n_0 ),
        .O(reg_data_out[27]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[27]_i_2 
       (.I0(\axi_rdata[27]_i_4_n_0 ),
        .I1(\axi_rdata[27]_i_5_n_0 ),
        .O(\axi_rdata_reg[27]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[27]_i_3 
       (.I0(\axi_rdata[27]_i_6_n_0 ),
        .I1(\axi_rdata[27]_i_7_n_0 ),
        .O(\axi_rdata_reg[27]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(motor_s_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[28]_i_1 
       (.I0(\axi_rdata_reg[28]_i_2_n_0 ),
        .I1(\axi_rdata_reg[28]_i_3_n_0 ),
        .O(reg_data_out[28]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[28]_i_2 
       (.I0(\axi_rdata[28]_i_4_n_0 ),
        .I1(\axi_rdata[28]_i_5_n_0 ),
        .O(\axi_rdata_reg[28]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[28]_i_3 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata_reg[28]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(motor_s_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[29]_i_1 
       (.I0(\axi_rdata_reg[29]_i_2_n_0 ),
        .I1(\axi_rdata_reg[29]_i_3_n_0 ),
        .O(reg_data_out[29]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[29]_i_2 
       (.I0(\axi_rdata[29]_i_4_n_0 ),
        .I1(\axi_rdata[29]_i_5_n_0 ),
        .O(\axi_rdata_reg[29]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[29]_i_3 
       (.I0(\axi_rdata[29]_i_6_n_0 ),
        .I1(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata_reg[29]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(motor_s_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2]_i_3_n_0 ),
        .O(reg_data_out[2]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_4_n_0 ),
        .I1(\axi_rdata[2]_i_5_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata[2]_i_6_n_0 ),
        .I1(\axi_rdata[2]_i_7_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(motor_s_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[30]_i_1 
       (.I0(\axi_rdata_reg[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30]_i_3_n_0 ),
        .O(reg_data_out[30]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[30]_i_2 
       (.I0(\axi_rdata[30]_i_4_n_0 ),
        .I1(\axi_rdata[30]_i_5_n_0 ),
        .O(\axi_rdata_reg[30]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[30]_i_3 
       (.I0(\axi_rdata[30]_i_6_n_0 ),
        .I1(\axi_rdata[30]_i_7_n_0 ),
        .O(\axi_rdata_reg[30]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(motor_s_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[31]_i_1 
       (.I0(\axi_rdata_reg[31]_i_2_n_0 ),
        .I1(\axi_rdata_reg[31]_i_3_n_0 ),
        .O(reg_data_out[31]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[31]_i_2 
       (.I0(\axi_rdata[31]_i_4_n_0 ),
        .I1(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata_reg[31]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[31]_i_3 
       (.I0(\axi_rdata[31]_i_6_n_0 ),
        .I1(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata_reg[31]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(motor_s_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3]_i_3_n_0 ),
        .O(reg_data_out[3]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_4_n_0 ),
        .I1(\axi_rdata[3]_i_5_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata[3]_i_6_n_0 ),
        .I1(\axi_rdata[3]_i_7_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(motor_s_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4]_i_3_n_0 ),
        .O(reg_data_out[4]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_4_n_0 ),
        .I1(\axi_rdata[4]_i_5_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(motor_s_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5]_i_3_n_0 ),
        .O(reg_data_out[5]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_4_n_0 ),
        .I1(\axi_rdata[5]_i_5_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[5]_i_3 
       (.I0(\axi_rdata[5]_i_6_n_0 ),
        .I1(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata_reg[5]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(motor_s_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6]_i_3_n_0 ),
        .O(reg_data_out[6]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_4_n_0 ),
        .I1(\axi_rdata[6]_i_5_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[6]_i_3 
       (.I0(\axi_rdata[6]_i_6_n_0 ),
        .I1(\axi_rdata[6]_i_7_n_0 ),
        .O(\axi_rdata_reg[6]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(motor_s_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7]_i_3_n_0 ),
        .O(reg_data_out[7]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_4_n_0 ),
        .I1(\axi_rdata[7]_i_5_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[7]_i_3 
       (.I0(\axi_rdata[7]_i_6_n_0 ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(motor_s_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8]_i_3_n_0 ),
        .O(reg_data_out[8]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_4_n_0 ),
        .I1(\axi_rdata[8]_i_5_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata[8]_i_6_n_0 ),
        .I1(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(motor_s_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9]_i_3_n_0 ),
        .O(reg_data_out[9]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_4_n_0 ),
        .I1(\axi_rdata[9]_i_5_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata[9]_i_6_n_0 ),
        .I1(\axi_rdata[9]_i_7_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(sel0[2]));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(motor_s_axi_arready),
        .I1(motor_s_axi_arvalid),
        .I2(motor_s_axi_rready),
        .I3(motor_s_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(motor_s_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_wready),
        .O(axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(motor_s_axi_wready),
        .R(axi_awready_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({Motor_Controller_inst0_n_21,Motor_Controller_inst0_n_22,Motor_Controller_inst0_n_23,Motor_Controller_inst0_n_24}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({Motor_Controller_inst0_n_25,Motor_Controller_inst0_n_26,Motor_Controller_inst0_n_27,Motor_Controller_inst0_n_28}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({Motor_Controller_inst0_n_29,Motor_Controller_inst0_n_30,Motor_Controller_inst0_n_31,Motor_Controller_inst0_n_32}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\NLW_i_/i_/i__carry__2_CO_UNCONNECTED [3],\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S({Motor_Controller_inst0_n_33,Motor_Controller_inst0_n_34,Motor_Controller_inst0_n_35,Motor_Controller_inst0_n_36}));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[15]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[23]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[31]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg0[31]_i_2 
       (.I0(motor_s_axi_awvalid),
        .I1(motor_s_axi_wvalid),
        .I2(motor_s_axi_wready),
        .I3(motor_s_axi_awready),
        .O(\slv_reg0[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg0[7]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg0__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg0__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg0__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg0__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg0__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg0__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg0__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg0__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg0__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg0__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg0__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg0__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg0__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg0__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg0__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg0__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg0__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg0__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg0__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg0__0[29]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2]_rep 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2]_rep__0 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2]_rep__1 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg0__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg0__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg0__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg0__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg0__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg0__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg0__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg0__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg0__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[1]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg10[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg10[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg10[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg10[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg10[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg10[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg10[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg10[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg10[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg10[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg10[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg10[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg10[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg10[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg10[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg10[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg10[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg10[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg10[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg10[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg10[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg10[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg10[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg10[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg10[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg10[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg10[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg10[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg10[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg10[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg10[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg10[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg10[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg10_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg10[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg11[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg11[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg11[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg11[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg11[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg11[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg11[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg11[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg11[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg11[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg11[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg11[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg11[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg11[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg11[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg11[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg11[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg11[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg11[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg11[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg11[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg11[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg11[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg11[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg11[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg11[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg11[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg11[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg11[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg11[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg11[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg11[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg11_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg11[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[1]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[2]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[3]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg12[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(motor_s_axi_wstrb[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg12[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg12[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg12[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg12[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg12[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg12[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg12[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg12[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg12[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg12[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg12[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg12[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg12[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg12[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg12[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg12[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg12[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg12[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg12[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg12[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg12[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg12[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg12[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg12[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg12[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg12[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg12[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg12[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg12[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg12[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg12[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg12[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg12_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg12[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[15]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[1]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[23]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[31]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[3]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg13[7]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(motor_s_axi_wstrb[0]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg13[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg13[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg13[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg13[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg13[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg13[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg13[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg13[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg13[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg13[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg13[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg13[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg13[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg13[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg13[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg13[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg13[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg13[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg13[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg13[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg13[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg13[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg13[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg13[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg13[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg13[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg13[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg13[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg13[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg13[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg13[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg13_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg13[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[15]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[1]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[23]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[31]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[3]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg14[7]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(motor_s_axi_wstrb[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg14[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg14),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg14__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg14__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg14__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg14__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg14__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg14__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg14__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg14__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg14__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg14__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg14__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg14__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg14__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg14__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg14__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg14__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg14__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg14__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg14__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg14__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg14__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg14__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg14__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg14__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg14__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg14__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg14__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg14__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg14__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg14__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg14_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg14__0[9]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[0]),
        .Q(slv_reg15[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[10]),
        .Q(slv_reg15[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[11]),
        .Q(slv_reg15[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[12]),
        .Q(slv_reg15[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[13]),
        .Q(slv_reg15[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[14]),
        .Q(slv_reg15[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[1]),
        .Q(slv_reg15[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[2]),
        .Q(slv_reg15[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[15]),
        .Q(slv_reg15[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[3]),
        .Q(slv_reg15[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[4]),
        .Q(slv_reg15[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[5]),
        .Q(slv_reg15[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[6]),
        .Q(slv_reg15[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[7]),
        .Q(slv_reg15[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[8]),
        .Q(slv_reg15[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg15_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(w_slv_reg15[9]),
        .Q(slv_reg15[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg1[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg1__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg1__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg1__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg1__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg1__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg1__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg1__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg1__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg1__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg1__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg1__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg1__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg1__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg1__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg1__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg1__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg2[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg2__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg2__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg2__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg2__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg2__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg2__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg2__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg2__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg2__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg2__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg2__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg2__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg2__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg2__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg2__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg2__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg3__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg3__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg3__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg3__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg3__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg3__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg3__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg3__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg3__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg3__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg3__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg3__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg3__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg3__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg3__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg3__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg4[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg4__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg4__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg4__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg4__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg4__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg4__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg4__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg4__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg4__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg4__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg4__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg4__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg4__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg4__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg4__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg4_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg4__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg5[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg5__0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg5__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg5__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg5__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg5__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg5__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg5__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg5[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg5[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg5[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg5[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg5__0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg5[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg5[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg5[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg5[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg5[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg5[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg5[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg5[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg5[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg5[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg5__0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg5[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg5[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg5__0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg5__0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg5__0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg5__0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg5__0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg5__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg5_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg5__0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[15]_i_1 
       (.I0(motor_s_axi_wstrb[1]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[23]_i_1 
       (.I0(motor_s_axi_wstrb[2]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[31]_i_1 
       (.I0(motor_s_axi_wstrb[3]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg6[7]_i_1 
       (.I0(motor_s_axi_wstrb[0]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg6[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg6[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg6[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg6[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg6[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg6[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg6[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg6[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg6[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg6[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg6[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg6[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg6[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg6[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg6[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg6[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg6[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg6[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg6[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg6[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg6[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg6[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg6[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg6[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg6[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg6[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg6[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg6[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg6[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg6[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg6[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg6_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg6[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[15]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[23]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[2]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[31]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg7[7]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(motor_s_axi_wstrb[0]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg7[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg7[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg7[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg7[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg7[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg7[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg7[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg7[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg7[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg7[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg7[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg7[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg7[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg7[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg7[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg7[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg7[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg7[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg7[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg7[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg7[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg7[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg7[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg7[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg7[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg7[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg7[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg7[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg7[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg7[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg7[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg7_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg7[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[1]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[3]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg8[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .I4(motor_s_axi_wstrb[0]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg8[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg8[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg8[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg8[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg8[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg8[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg8[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg8[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg8[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg8[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg8[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg8[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg8[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg8[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg8[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg8[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg8[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg8[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg8[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg8[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg8[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg8[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg8[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg8[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg8[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg8[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg8[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg8[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg8[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg8[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg8[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg8_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg8[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[1]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[23]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[31]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[3]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg9[7]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(motor_s_axi_wstrb[0]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\slv_reg0[31]_i_2_n_0 ),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[0]),
        .Q(slv_reg9[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[10]),
        .Q(slv_reg9[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[11]),
        .Q(slv_reg9[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[12]),
        .Q(slv_reg9[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[13]),
        .Q(slv_reg9[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[14]),
        .Q(slv_reg9[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[15]),
        .Q(slv_reg9[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[16] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[16]),
        .Q(slv_reg9[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[17] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[17]),
        .Q(slv_reg9[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[18] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[18]),
        .Q(slv_reg9[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[19] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[19]),
        .Q(slv_reg9[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[1]),
        .Q(slv_reg9[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[20] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[20]),
        .Q(slv_reg9[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[21] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[21]),
        .Q(slv_reg9[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[22] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[22]),
        .Q(slv_reg9[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[23] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(motor_s_axi_wdata[23]),
        .Q(slv_reg9[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[24]),
        .Q(slv_reg9[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[25]),
        .Q(slv_reg9[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[26]),
        .Q(slv_reg9[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[27]),
        .Q(slv_reg9[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[28]),
        .Q(slv_reg9[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[29]),
        .Q(slv_reg9[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[2]),
        .Q(slv_reg9[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[30]),
        .Q(slv_reg9[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(motor_s_axi_wdata[31]),
        .Q(slv_reg9[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[3]),
        .Q(slv_reg9[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[4]),
        .Q(slv_reg9[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[5]),
        .Q(slv_reg9[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[6]),
        .Q(slv_reg9[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(motor_s_axi_wdata[7]),
        .Q(slv_reg9[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[8]),
        .Q(slv_reg9[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg9_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(motor_s_axi_wdata[9]),
        .Q(slv_reg9[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(motor_s_axi_rvalid),
        .I1(motor_s_axi_arvalid),
        .I2(motor_s_axi_arready),
        .O(slv_reg_rden__0));
endmodule

module PWM_Generator
   (out_w_PWM,
    w_pwm_period_start,
    out_w_m,
    \reg_speed_ctrl_period_cnter_reg_0__s_port_] ,
    reg_speed_period_end_reg,
    SR,
    motor_s_axi_aclk,
    in_stop_ctrl,
    out_reg_PWMdir_reg,
    \slv_reg14_reg[0] ,
    reg_speed_ctrl_period_cnter_reg,
    \reg_speed_ctrl_period_cnter_reg[13] ,
    reg_speed_ctrl_period_cnter_reg_1__s_port_,
    Q);
  output out_w_PWM;
  output w_pwm_period_start;
  output [1:0]out_w_m;
  output \reg_speed_ctrl_period_cnter_reg_0__s_port_] ;
  output reg_speed_period_end_reg;
  input [0:0]SR;
  input motor_s_axi_aclk;
  input in_stop_ctrl;
  input out_reg_PWMdir_reg;
  input [0:0]\slv_reg14_reg[0] ;
  input [1:0]reg_speed_ctrl_period_cnter_reg;
  input \reg_speed_ctrl_period_cnter_reg[13] ;
  input reg_speed_ctrl_period_cnter_reg_1__s_port_;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]SR;
  wire clear;
  wire \count[0]_i_10_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[0]_i_8_n_0 ;
  wire \count[0]_i_9_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [15:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire out_reg_PWMdir_reg;
  wire out_reg_period_start_i_1_n_0;
  wire out_reg_period_start_i_2_n_0;
  wire out_reg_period_start_i_3_n_0;
  wire out_reg_period_start_i_4_n_0;
  wire out_reg_period_start_i_5_n_0;
  wire out_reg_period_start_i_6_n_0;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [7:0]p_0_in;
  wire pwm_out0_carry__0_i_1_n_0;
  wire pwm_out0_carry__0_i_2_n_0;
  wire pwm_out0_carry__0_i_3_n_0;
  wire pwm_out0_carry__0_i_4_n_0;
  wire pwm_out0_carry__0_i_5_n_0;
  wire pwm_out0_carry__0_i_6_n_0;
  wire pwm_out0_carry__0_i_7_n_0;
  wire pwm_out0_carry__0_i_8_n_0;
  wire pwm_out0_carry__0_n_1;
  wire pwm_out0_carry__0_n_2;
  wire pwm_out0_carry__0_n_3;
  wire pwm_out0_carry_i_1_n_0;
  wire pwm_out0_carry_i_2_n_0;
  wire pwm_out0_carry_i_3_n_0;
  wire pwm_out0_carry_i_4_n_0;
  wire pwm_out0_carry_i_5_n_0;
  wire pwm_out0_carry_i_6_n_0;
  wire pwm_out0_carry_i_7_n_0;
  wire pwm_out0_carry_i_8_n_0;
  wire pwm_out0_carry_n_0;
  wire pwm_out0_carry_n_1;
  wire pwm_out0_carry_n_2;
  wire pwm_out0_carry_n_3;
  wire [1:0]reg_speed_ctrl_period_cnter_reg;
  wire \reg_speed_ctrl_period_cnter_reg[13] ;
  wire reg_speed_ctrl_period_cnter_reg_0__s_net_1;
  wire reg_speed_ctrl_period_cnter_reg_1__s_net_1;
  wire reg_speed_period_end_reg;
  wire [0:0]\slv_reg14_reg[0] ;
  wire timer_1us;
  wire timer_1us_i_1_n_0;
  wire \timer_cnter[7]_i_1_n_0 ;
  wire \timer_cnter[7]_i_3_n_0 ;
  wire \timer_cnter[7]_i_4_n_0 ;
  wire \timer_cnter[7]_i_5_n_0 ;
  wire \timer_cnter[7]_i_6_n_0 ;
  wire [7:0]timer_cnter_reg__0;
  wire w_pwm_period_start;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_pwm_out0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pwm_out0_carry__0_O_UNCONNECTED;

  assign \reg_speed_ctrl_period_cnter_reg_0__s_port_]  = reg_speed_ctrl_period_cnter_reg_0__s_net_1;
  assign reg_speed_ctrl_period_cnter_reg_1__s_net_1 = reg_speed_ctrl_period_cnter_reg_1__s_port_;
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \count[0]_i_1 
       (.I0(count_reg[13]),
        .I1(count_reg[11]),
        .I2(count_reg[12]),
        .I3(\count[0]_i_3_n_0 ),
        .I4(\count[0]_i_4_n_0 ),
        .I5(\count[0]_i_5_n_0 ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[0]_i_10 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .I2(count_reg[2]),
        .I3(count_reg[3]),
        .I4(count_reg[4]),
        .O(\count[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_3 
       (.I0(count_reg[15]),
        .I1(count_reg[14]),
        .O(\count[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \count[0]_i_4 
       (.I0(count_reg[5]),
        .I1(count_reg[6]),
        .I2(count_reg[7]),
        .I3(count_reg[8]),
        .I4(count_reg[10]),
        .I5(count_reg[9]),
        .O(\count[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \count[0]_i_5 
       (.I0(count_reg[10]),
        .I1(count_reg[9]),
        .I2(count_reg[8]),
        .I3(count_reg[7]),
        .I4(count_reg[6]),
        .I5(\count[0]_i_10_n_0 ),
        .O(\count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[3]),
        .O(\count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[0]_i_7 
       (.I0(count_reg[2]),
        .O(\count[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[0]_i_8 
       (.I0(count_reg[1]),
        .O(\count[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_9 
       (.I0(count_reg[0]),
        .O(\count[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .O(\count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .O(\count[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .O(\count[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .O(\count[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .O(\count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .O(\count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .O(\count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .O(\count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .O(\count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .O(\count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .O(\count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .O(\count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]),
        .R(clear));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 ,\count[0]_i_8_n_0 ,\count[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(clear));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(clear));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(clear));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .R(clear));
  LUT5 #(
    .INIT(32'h8B888888)) 
    out_reg_period_start_i_1
       (.I0(w_pwm_period_start),
        .I1(\timer_cnter[7]_i_3_n_0 ),
        .I2(out_reg_period_start_i_2_n_0),
        .I3(out_reg_period_start_i_3_n_0),
        .I4(out_reg_period_start_i_4_n_0),
        .O(out_reg_period_start_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    out_reg_period_start_i_2
       (.I0(timer_1us),
        .I1(out_reg_period_start_i_5_n_0),
        .I2(count_reg[12]),
        .I3(count_reg[13]),
        .I4(count_reg[14]),
        .I5(count_reg[15]),
        .O(out_reg_period_start_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    out_reg_period_start_i_3
       (.I0(\timer_cnter[7]_i_6_n_0 ),
        .I1(timer_cnter_reg__0[5]),
        .I2(timer_cnter_reg__0[4]),
        .I3(\timer_cnter[7]_i_5_n_0 ),
        .I4(timer_cnter_reg__0[3]),
        .I5(timer_cnter_reg__0[2]),
        .O(out_reg_period_start_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    out_reg_period_start_i_4
       (.I0(count_reg[5]),
        .I1(count_reg[4]),
        .I2(count_reg[7]),
        .I3(count_reg[6]),
        .I4(out_reg_period_start_i_6_n_0),
        .O(out_reg_period_start_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    out_reg_period_start_i_5
       (.I0(count_reg[10]),
        .I1(count_reg[11]),
        .I2(count_reg[8]),
        .I3(count_reg[9]),
        .O(out_reg_period_start_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    out_reg_period_start_i_6
       (.I0(count_reg[2]),
        .I1(count_reg[3]),
        .I2(count_reg[0]),
        .I3(count_reg[1]),
        .O(out_reg_period_start_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_reg_period_start_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(out_reg_period_start_i_1_n_0),
        .Q(w_pwm_period_start),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_m[0]_INST_0 
       (.I0(out_w_PWM),
        .I1(in_stop_ctrl),
        .I2(out_reg_PWMdir_reg),
        .O(out_w_m[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_m[1]_INST_0 
       (.I0(out_w_PWM),
        .I1(in_stop_ctrl),
        .I2(out_reg_PWMdir_reg),
        .O(out_w_m[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pwm_out0_carry
       (.CI(1'b0),
        .CO({pwm_out0_carry_n_0,pwm_out0_carry_n_1,pwm_out0_carry_n_2,pwm_out0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({pwm_out0_carry_i_1_n_0,pwm_out0_carry_i_2_n_0,pwm_out0_carry_i_3_n_0,pwm_out0_carry_i_4_n_0}),
        .O(NLW_pwm_out0_carry_O_UNCONNECTED[3:0]),
        .S({pwm_out0_carry_i_5_n_0,pwm_out0_carry_i_6_n_0,pwm_out0_carry_i_7_n_0,pwm_out0_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pwm_out0_carry__0
       (.CI(pwm_out0_carry_n_0),
        .CO({out_w_PWM,pwm_out0_carry__0_n_1,pwm_out0_carry__0_n_2,pwm_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({pwm_out0_carry__0_i_1_n_0,pwm_out0_carry__0_i_2_n_0,pwm_out0_carry__0_i_3_n_0,pwm_out0_carry__0_i_4_n_0}),
        .O(NLW_pwm_out0_carry__0_O_UNCONNECTED[3:0]),
        .S({pwm_out0_carry__0_i_5_n_0,pwm_out0_carry__0_i_6_n_0,pwm_out0_carry__0_i_7_n_0,pwm_out0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_1
       (.I0(Q[14]),
        .I1(count_reg[14]),
        .I2(count_reg[15]),
        .I3(Q[15]),
        .O(pwm_out0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_2
       (.I0(Q[12]),
        .I1(count_reg[12]),
        .I2(count_reg[13]),
        .I3(Q[13]),
        .O(pwm_out0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_3
       (.I0(Q[10]),
        .I1(count_reg[10]),
        .I2(count_reg[11]),
        .I3(Q[11]),
        .O(pwm_out0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_4
       (.I0(Q[8]),
        .I1(count_reg[8]),
        .I2(count_reg[9]),
        .I3(Q[9]),
        .O(pwm_out0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_5
       (.I0(Q[14]),
        .I1(count_reg[14]),
        .I2(Q[15]),
        .I3(count_reg[15]),
        .O(pwm_out0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_6
       (.I0(Q[12]),
        .I1(count_reg[12]),
        .I2(Q[13]),
        .I3(count_reg[13]),
        .O(pwm_out0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_7
       (.I0(Q[10]),
        .I1(count_reg[10]),
        .I2(Q[11]),
        .I3(count_reg[11]),
        .O(pwm_out0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_8
       (.I0(Q[8]),
        .I1(count_reg[8]),
        .I2(Q[9]),
        .I3(count_reg[9]),
        .O(pwm_out0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_1
       (.I0(Q[6]),
        .I1(count_reg[6]),
        .I2(count_reg[7]),
        .I3(Q[7]),
        .O(pwm_out0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_2
       (.I0(Q[4]),
        .I1(count_reg[4]),
        .I2(count_reg[5]),
        .I3(Q[5]),
        .O(pwm_out0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_3
       (.I0(Q[2]),
        .I1(count_reg[2]),
        .I2(count_reg[3]),
        .I3(Q[3]),
        .O(pwm_out0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_4
       (.I0(Q[0]),
        .I1(count_reg[0]),
        .I2(count_reg[1]),
        .I3(Q[1]),
        .O(pwm_out0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_5
       (.I0(Q[6]),
        .I1(count_reg[6]),
        .I2(Q[7]),
        .I3(count_reg[7]),
        .O(pwm_out0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_6
       (.I0(Q[4]),
        .I1(count_reg[4]),
        .I2(Q[5]),
        .I3(count_reg[5]),
        .O(pwm_out0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_7
       (.I0(Q[2]),
        .I1(count_reg[2]),
        .I2(Q[3]),
        .I3(count_reg[3]),
        .O(pwm_out0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_8
       (.I0(Q[0]),
        .I1(count_reg[0]),
        .I2(Q[1]),
        .I3(count_reg[1]),
        .O(pwm_out0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h00AA80AAFFFFFFFF)) 
    \reg_speed_ctrl_period_cnter[0]_i_1 
       (.I0(w_pwm_period_start),
        .I1(reg_speed_ctrl_period_cnter_reg[0]),
        .I2(reg_speed_ctrl_period_cnter_reg[1]),
        .I3(\reg_speed_ctrl_period_cnter_reg[13] ),
        .I4(reg_speed_ctrl_period_cnter_reg_1__s_net_1),
        .I5(\slv_reg14_reg[0] ),
        .O(reg_speed_ctrl_period_cnter_reg_0__s_net_1));
  LUT5 #(
    .INIT(32'h00AA80AA)) 
    reg_speed_period_end_i_1
       (.I0(w_pwm_period_start),
        .I1(reg_speed_ctrl_period_cnter_reg[0]),
        .I2(reg_speed_ctrl_period_cnter_reg[1]),
        .I3(\reg_speed_ctrl_period_cnter_reg[13] ),
        .I4(reg_speed_ctrl_period_cnter_reg_1__s_net_1),
        .O(reg_speed_period_end_reg));
  LUT2 #(
    .INIT(4'h6)) 
    timer_1us_i_1
       (.I0(\timer_cnter[7]_i_3_n_0 ),
        .I1(timer_1us),
        .O(timer_1us_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    timer_1us_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(timer_1us_i_1_n_0),
        .Q(timer_1us),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \timer_cnter[0]_i_1 
       (.I0(timer_cnter_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \timer_cnter[1]_i_1 
       (.I0(timer_cnter_reg__0[0]),
        .I1(timer_cnter_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \timer_cnter[2]_i_1 
       (.I0(timer_cnter_reg__0[0]),
        .I1(timer_cnter_reg__0[1]),
        .I2(timer_cnter_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \timer_cnter[3]_i_1 
       (.I0(timer_cnter_reg__0[1]),
        .I1(timer_cnter_reg__0[0]),
        .I2(timer_cnter_reg__0[2]),
        .I3(timer_cnter_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \timer_cnter[4]_i_1 
       (.I0(timer_cnter_reg__0[2]),
        .I1(timer_cnter_reg__0[0]),
        .I2(timer_cnter_reg__0[1]),
        .I3(timer_cnter_reg__0[3]),
        .I4(timer_cnter_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \timer_cnter[5]_i_1 
       (.I0(timer_cnter_reg__0[3]),
        .I1(timer_cnter_reg__0[1]),
        .I2(timer_cnter_reg__0[0]),
        .I3(timer_cnter_reg__0[2]),
        .I4(timer_cnter_reg__0[4]),
        .I5(timer_cnter_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \timer_cnter[6]_i_1 
       (.I0(\timer_cnter[7]_i_4_n_0 ),
        .I1(timer_cnter_reg__0[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \timer_cnter[7]_i_1 
       (.I0(\timer_cnter[7]_i_3_n_0 ),
        .I1(\slv_reg14_reg[0] ),
        .O(\timer_cnter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \timer_cnter[7]_i_2 
       (.I0(\timer_cnter[7]_i_4_n_0 ),
        .I1(timer_cnter_reg__0[6]),
        .I2(timer_cnter_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFBFF00FF00FF00FF)) 
    \timer_cnter[7]_i_3 
       (.I0(timer_cnter_reg__0[3]),
        .I1(\timer_cnter[7]_i_5_n_0 ),
        .I2(timer_cnter_reg__0[2]),
        .I3(\timer_cnter[7]_i_6_n_0 ),
        .I4(timer_cnter_reg__0[5]),
        .I5(timer_cnter_reg__0[4]),
        .O(\timer_cnter[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timer_cnter[7]_i_4 
       (.I0(timer_cnter_reg__0[5]),
        .I1(timer_cnter_reg__0[3]),
        .I2(timer_cnter_reg__0[1]),
        .I3(timer_cnter_reg__0[0]),
        .I4(timer_cnter_reg__0[2]),
        .I5(timer_cnter_reg__0[4]),
        .O(\timer_cnter[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timer_cnter[7]_i_5 
       (.I0(timer_cnter_reg__0[0]),
        .I1(timer_cnter_reg__0[1]),
        .O(\timer_cnter[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \timer_cnter[7]_i_6 
       (.I0(timer_cnter_reg__0[7]),
        .I1(timer_cnter_reg__0[6]),
        .O(\timer_cnter[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(timer_cnter_reg__0[0]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(timer_cnter_reg__0[1]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(timer_cnter_reg__0[2]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(timer_cnter_reg__0[3]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(timer_cnter_reg__0[4]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(timer_cnter_reg__0[5]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(timer_cnter_reg__0[6]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(timer_cnter_reg__0[7]),
        .R(\timer_cnter[7]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "PWM_Generator" *) 
module PWM_Generator_17
   (out_w_PWM,
    w_pwm_period_start,
    out_w_m,
    \reg_speed_ctrl_period_cnter_reg[15] ,
    reg_speed_period_end_reg,
    SR,
    motor_s_axi_aclk,
    in_stop_ctrl,
    out_reg_PWMdir_reg,
    \slv_reg14_reg[0] ,
    reg_speed_ctrl_period_cnter_reg,
    \reg_speed_ctrl_period_cnter_reg[13] ,
    reg_speed_ctrl_period_cnter_reg_1__s_port_,
    Q);
  output out_w_PWM;
  output w_pwm_period_start;
  output [1:0]out_w_m;
  output \reg_speed_ctrl_period_cnter_reg[15] ;
  output reg_speed_period_end_reg;
  input [0:0]SR;
  input motor_s_axi_aclk;
  input in_stop_ctrl;
  input out_reg_PWMdir_reg;
  input [0:0]\slv_reg14_reg[0] ;
  input [1:0]reg_speed_ctrl_period_cnter_reg;
  input \reg_speed_ctrl_period_cnter_reg[13] ;
  input reg_speed_ctrl_period_cnter_reg_1__s_port_;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]SR;
  wire clear;
  wire \count[0]_i_10_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[0]_i_8_n_0 ;
  wire \count[0]_i_9_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [15:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire in_stop_ctrl;
  wire motor_s_axi_aclk;
  wire out_reg_PWMdir_reg;
  wire out_reg_period_start_i_1_n_0;
  wire out_reg_period_start_i_2_n_0;
  wire out_reg_period_start_i_3_n_0;
  wire out_reg_period_start_i_4_n_0;
  wire out_reg_period_start_i_5_n_0;
  wire out_reg_period_start_i_6_n_0;
  wire out_w_PWM;
  wire [1:0]out_w_m;
  wire [7:0]p_0_in;
  wire pwm_out0_carry__0_i_1_n_0;
  wire pwm_out0_carry__0_i_2_n_0;
  wire pwm_out0_carry__0_i_3_n_0;
  wire pwm_out0_carry__0_i_4_n_0;
  wire pwm_out0_carry__0_i_5_n_0;
  wire pwm_out0_carry__0_i_6_n_0;
  wire pwm_out0_carry__0_i_7_n_0;
  wire pwm_out0_carry__0_i_8_n_0;
  wire pwm_out0_carry__0_n_1;
  wire pwm_out0_carry__0_n_2;
  wire pwm_out0_carry__0_n_3;
  wire pwm_out0_carry_i_1_n_0;
  wire pwm_out0_carry_i_2_n_0;
  wire pwm_out0_carry_i_3_n_0;
  wire pwm_out0_carry_i_4_n_0;
  wire pwm_out0_carry_i_5_n_0;
  wire pwm_out0_carry_i_6_n_0;
  wire pwm_out0_carry_i_7_n_0;
  wire pwm_out0_carry_i_8_n_0;
  wire pwm_out0_carry_n_0;
  wire pwm_out0_carry_n_1;
  wire pwm_out0_carry_n_2;
  wire pwm_out0_carry_n_3;
  wire [1:0]reg_speed_ctrl_period_cnter_reg;
  wire \reg_speed_ctrl_period_cnter_reg[13] ;
  wire \reg_speed_ctrl_period_cnter_reg[15] ;
  wire reg_speed_ctrl_period_cnter_reg_1__s_net_1;
  wire reg_speed_period_end_reg;
  wire [0:0]\slv_reg14_reg[0] ;
  wire timer_1us;
  wire timer_1us_i_1_n_0;
  wire \timer_cnter[7]_i_1_n_0 ;
  wire \timer_cnter[7]_i_3_n_0 ;
  wire \timer_cnter[7]_i_4_n_0 ;
  wire \timer_cnter[7]_i_5_n_0 ;
  wire \timer_cnter[7]_i_6_n_0 ;
  wire [7:0]timer_cnter_reg__0;
  wire w_pwm_period_start;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_pwm_out0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pwm_out0_carry__0_O_UNCONNECTED;

  assign reg_speed_ctrl_period_cnter_reg_1__s_net_1 = reg_speed_ctrl_period_cnter_reg_1__s_port_;
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \count[0]_i_1 
       (.I0(count_reg[13]),
        .I1(count_reg[11]),
        .I2(count_reg[12]),
        .I3(\count[0]_i_3_n_0 ),
        .I4(\count[0]_i_4_n_0 ),
        .I5(\count[0]_i_5_n_0 ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[0]_i_10 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .I2(count_reg[2]),
        .I3(count_reg[3]),
        .I4(count_reg[4]),
        .O(\count[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_3 
       (.I0(count_reg[15]),
        .I1(count_reg[14]),
        .O(\count[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \count[0]_i_4 
       (.I0(count_reg[5]),
        .I1(count_reg[6]),
        .I2(count_reg[7]),
        .I3(count_reg[8]),
        .I4(count_reg[10]),
        .I5(count_reg[9]),
        .O(\count[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \count[0]_i_5 
       (.I0(count_reg[10]),
        .I1(count_reg[9]),
        .I2(count_reg[8]),
        .I3(count_reg[7]),
        .I4(count_reg[6]),
        .I5(\count[0]_i_10_n_0 ),
        .O(\count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[3]),
        .O(\count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[0]_i_7 
       (.I0(count_reg[2]),
        .O(\count[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[0]_i_8 
       (.I0(count_reg[1]),
        .O(\count[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_9 
       (.I0(count_reg[0]),
        .O(\count[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .O(\count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .O(\count[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .O(\count[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .O(\count[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .O(\count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .O(\count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .O(\count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .O(\count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .O(\count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .O(\count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .O(\count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .O(\count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]),
        .R(clear));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 ,\count[0]_i_8_n_0 ,\count[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(clear));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(clear));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(clear));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(timer_1us),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .R(clear));
  LUT5 #(
    .INIT(32'h8B888888)) 
    out_reg_period_start_i_1
       (.I0(w_pwm_period_start),
        .I1(\timer_cnter[7]_i_3_n_0 ),
        .I2(out_reg_period_start_i_2_n_0),
        .I3(out_reg_period_start_i_3_n_0),
        .I4(out_reg_period_start_i_4_n_0),
        .O(out_reg_period_start_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    out_reg_period_start_i_2
       (.I0(timer_1us),
        .I1(out_reg_period_start_i_5_n_0),
        .I2(count_reg[12]),
        .I3(count_reg[13]),
        .I4(count_reg[14]),
        .I5(count_reg[15]),
        .O(out_reg_period_start_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    out_reg_period_start_i_3
       (.I0(\timer_cnter[7]_i_6_n_0 ),
        .I1(timer_cnter_reg__0[5]),
        .I2(timer_cnter_reg__0[4]),
        .I3(\timer_cnter[7]_i_5_n_0 ),
        .I4(timer_cnter_reg__0[3]),
        .I5(timer_cnter_reg__0[2]),
        .O(out_reg_period_start_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    out_reg_period_start_i_4
       (.I0(count_reg[5]),
        .I1(count_reg[4]),
        .I2(count_reg[7]),
        .I3(count_reg[6]),
        .I4(out_reg_period_start_i_6_n_0),
        .O(out_reg_period_start_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    out_reg_period_start_i_5
       (.I0(count_reg[10]),
        .I1(count_reg[11]),
        .I2(count_reg[8]),
        .I3(count_reg[9]),
        .O(out_reg_period_start_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    out_reg_period_start_i_6
       (.I0(count_reg[2]),
        .I1(count_reg[3]),
        .I2(count_reg[0]),
        .I3(count_reg[1]),
        .O(out_reg_period_start_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_reg_period_start_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(out_reg_period_start_i_1_n_0),
        .Q(w_pwm_period_start),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_m[0]_INST_0 
       (.I0(out_w_PWM),
        .I1(in_stop_ctrl),
        .I2(out_reg_PWMdir_reg),
        .O(out_w_m[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_m[1]_INST_0 
       (.I0(out_w_PWM),
        .I1(in_stop_ctrl),
        .I2(out_reg_PWMdir_reg),
        .O(out_w_m[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pwm_out0_carry
       (.CI(1'b0),
        .CO({pwm_out0_carry_n_0,pwm_out0_carry_n_1,pwm_out0_carry_n_2,pwm_out0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({pwm_out0_carry_i_1_n_0,pwm_out0_carry_i_2_n_0,pwm_out0_carry_i_3_n_0,pwm_out0_carry_i_4_n_0}),
        .O(NLW_pwm_out0_carry_O_UNCONNECTED[3:0]),
        .S({pwm_out0_carry_i_5_n_0,pwm_out0_carry_i_6_n_0,pwm_out0_carry_i_7_n_0,pwm_out0_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pwm_out0_carry__0
       (.CI(pwm_out0_carry_n_0),
        .CO({out_w_PWM,pwm_out0_carry__0_n_1,pwm_out0_carry__0_n_2,pwm_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({pwm_out0_carry__0_i_1_n_0,pwm_out0_carry__0_i_2_n_0,pwm_out0_carry__0_i_3_n_0,pwm_out0_carry__0_i_4_n_0}),
        .O(NLW_pwm_out0_carry__0_O_UNCONNECTED[3:0]),
        .S({pwm_out0_carry__0_i_5_n_0,pwm_out0_carry__0_i_6_n_0,pwm_out0_carry__0_i_7_n_0,pwm_out0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_1
       (.I0(Q[14]),
        .I1(count_reg[14]),
        .I2(count_reg[15]),
        .I3(Q[15]),
        .O(pwm_out0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_2
       (.I0(Q[12]),
        .I1(count_reg[12]),
        .I2(count_reg[13]),
        .I3(Q[13]),
        .O(pwm_out0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_3
       (.I0(Q[10]),
        .I1(count_reg[10]),
        .I2(count_reg[11]),
        .I3(Q[11]),
        .O(pwm_out0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_4
       (.I0(Q[8]),
        .I1(count_reg[8]),
        .I2(count_reg[9]),
        .I3(Q[9]),
        .O(pwm_out0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_5
       (.I0(Q[14]),
        .I1(count_reg[14]),
        .I2(Q[15]),
        .I3(count_reg[15]),
        .O(pwm_out0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_6
       (.I0(Q[12]),
        .I1(count_reg[12]),
        .I2(Q[13]),
        .I3(count_reg[13]),
        .O(pwm_out0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_7
       (.I0(Q[10]),
        .I1(count_reg[10]),
        .I2(Q[11]),
        .I3(count_reg[11]),
        .O(pwm_out0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_8
       (.I0(Q[8]),
        .I1(count_reg[8]),
        .I2(Q[9]),
        .I3(count_reg[9]),
        .O(pwm_out0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_1
       (.I0(Q[6]),
        .I1(count_reg[6]),
        .I2(count_reg[7]),
        .I3(Q[7]),
        .O(pwm_out0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_2
       (.I0(Q[4]),
        .I1(count_reg[4]),
        .I2(count_reg[5]),
        .I3(Q[5]),
        .O(pwm_out0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_3
       (.I0(Q[2]),
        .I1(count_reg[2]),
        .I2(count_reg[3]),
        .I3(Q[3]),
        .O(pwm_out0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_4
       (.I0(Q[0]),
        .I1(count_reg[0]),
        .I2(count_reg[1]),
        .I3(Q[1]),
        .O(pwm_out0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_5
       (.I0(Q[6]),
        .I1(count_reg[6]),
        .I2(Q[7]),
        .I3(count_reg[7]),
        .O(pwm_out0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_6
       (.I0(Q[4]),
        .I1(count_reg[4]),
        .I2(Q[5]),
        .I3(count_reg[5]),
        .O(pwm_out0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_7
       (.I0(Q[2]),
        .I1(count_reg[2]),
        .I2(Q[3]),
        .I3(count_reg[3]),
        .O(pwm_out0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_8
       (.I0(Q[0]),
        .I1(count_reg[0]),
        .I2(Q[1]),
        .I3(count_reg[1]),
        .O(pwm_out0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h00AA80AAFFFFFFFF)) 
    \reg_speed_ctrl_period_cnter[0]_i_1 
       (.I0(w_pwm_period_start),
        .I1(reg_speed_ctrl_period_cnter_reg[0]),
        .I2(reg_speed_ctrl_period_cnter_reg[1]),
        .I3(\reg_speed_ctrl_period_cnter_reg[13] ),
        .I4(reg_speed_ctrl_period_cnter_reg_1__s_net_1),
        .I5(\slv_reg14_reg[0] ),
        .O(\reg_speed_ctrl_period_cnter_reg[15] ));
  LUT5 #(
    .INIT(32'h00AA80AA)) 
    reg_speed_period_end_i_1
       (.I0(w_pwm_period_start),
        .I1(reg_speed_ctrl_period_cnter_reg[0]),
        .I2(reg_speed_ctrl_period_cnter_reg[1]),
        .I3(\reg_speed_ctrl_period_cnter_reg[13] ),
        .I4(reg_speed_ctrl_period_cnter_reg_1__s_net_1),
        .O(reg_speed_period_end_reg));
  LUT2 #(
    .INIT(4'h6)) 
    timer_1us_i_1
       (.I0(\timer_cnter[7]_i_3_n_0 ),
        .I1(timer_1us),
        .O(timer_1us_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    timer_1us_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(timer_1us_i_1_n_0),
        .Q(timer_1us),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \timer_cnter[0]_i_1 
       (.I0(timer_cnter_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \timer_cnter[1]_i_1 
       (.I0(timer_cnter_reg__0[0]),
        .I1(timer_cnter_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \timer_cnter[2]_i_1 
       (.I0(timer_cnter_reg__0[0]),
        .I1(timer_cnter_reg__0[1]),
        .I2(timer_cnter_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \timer_cnter[3]_i_1 
       (.I0(timer_cnter_reg__0[1]),
        .I1(timer_cnter_reg__0[0]),
        .I2(timer_cnter_reg__0[2]),
        .I3(timer_cnter_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \timer_cnter[4]_i_1 
       (.I0(timer_cnter_reg__0[2]),
        .I1(timer_cnter_reg__0[0]),
        .I2(timer_cnter_reg__0[1]),
        .I3(timer_cnter_reg__0[3]),
        .I4(timer_cnter_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \timer_cnter[5]_i_1 
       (.I0(timer_cnter_reg__0[3]),
        .I1(timer_cnter_reg__0[1]),
        .I2(timer_cnter_reg__0[0]),
        .I3(timer_cnter_reg__0[2]),
        .I4(timer_cnter_reg__0[4]),
        .I5(timer_cnter_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \timer_cnter[6]_i_1 
       (.I0(\timer_cnter[7]_i_4_n_0 ),
        .I1(timer_cnter_reg__0[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \timer_cnter[7]_i_1 
       (.I0(\timer_cnter[7]_i_3_n_0 ),
        .I1(\slv_reg14_reg[0] ),
        .O(\timer_cnter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \timer_cnter[7]_i_2 
       (.I0(\timer_cnter[7]_i_4_n_0 ),
        .I1(timer_cnter_reg__0[6]),
        .I2(timer_cnter_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFBFF00FF00FF00FF)) 
    \timer_cnter[7]_i_3 
       (.I0(timer_cnter_reg__0[3]),
        .I1(\timer_cnter[7]_i_5_n_0 ),
        .I2(timer_cnter_reg__0[2]),
        .I3(\timer_cnter[7]_i_6_n_0 ),
        .I4(timer_cnter_reg__0[5]),
        .I5(timer_cnter_reg__0[4]),
        .O(\timer_cnter[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timer_cnter[7]_i_4 
       (.I0(timer_cnter_reg__0[5]),
        .I1(timer_cnter_reg__0[3]),
        .I2(timer_cnter_reg__0[1]),
        .I3(timer_cnter_reg__0[0]),
        .I4(timer_cnter_reg__0[2]),
        .I5(timer_cnter_reg__0[4]),
        .O(\timer_cnter[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timer_cnter[7]_i_5 
       (.I0(timer_cnter_reg__0[0]),
        .I1(timer_cnter_reg__0[1]),
        .O(\timer_cnter[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \timer_cnter[7]_i_6 
       (.I0(timer_cnter_reg__0[7]),
        .I1(timer_cnter_reg__0[6]),
        .O(\timer_cnter[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(timer_cnter_reg__0[0]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(timer_cnter_reg__0[1]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(timer_cnter_reg__0[2]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(timer_cnter_reg__0[3]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(timer_cnter_reg__0[4]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(timer_cnter_reg__0[5]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(timer_cnter_reg__0[6]),
        .R(\timer_cnter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_cnter_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(timer_cnter_reg__0[7]),
        .R(\timer_cnter[7]_i_1_n_0 ));
endmodule

module address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    E,
    \Dual.gpio2_Data_Out_reg[0] ,
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ,
    D,
    \Dual.gpio_OE_reg[0] ,
    \Dual.gpio_Data_Out_reg[0] ,
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ,
    Read_Reg_Rst,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    s_axi_aclk,
    Q,
    is_read,
    ip2bus_rdack_i_D1,
    is_write_reg,
    ip2bus_wrack_i_D1,
    bus2ip_rnw_i_reg,
    \bus2ip_addr_i_reg[8] ,
    rst_reg,
    GPIO2_DBus_i,
    GPIO_DBus_i,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    s_axi_wdata,
    start2,
    s_axi_aresetn);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  output [0:0]E;
  output [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  output \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ;
  output [7:0]D;
  output [0:0]\Dual.gpio_OE_reg[0] ;
  output [0:0]\Dual.gpio_Data_Out_reg[0] ;
  output \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ;
  output Read_Reg_Rst;
  output [7:0]\Dual.gpio_Data_Out_reg[0]_0 ;
  input s_axi_aclk;
  input [3:0]Q;
  input is_read;
  input ip2bus_rdack_i_D1;
  input is_write_reg;
  input ip2bus_wrack_i_D1;
  input bus2ip_rnw_i_reg;
  input [2:0]\bus2ip_addr_i_reg[8] ;
  input rst_reg;
  input [5:0]GPIO2_DBus_i;
  input [7:0]GPIO_DBus_i;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [7:0]s_axi_wdata;
  input start2;
  input s_axi_aresetn;

  wire [7:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ;
  wire [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  wire [0:0]\Dual.gpio_Data_Out_reg[0] ;
  wire [7:0]\Dual.gpio_Data_Out_reg[0]_0 ;
  wire [0:0]\Dual.gpio_OE_reg[0] ;
  wire [0:0]E;
  wire [5:0]GPIO2_DBus_i;
  wire [7:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire [3:0]Q;
  wire Read_Reg_Rst;
  wire [2:0]\bus2ip_addr_i_reg[8] ;
  wire bus2ip_rnw_i_reg;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_write_reg;
  wire rst_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:0]s_axi_wdata;
  wire start2;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i[31]_i_2 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i[31]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(gpio_xferAck_Reg),
        .I2(bus2ip_rnw_i_reg),
        .I3(GPIO_xferAck_i),
        .O(Read_Reg_Rst));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i[31]_i_3 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(bus2ip_rnw_i_reg),
        .I5(rst_reg),
        .O(\Dual.gpio2_Data_Out_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\bus2ip_addr_i_reg[8] [0]),
        .I5(rst_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(bus2ip_rnw_i_reg),
        .I5(rst_reg),
        .O(\Dual.gpio_Data_Out_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[5]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[7]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[6]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[5]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[4]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Dual.gpio_Data_Out[4]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[3]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Dual.gpio_Data_Out[5]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[2]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Dual.gpio_Data_Out[6]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Dual.gpio_Data_Out[7]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .O(\Dual.gpio_Data_Out_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\bus2ip_addr_i_reg[8] [0]),
        .I5(rst_reg),
        .O(\Dual.gpio_OE_reg[0] ));
  LUT5 #(
    .INIT(32'h000E0000)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(start2),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I4(s_axi_aresetn),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \ip2bus_data_i_D1[24]_i_1 
       (.I0(GPIO_DBus_i[7]),
        .I1(bus2ip_rnw_i_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\bus2ip_addr_i_reg[8] [2]),
        .I4(\bus2ip_addr_i_reg[8] [1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \ip2bus_data_i_D1[25]_i_1 
       (.I0(GPIO_DBus_i[6]),
        .I1(bus2ip_rnw_i_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\bus2ip_addr_i_reg[8] [2]),
        .I4(\bus2ip_addr_i_reg[8] [1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \ip2bus_data_i_D1[26]_i_1 
       (.I0(GPIO2_DBus_i[5]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(bus2ip_rnw_i_reg),
        .I5(GPIO_DBus_i[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \ip2bus_data_i_D1[27]_i_1 
       (.I0(GPIO2_DBus_i[4]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(bus2ip_rnw_i_reg),
        .I5(GPIO_DBus_i[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \ip2bus_data_i_D1[28]_i_1 
       (.I0(GPIO2_DBus_i[3]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(bus2ip_rnw_i_reg),
        .I5(GPIO_DBus_i[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \ip2bus_data_i_D1[29]_i_1 
       (.I0(GPIO2_DBus_i[2]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(bus2ip_rnw_i_reg),
        .I5(GPIO_DBus_i[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(GPIO2_DBus_i[1]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(bus2ip_rnw_i_reg),
        .I5(GPIO_DBus_i[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(GPIO2_DBus_i[0]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(bus2ip_rnw_i_reg),
        .I5(GPIO_DBus_i[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    s_axi_arready_INST_0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(is_read),
        .I5(ip2bus_rdack_i_D1),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    s_axi_wready_INST_0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(is_write_reg),
        .I5(ip2bus_wrack_i_D1),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module address_decoder_10
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    \Dual.gpio_OE_reg[0] ,
    \Dual.gpio2_Data_Out_reg[0] ,
    \Dual.gpio2_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    p_0_in22_in,
    p_0_in24_in,
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ,
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ,
    D,
    s_axi_aclk,
    rst_reg,
    bus2ip_rnw_i_reg,
    Q,
    ip2bus_rdack_i_D1,
    is_read,
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ,
    ip2bus_wrack_i_D1,
    is_write_reg,
    start2_reg,
    s_axi_aresetn,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    GPIO_DBus_i,
    GPIO2_DBus_i);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\Dual.gpio_OE_reg[0] ;
  output [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  output [0:0]\Dual.gpio2_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  output p_0_in22_in;
  output p_0_in24_in;
  output \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  output \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ;
  output [3:0]D;
  input s_axi_aclk;
  input rst_reg;
  input bus2ip_rnw_i_reg;
  input [2:0]Q;
  input ip2bus_rdack_i_D1;
  input is_read;
  input [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ;
  input ip2bus_wrack_i_D1;
  input is_write_reg;
  input start2_reg;
  input s_axi_aresetn;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [3:0]GPIO_DBus_i;
  input [3:0]GPIO2_DBus_i;

  wire [3:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ;
  wire [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  wire [0:0]\Dual.gpio2_OE_reg[0] ;
  wire [0:0]\Dual.gpio_OE_reg[0] ;
  wire [0:0]E;
  wire [3:0]GPIO2_DBus_i;
  wire [3:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire [2:0]Q;
  wire bus2ip_rnw_i_reg;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_write_reg;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire rst_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire start2_reg;

  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[31]_i_2 
       (.I0(Q[2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in22_in));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 
       (.I0(Q[2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in24_in));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[31]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .O(\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i[31]_i_3 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .O(\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(rst_reg),
        .I1(bus2ip_rnw_i_reg),
        .I2(Q[2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\Dual.gpio2_Data_Out_reg[0] ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(rst_reg),
        .I1(bus2ip_rnw_i_reg),
        .I2(Q[2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\Dual.gpio2_OE_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(rst_reg),
        .I1(bus2ip_rnw_i_reg),
        .I2(Q[2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(rst_reg),
        .I1(bus2ip_rnw_i_reg),
        .I2(Q[2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\Dual.gpio_OE_reg[0] ));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(start2_reg),
        .I2(s_axi_aresetn),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \ip2bus_data_i_D1[28]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(Q[2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .I4(GPIO_DBus_i[3]),
        .I5(GPIO2_DBus_i[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \ip2bus_data_i_D1[29]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(Q[2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .I4(GPIO_DBus_i[2]),
        .I5(GPIO2_DBus_i[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(Q[2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .I4(GPIO_DBus_i[1]),
        .I5(GPIO2_DBus_i[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(Q[2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .I4(GPIO_DBus_i[0]),
        .I5(GPIO2_DBus_i[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(is_read),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [3]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(is_write_reg),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [3]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module address_decoder_13
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \Not_Dual.gpio_OE_reg[0] ,
    s_axi_aclk,
    s_axi_wdata,
    Q,
    start2_reg,
    s_axi_aresetn,
    gpio_io_o,
    gpio_io_t,
    bus2ip_rnw,
    ip2bus_rdack_i_D1,
    is_read,
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ,
    ip2bus_wrack_i_D1,
    is_write_reg);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  output \Not_Dual.gpio_Data_Out_reg[0] ;
  output \Not_Dual.gpio_OE_reg[0] ;
  input s_axi_aclk;
  input [1:0]s_axi_wdata;
  input [2:0]Q;
  input start2_reg;
  input s_axi_aresetn;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input bus2ip_rnw;
  input ip2bus_rdack_i_D1;
  input is_read;
  input [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ;
  input ip2bus_wrack_i_D1;
  input is_write_reg;

  wire DBus_Reg;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire \Not_Dual.gpio_Data_Out[0]_i_3_n_0 ;
  wire \Not_Dual.gpio_Data_Out_reg[0] ;
  wire \Not_Dual.gpio_OE_reg[0] ;
  wire [2:0]Q;
  wire bus2ip_rnw;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_write_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire start2_reg;

  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(start2_reg),
        .I2(s_axi_aresetn),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(DBus_Reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\Not_Dual.gpio_Data_Out[0]_i_3_n_0 ),
        .I4(gpio_io_o),
        .O(\Not_Dual.gpio_Data_Out_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(s_axi_wdata[1]),
        .O(DBus_Reg));
  LUT3 #(
    .INIT(8'hEF)) 
    \Not_Dual.gpio_Data_Out[0]_i_3 
       (.I0(bus2ip_rnw),
        .I1(Q[2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(\Not_Dual.gpio_Data_Out[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(DBus_Reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\Not_Dual.gpio_Data_Out[0]_i_3_n_0 ),
        .I4(gpio_io_t),
        .O(\Not_Dual.gpio_OE_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(is_read),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [3]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(is_write_reg),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [3]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module address_decoder__parameterized0
   (\ip2bus_data_i_D1_reg[0] ,
    \Not_Dual.gpio_Data_Out_reg[4] ,
    \ip_irpt_enable_reg_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    D,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ,
    GPIO_DBus_i,
    E,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \ip2bus_data_i_D1_reg[0]_0 ,
    intr2bus_rdack0,
    irpt_rdack,
    irpt_wrack,
    interrupt_wrce_strb,
    Read_Reg_Rst,
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ,
    intr_rd_ce_or_reduce,
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ,
    intr_wr_ce_or_reduce,
    \ip_irpt_enable_reg_reg[0]_0 ,
    ipif_glbl_irpt_enable_reg_reg,
    start2,
    s_axi_aclk,
    s_axi_aresetn,
    Q,
    is_read,
    ip2bus_rdack_i_D1,
    is_write_reg,
    ip2bus_wrack_i_D1,
    s_axi_wdata,
    \bus2ip_addr_i_reg[8] ,
    gpio_io_t,
    \Not_Dual.gpio_Data_In_reg[0] ,
    bus2ip_rnw_i_reg,
    bus2ip_reset,
    p_0_in,
    irpt_rdack_d1,
    irpt_wrack_d1,
    ip2bus_data,
    p_3_in,
    p_1_in,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2Bus_RdAck_intr_reg_hole_d1,
    ip2Bus_WrAck_intr_reg_hole_d1);
  output \ip2bus_data_i_D1_reg[0] ;
  output \Not_Dual.gpio_Data_Out_reg[4] ;
  output \ip_irpt_enable_reg_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output [4:0]D;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ;
  output [0:0]GPIO_DBus_i;
  output [0:0]E;
  output [0:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  output [1:0]\ip2bus_data_i_D1_reg[0]_0 ;
  output intr2bus_rdack0;
  output irpt_rdack;
  output irpt_wrack;
  output interrupt_wrce_strb;
  output Read_Reg_Rst;
  output \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ;
  output intr_rd_ce_or_reduce;
  output \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ;
  output intr_wr_ce_or_reduce;
  output \ip_irpt_enable_reg_reg[0]_0 ;
  output ipif_glbl_irpt_enable_reg_reg;
  input start2;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [3:0]Q;
  input is_read;
  input ip2bus_rdack_i_D1;
  input is_write_reg;
  input ip2bus_wrack_i_D1;
  input [9:0]s_axi_wdata;
  input [6:0]\bus2ip_addr_i_reg[8] ;
  input [4:0]gpio_io_t;
  input [4:0]\Not_Dual.gpio_Data_In_reg[0] ;
  input bus2ip_rnw_i_reg;
  input bus2ip_reset;
  input [0:0]p_0_in;
  input irpt_rdack_d1;
  input irpt_wrack_d1;
  input [0:0]ip2bus_data;
  input [0:0]p_3_in;
  input [0:0]p_1_in;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input ip2Bus_RdAck_intr_reg_hole_d1;
  input ip2Bus_WrAck_intr_reg_hole_d1;

  wire Bus_RNW_reg_i_1_n_0;
  wire [4:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg_n_0_[19] ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1_n_0 ;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ;
  wire \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2_n_0 ;
  wire \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3_n_0 ;
  wire \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4_n_0 ;
  wire \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ;
  wire [4:0]\Not_Dual.gpio_Data_In_reg[0] ;
  wire [0:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  wire \Not_Dual.gpio_Data_Out_reg[4] ;
  wire [3:0]Q;
  wire Read_Reg_Rst;
  wire [6:0]\bus2ip_addr_i_reg[8] ;
  wire bus2ip_reset;
  wire bus2ip_rnw_i_reg;
  wire [4:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire interrupt_wrce_strb;
  wire intr2bus_rdack0;
  wire intr_rd_ce_or_reduce;
  wire intr_wr_ce_or_reduce;
  wire ip2Bus_RdAck_intr_reg_hole_d1;
  wire ip2Bus_WrAck_intr_reg_hole_d1;
  wire [0:0]ip2bus_data;
  wire \ip2bus_data_i_D1_reg[0] ;
  wire [1:0]\ip2bus_data_i_D1_reg[0]_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire \ip_irpt_enable_reg_reg[0] ;
  wire \ip_irpt_enable_reg_reg[0]_0 ;
  wire ipif_glbl_irpt_enable_reg_reg;
  wire irpt_rdack;
  wire irpt_rdack_d1;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire is_read;
  wire is_write_reg;
  wire [0:0]p_0_in;
  wire p_10_in;
  wire p_10_out;
  wire p_11_in;
  wire p_11_out;
  wire p_12_in;
  wire p_12_out;
  wire p_13_in;
  wire p_13_out;
  wire p_14_in;
  wire p_14_out;
  wire p_15_in;
  wire p_15_out;
  wire p_16_in;
  wire [0:0]p_1_in;
  wire p_2_in;
  wire [0:0]p_3_in;
  wire p_3_in_0;
  wire p_4_in;
  wire p_4_out;
  wire p_5_in;
  wire p_5_out;
  wire p_6_in;
  wire p_6_out;
  wire p_7_in;
  wire p_7_out;
  wire p_8_out;
  wire p_9_in;
  wire p_9_out;
  wire pselect_hit_i_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [9:0]s_axi_wdata;
  wire start2;

  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(bus2ip_rnw_i_reg),
        .I1(start2),
        .I2(\ip_irpt_enable_reg_reg[0] ),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(\ip_irpt_enable_reg_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_9_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_9_out),
        .Q(p_10_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_8_out),
        .Q(p_9_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [3]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_7_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_7_out),
        .Q(\ip2bus_data_i_D1_reg[0] ),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_BKEND_CE_REGISTERS[13].ce_out_i[13]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [3]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_6_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_6_out),
        .Q(p_7_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [3]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_5_out),
        .Q(p_6_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [3]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_4_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_4_out),
        .Q(p_5_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0 ),
        .Q(p_4_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0 ),
        .Q(p_3_in_0),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0 ),
        .Q(p_2_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(s_axi_aresetn),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .O(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_2 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_15_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_15_out),
        .Q(\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg_n_0_[19] ),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [3]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(\GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(\GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1_n_0 ),
        .Q(p_16_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [3]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_14_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_14_out),
        .Q(p_15_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [3]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_13_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_13_out),
        .Q(p_14_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [3]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_12_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_12_out),
        .Q(p_13_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_11_out),
        .Q(p_12_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1 
       (.I0(\bus2ip_addr_i_reg[8] [3]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\bus2ip_addr_i_reg[8] [0]),
        .I4(\bus2ip_addr_i_reg[8] [6]),
        .I5(start2),
        .O(p_10_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_10_out),
        .Q(p_11_in),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_d1_i_1 
       (.I0(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2_n_0 ),
        .I1(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3_n_0 ),
        .I2(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4_n_0 ),
        .I3(\ip_irpt_enable_reg_reg[0] ),
        .O(intr_rd_ce_or_reduce));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00FE0000)) 
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_i_1 
       (.I0(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2_n_0 ),
        .I1(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3_n_0 ),
        .I2(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4_n_0 ),
        .I3(ip2Bus_RdAck_intr_reg_hole_d1),
        .I4(\ip_irpt_enable_reg_reg[0] ),
        .O(\INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_1 
       (.I0(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2_n_0 ),
        .I1(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3_n_0 ),
        .I2(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4_n_0 ),
        .I3(\ip_irpt_enable_reg_reg[0] ),
        .O(intr_wr_ce_or_reduce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2 
       (.I0(p_16_in),
        .I1(p_2_in),
        .I2(\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg_n_0_[19] ),
        .I3(p_14_in),
        .I4(p_15_in),
        .O(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3 
       (.I0(p_12_in),
        .I1(p_13_in),
        .I2(p_10_in),
        .I3(p_11_in),
        .O(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4 
       (.I0(p_5_in),
        .I1(p_7_in),
        .I2(p_3_in_0),
        .I3(p_4_in),
        .O(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_i_1 
       (.I0(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_2_n_0 ),
        .I1(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_3_n_0 ),
        .I2(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_i_4_n_0 ),
        .I3(\ip_irpt_enable_reg_reg[0] ),
        .I4(ip2Bus_WrAck_intr_reg_hole_d1),
        .O(\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(start2),
        .I1(\bus2ip_addr_i_reg[8] [6]),
        .I2(\bus2ip_addr_i_reg[8] [4]),
        .I3(\bus2ip_addr_i_reg[8] [5]),
        .I4(\bus2ip_addr_i_reg[8] [3]),
        .I5(\bus2ip_addr_i_reg[8] [2]),
        .O(pselect_hit_i_1));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(pselect_hit_i_1),
        .Q(\Not_Dual.gpio_Data_Out_reg[4] ),
        .R(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i[27]_i_1 
       (.I0(gpio_io_t[4]),
        .I1(\Not_Dual.gpio_Data_In_reg[0] [4]),
        .I2(\bus2ip_addr_i_reg[8] [6]),
        .I3(\bus2ip_addr_i_reg[8] [1]),
        .I4(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I5(\bus2ip_addr_i_reg[8] [0]),
        .O(GPIO_DBus_i));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i[28]_i_1 
       (.I0(gpio_io_t[3]),
        .I1(\Not_Dual.gpio_Data_In_reg[0] [3]),
        .I2(\bus2ip_addr_i_reg[8] [6]),
        .I3(\bus2ip_addr_i_reg[8] [1]),
        .I4(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I5(\bus2ip_addr_i_reg[8] [0]),
        .O(\Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i[29]_i_1 
       (.I0(gpio_io_t[2]),
        .I1(\Not_Dual.gpio_Data_In_reg[0] [2]),
        .I2(\bus2ip_addr_i_reg[8] [6]),
        .I3(\bus2ip_addr_i_reg[8] [1]),
        .I4(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I5(\bus2ip_addr_i_reg[8] [0]),
        .O(\Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i[30]_i_1 
       (.I0(gpio_io_t[1]),
        .I1(\Not_Dual.gpio_Data_In_reg[0] [1]),
        .I2(\bus2ip_addr_i_reg[8] [6]),
        .I3(\bus2ip_addr_i_reg[8] [1]),
        .I4(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I5(\bus2ip_addr_i_reg[8] [0]),
        .O(\Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i[31]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I1(GPIO_xferAck_i),
        .I2(bus2ip_rnw_i_reg),
        .I3(gpio_xferAck_Reg),
        .O(Read_Reg_Rst));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i[31]_i_2 
       (.I0(gpio_io_t[0]),
        .I1(\Not_Dual.gpio_Data_In_reg[0] [0]),
        .I2(\bus2ip_addr_i_reg[8] [6]),
        .I3(\bus2ip_addr_i_reg[8] [1]),
        .I4(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I5(\bus2ip_addr_i_reg[8] [0]),
        .O(\Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(\bus2ip_addr_i_reg[8] [6]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I4(\bus2ip_addr_i_reg[8] [0]),
        .I5(bus2ip_reset),
        .O(\Not_Dual.gpio_Data_Out_reg[0] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[9]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I3(s_axi_wdata[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I3(s_axi_wdata[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I3(s_axi_wdata[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I3(s_axi_wdata[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[4]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\bus2ip_addr_i_reg[8] [1]),
        .I2(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I3(s_axi_wdata[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(\bus2ip_addr_i_reg[8] [6]),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(\Not_Dual.gpio_Data_Out_reg[4] ),
        .I4(\bus2ip_addr_i_reg[8] [0]),
        .I5(bus2ip_reset),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    intr2bus_rdack_i_1
       (.I0(irpt_rdack_d1),
        .I1(\ip_irpt_enable_reg_reg[0] ),
        .I2(p_9_in),
        .I3(\ip2bus_data_i_D1_reg[0] ),
        .I4(p_6_in),
        .O(intr2bus_rdack0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    intr2bus_wrack_i_1
       (.I0(p_9_in),
        .I1(\ip2bus_data_i_D1_reg[0] ),
        .I2(p_6_in),
        .I3(\ip_irpt_enable_reg_reg[0] ),
        .I4(irpt_wrack_d1),
        .O(interrupt_wrce_strb));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(p_0_in),
        .I1(p_9_in),
        .I2(\ip_irpt_enable_reg_reg[0] ),
        .I3(p_6_in),
        .I4(\ip2bus_data_i_D1_reg[0] ),
        .O(\ip2bus_data_i_D1_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hEEEEAAAAFAAAAAAA)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(ip2bus_data),
        .I1(p_3_in),
        .I2(p_1_in),
        .I3(p_6_in),
        .I4(\ip_irpt_enable_reg_reg[0] ),
        .I5(\ip2bus_data_i_D1_reg[0] ),
        .O(\ip2bus_data_i_D1_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ip_irpt_enable_reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_6_in),
        .I2(\ip_irpt_enable_reg_reg[0] ),
        .I3(p_1_in),
        .O(\ip_irpt_enable_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    ipif_glbl_irpt_enable_reg_i_1
       (.I0(s_axi_wdata[9]),
        .I1(p_9_in),
        .I2(\ip_irpt_enable_reg_reg[0] ),
        .I3(p_0_in),
        .O(ipif_glbl_irpt_enable_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    irpt_rdack_d1_i_1
       (.I0(p_9_in),
        .I1(\ip2bus_data_i_D1_reg[0] ),
        .I2(p_6_in),
        .I3(\ip_irpt_enable_reg_reg[0] ),
        .O(irpt_rdack));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    irpt_wrack_d1_i_1
       (.I0(p_9_in),
        .I1(\ip2bus_data_i_D1_reg[0] ),
        .I2(p_6_in),
        .I3(\ip_irpt_enable_reg_reg[0] ),
        .O(irpt_wrack));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    s_axi_arready_INST_0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(is_read),
        .I5(ip2bus_rdack_i_D1),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    s_axi_wready_INST_0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(is_write_reg),
        .I5(ip2bus_wrack_i_D1),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
endmodule

module axi_crossbar_v2_1_13_addr_arbiter_sasd
   (m_valid_i,
    SR,
    aa_grant_rnw,
    \gen_axilite.s_axi_bvalid_i_reg ,
    m_valid_i_reg,
    D,
    \m_atarget_hot_reg[7] ,
    f_hot2enc_return0,
    Q,
    m_axi_awvalid,
    s_axi_bvalid,
    mhandshake_r_reg,
    m_axi_bready,
    s_axi_wready,
    m_axi_wvalid,
    \m_ready_d_reg[2] ,
    E,
    s_ready_i_reg,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    m_axi_arvalid,
    \gen_axilite.s_axi_rvalid_i_reg ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_3 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_4 ,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    \m_atarget_enc_reg[1] ,
    \m_atarget_hot_reg[7]_0 ,
    \m_atarget_hot_reg[5] ,
    \m_atarget_enc_reg[3] ,
    \m_atarget_enc_reg[0] ,
    \m_atarget_enc_reg[1]_0 ,
    \gen_axilite.s_axi_bvalid_i_reg_0 ,
    \gen_axilite.s_axi_awready_i_reg ,
    aclk,
    m_ready_d,
    m_ready_d_0,
    aresetn_d,
    \gen_axilite.s_axi_awready_i_reg_0 ,
    \gen_axilite.s_axi_awready_i_reg_1 ,
    \m_atarget_hot_reg[8] ,
    \gen_axilite.s_axi_bvalid_i_reg_1 ,
    axi_bvalid_reg,
    axi_bvalid_reg_0,
    axi_bvalid_reg_1,
    s_axi_bvalid_i_reg,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_rready,
    sr_rvalid,
    m_valid_i_reg_0,
    \gen_axilite.s_axi_arready_i_reg ,
    m_axi_awready,
    m_atarget_enc,
    m_axi_arready,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    mi_wready,
    mi_bvalid,
    m_ready_d0,
    s_axi_awvalid);
  output m_valid_i;
  output [0:0]SR;
  output aa_grant_rnw;
  output \gen_axilite.s_axi_bvalid_i_reg ;
  output m_valid_i_reg;
  output [8:0]D;
  output \m_atarget_hot_reg[7] ;
  output f_hot2enc_return0;
  output [34:0]Q;
  output [7:0]m_axi_awvalid;
  output [0:0]s_axi_bvalid;
  output mhandshake_r_reg;
  output [7:0]m_axi_bready;
  output [0:0]s_axi_wready;
  output [7:0]m_axi_wvalid;
  output \m_ready_d_reg[2] ;
  output [0:0]E;
  output s_ready_i_reg;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  output [7:0]m_axi_arvalid;
  output \gen_axilite.s_axi_rvalid_i_reg ;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_3 ;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_4 ;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output \m_atarget_enc_reg[1] ;
  output \m_atarget_hot_reg[7]_0 ;
  output \m_atarget_hot_reg[5] ;
  output [0:0]\m_atarget_enc_reg[3] ;
  output \m_atarget_enc_reg[0] ;
  output \m_atarget_enc_reg[1]_0 ;
  output \gen_axilite.s_axi_bvalid_i_reg_0 ;
  output \gen_axilite.s_axi_awready_i_reg ;
  input aclk;
  input [2:0]m_ready_d;
  input [1:0]m_ready_d_0;
  input aresetn_d;
  input \gen_axilite.s_axi_awready_i_reg_0 ;
  input \gen_axilite.s_axi_awready_i_reg_1 ;
  input [8:0]\m_atarget_hot_reg[8] ;
  input \gen_axilite.s_axi_bvalid_i_reg_1 ;
  input axi_bvalid_reg;
  input axi_bvalid_reg_0;
  input axi_bvalid_reg_1;
  input s_axi_bvalid_i_reg;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_rready;
  input sr_rvalid;
  input m_valid_i_reg_0;
  input \gen_axilite.s_axi_arready_i_reg ;
  input [3:0]m_axi_awready;
  input [3:0]m_atarget_enc;
  input [3:0]m_axi_arready;
  input [2:0]s_axi_arprot;
  input [0:0]s_axi_arvalid;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]mi_wready;
  input [0:0]mi_bvalid;
  input [0:0]m_ready_d0;
  input [0:0]s_axi_awvalid;

  wire [8:0]D;
  wire [0:0]E;
  wire [34:0]Q;
  wire [0:0]SR;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire axi_bvalid_reg;
  wire axi_bvalid_reg_0;
  wire axi_bvalid_reg_1;
  wire f_hot2enc_return0;
  wire \gen_axilite.s_axi_arready_i_reg ;
  wire \gen_axilite.s_axi_awready_i_reg ;
  wire \gen_axilite.s_axi_awready_i_reg_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_1 ;
  wire \gen_axilite.s_axi_bvalid_i_i_2_n_0 ;
  wire \gen_axilite.s_axi_bvalid_i_i_3_n_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg ;
  wire \gen_axilite.s_axi_bvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_1 ;
  wire \gen_axilite.s_axi_rvalid_i_reg ;
  wire \gen_no_arbiter.grant_rnw_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_3 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_4 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_i_2_n_0 ;
  wire \gen_no_arbiter.m_valid_i_i_3_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_1_n_0 ;
  wire [3:0]m_atarget_enc;
  wire \m_atarget_enc[1]_i_5_n_0 ;
  wire \m_atarget_enc_reg[0] ;
  wire \m_atarget_enc_reg[1] ;
  wire \m_atarget_enc_reg[1]_0 ;
  wire [0:0]\m_atarget_enc_reg[3] ;
  wire \m_atarget_hot[0]_i_2_n_0 ;
  wire \m_atarget_hot[1]_i_2_n_0 ;
  wire \m_atarget_hot[3]_i_2_n_0 ;
  wire \m_atarget_hot[3]_i_3_n_0 ;
  wire \m_atarget_hot[3]_i_4_n_0 ;
  wire \m_atarget_hot[3]_i_5_n_0 ;
  wire \m_atarget_hot[4]_i_2_n_0 ;
  wire \m_atarget_hot[6]_i_2_n_0 ;
  wire \m_atarget_hot[8]_i_3_n_0 ;
  wire \m_atarget_hot[8]_i_4_n_0 ;
  wire \m_atarget_hot[8]_i_6_n_0 ;
  wire \m_atarget_hot[8]_i_7_n_0 ;
  wire \m_atarget_hot[8]_i_8_n_0 ;
  wire \m_atarget_hot_reg[5] ;
  wire \m_atarget_hot_reg[7] ;
  wire \m_atarget_hot_reg[7]_0 ;
  wire [8:0]\m_atarget_hot_reg[8] ;
  wire [3:0]m_axi_arready;
  wire [7:0]m_axi_arvalid;
  wire [3:0]m_axi_awready;
  wire [7:0]m_axi_awvalid;
  wire [7:0]m_axi_bready;
  wire [7:0]m_axi_wvalid;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[1]_i_6_n_0 ;
  wire [1:0]m_ready_d_0;
  wire \m_ready_d_reg[2] ;
  wire m_valid_i;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire mhandshake_r_reg;
  wire [0:0]mi_bvalid;
  wire [0:0]mi_wready;
  wire p_0_in1_in;
  wire [48:1]s_amesg;
  wire \s_arvalid_reg[0]_i_1_n_0 ;
  wire \s_arvalid_reg_reg_n_0_[0] ;
  wire s_awvalid_reg;
  wire \s_awvalid_reg[0]_i_1_n_0 ;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire \s_axi_bvalid[0]_INST_0_i_2_n_0 ;
  wire s_axi_bvalid_i_reg;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i;
  wire s_ready_i_reg;
  wire sr_rvalid;

  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \gen_axilite.s_axi_awready_i_i_1 
       (.I0(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ),
        .I1(\m_atarget_hot_reg[8] [8]),
        .I2(\gen_axilite.s_axi_bvalid_i_reg ),
        .I3(mi_bvalid),
        .I4(mi_wready),
        .O(\gen_axilite.s_axi_awready_i_reg ));
  LUT6 #(
    .INIT(64'hAFAFAFAFC0000000)) 
    \gen_axilite.s_axi_bvalid_i_i_1 
       (.I0(\gen_axilite.s_axi_bvalid_i_i_2_n_0 ),
        .I1(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ),
        .I2(\m_atarget_hot_reg[8] [8]),
        .I3(\gen_axilite.s_axi_bvalid_i_reg ),
        .I4(mi_wready),
        .I5(mi_bvalid),
        .O(\gen_axilite.s_axi_bvalid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \gen_axilite.s_axi_bvalid_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[0]),
        .I3(s_axi_bready),
        .O(\gen_axilite.s_axi_bvalid_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \gen_axilite.s_axi_bvalid_i_i_3 
       (.I0(s_axi_wvalid),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .O(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_axilite.s_axi_bvalid_i_i_4 
       (.I0(m_ready_d[2]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .O(\gen_axilite.s_axi_bvalid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_axilite.s_axi_rvalid_i_i_2 
       (.I0(m_ready_d_0[1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .O(\gen_axilite.s_axi_rvalid_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFF5300000050)) 
    \gen_no_arbiter.grant_rnw_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(aa_grant_any),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.grant_rnw_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.grant_rnw_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_i_1_n_0 ),
        .Q(aa_grant_rnw),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[10]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[9]),
        .O(s_amesg[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[11]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[10]),
        .O(s_amesg[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[12]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[11]),
        .O(s_amesg[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[13]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[12]),
        .O(s_amesg[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[14]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[13]),
        .O(s_amesg[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[15]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[14]),
        .O(s_amesg[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[16]_i_1 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[15]),
        .O(s_amesg[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[17]_i_1 
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[16]),
        .O(s_amesg[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[18]_i_1 
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[17]),
        .O(s_amesg[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[19]_i_1 
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[18]),
        .O(s_amesg[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[1]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[0]),
        .O(s_amesg[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[20]_i_1 
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[19]),
        .O(s_amesg[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[21]_i_1 
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[20]),
        .O(s_amesg[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[22]_i_1 
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[21]),
        .O(s_amesg[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[23]_i_1 
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[22]),
        .O(s_amesg[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[24]_i_1 
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[23]),
        .O(s_amesg[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[25]_i_1 
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[24]),
        .O(s_amesg[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[26]_i_1 
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[25]),
        .O(s_amesg[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[27]_i_1 
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[26]),
        .O(s_amesg[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[28]_i_1 
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[27]),
        .O(s_amesg[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[29]_i_1 
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[28]),
        .O(s_amesg[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[2]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[1]),
        .O(s_amesg[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[30]_i_1 
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[29]),
        .O(s_amesg[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[31]_i_1 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[30]),
        .O(s_amesg[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_2 
       (.I0(aa_grant_any),
        .O(p_0_in1_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[32]_i_3 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[31]),
        .O(s_amesg[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[3]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[2]),
        .O(s_amesg[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[46]_i_1 
       (.I0(s_axi_arprot[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[0]),
        .O(s_amesg[46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[47]_i_1 
       (.I0(s_axi_arprot[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[1]),
        .O(s_amesg[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[48]_i_1 
       (.I0(s_axi_arprot[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[2]),
        .O(s_amesg[48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[4]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[3]),
        .O(s_amesg[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[5]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[4]),
        .O(s_amesg[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[6]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[5]),
        .O(s_amesg[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[7]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[6]),
        .O(s_amesg[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[8]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[7]),
        .O(s_amesg[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[9]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[8]),
        .O(s_amesg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[10] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[10]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[11] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[11]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[12] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[12]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[13] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[13]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[14] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[14]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[15] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[15]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[16] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[16]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[17] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[17]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[18] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[18]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[19] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[19]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[1] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[1]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[20] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[20]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[21] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[21]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[22] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[22]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[23] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[23]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[24] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[24]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[25] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[25]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[26] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[26]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[27] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[27]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[28] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[28]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[29] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[29]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[2] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[2]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[30] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[30]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[31] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[31]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[32] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[32]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[3] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[46] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[46]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[47] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[47]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[48] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[48]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[4] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[4]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[5] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[5]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[6] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[7] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[8] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[9] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[9]),
        .Q(Q[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000088888088)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_1 
       (.I0(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ),
        .I1(aresetn_d),
        .I2(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ),
        .I3(m_ready_d0),
        .I4(\gen_no_arbiter.m_valid_i_i_3_n_0 ),
        .I5(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(aa_grant_any),
        .I3(m_valid_i),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_3 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5551000000000000)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_4 
       (.I0(m_valid_i_reg_0),
        .I1(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I2(\gen_axilite.s_axi_arready_i_reg ),
        .I3(m_ready_d_0[1]),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_grant_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ),
        .Q(aa_grant_any),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3AFA3A0A3AFA3AFA)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_grant_any),
        .I1(\gen_no_arbiter.m_valid_i_i_2_n_0 ),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(\gen_no_arbiter.m_valid_i_i_3_n_0 ),
        .I5(m_ready_d0),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8F0F8F8)) 
    \gen_no_arbiter.m_valid_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_0[1]),
        .I3(\gen_axilite.s_axi_arready_i_reg ),
        .I4(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I5(m_valid_i_reg_0),
        .O(\gen_no_arbiter.m_valid_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0DFFFF0DFF)) 
    \gen_no_arbiter.m_valid_i_i_3 
       (.I0(\gen_axilite.s_axi_bvalid_i_i_3_n_0 ),
        .I1(\gen_axilite.s_axi_awready_i_reg_0 ),
        .I2(m_ready_d[1]),
        .I3(\gen_axilite.s_axi_bvalid_i_reg ),
        .I4(\gen_axilite.s_axi_awready_i_reg_1 ),
        .I5(m_ready_d[2]),
        .O(\gen_no_arbiter.m_valid_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002000C00020000)) 
    \gen_no_arbiter.m_valid_i_i_7 
       (.I0(m_axi_awready[0]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_awready[2]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0300080000000800)) 
    \gen_no_arbiter.m_valid_i_i_8 
       (.I0(m_axi_awready[3]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_awready[1]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(m_valid_i),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i),
        .I1(aa_grant_any),
        .I2(aresetn_d),
        .O(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ),
        .Q(s_ready_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000002000)) 
    \m_atarget_enc[1]_i_2 
       (.I0(\m_atarget_hot[3]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(\m_atarget_hot[8]_i_6_n_0 ),
        .I4(\m_atarget_hot[8]_i_7_n_0 ),
        .I5(Q[16]),
        .O(\m_atarget_enc_reg[1] ));
  LUT6 #(
    .INIT(64'h0000001000000030)) 
    \m_atarget_enc[1]_i_3 
       (.I0(\m_atarget_hot[3]_i_3_n_0 ),
        .I1(\m_atarget_hot[0]_i_2_n_0 ),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(Q[19]),
        .I5(Q[16]),
        .O(\m_atarget_enc_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h11F1111111111111)) 
    \m_atarget_enc[1]_i_4 
       (.I0(\m_atarget_enc[1]_i_5_n_0 ),
        .I1(\m_atarget_hot[0]_i_2_n_0 ),
        .I2(\m_atarget_hot[3]_i_2_n_0 ),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\m_atarget_hot[1]_i_2_n_0 ),
        .O(\m_atarget_enc_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_atarget_enc[1]_i_5 
       (.I0(Q[16]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(\m_atarget_enc[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \m_atarget_enc[3]_i_1 
       (.I0(f_hot2enc_return0),
        .I1(\m_atarget_hot[8]_i_4_n_0 ),
        .I2(\m_atarget_hot[8]_i_3_n_0 ),
        .I3(\m_atarget_hot_reg[7] ),
        .O(\m_atarget_enc_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \m_atarget_hot[0]_i_1 
       (.I0(Q[16]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .I4(\m_atarget_hot[0]_i_2_n_0 ),
        .I5(aa_grant_any),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \m_atarget_hot[0]_i_2 
       (.I0(\m_atarget_hot[3]_i_4_n_0 ),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(\m_atarget_hot[3]_i_5_n_0 ),
        .O(\m_atarget_hot[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \m_atarget_hot[1]_i_1 
       (.I0(\m_atarget_hot[1]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(\m_atarget_hot[3]_i_2_n_0 ),
        .I4(aa_grant_any),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_atarget_hot[1]_i_2 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[17]),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\m_atarget_hot[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_atarget_hot[2]_i_1 
       (.I0(aa_grant_any),
        .I1(\m_atarget_hot[8]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \m_atarget_hot[3]_i_1 
       (.I0(\m_atarget_hot[3]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\m_atarget_hot[3]_i_3_n_0 ),
        .I5(aa_grant_any),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \m_atarget_hot[3]_i_2 
       (.I0(\m_atarget_hot[3]_i_4_n_0 ),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[21]),
        .I5(\m_atarget_hot[3]_i_5_n_0 ),
        .O(\m_atarget_hot[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \m_atarget_hot[3]_i_3 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(Q[16]),
        .I4(Q[12]),
        .O(\m_atarget_hot[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \m_atarget_hot[3]_i_4 
       (.I0(Q[31]),
        .I1(Q[28]),
        .I2(Q[26]),
        .I3(Q[29]),
        .I4(Q[27]),
        .I5(Q[30]),
        .O(\m_atarget_hot[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_atarget_hot[3]_i_5 
       (.I0(Q[20]),
        .I1(Q[24]),
        .O(\m_atarget_hot[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \m_atarget_hot[4]_i_1 
       (.I0(\m_atarget_hot[4]_i_2_n_0 ),
        .I1(aa_grant_any),
        .I2(f_hot2enc_return0),
        .I3(\m_atarget_hot[8]_i_4_n_0 ),
        .I4(\m_atarget_hot[8]_i_3_n_0 ),
        .I5(\m_atarget_hot_reg[7] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \m_atarget_hot[4]_i_2 
       (.I0(\m_atarget_hot[0]_i_2_n_0 ),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[19]),
        .I4(Q[18]),
        .O(\m_atarget_hot[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \m_atarget_hot[5]_i_1 
       (.I0(\m_atarget_hot_reg[5] ),
        .I1(aa_grant_any),
        .I2(f_hot2enc_return0),
        .I3(\m_atarget_hot[8]_i_4_n_0 ),
        .I4(\m_atarget_hot[8]_i_3_n_0 ),
        .I5(\m_atarget_hot_reg[7] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \m_atarget_hot[5]_i_2 
       (.I0(\m_atarget_hot[3]_i_2_n_0 ),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(Q[16]),
        .O(\m_atarget_hot_reg[5] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \m_atarget_hot[6]_i_1 
       (.I0(\m_atarget_hot[6]_i_2_n_0 ),
        .I1(aa_grant_any),
        .I2(f_hot2enc_return0),
        .I3(\m_atarget_hot[8]_i_4_n_0 ),
        .I4(\m_atarget_hot[8]_i_3_n_0 ),
        .I5(\m_atarget_hot_reg[7] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \m_atarget_hot[6]_i_2 
       (.I0(Q[16]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\m_atarget_hot[0]_i_2_n_0 ),
        .O(\m_atarget_hot[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \m_atarget_hot[7]_i_1 
       (.I0(\m_atarget_hot_reg[7]_0 ),
        .I1(aa_grant_any),
        .I2(f_hot2enc_return0),
        .I3(\m_atarget_hot[8]_i_4_n_0 ),
        .I4(\m_atarget_hot[8]_i_3_n_0 ),
        .I5(\m_atarget_hot_reg[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \m_atarget_hot[7]_i_2 
       (.I0(\m_atarget_hot[3]_i_3_n_0 ),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\m_atarget_hot[0]_i_2_n_0 ),
        .O(\m_atarget_hot_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \m_atarget_hot[8]_i_1 
       (.I0(\m_atarget_hot_reg[7] ),
        .I1(\m_atarget_hot[8]_i_3_n_0 ),
        .I2(\m_atarget_hot[8]_i_4_n_0 ),
        .I3(f_hot2enc_return0),
        .I4(aa_grant_any),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000060000000000)) 
    \m_atarget_hot[8]_i_2 
       (.I0(Q[12]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\m_atarget_hot[8]_i_6_n_0 ),
        .I4(\m_atarget_hot[8]_i_7_n_0 ),
        .I5(\m_atarget_hot[3]_i_2_n_0 ),
        .O(\m_atarget_hot_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \m_atarget_hot[8]_i_3 
       (.I0(\m_atarget_hot[1]_i_2_n_0 ),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\m_atarget_hot[3]_i_2_n_0 ),
        .O(\m_atarget_hot[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \m_atarget_hot[8]_i_4 
       (.I0(\m_atarget_hot[0]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(Q[16]),
        .O(\m_atarget_hot[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000C00050F0F00)) 
    \m_atarget_hot[8]_i_5 
       (.I0(\m_atarget_hot[3]_i_3_n_0 ),
        .I1(\m_atarget_hot[3]_i_2_n_0 ),
        .I2(\m_atarget_hot[8]_i_8_n_0 ),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(\m_atarget_hot[0]_i_2_n_0 ),
        .O(f_hot2enc_return0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \m_atarget_hot[8]_i_6 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\m_atarget_hot[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \m_atarget_hot[8]_i_7 
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(\m_atarget_hot[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \m_atarget_hot[8]_i_8 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\m_atarget_hot[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[2]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[3]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [3]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[4]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [4]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[5]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [5]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[6]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [6]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[7]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [7]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[2]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[3]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [3]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[4]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [4]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[5]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [5]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[6]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [6]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[7]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [7]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[0]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [0]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[1]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [1]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[2]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [2]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[3]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [3]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[4]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [4]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[4]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[5]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [5]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[5]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[6]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [6]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[6]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[7]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [7]),
        .I1(s_axi_bready),
        .I2(m_ready_d[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_bready[7]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [0]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [1]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[2]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [2]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[3]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [3]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[4]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [4]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[4]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[5]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [5]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[5]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[6]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [6]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_wvalid[7]_INST_0 
       (.I0(\m_atarget_hot_reg[8] [7]),
        .I1(m_ready_d[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_wvalid),
        .O(m_axi_wvalid[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_rready),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[0]),
        .I4(sr_rvalid),
        .O(E));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \m_ready_d[1]_i_4 
       (.I0(m_axi_arready[0]),
        .I1(\gen_no_arbiter.m_grant_hot_i_reg[0]_3 ),
        .I2(\gen_no_arbiter.m_grant_hot_i_reg[0]_4 ),
        .I3(m_axi_arready[3]),
        .I4(\m_ready_d[1]_i_6_n_0 ),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000020C00000200)) 
    \m_ready_d[1]_i_6 
       (.I0(m_axi_arready[1]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_arready[2]),
        .O(\m_ready_d[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \m_ready_d[2]_i_4 
       (.I0(\gen_axilite.s_axi_awready_i_reg_0 ),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(\m_ready_d_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_ready_d[2]_i_9 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    m_valid_i_i_3
       (.I0(sr_rvalid),
        .I1(m_ready_d_0[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_rready),
        .O(s_ready_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h40)) 
    m_valid_i_i_6
       (.I0(m_ready_d_0[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .O(m_valid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s_arvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(aresetn_d),
        .I3(s_ready_i),
        .O(\s_arvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arvalid_reg[0]_i_1_n_0 ),
        .Q(\s_arvalid_reg_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \s_awvalid_reg[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awvalid),
        .I3(\s_arvalid_reg_reg_n_0_[0] ),
        .I4(aresetn_d),
        .I5(s_ready_i),
        .O(\s_awvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awvalid_reg[0]_i_1_n_0 ),
        .Q(s_awvalid_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_awready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \s_axi_bresp[1]_INST_0_i_7 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(mhandshake_r_reg),
        .O(s_axi_bvalid));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \s_axi_bvalid[0]_INST_0_i_1 
       (.I0(\s_axi_bvalid[0]_INST_0_i_2_n_0 ),
        .I1(\gen_axilite.s_axi_bvalid_i_reg_1 ),
        .I2(axi_bvalid_reg),
        .I3(axi_bvalid_reg_0),
        .I4(axi_bvalid_reg_1),
        .I5(s_axi_bvalid_i_reg),
        .O(mhandshake_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \s_axi_bvalid[0]_INST_0_i_2 
       (.I0(m_ready_d[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .O(\s_axi_bvalid[0]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(sr_rvalid),
        .O(s_axi_rvalid));
  LUT5 #(
    .INIT(32'h00000400)) 
    \s_axi_wready[0]_INST_0 
       (.I0(m_ready_d[1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(aa_grant_any),
        .I4(\gen_axilite.s_axi_awready_i_reg_0 ),
        .O(s_axi_wready));
endmodule

module axi_crossbar_v2_1_13_axi_crossbar
   (Q,
    \skid_buffer_reg[31] ,
    m_axi_awvalid,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    s_axi_rready,
    aresetn,
    aclk,
    s_axi_bready,
    s_axi_wvalid,
    m_axi_bresp,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_bvalid,
    m_axi_wready,
    m_axi_awready,
    m_axi_arready,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid);
  output [34:0]Q;
  output [33:0]\skid_buffer_reg[31] ;
  output [7:0]m_axi_awvalid;
  output [0:0]s_axi_bvalid;
  output [7:0]m_axi_bready;
  output [0:0]s_axi_wready;
  output [7:0]m_axi_wvalid;
  output [7:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [7:0]m_axi_rready;
  input [0:0]s_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_wvalid;
  input [15:0]m_axi_bresp;
  input [15:0]m_axi_rresp;
  input [255:0]m_axi_rdata;
  input [7:0]m_axi_rvalid;
  input [7:0]m_axi_bvalid;
  input [7:0]m_axi_wready;
  input [7:0]m_axi_awready;
  input [7:0]m_axi_arready;
  input [2:0]s_axi_arprot;
  input [0:0]s_axi_arvalid;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]s_axi_awvalid;

  wire [34:0]Q;
  wire aclk;
  wire aresetn;
  wire [7:0]m_axi_arready;
  wire [7:0]m_axi_arvalid;
  wire [7:0]m_axi_awready;
  wire [7:0]m_axi_awvalid;
  wire [7:0]m_axi_bready;
  wire [15:0]m_axi_bresp;
  wire [7:0]m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire [7:0]m_axi_rready;
  wire [15:0]m_axi_rresp;
  wire [7:0]m_axi_rvalid;
  wire [7:0]m_axi_wready;
  wire [7:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [33:0]\skid_buffer_reg[31] ;

  axi_crossbar_v2_1_13_crossbar_sasd \gen_sasd.crossbar_sasd_0 
       (.M_AXI_AWADDR(Q[31:0]),
        .Q(Q[34:32]),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[31] (\skid_buffer_reg[31] ));
endmodule

module axi_crossbar_v2_1_13_crossbar_sasd
   (M_AXI_AWADDR,
    Q,
    \skid_buffer_reg[31] ,
    m_axi_awvalid,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    s_axi_rready,
    aresetn,
    aclk,
    s_axi_bready,
    s_axi_wvalid,
    m_axi_bresp,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_bvalid,
    m_axi_wready,
    m_axi_awready,
    m_axi_arready,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid);
  output [31:0]M_AXI_AWADDR;
  output [2:0]Q;
  output [33:0]\skid_buffer_reg[31] ;
  output [7:0]m_axi_awvalid;
  output [0:0]s_axi_bvalid;
  output [7:0]m_axi_bready;
  output [0:0]s_axi_wready;
  output [7:0]m_axi_wvalid;
  output [7:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [7:0]m_axi_rready;
  input [0:0]s_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_wvalid;
  input [15:0]m_axi_bresp;
  input [15:0]m_axi_rresp;
  input [255:0]m_axi_rdata;
  input [7:0]m_axi_rvalid;
  input [7:0]m_axi_bvalid;
  input [7:0]m_axi_wready;
  input [7:0]m_axi_awready;
  input [7:0]m_axi_arready;
  input [2:0]s_axi_arprot;
  input [0:0]s_axi_arvalid;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]s_axi_awvalid;

  wire [31:0]M_AXI_AWADDR;
  wire [2:0]Q;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire addr_arbiter_inst_n_100;
  wire addr_arbiter_inst_n_102;
  wire addr_arbiter_inst_n_103;
  wire addr_arbiter_inst_n_104;
  wire addr_arbiter_inst_n_105;
  wire addr_arbiter_inst_n_13;
  wire addr_arbiter_inst_n_14;
  wire addr_arbiter_inst_n_3;
  wire addr_arbiter_inst_n_4;
  wire addr_arbiter_inst_n_5;
  wire addr_arbiter_inst_n_60;
  wire addr_arbiter_inst_n_78;
  wire addr_arbiter_inst_n_80;
  wire addr_arbiter_inst_n_81;
  wire addr_arbiter_inst_n_90;
  wire addr_arbiter_inst_n_91;
  wire addr_arbiter_inst_n_92;
  wire addr_arbiter_inst_n_93;
  wire addr_arbiter_inst_n_94;
  wire addr_arbiter_inst_n_98;
  wire addr_arbiter_inst_n_99;
  wire any_error;
  wire aresetn;
  wire aresetn_d;
  wire f_hot2enc_return0;
  wire \gen_decerr.decerr_slave_inst_n_4 ;
  wire \gen_decerr.decerr_slave_inst_n_5 ;
  wire \gen_decerr.decerr_slave_inst_n_6 ;
  wire \gen_decerr.decerr_slave_inst_n_7 ;
  wire [3:0]m_atarget_enc;
  wire \m_atarget_enc[0]_i_1_n_0 ;
  wire \m_atarget_enc[1]_i_1_n_0 ;
  wire \m_atarget_enc[2]_i_1_n_0 ;
  wire [8:0]m_atarget_hot;
  wire [7:1]m_atarget_hot0;
  wire [7:0]m_axi_arready;
  wire [7:0]m_axi_arvalid;
  wire [7:0]m_axi_awready;
  wire [7:0]m_axi_awvalid;
  wire [7:0]m_axi_bready;
  wire [15:0]m_axi_bresp;
  wire [7:0]m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire [7:0]m_axi_rready;
  wire [15:0]m_axi_rresp;
  wire [7:0]m_axi_rvalid;
  wire [7:0]m_axi_wready;
  wire [7:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire [2:0]m_ready_d_0;
  wire m_valid_i;
  wire [8:8]mi_arready;
  wire [8:8]mi_bvalid;
  wire [8:8]mi_rvalid;
  wire [8:8]mi_wready;
  wire p_1_in;
  wire reg_slice_r_n_2;
  wire reg_slice_r_n_3;
  wire reg_slice_r_n_4;
  wire reg_slice_r_n_5;
  wire reset;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire \s_axi_bresp[0]_INST_0_i_1_n_0 ;
  wire \s_axi_bresp[0]_INST_0_i_2_n_0 ;
  wire \s_axi_bresp[0]_INST_0_i_3_n_0 ;
  wire \s_axi_bresp[1]_INST_0_i_1_n_0 ;
  wire \s_axi_bresp[1]_INST_0_i_2_n_0 ;
  wire \s_axi_bresp[1]_INST_0_i_3_n_0 ;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [33:0]\skid_buffer_reg[31] ;
  wire splitter_ar_n_2;
  wire splitter_aw_n_10;
  wire splitter_aw_n_11;
  wire splitter_aw_n_12;
  wire splitter_aw_n_13;
  wire splitter_aw_n_14;
  wire splitter_aw_n_15;
  wire splitter_aw_n_3;
  wire splitter_aw_n_5;
  wire splitter_aw_n_6;
  wire splitter_aw_n_7;
  wire splitter_aw_n_8;
  wire splitter_aw_n_9;
  wire sr_rvalid;

  axi_crossbar_v2_1_13_addr_arbiter_sasd addr_arbiter_inst
       (.D({addr_arbiter_inst_n_5,m_atarget_hot0,addr_arbiter_inst_n_13}),
        .E(p_1_in),
        .Q({Q,M_AXI_AWADDR}),
        .SR(reset),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .axi_bvalid_reg(splitter_aw_n_12),
        .axi_bvalid_reg_0(splitter_aw_n_8),
        .axi_bvalid_reg_1(splitter_aw_n_5),
        .f_hot2enc_return0(f_hot2enc_return0),
        .\gen_axilite.s_axi_arready_i_reg (\gen_decerr.decerr_slave_inst_n_6 ),
        .\gen_axilite.s_axi_awready_i_reg (addr_arbiter_inst_n_105),
        .\gen_axilite.s_axi_awready_i_reg_0 (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_axilite.s_axi_awready_i_reg_1 (\gen_decerr.decerr_slave_inst_n_5 ),
        .\gen_axilite.s_axi_bvalid_i_reg (addr_arbiter_inst_n_3),
        .\gen_axilite.s_axi_bvalid_i_reg_0 (addr_arbiter_inst_n_104),
        .\gen_axilite.s_axi_bvalid_i_reg_1 (\gen_decerr.decerr_slave_inst_n_7 ),
        .\gen_axilite.s_axi_rvalid_i_reg (addr_arbiter_inst_n_90),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (addr_arbiter_inst_n_81),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_1 (addr_arbiter_inst_n_91),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_2 (addr_arbiter_inst_n_92),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_3 (addr_arbiter_inst_n_93),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_4 (addr_arbiter_inst_n_94),
        .m_atarget_enc(m_atarget_enc),
        .\m_atarget_enc_reg[0] (addr_arbiter_inst_n_102),
        .\m_atarget_enc_reg[1] (addr_arbiter_inst_n_98),
        .\m_atarget_enc_reg[1]_0 (addr_arbiter_inst_n_103),
        .\m_atarget_enc_reg[3] (any_error),
        .\m_atarget_hot_reg[5] (addr_arbiter_inst_n_100),
        .\m_atarget_hot_reg[7] (addr_arbiter_inst_n_14),
        .\m_atarget_hot_reg[7]_0 (addr_arbiter_inst_n_99),
        .\m_atarget_hot_reg[8] (m_atarget_hot),
        .m_axi_arready({m_axi_arready[5:4],m_axi_arready[2:1]}),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready({m_axi_awready[6],m_axi_awready[4:3],m_axi_awready[1]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d_0),
        .m_ready_d0(m_ready_d0),
        .m_ready_d_0(m_ready_d),
        .\m_ready_d_reg[2] (addr_arbiter_inst_n_78),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg(addr_arbiter_inst_n_4),
        .m_valid_i_reg_0(reg_slice_r_n_2),
        .mhandshake_r_reg(addr_arbiter_inst_n_60),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_i_reg(splitter_aw_n_14),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(addr_arbiter_inst_n_80),
        .sr_rvalid(sr_rvalid));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  axi_crossbar_v2_1_13_decerr_slave \gen_decerr.decerr_slave_inst 
       (.Q(m_atarget_hot[8]),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .axi_awready_reg(addr_arbiter_inst_n_92),
        .axi_awready_reg_0(splitter_aw_n_11),
        .axi_wready_reg(splitter_aw_n_9),
        .axi_wready_reg_0(splitter_aw_n_13),
        .\gen_no_arbiter.m_grant_hot_i_reg[0] (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (\gen_decerr.decerr_slave_inst_n_5 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_1 (\gen_decerr.decerr_slave_inst_n_6 ),
        .m_atarget_enc(m_atarget_enc),
        .\m_atarget_enc_reg[0] (splitter_aw_n_3),
        .\m_atarget_enc_reg[1] (splitter_aw_n_15),
        .\m_atarget_enc_reg[1]_0 (reg_slice_r_n_5),
        .\m_atarget_enc_reg[2] (splitter_aw_n_6),
        .\m_atarget_enc_reg[2]_0 (splitter_aw_n_7),
        .\m_atarget_enc_reg[2]_1 (addr_arbiter_inst_n_91),
        .\m_atarget_enc_reg[2]_2 (splitter_ar_n_2),
        .\m_atarget_enc_reg[2]_3 (reg_slice_r_n_4),
        .\m_atarget_hot_reg[8] (addr_arbiter_inst_n_104),
        .\m_atarget_hot_reg[8]_0 (addr_arbiter_inst_n_105),
        .m_axi_arready(m_axi_arready[7:6]),
        .\m_ready_d_reg[1] (addr_arbiter_inst_n_90),
        .mhandshake_r_reg(\gen_decerr.decerr_slave_inst_n_7 ),
        .mi_arready(mi_arready),
        .mi_bvalid(mi_bvalid),
        .mi_rvalid(mi_rvalid),
        .mi_wready(mi_wready));
  LUT6 #(
    .INIT(64'hF0F0F0F0E0E0E000)) 
    \m_atarget_enc[0]_i_1 
       (.I0(addr_arbiter_inst_n_99),
        .I1(addr_arbiter_inst_n_100),
        .I2(aresetn_d),
        .I3(f_hot2enc_return0),
        .I4(addr_arbiter_inst_n_102),
        .I5(addr_arbiter_inst_n_14),
        .O(\m_atarget_enc[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \m_atarget_enc[1]_i_1 
       (.I0(addr_arbiter_inst_n_98),
        .I1(addr_arbiter_inst_n_103),
        .I2(aresetn_d),
        .I3(f_hot2enc_return0),
        .I4(addr_arbiter_inst_n_102),
        .I5(addr_arbiter_inst_n_14),
        .O(\m_atarget_enc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_atarget_enc[2]_i_1 
       (.I0(aresetn_d),
        .I1(f_hot2enc_return0),
        .O(\m_atarget_enc[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[0]_i_1_n_0 ),
        .Q(m_atarget_enc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[1]_i_1_n_0 ),
        .Q(m_atarget_enc[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[2]_i_1_n_0 ),
        .Q(m_atarget_enc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(any_error),
        .Q(m_atarget_enc[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_13),
        .Q(m_atarget_hot[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[1]),
        .Q(m_atarget_hot[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[2]),
        .Q(m_atarget_hot[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[3]),
        .Q(m_atarget_hot[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[4]),
        .Q(m_atarget_hot[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[5]),
        .Q(m_atarget_hot[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[6]),
        .Q(m_atarget_hot[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[7]),
        .Q(m_atarget_hot[7]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_5),
        .Q(m_atarget_hot[8]),
        .R(reset));
  axi_register_slice_v2_1_12_axic_register_slice__parameterized7 reg_slice_r
       (.E(p_1_in),
        .Q(m_atarget_hot[7:0]),
        .SR(reset),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .m_atarget_enc(m_atarget_enc),
        .\m_atarget_enc_reg[0] (splitter_aw_n_3),
        .\m_atarget_enc_reg[2] (addr_arbiter_inst_n_93),
        .\m_atarget_enc_reg[2]_0 (addr_arbiter_inst_n_94),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_ready_d(m_ready_d[0]),
        .\m_ready_d_reg[0] (addr_arbiter_inst_n_4),
        .\m_ready_d_reg[1] (reg_slice_r_n_2),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg_0(addr_arbiter_inst_n_80),
        .mi_rvalid(mi_rvalid),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[1]_0 (reg_slice_r_n_3),
        .\skid_buffer_reg[31]_0 (\skid_buffer_reg[31] ),
        .\skid_buffer_reg[3]_0 (reg_slice_r_n_4),
        .\skid_buffer_reg[3]_1 (reg_slice_r_n_5),
        .sr_rvalid(sr_rvalid));
  LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(\s_axi_bresp[0]_INST_0_i_1_n_0 ),
        .I1(\s_axi_bresp[0]_INST_0_i_2_n_0 ),
        .I2(\s_axi_bresp[0]_INST_0_i_3_n_0 ),
        .I3(splitter_aw_n_3),
        .I4(m_axi_bresp[4]),
        .I5(reg_slice_r_n_3),
        .O(s_axi_bresp[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \s_axi_bresp[0]_INST_0_i_1 
       (.I0(splitter_aw_n_10),
        .I1(m_axi_bresp[6]),
        .I2(m_axi_bresp[10]),
        .I3(addr_arbiter_inst_n_94),
        .I4(m_axi_bresp[14]),
        .I5(reg_slice_r_n_4),
        .O(\s_axi_bresp[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000B00000008)) 
    \s_axi_bresp[0]_INST_0_i_2 
       (.I0(m_axi_bresp[8]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bresp[0]),
        .O(\s_axi_bresp[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C2000000020)) 
    \s_axi_bresp[0]_INST_0_i_3 
       (.I0(m_axi_bresp[2]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[3]),
        .I5(m_axi_bresp[12]),
        .O(\s_axi_bresp[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(\s_axi_bresp[1]_INST_0_i_1_n_0 ),
        .I1(\s_axi_bresp[1]_INST_0_i_2_n_0 ),
        .I2(\s_axi_bresp[1]_INST_0_i_3_n_0 ),
        .I3(splitter_aw_n_3),
        .I4(m_axi_bresp[5]),
        .I5(reg_slice_r_n_3),
        .O(s_axi_bresp[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \s_axi_bresp[1]_INST_0_i_1 
       (.I0(splitter_aw_n_10),
        .I1(m_axi_bresp[7]),
        .I2(m_axi_bresp[11]),
        .I3(addr_arbiter_inst_n_94),
        .I4(m_axi_bresp[15]),
        .I5(reg_slice_r_n_4),
        .O(\s_axi_bresp[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080300000800)) 
    \s_axi_bresp[1]_INST_0_i_2 
       (.I0(m_axi_bresp[13]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bresp[1]),
        .O(\s_axi_bresp[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000C00020000)) 
    \s_axi_bresp[1]_INST_0_i_3 
       (.I0(m_axi_bresp[3]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bresp[9]),
        .O(\s_axi_bresp[1]_INST_0_i_3_n_0 ));
  axi_crossbar_v2_1_13_splitter__parameterized0 splitter_ar
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .axi_arready_reg(addr_arbiter_inst_n_81),
        .m_atarget_enc(m_atarget_enc),
        .\m_atarget_enc_reg[0] (splitter_aw_n_3),
        .\m_atarget_enc_reg[1] (reg_slice_r_n_5),
        .\m_atarget_enc_reg[2] (reg_slice_r_n_4),
        .m_axi_arready({m_axi_arready[7:6],m_axi_arready[3],m_axi_arready[0]}),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[0]_0 (splitter_ar_n_2),
        .\m_ready_d_reg[1]_0 (addr_arbiter_inst_n_90),
        .m_valid_i_reg(reg_slice_r_n_2),
        .mi_arready(mi_arready));
  axi_crossbar_v2_1_13_splitter splitter_aw
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_no_arbiter.grant_rnw_reg (addr_arbiter_inst_n_78),
        .\gen_no_arbiter.m_grant_hot_i_reg[0] (splitter_aw_n_6),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (splitter_aw_n_9),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_1 (splitter_aw_n_13),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_2 (splitter_aw_n_15),
        .m_atarget_enc(m_atarget_enc),
        .\m_atarget_enc_reg[1] (reg_slice_r_n_5),
        .\m_atarget_enc_reg[2] (addr_arbiter_inst_n_93),
        .m_axi_awready(m_axi_awready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wready(m_axi_wready),
        .m_ready_d(m_ready_d_0),
        .m_ready_d0(m_ready_d0),
        .\m_ready_d_reg[0]_0 (splitter_aw_n_3),
        .\m_ready_d_reg[0]_1 (splitter_aw_n_7),
        .\m_ready_d_reg[0]_2 (splitter_aw_n_10),
        .\m_ready_d_reg[0]_3 (splitter_aw_n_11),
        .\m_ready_d_reg[0]_4 (addr_arbiter_inst_n_60),
        .\m_ready_d_reg[2]_0 (addr_arbiter_inst_n_3),
        .mhandshake_r_reg(splitter_aw_n_5),
        .mhandshake_r_reg_0(splitter_aw_n_8),
        .mhandshake_r_reg_1(splitter_aw_n_12),
        .mhandshake_r_reg_2(splitter_aw_n_14),
        .mi_wready(mi_wready),
        .s_axi_bready(s_axi_bready));
endmodule

module axi_crossbar_v2_1_13_decerr_slave
   (mi_bvalid,
    mi_wready,
    mi_rvalid,
    mi_arready,
    \gen_no_arbiter.m_grant_hot_i_reg[0] ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ,
    mhandshake_r_reg,
    SR,
    \m_atarget_hot_reg[8] ,
    aclk,
    \m_atarget_hot_reg[8]_0 ,
    axi_wready_reg,
    axi_wready_reg_0,
    \m_atarget_enc_reg[1] ,
    \m_atarget_enc_reg[2] ,
    \m_atarget_enc_reg[0] ,
    axi_awready_reg,
    \m_atarget_enc_reg[2]_0 ,
    \m_atarget_enc_reg[2]_1 ,
    axi_awready_reg_0,
    \m_atarget_enc_reg[2]_2 ,
    \m_atarget_enc_reg[2]_3 ,
    m_axi_arready,
    \m_atarget_enc_reg[1]_0 ,
    m_atarget_enc,
    \m_ready_d_reg[1] ,
    aa_rready,
    Q,
    aresetn_d);
  output [0:0]mi_bvalid;
  output [0:0]mi_wready;
  output [0:0]mi_rvalid;
  output [0:0]mi_arready;
  output \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  output mhandshake_r_reg;
  input [0:0]SR;
  input \m_atarget_hot_reg[8] ;
  input aclk;
  input \m_atarget_hot_reg[8]_0 ;
  input axi_wready_reg;
  input axi_wready_reg_0;
  input \m_atarget_enc_reg[1] ;
  input \m_atarget_enc_reg[2] ;
  input \m_atarget_enc_reg[0] ;
  input axi_awready_reg;
  input \m_atarget_enc_reg[2]_0 ;
  input \m_atarget_enc_reg[2]_1 ;
  input axi_awready_reg_0;
  input \m_atarget_enc_reg[2]_2 ;
  input \m_atarget_enc_reg[2]_3 ;
  input [1:0]m_axi_arready;
  input \m_atarget_enc_reg[1]_0 ;
  input [3:0]m_atarget_enc;
  input \m_ready_d_reg[1] ;
  input aa_rready;
  input [0:0]Q;
  input aresetn_d;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire axi_wready_reg_0;
  wire \gen_axilite.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_rvalid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  wire \gen_no_arbiter.m_valid_i_i_6_n_0 ;
  wire [3:0]m_atarget_enc;
  wire \m_atarget_enc_reg[0] ;
  wire \m_atarget_enc_reg[1] ;
  wire \m_atarget_enc_reg[1]_0 ;
  wire \m_atarget_enc_reg[2] ;
  wire \m_atarget_enc_reg[2]_0 ;
  wire \m_atarget_enc_reg[2]_1 ;
  wire \m_atarget_enc_reg[2]_2 ;
  wire \m_atarget_enc_reg[2]_3 ;
  wire \m_atarget_hot_reg[8] ;
  wire \m_atarget_hot_reg[8]_0 ;
  wire [1:0]m_axi_arready;
  wire \m_ready_d_reg[1] ;
  wire mhandshake_r_reg;
  wire [0:0]mi_arready;
  wire [0:0]mi_bvalid;
  wire [0:0]mi_rvalid;
  wire [0:0]mi_wready;

  LUT5 #(
    .INIT(32'hAA2A00AA)) 
    \gen_axilite.s_axi_arready_i_i_1 
       (.I0(aresetn_d),
        .I1(\m_ready_d_reg[1] ),
        .I2(Q),
        .I3(mi_rvalid),
        .I4(mi_arready),
        .O(\gen_axilite.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_hot_reg[8]_0 ),
        .Q(mi_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_hot_reg[8] ),
        .Q(mi_bvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h0FFF8800)) 
    \gen_axilite.s_axi_rvalid_i_i_1 
       (.I0(mi_arready),
        .I1(\m_ready_d_reg[1] ),
        .I2(aa_rready),
        .I3(Q),
        .I4(mi_rvalid),
        .O(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ),
        .Q(mi_rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \gen_no_arbiter.m_valid_i_i_4 
       (.I0(\gen_no_arbiter.m_valid_i_i_6_n_0 ),
        .I1(\m_atarget_enc_reg[2]_2 ),
        .I2(\m_atarget_enc_reg[2]_3 ),
        .I3(m_axi_arready[1]),
        .I4(\m_atarget_enc_reg[1]_0 ),
        .I5(m_axi_arready[0]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \gen_no_arbiter.m_valid_i_i_5 
       (.I0(axi_awready_reg),
        .I1(\m_atarget_enc_reg[2]_0 ),
        .I2(\m_atarget_enc_reg[2]_1 ),
        .I3(axi_awready_reg_0),
        .I4(mi_wready),
        .I5(\m_atarget_enc_reg[0] ),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_no_arbiter.m_valid_i_i_6 
       (.I0(mi_arready),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(\gen_no_arbiter.m_valid_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \s_axi_bvalid[0]_INST_0_i_3 
       (.I0(mi_bvalid),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(mhandshake_r_reg));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \s_axi_wready[0]_INST_0_i_1 
       (.I0(axi_wready_reg),
        .I1(axi_wready_reg_0),
        .I2(\m_atarget_enc_reg[1] ),
        .I3(\m_atarget_enc_reg[2] ),
        .I4(mi_wready),
        .I5(\m_atarget_enc_reg[0] ),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0] ));
endmodule

module axi_crossbar_v2_1_13_splitter
   (m_ready_d,
    \m_ready_d_reg[0]_0 ,
    m_ready_d0,
    mhandshake_r_reg,
    \gen_no_arbiter.m_grant_hot_i_reg[0] ,
    \m_ready_d_reg[0]_1 ,
    mhandshake_r_reg_0,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    \m_ready_d_reg[0]_2 ,
    \m_ready_d_reg[0]_3 ,
    mhandshake_r_reg_1,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ,
    mhandshake_r_reg_2,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ,
    mi_wready,
    \m_ready_d_reg[2]_0 ,
    \m_ready_d_reg[0]_4 ,
    s_axi_bready,
    m_axi_bvalid,
    m_atarget_enc,
    m_axi_wready,
    m_axi_awready,
    \m_atarget_enc_reg[2] ,
    \m_atarget_enc_reg[1] ,
    aresetn_d,
    \gen_no_arbiter.grant_rnw_reg ,
    aclk);
  output [2:0]m_ready_d;
  output \m_ready_d_reg[0]_0 ;
  output [0:0]m_ready_d0;
  output mhandshake_r_reg;
  output \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  output \m_ready_d_reg[0]_1 ;
  output mhandshake_r_reg_0;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  output \m_ready_d_reg[0]_2 ;
  output \m_ready_d_reg[0]_3 ;
  output mhandshake_r_reg_1;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  output mhandshake_r_reg_2;
  output \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ;
  input [0:0]mi_wready;
  input \m_ready_d_reg[2]_0 ;
  input \m_ready_d_reg[0]_4 ;
  input [0:0]s_axi_bready;
  input [7:0]m_axi_bvalid;
  input [3:0]m_atarget_enc;
  input [7:0]m_axi_wready;
  input [7:0]m_axi_awready;
  input \m_atarget_enc_reg[2] ;
  input \m_atarget_enc_reg[1] ;
  input aresetn_d;
  input \gen_no_arbiter.grant_rnw_reg ;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire \gen_no_arbiter.grant_rnw_reg ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ;
  wire [3:0]m_atarget_enc;
  wire \m_atarget_enc_reg[1] ;
  wire \m_atarget_enc_reg[2] ;
  wire [7:0]m_axi_awready;
  wire [7:0]m_axi_bvalid;
  wire [7:0]m_axi_wready;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[2]_i_1_n_0 ;
  wire \m_ready_d[2]_i_3_n_0 ;
  wire \m_ready_d[2]_i_5_n_0 ;
  wire \m_ready_d[2]_i_6_n_0 ;
  wire \m_ready_d[2]_i_8_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[0]_1 ;
  wire \m_ready_d_reg[0]_2 ;
  wire \m_ready_d_reg[0]_3 ;
  wire \m_ready_d_reg[0]_4 ;
  wire \m_ready_d_reg[2]_0 ;
  wire mhandshake_r_reg;
  wire mhandshake_r_reg_0;
  wire mhandshake_r_reg_1;
  wire mhandshake_r_reg_2;
  wire [0:0]mi_wready;
  wire [0:0]s_axi_bready;

  LUT4 #(
    .INIT(16'h8880)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(\m_ready_d[2]_i_3_n_0 ),
        .I3(\gen_no_arbiter.grant_rnw_reg ),
        .O(\m_ready_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(\m_ready_d[2]_i_3_n_0 ),
        .I3(\gen_no_arbiter.grant_rnw_reg ),
        .O(\m_ready_d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0A02)) 
    \m_ready_d[2]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(\m_ready_d[2]_i_3_n_0 ),
        .I3(\gen_no_arbiter.grant_rnw_reg ),
        .O(\m_ready_d[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00020C0000020000)) 
    \m_ready_d[2]_i_10 
       (.I0(m_axi_awready[2]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_awready[5]),
        .O(\m_ready_d_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \m_ready_d[2]_i_2 
       (.I0(m_ready_d[0]),
        .I1(\m_ready_d_reg[0]_4 ),
        .I2(s_axi_bready),
        .O(m_ready_d0));
  LUT6 #(
    .INIT(64'h0404000455555555)) 
    \m_ready_d[2]_i_3 
       (.I0(m_ready_d[2]),
        .I1(\m_ready_d[2]_i_5_n_0 ),
        .I2(\m_ready_d[2]_i_6_n_0 ),
        .I3(mi_wready),
        .I4(\m_ready_d_reg[0]_0 ),
        .I5(\m_ready_d_reg[2]_0 ),
        .O(\m_ready_d[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \m_ready_d[2]_i_5 
       (.I0(\m_ready_d_reg[0]_1 ),
        .I1(m_axi_awready[4]),
        .I2(\m_ready_d[2]_i_8_n_0 ),
        .I3(m_axi_awready[1]),
        .I4(\m_atarget_enc_reg[2] ),
        .O(\m_ready_d[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \m_ready_d[2]_i_6 
       (.I0(m_axi_awready[3]),
        .I1(\m_ready_d_reg[0]_2 ),
        .I2(m_axi_awready[6]),
        .I3(\m_atarget_enc_reg[1] ),
        .I4(\m_ready_d_reg[0]_3 ),
        .O(\m_ready_d[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFFFDFFFFFFFD)) 
    \m_ready_d[2]_i_7 
       (.I0(m_axi_awready[0]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_awready[7]),
        .O(\m_ready_d_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \m_ready_d[2]_i_8 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .O(\m_ready_d[2]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[2]_i_1_n_0 ),
        .Q(m_ready_d[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \s_axi_bresp[1]_INST_0_i_4 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[3]),
        .O(\m_ready_d_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \s_axi_bresp[1]_INST_0_i_6 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .O(\m_ready_d_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000C2000000020)) 
    \s_axi_bvalid[0]_INST_0_i_4 
       (.I0(m_axi_bvalid[1]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[3]),
        .I5(m_axi_bvalid[6]),
        .O(mhandshake_r_reg_1));
  LUT6 #(
    .INIT(64'h0308000000080000)) 
    \s_axi_bvalid[0]_INST_0_i_5 
       (.I0(m_axi_bvalid[5]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bvalid[3]),
        .O(mhandshake_r_reg_0));
  LUT6 #(
    .INIT(64'hF3FFFDFFFFFFFDFF)) 
    \s_axi_bvalid[0]_INST_0_i_6 
       (.I0(m_axi_bvalid[2]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bvalid[7]),
        .O(mhandshake_r_reg));
  LUT6 #(
    .INIT(64'h0000000E00000002)) 
    \s_axi_bvalid[0]_INST_0_i_7 
       (.I0(m_axi_bvalid[0]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bvalid[4]),
        .O(mhandshake_r_reg_2));
  LUT6 #(
    .INIT(64'h0200000302000000)) 
    \s_axi_wready[0]_INST_0_i_2 
       (.I0(m_axi_wready[3]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_wready[0]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFDFCFFFFFDFFFF)) 
    \s_axi_wready[0]_INST_0_i_3 
       (.I0(m_axi_wready[2]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_wready[1]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000E0000000200)) 
    \s_axi_wready[0]_INST_0_i_4 
       (.I0(m_axi_wready[4]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[3]),
        .I5(m_axi_wready[6]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h08000C0008000000)) 
    \s_axi_wready[0]_INST_0_i_5 
       (.I0(m_axi_wready[7]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_wready[5]),
        .O(\gen_no_arbiter.m_grant_hot_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_13_splitter" *) 
module axi_crossbar_v2_1_13_splitter__parameterized0
   (m_ready_d,
    \m_ready_d_reg[0]_0 ,
    axi_arready_reg,
    mi_arready,
    \m_atarget_enc_reg[0] ,
    \m_ready_d_reg[1]_0 ,
    m_axi_arready,
    \m_atarget_enc_reg[1] ,
    \m_atarget_enc_reg[2] ,
    m_atarget_enc,
    aresetn_d,
    m_valid_i_reg,
    aclk);
  output [1:0]m_ready_d;
  output \m_ready_d_reg[0]_0 ;
  input axi_arready_reg;
  input [0:0]mi_arready;
  input \m_atarget_enc_reg[0] ;
  input \m_ready_d_reg[1]_0 ;
  input [3:0]m_axi_arready;
  input \m_atarget_enc_reg[1] ;
  input \m_atarget_enc_reg[2] ;
  input [3:0]m_atarget_enc;
  input aresetn_d;
  input m_valid_i_reg;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire axi_arready_reg;
  wire [3:0]m_atarget_enc;
  wire \m_atarget_enc_reg[0] ;
  wire \m_atarget_enc_reg[1] ;
  wire \m_atarget_enc_reg[2] ;
  wire [3:0]m_axi_arready;
  wire [1:0]m_ready_d;
  wire [1:1]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[1]_i_5_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[1]_0 ;
  wire m_valid_i_reg;
  wire [0:0]mi_arready;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(m_valid_i_reg),
        .O(\m_ready_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0),
        .I2(m_valid_i_reg),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \m_ready_d[1]_i_2 
       (.I0(m_ready_d[1]),
        .I1(axi_arready_reg),
        .I2(\m_ready_d[1]_i_5_n_0 ),
        .I3(mi_arready),
        .I4(\m_atarget_enc_reg[0] ),
        .I5(\m_ready_d_reg[1]_0 ),
        .O(m_ready_d0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \m_ready_d[1]_i_5 
       (.I0(m_axi_arready[2]),
        .I1(\m_atarget_enc_reg[1] ),
        .I2(m_axi_arready[3]),
        .I3(\m_atarget_enc_reg[2] ),
        .I4(\m_ready_d_reg[0]_0 ),
        .O(\m_ready_d[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0300000200000002)) 
    \m_ready_d[1]_i_7 
       (.I0(m_axi_arready[0]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_arready[1]),
        .O(\m_ready_d_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "32" *) (* C_GPIO_WIDTH = "1" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* max_fanout = "10000" *) (* sigis = "Clk" *) input s_axi_aclk;
  (* max_fanout = "10000" *) (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [0:0]gpio_io_i;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_IPIF_I_n_8;
  wire AXI_LITE_IPIF_I_n_9;
  wire \I_SLAVE_ATTACHMENT/rst ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio_core_1_n_4;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire [31:31]ip2bus_data;
  wire [31:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Clk" *) wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Rst" *) wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [0:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \^s_axi_rdata [0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  axi_lite_ipif_11 AXI_LITE_IPIF_I
       (.\MEM_DECODE_GEN[0].cs_out_i_reg[0] (s_axi_arready),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (s_axi_wready),
        .\Not_Dual.gpio_Data_Out_reg[0] (AXI_LITE_IPIF_I_n_8),
        .\Not_Dual.gpio_OE_reg[0] (AXI_LITE_IPIF_I_n_9),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_data_i_D1(ip2bus_data_i_D1),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31],s_axi_wdata[0]}),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  GPIO_Core gpio_core_1
       (.\bus2ip_addr_i_reg[2] (AXI_LITE_IPIF_I_n_8),
        .\bus2ip_addr_i_reg[2]_0 (AXI_LITE_IPIF_I_n_9),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_data(ip2bus_data),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i_D1_reg(gpio_core_1_n_4),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data),
        .Q(ip2bus_data_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_core_1_n_4),
        .Q(ip2bus_wrack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "4" *) (* C_GPIO_WIDTH = "4" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_gpio" *) (* ip_group = "LOGICORE" *) 
module axi_gpio__parameterized1
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* max_fanout = "10000" *) (* sigis = "Clk" *) input s_axi_aclk;
  (* max_fanout = "10000" *) (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [3:0]gpio_io_i;
  output [3:0]gpio_io_o;
  output [3:0]gpio_io_t;
  input [3:0]gpio2_io_i;
  output [3:0]gpio2_io_o;
  output [3:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_11;
  wire AXI_LITE_IPIF_I_n_15;
  wire AXI_LITE_IPIF_I_n_16;
  wire AXI_LITE_IPIF_I_n_6;
  wire AXI_LITE_IPIF_I_n_9;
  wire [28:31]GPIO2_DBus_i;
  wire [3:0]GPIO_DBus;
  wire [28:31]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [5:6]bus2ip_addr;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [3:0]gpio2_io_i;
  wire [3:0]gpio2_io_o;
  wire [3:0]gpio2_io_t;
  wire gpio_core_1_n_27;
  wire [3:0]gpio_io_i;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [3:0]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire p_0_in22_in;
  wire p_0_in24_in;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Clk" *) wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Rst" *) wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [3:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3:0] = \^s_axi_rdata [3:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  axi_lite_ipif_7 AXI_LITE_IPIF_I
       (.D(GPIO_DBus),
        .\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] (AXI_LITE_IPIF_I_n_15),
        .\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] (AXI_LITE_IPIF_I_n_16),
        .\Dual.gpio2_Data_Out_reg[0] (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio2_OE_reg[0] (AXI_LITE_IPIF_I_n_11),
        .\Dual.gpio_OE_reg[0] (AXI_LITE_IPIF_I_n_9),
        .E(AXI_LITE_IPIF_I_n_6),
        .GPIO2_DBus_i({GPIO2_DBus_i[28],GPIO2_DBus_i[29],GPIO2_DBus_i[30],GPIO2_DBus_i[31]}),
        .GPIO_DBus_i({GPIO_DBus_i[28],GPIO_DBus_i[29],GPIO_DBus_i[30],GPIO_DBus_i[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (s_axi_arready),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (s_axi_wready),
        .Q({bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .\ip2bus_data_i_D1_reg[28] (ip2bus_data_i_D1),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in24_in(p_0_in24_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  GPIO_Core__parameterized0 gpio_core_1
       (.E(AXI_LITE_IPIF_I_n_6),
        .GPIO2_DBus_i({GPIO2_DBus_i[28],GPIO2_DBus_i[29],GPIO2_DBus_i[30],GPIO2_DBus_i[31]}),
        .GPIO_DBus_i({GPIO_DBus_i[28],GPIO_DBus_i[29],GPIO_DBus_i[30],GPIO_DBus_i[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (AXI_LITE_IPIF_I_n_16),
        .Q({bus2ip_addr[5],bus2ip_addr[6]}),
        .SS(bus2ip_reset),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_15),
        .gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i_D1_reg(gpio_core_1_n_27),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in24_in(p_0_in24_in),
        .rst_reg(AXI_LITE_IPIF_I_n_9),
        .rst_reg_0(AXI_LITE_IPIF_I_n_10),
        .rst_reg_1(AXI_LITE_IPIF_I_n_11),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[3]),
        .Q(ip2bus_data_i_D1[3]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[2]),
        .Q(ip2bus_data_i_D1[2]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[1]),
        .Q(ip2bus_data_i_D1[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_core_1_n_27),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "6" *) (* C_GPIO_WIDTH = "8" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_gpio" *) (* ip_group = "LOGICORE" *) 
module axi_gpio__parameterized3
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* max_fanout = "10000" *) (* sigis = "Clk" *) input s_axi_aclk;
  (* max_fanout = "10000" *) (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [7:0]gpio_io_i;
  output [7:0]gpio_io_o;
  output [7:0]gpio_io_t;
  input [5:0]gpio2_io_i;
  output [5:0]gpio2_io_o;
  output [5:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_19;
  wire AXI_LITE_IPIF_I_n_20;
  wire AXI_LITE_IPIF_I_n_21;
  wire AXI_LITE_IPIF_I_n_7;
  wire AXI_LITE_IPIF_I_n_9;
  wire [0:7]DBus_Reg;
  wire [26:31]GPIO2_DBus_i;
  wire [7:0]GPIO_DBus;
  wire [24:31]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire Read_Reg_Rst;
  wire [6:6]bus2ip_addr;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [5:0]gpio2_io_i;
  wire [5:0]gpio2_io_o;
  wire [5:0]gpio2_io_t;
  wire gpio_core_1_n_45;
  wire [7:0]gpio_io_i;
  wire [7:0]gpio_io_o;
  wire [7:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [7:0]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Clk" *) wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Rst" *) wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  axi_lite_ipif AXI_LITE_IPIF_I
       (.D(GPIO_DBus),
        .\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] (AXI_LITE_IPIF_I_n_21),
        .\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio2_Data_Out_reg[0] (AXI_LITE_IPIF_I_n_9),
        .\Dual.gpio_Data_Out_reg[0] (AXI_LITE_IPIF_I_n_20),
        .\Dual.gpio_Data_Out_reg[0]_0 ({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4],DBus_Reg[5],DBus_Reg[6],DBus_Reg[7]}),
        .\Dual.gpio_OE_reg[0] (AXI_LITE_IPIF_I_n_19),
        .E(AXI_LITE_IPIF_I_n_7),
        .GPIO2_DBus_i({GPIO2_DBus_i[26],GPIO2_DBus_i[27],GPIO2_DBus_i[28],GPIO2_DBus_i[29],GPIO2_DBus_i[30],GPIO2_DBus_i[31]}),
        .GPIO_DBus_i({GPIO_DBus_i[24],GPIO_DBus_i[25],GPIO_DBus_i[26],GPIO_DBus_i[27],GPIO_DBus_i[28],GPIO_DBus_i[29],GPIO_DBus_i[30],GPIO_DBus_i[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (s_axi_arready),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (s_axi_wready),
        .Q(bus2ip_addr),
        .Read_Reg_Rst(Read_Reg_Rst),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .\ip2bus_data_i_D1_reg[24] (ip2bus_data_i_D1),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  GPIO_Core__parameterized1 gpio_core_1
       (.D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4],DBus_Reg[5],DBus_Reg[6],DBus_Reg[7]}),
        .E(AXI_LITE_IPIF_I_n_20),
        .GPIO2_DBus_i({GPIO2_DBus_i[26],GPIO2_DBus_i[27],GPIO2_DBus_i[28],GPIO2_DBus_i[29],GPIO2_DBus_i[30],GPIO2_DBus_i[31]}),
        .GPIO_DBus_i({GPIO_DBus_i[24],GPIO_DBus_i[25],GPIO_DBus_i[26],GPIO_DBus_i[27],GPIO_DBus_i[28],GPIO_DBus_i[29],GPIO_DBus_i[30],GPIO_DBus_i[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (AXI_LITE_IPIF_I_n_10),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (AXI_LITE_IPIF_I_n_21),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (AXI_LITE_IPIF_I_n_9),
        .Q(bus2ip_addr),
        .Read_Reg_Rst(Read_Reg_Rst),
        .SS(bus2ip_reset),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_19),
        .bus2ip_rnw_i_reg_0(AXI_LITE_IPIF_I_n_7),
        .gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i_D1_reg(gpio_core_1_n_45),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[7]),
        .Q(ip2bus_data_i_D1[7]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[6]),
        .Q(ip2bus_data_i_D1[6]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[5]),
        .Q(ip2bus_data_i_D1[5]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[4]),
        .Q(ip2bus_data_i_D1[4]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[3]),
        .Q(ip2bus_data_i_D1[3]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[2]),
        .Q(ip2bus_data_i_D1[2]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[1]),
        .Q(ip2bus_data_i_D1[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_core_1_n_45),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* C_ALL_INPUTS = "1" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "32" *) (* C_GPIO_WIDTH = "5" *) 
(* C_INTERRUPT_PRESENT = "1" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_gpio" *) (* ip_group = "LOGICORE" *) 
module axi_gpio__parameterized5
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* max_fanout = "10000" *) (* sigis = "Clk" *) input s_axi_aclk;
  (* max_fanout = "10000" *) (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [4:0]gpio_io_i;
  output [4:0]gpio_io_o;
  output [4:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_IPIF_I_n_13;
  wire AXI_LITE_IPIF_I_n_14;
  wire AXI_LITE_IPIF_I_n_15;
  wire AXI_LITE_IPIF_I_n_16;
  wire AXI_LITE_IPIF_I_n_18;
  wire AXI_LITE_IPIF_I_n_19;
  wire AXI_LITE_IPIF_I_n_27;
  wire AXI_LITE_IPIF_I_n_29;
  wire AXI_LITE_IPIF_I_n_31;
  wire AXI_LITE_IPIF_I_n_32;
  wire [0:4]DBus_Reg;
  wire [27:27]GPIO_DBus_i;
  wire GPIO_intr;
  wire GPIO_xferAck_i;
  wire IP2INTC_Irpt_i;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_8_in ;
  wire Read_Reg_Rst;
  wire [1:1]bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_reset_i_1_n_0;
  wire bus2ip_rnw;
  wire [0:4]gpio_Data_In;
  wire [4:0]gpio_io_i;
  wire [4:0]gpio_io_o;
  wire [4:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire interrupt_wrce_strb;
  wire intr2bus_rdack0;
  wire intr_rd_ce_or_reduce;
  wire intr_wr_ce_or_reduce;
  wire ip2Bus_RdAck_intr_reg_hole;
  wire ip2Bus_RdAck_intr_reg_hole_d1;
  wire ip2Bus_WrAck_intr_reg_hole;
  wire ip2Bus_WrAck_intr_reg_hole_d1;
  wire [27:31]ip2bus_data;
  wire [31:31]ip2bus_data_i;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire ip2intc_irpt;
  wire irpt_rdack;
  wire irpt_rdack_d1;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire [31:31]p_0_in;
  wire [0:0]p_0_out;
  wire [0:0]p_1_in;
  wire [0:0]p_3_in;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Clk" *) wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Rst" *) wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [31];
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4:0] = \^s_axi_rdata [4:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  axi_lite_ipif__parameterized0 AXI_LITE_IPIF_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4]}),
        .E(AXI_LITE_IPIF_I_n_18),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg (AXI_LITE_IPIF_I_n_27),
        .\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg (AXI_LITE_IPIF_I_n_29),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (s_axi_arready),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (s_axi_wready),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] (AXI_LITE_IPIF_I_n_16),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] (AXI_LITE_IPIF_I_n_15),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] (AXI_LITE_IPIF_I_n_14),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] (AXI_LITE_IPIF_I_n_13),
        .\Not_Dual.gpio_Data_Out_reg[0] (AXI_LITE_IPIF_I_n_19),
        .Q({gpio_Data_In[0],gpio_Data_In[1],gpio_Data_In[2],gpio_Data_In[3],gpio_Data_In[4]}),
        .Read_Reg_Rst(Read_Reg_Rst),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .interrupt_wrce_strb(interrupt_wrce_strb),
        .intr2bus_rdack0(intr2bus_rdack0),
        .intr_rd_ce_or_reduce(intr_rd_ce_or_reduce),
        .intr_wr_ce_or_reduce(intr_wr_ce_or_reduce),
        .ip2Bus_RdAck_intr_reg_hole_d1(ip2Bus_RdAck_intr_reg_hole_d1),
        .ip2Bus_WrAck_intr_reg_hole_d1(ip2Bus_WrAck_intr_reg_hole_d1),
        .ip2bus_data(ip2bus_data[31]),
        .\ip2bus_data_i_D1_reg[0] ({p_0_out,ip2bus_data_i}),
        .\ip2bus_data_i_D1_reg[0]_0 ({ip2bus_data_i_D1[0],ip2bus_data_i_D1[27],ip2bus_data_i_D1[28],ip2bus_data_i_D1[29],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .\ip_irpt_enable_reg_reg[0] (AXI_LITE_IPIF_I_n_31),
        .ipif_glbl_irpt_enable_reg_reg(AXI_LITE_IPIF_I_n_32),
        .irpt_rdack(irpt_rdack),
        .irpt_rdack_d1(irpt_rdack_d1),
        .irpt_wrack(irpt_wrack),
        .irpt_wrack_d1(irpt_wrack_d1),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .p_8_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_8_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[8:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[8:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [31],\^s_axi_rdata [4:0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31:27],s_axi_wdata[4:0]}),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  interrupt_control \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I 
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] (AXI_LITE_IPIF_I_n_32),
        .\GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] (AXI_LITE_IPIF_I_n_31),
        .GPIO_intr(GPIO_intr),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .IP2INTC_Irpt_i(IP2INTC_Irpt_i),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .interrupt_wrce_strb(interrupt_wrce_strb),
        .intr2bus_rdack0(intr2bus_rdack0),
        .ip2Bus_RdAck_intr_reg_hole(ip2Bus_RdAck_intr_reg_hole),
        .ip2Bus_WrAck_intr_reg_hole(ip2Bus_WrAck_intr_reg_hole),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .irpt_rdack(irpt_rdack),
        .irpt_rdack_d1(irpt_rdack_d1),
        .irpt_wrack(irpt_wrack),
        .irpt_wrack_d1(irpt_wrack_d1),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .p_8_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_8_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[0]));
  FDRE #(
    .INIT(1'b0)) 
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(intr_rd_ce_or_reduce),
        .Q(ip2Bus_RdAck_intr_reg_hole_d1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_LITE_IPIF_I_n_27),
        .Q(ip2Bus_RdAck_intr_reg_hole),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(intr_wr_ce_or_reduce),
        .Q(ip2Bus_WrAck_intr_reg_hole_d1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_LITE_IPIF_I_n_29),
        .Q(ip2Bus_WrAck_intr_reg_hole),
        .R(bus2ip_reset));
  (* sigis = "INTR_LEVEL_HIGH" *) 
  FDRE #(
    .INIT(1'b0)) 
    \INTR_CTRLR_GEN.ip2intc_irpt_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2INTC_Irpt_i),
        .Q(ip2intc_irpt),
        .R(bus2ip_reset));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    bus2ip_reset_i_1
       (.I0(s_axi_aresetn),
        .O(bus2ip_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_reset_i_1_n_0),
        .Q(bus2ip_reset),
        .R(1'b0));
  GPIO_Core__parameterized2 gpio_core_1
       (.D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4]}),
        .E(AXI_LITE_IPIF_I_n_19),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_intr(GPIO_intr),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\Not_Dual.gpio_OE_reg[1]_0 (AXI_LITE_IPIF_I_n_16),
        .\Not_Dual.gpio_OE_reg[2]_0 (AXI_LITE_IPIF_I_n_15),
        .\Not_Dual.gpio_OE_reg[3]_0 (AXI_LITE_IPIF_I_n_14),
        .\Not_Dual.gpio_OE_reg[4]_0 (AXI_LITE_IPIF_I_n_13),
        .Q({gpio_Data_In[0],gpio_Data_In[1],gpio_Data_In[2],gpio_Data_In[3],gpio_Data_In[4]}),
        .Read_Reg_Rst(Read_Reg_Rst),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_18),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_data({ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[27]),
        .Q(ip2bus_data_i_D1[27]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[28]),
        .Q(ip2bus_data_i_D1[28]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[29]),
        .Q(ip2bus_data_i_D1[29]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data_i),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

module axi_lite_ipif
   (bus2ip_reset,
    bus2ip_rnw,
    bus2ip_cs,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    Q,
    \Dual.gpio2_Data_Out_reg[0] ,
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ,
    D,
    \Dual.gpio_OE_reg[0] ,
    \Dual.gpio_Data_Out_reg[0] ,
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ,
    Read_Reg_Rst,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO2_DBus_i,
    GPIO_DBus_i,
    s_axi_aresetn,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    s_axi_wdata,
    \ip2bus_data_i_D1_reg[24] );
  output bus2ip_reset;
  output bus2ip_rnw;
  output bus2ip_cs;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  output \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ;
  output [7:0]D;
  output [0:0]\Dual.gpio_OE_reg[0] ;
  output [0:0]\Dual.gpio_Data_Out_reg[0] ;
  output \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ;
  output Read_Reg_Rst;
  output [7:0]\Dual.gpio_Data_Out_reg[0]_0 ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input s_axi_bready;
  input s_axi_rready;
  input [2:0]s_axi_awaddr;
  input [2:0]s_axi_araddr;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [5:0]GPIO2_DBus_i;
  input [7:0]GPIO_DBus_i;
  input s_axi_aresetn;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [7:0]s_axi_wdata;
  input [7:0]\ip2bus_data_i_D1_reg[24] ;

  wire [7:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ;
  wire [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  wire [0:0]\Dual.gpio_Data_Out_reg[0] ;
  wire [7:0]\Dual.gpio_Data_Out_reg[0]_0 ;
  wire [0:0]\Dual.gpio_OE_reg[0] ;
  wire [0:0]E;
  wire [5:0]GPIO2_DBus_i;
  wire [7:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [0:0]Q;
  wire Read_Reg_Rst;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire gpio_xferAck_Reg;
  wire [7:0]\ip2bus_data_i_D1_reg[24] ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;

  slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] (\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ),
        .\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] (\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ),
        .\Dual.gpio2_Data_Out_reg[0] (\Dual.gpio2_Data_Out_reg[0] ),
        .\Dual.gpio2_OE_reg[0] (bus2ip_rnw),
        .\Dual.gpio_Data_Out_reg[0] (\Dual.gpio_Data_Out_reg[0] ),
        .\Dual.gpio_Data_Out_reg[0]_0 (\Dual.gpio_Data_Out_reg[0]_0 ),
        .\Dual.gpio_OE_reg[0] (\Dual.gpio_OE_reg[0] ),
        .E(E),
        .GPIO2_DBus_i(GPIO2_DBus_i),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .Q(Q),
        .Read_Reg_Rst(Read_Reg_Rst),
        .bus2ip_rnw_i_reg_0(bus2ip_reset),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .\ip2bus_data_i_D1_reg[24] (\ip2bus_data_i_D1_reg[24] ),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module axi_lite_ipif_11
   (rst,
    bus2ip_rnw,
    bus2ip_cs,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    s_axi_rdata,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \Not_Dual.gpio_OE_reg[0] ,
    s_axi_aclk,
    s_axi_wdata,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    gpio_io_o,
    gpio_io_t,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    ip2bus_data_i_D1,
    s_axi_araddr,
    s_axi_awaddr,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1);
  output rst;
  output bus2ip_rnw;
  output bus2ip_cs;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [0:0]s_axi_rdata;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \Not_Dual.gpio_Data_Out_reg[0] ;
  output \Not_Dual.gpio_OE_reg[0] ;
  input s_axi_aclk;
  input [1:0]s_axi_wdata;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [0:0]ip2bus_data_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;

  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \Not_Dual.gpio_Data_Out_reg[0] ;
  wire \Not_Dual.gpio_OE_reg[0] ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire [0:0]ip2bus_data_i_D1;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [0:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [1:0]s_axi_wdata;
  wire s_axi_wvalid;

  slave_attachment_12 I_SLAVE_ATTACHMENT
       (.\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\Not_Dual.gpio_Data_Out_reg[0] (\Not_Dual.gpio_Data_Out_reg[0] ),
        .\Not_Dual.gpio_OE_reg[0] (\Not_Dual.gpio_OE_reg[0] ),
        .SR(rst),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_data_i_D1(ip2bus_data_i_D1),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module axi_lite_ipif_7
   (bus2ip_reset,
    bus2ip_rnw,
    bus2ip_cs,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    E,
    Q,
    \Dual.gpio_OE_reg[0] ,
    \Dual.gpio2_Data_Out_reg[0] ,
    \Dual.gpio2_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    p_0_in22_in,
    p_0_in24_in,
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ,
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ,
    D,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    GPIO_DBus_i,
    GPIO2_DBus_i,
    \ip2bus_data_i_D1_reg[28] );
  output bus2ip_reset;
  output bus2ip_rnw;
  output bus2ip_cs;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [0:0]E;
  output [1:0]Q;
  output [0:0]\Dual.gpio_OE_reg[0] ;
  output [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  output [0:0]\Dual.gpio2_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output p_0_in22_in;
  output p_0_in24_in;
  output \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  output \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ;
  output [3:0]D;
  output [3:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [3:0]GPIO_DBus_i;
  input [3:0]GPIO2_DBus_i;
  input [3:0]\ip2bus_data_i_D1_reg[28] ;

  wire [3:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ;
  wire [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  wire [0:0]\Dual.gpio2_OE_reg[0] ;
  wire [0:0]\Dual.gpio_OE_reg[0] ;
  wire [0:0]E;
  wire [3:0]GPIO2_DBus_i;
  wire [3:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [1:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire gpio_xferAck_Reg;
  wire [3:0]\ip2bus_data_i_D1_reg[28] ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [3:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire s_axi_wvalid;

  slave_attachment_9 I_SLAVE_ATTACHMENT
       (.D(D),
        .\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] (\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ),
        .\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] (\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ),
        .\Dual.gpio2_Data_Out_reg[0] (\Dual.gpio2_Data_Out_reg[0] ),
        .\Dual.gpio2_OE_reg[0] (\Dual.gpio2_OE_reg[0] ),
        .\Dual.gpio_Data_Out_reg[0] (bus2ip_rnw),
        .\Dual.gpio_OE_reg[0] (\Dual.gpio_OE_reg[0] ),
        .E(E),
        .GPIO2_DBus_i(GPIO2_DBus_i),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .Q(Q),
        .SR(bus2ip_reset),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .\ip2bus_data_i_D1_reg[28] (\ip2bus_data_i_D1_reg[28] ),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in24_in(p_0_in24_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module axi_lite_ipif__parameterized0
   (p_8_in,
    bus2ip_rnw,
    bus2ip_cs,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    D,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ,
    GPIO_DBus_i,
    E,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \ip2bus_data_i_D1_reg[0] ,
    intr2bus_rdack0,
    irpt_rdack,
    irpt_wrack,
    interrupt_wrce_strb,
    Read_Reg_Rst,
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ,
    intr_rd_ce_or_reduce,
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ,
    intr_wr_ce_or_reduce,
    \ip_irpt_enable_reg_reg[0] ,
    ipif_glbl_irpt_enable_reg_reg,
    s_axi_rdata,
    bus2ip_reset,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wdata,
    gpio_io_t,
    Q,
    p_0_in,
    irpt_rdack_d1,
    irpt_wrack_d1,
    ip2bus_data,
    p_3_in,
    p_1_in,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2Bus_RdAck_intr_reg_hole_d1,
    ip2Bus_WrAck_intr_reg_hole_d1,
    \ip2bus_data_i_D1_reg[0]_0 );
  output p_8_in;
  output bus2ip_rnw;
  output [0:0]bus2ip_cs;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [4:0]D;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ;
  output [0:0]GPIO_DBus_i;
  output [0:0]E;
  output [0:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  output [1:0]\ip2bus_data_i_D1_reg[0] ;
  output intr2bus_rdack0;
  output irpt_rdack;
  output irpt_wrack;
  output interrupt_wrce_strb;
  output Read_Reg_Rst;
  output \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ;
  output intr_rd_ce_or_reduce;
  output \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ;
  output intr_wr_ce_or_reduce;
  output \ip_irpt_enable_reg_reg[0] ;
  output ipif_glbl_irpt_enable_reg_reg;
  output [5:0]s_axi_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input s_axi_bready;
  input s_axi_rready;
  input [6:0]s_axi_awaddr;
  input [6:0]s_axi_araddr;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [9:0]s_axi_wdata;
  input [4:0]gpio_io_t;
  input [4:0]Q;
  input [0:0]p_0_in;
  input irpt_rdack_d1;
  input irpt_wrack_d1;
  input [0:0]ip2bus_data;
  input [0:0]p_3_in;
  input [0:0]p_1_in;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input ip2Bus_RdAck_intr_reg_hole_d1;
  input ip2Bus_WrAck_intr_reg_hole_d1;
  input [5:0]\ip2bus_data_i_D1_reg[0]_0 ;

  wire Bus_RNW_reg;
  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ;
  wire \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ;
  wire [0:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  wire [4:0]Q;
  wire Read_Reg_Rst;
  wire [0:0]bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [4:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire interrupt_wrce_strb;
  wire intr2bus_rdack0;
  wire intr_rd_ce_or_reduce;
  wire intr_wr_ce_or_reduce;
  wire ip2Bus_RdAck_intr_reg_hole_d1;
  wire ip2Bus_WrAck_intr_reg_hole_d1;
  wire [0:0]ip2bus_data;
  wire [1:0]\ip2bus_data_i_D1_reg[0] ;
  wire [5:0]\ip2bus_data_i_D1_reg[0]_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire \ip_irpt_enable_reg_reg[0] ;
  wire ipif_glbl_irpt_enable_reg_reg;
  wire irpt_rdack;
  wire irpt_rdack_d1;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire [0:0]p_3_in;
  wire p_8_in;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [5:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;

  slave_attachment__parameterized0 I_SLAVE_ATTACHMENT
       (.D(D),
        .E(E),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg (\INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ),
        .\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg (\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ),
        .\Not_Dual.gpio_Data_Out_reg[0] (\Not_Dual.gpio_Data_Out_reg[0] ),
        .\Not_Dual.gpio_Data_Out_reg[4] (bus2ip_cs),
        .\Not_Dual.gpio_OE_reg[0] (bus2ip_rnw),
        .Q(Q),
        .Read_Reg_Rst(Read_Reg_Rst),
        .bus2ip_reset(bus2ip_reset),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .interrupt_wrce_strb(interrupt_wrce_strb),
        .intr2bus_rdack0(intr2bus_rdack0),
        .intr_rd_ce_or_reduce(intr_rd_ce_or_reduce),
        .intr_wr_ce_or_reduce(intr_wr_ce_or_reduce),
        .ip2Bus_RdAck_intr_reg_hole_d1(ip2Bus_RdAck_intr_reg_hole_d1),
        .ip2Bus_WrAck_intr_reg_hole_d1(ip2Bus_WrAck_intr_reg_hole_d1),
        .ip2bus_data(ip2bus_data),
        .\ip2bus_data_i_D1_reg[0] (p_8_in),
        .\ip2bus_data_i_D1_reg[0]_0 (\ip2bus_data_i_D1_reg[0] ),
        .\ip2bus_data_i_D1_reg[0]_1 (\ip2bus_data_i_D1_reg[0]_0 ),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .\ip_irpt_enable_reg_reg[0] (Bus_RNW_reg),
        .\ip_irpt_enable_reg_reg[0]_0 (\ip_irpt_enable_reg_reg[0] ),
        .ipif_glbl_irpt_enable_reg_reg(ipif_glbl_irpt_enable_reg_reg),
        .irpt_rdack(irpt_rdack),
        .irpt_rdack_d1(irpt_rdack_d1),
        .irpt_wrack(irpt_wrack),
        .irpt_wrack_d1(irpt_wrack_d1),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module axi_protocol_converter_v2_1_12_axi_protocol_converter
   (s_axi_rvalid,
    s_axi_awready,
    Q,
    s_axi_arready,
    \gen_no_arbiter.m_amesg_i_reg[48] ,
    s_axi_bvalid,
    \skid_buffer_reg[61] ,
    \skid_buffer_reg[61]_0 ,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    m_axi_arready,
    s_axi_rready,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_awready,
    s_axi_awvalid,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_bready,
    s_axi_arvalid,
    aresetn);
  output s_axi_rvalid;
  output s_axi_awready;
  output [22:0]Q;
  output s_axi_arready;
  output [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  output s_axi_bvalid;
  output [13:0]\skid_buffer_reg[61] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input m_axi_arready;
  input s_axi_rready;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_awready;
  input s_axi_awvalid;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input aresetn;

  wire [22:0]Q;
  wire aclk;
  wire aresetn;
  wire [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;

  axi_protocol_converter_v2_1_12_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gen_no_arbiter.m_amesg_i_reg[48] (\gen_no_arbiter.m_amesg_i_reg[48] ),
        .in(in),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61] ),
        .\skid_buffer_reg[61]_0 (\skid_buffer_reg[61]_0 ));
endmodule

module axi_protocol_converter_v2_1_12_b2s
   (s_axi_rvalid,
    s_axi_awready,
    Q,
    s_axi_arready,
    \gen_no_arbiter.m_amesg_i_reg[48] ,
    s_axi_bvalid,
    \skid_buffer_reg[61] ,
    \skid_buffer_reg[61]_0 ,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    m_axi_arready,
    s_axi_rready,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_awready,
    s_axi_awvalid,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_bready,
    s_axi_arvalid,
    aresetn);
  output s_axi_rvalid;
  output s_axi_awready;
  output [22:0]Q;
  output s_axi_arready;
  output [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  output s_axi_bvalid;
  output [13:0]\skid_buffer_reg[61] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input m_axi_arready;
  input s_axi_rready;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_awready;
  input s_axi_awvalid;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input aresetn;

  wire [11:4]C;
  wire [22:0]Q;
  wire \RD.ar_channel_0_n_47 ;
  wire \RD.ar_channel_0_n_48 ;
  wire \RD.ar_channel_0_n_49 ;
  wire \RD.ar_channel_0_n_5 ;
  wire \RD.ar_channel_0_n_50 ;
  wire \RD.ar_channel_0_n_8 ;
  wire \RD.ar_channel_0_n_9 ;
  wire \RD.r_channel_0_n_0 ;
  wire \RD.r_channel_0_n_1 ;
  wire SI_REG_n_10;
  wire SI_REG_n_11;
  wire SI_REG_n_128;
  wire SI_REG_n_129;
  wire SI_REG_n_130;
  wire SI_REG_n_131;
  wire SI_REG_n_137;
  wire SI_REG_n_138;
  wire SI_REG_n_139;
  wire SI_REG_n_140;
  wire SI_REG_n_141;
  wire SI_REG_n_142;
  wire SI_REG_n_143;
  wire SI_REG_n_144;
  wire SI_REG_n_145;
  wire SI_REG_n_146;
  wire SI_REG_n_147;
  wire SI_REG_n_148;
  wire SI_REG_n_149;
  wire SI_REG_n_150;
  wire SI_REG_n_151;
  wire SI_REG_n_152;
  wire SI_REG_n_153;
  wire SI_REG_n_154;
  wire SI_REG_n_155;
  wire SI_REG_n_156;
  wire SI_REG_n_165;
  wire SI_REG_n_166;
  wire SI_REG_n_167;
  wire SI_REG_n_168;
  wire SI_REG_n_169;
  wire SI_REG_n_170;
  wire SI_REG_n_171;
  wire SI_REG_n_172;
  wire SI_REG_n_173;
  wire SI_REG_n_174;
  wire SI_REG_n_175;
  wire SI_REG_n_176;
  wire SI_REG_n_177;
  wire SI_REG_n_178;
  wire SI_REG_n_179;
  wire SI_REG_n_180;
  wire SI_REG_n_181;
  wire SI_REG_n_182;
  wire SI_REG_n_33;
  wire SI_REG_n_8;
  wire SI_REG_n_87;
  wire SI_REG_n_9;
  wire \WR.aw_channel_0_n_42 ;
  wire \WR.aw_channel_0_n_43 ;
  wire \WR.aw_channel_0_n_44 ;
  wire \WR.aw_channel_0_n_45 ;
  wire \WR.aw_channel_0_n_5 ;
  wire \WR.b_channel_0_n_1 ;
  wire \WR.b_channel_0_n_2 ;
  wire \WR.b_channel_0_n_3 ;
  wire aclk;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire \ar_pipe/m_valid_i0 ;
  wire \ar_pipe/p_1_in ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire \aw_pipe/p_1_in ;
  wire [11:0]b_awid;
  wire [3:0]b_awlen;
  wire b_push;
  wire [3:0]\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ;
  wire [3:0]\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [22:0]\gen_no_arbiter.m_amesg_i_reg[48] ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire r_push;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [2:0]si_rs_arlen;
  wire [1:0]si_rs_arsize;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire [1:0]si_rs_awsize;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;

  axi_protocol_converter_v2_1_12_b2s_ar_channel \RD.ar_channel_0 
       (.CO(SI_REG_n_178),
        .D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\ar_pipe/p_1_in ),
        .O({SI_REG_n_179,SI_REG_n_180,SI_REG_n_181,SI_REG_n_182}),
        .Q(\ar_cmd_fsm_0/state ),
        .S({\RD.ar_channel_0_n_47 ,\RD.ar_channel_0_n_48 ,\RD.ar_channel_0_n_49 ,\RD.ar_channel_0_n_50 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\cnt_read_reg[2]_rep__0 (\RD.r_channel_0_n_1 ),
        .\gen_no_arbiter.m_amesg_i_reg[4] (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (\RD.ar_channel_0_n_8 ),
        .\m_payload_i_reg[0]_0 (\RD.ar_channel_0_n_9 ),
        .\m_payload_i_reg[11] ({SI_REG_n_174,SI_REG_n_175,SI_REG_n_176,SI_REG_n_177}),
        .\m_payload_i_reg[38] (SI_REG_n_156),
        .\m_payload_i_reg[3] ({SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173}),
        .\m_payload_i_reg[44] (SI_REG_n_137),
        .\m_payload_i_reg[47] (SI_REG_n_138),
        .\m_payload_i_reg[61] ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_87,si_rs_arsize,si_rs_araddr}),
        .\m_payload_i_reg[6] ({SI_REG_n_148,SI_REG_n_149,SI_REG_n_150,SI_REG_n_151,SI_REG_n_152,SI_REG_n_153,SI_REG_n_154}),
        .m_valid_i0(\ar_pipe/m_valid_i0 ),
        .\r_arid_r_reg[11] (s_arid_r),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_axi_arready),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] (\RD.ar_channel_0_n_5 ),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3]_0 ({SI_REG_n_8,SI_REG_n_9,SI_REG_n_10,SI_REG_n_11}));
  axi_protocol_converter_v2_1_12_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg(\RD.r_channel_0_n_0 ),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .s_ready_i_reg(SI_REG_n_139),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}),
        .\state_reg[1]_rep (\RD.r_channel_0_n_1 ));
  axi_register_slice_v2_1_12_axi_register_slice SI_REG
       (.CO(SI_REG_n_165),
        .D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\aw_pipe/p_1_in ),
        .O({SI_REG_n_166,SI_REG_n_167,SI_REG_n_168,SI_REG_n_169}),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_33,si_rs_awsize,Q,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_42 ,\WR.aw_channel_0_n_43 ,\WR.aw_channel_0_n_44 ,\WR.aw_channel_0_n_45 }),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr_reg(\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ),
        .\axaddr_incr_reg[11] (C),
        .\axaddr_incr_reg[11]_0 ({SI_REG_n_174,SI_REG_n_175,SI_REG_n_176,SI_REG_n_177}),
        .\axaddr_incr_reg[3] ({SI_REG_n_179,SI_REG_n_180,SI_REG_n_181,SI_REG_n_182}),
        .\axaddr_incr_reg[3]_0 (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ),
        .\axaddr_incr_reg[7] ({SI_REG_n_170,SI_REG_n_171,SI_REG_n_172,SI_REG_n_173}),
        .\axaddr_incr_reg[7]_0 (SI_REG_n_178),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .axaddr_offset_0(\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[0] (SI_REG_n_147),
        .\axaddr_offset_r_reg[1] (SI_REG_n_128),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axlen_cnt_reg[3] (SI_REG_n_130),
        .\axlen_cnt_reg[3]_0 (SI_REG_n_138),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (SI_REG_n_139),
        .\cnt_read_reg[3]_rep__2 (\RD.r_channel_0_n_0 ),
        .\gen_no_arbiter.m_amesg_i_reg[1] (SI_REG_n_156),
        .\gen_no_arbiter.m_amesg_i_reg[2] (SI_REG_n_155),
        .\m_payload_i_reg[0] (s_axi_bvalid),
        .\m_payload_i_reg[0]_0 (s_axi_rvalid),
        .\m_payload_i_reg[2] ({si_rs_rresp,si_rs_rdata}),
        .\m_payload_i_reg[3] ({\RD.ar_channel_0_n_47 ,\RD.ar_channel_0_n_48 ,\RD.ar_channel_0_n_49 ,\RD.ar_channel_0_n_50 }),
        .m_valid_i0(\ar_pipe/m_valid_i0 ),
        .next_pending_r_reg(SI_REG_n_131),
        .next_pending_r_reg_0(SI_REG_n_137),
        .out(si_rs_bid),
        .r_push_r_reg({si_rs_rid,si_rs_rlast}),
        .\s_arid_r_reg[11] ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_87,si_rs_arsize,\gen_no_arbiter.m_amesg_i_reg[48] ,si_rs_araddr}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\s_bresp_acc_reg[1] (si_rs_bresp),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .sel_first_1(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[0] (s_axi_awready),
        .\skid_buffer_reg[0]_0 (s_axi_arready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61] ),
        .\skid_buffer_reg[61]_0 (\skid_buffer_reg[61]_0 ),
        .\state_reg[0]_rep (\RD.ar_channel_0_n_9 ),
        .\state_reg[1] (\WR.aw_channel_0_n_5 ),
        .\state_reg[1]_0 (\aw_cmd_fsm_0/state ),
        .\state_reg[1]_1 (\ar_cmd_fsm_0/state ),
        .\state_reg[1]_rep (\RD.ar_channel_0_n_5 ),
        .\state_reg[1]_rep_0 (\RD.ar_channel_0_n_8 ),
        .\state_reg[1]_rep_1 (\ar_pipe/p_1_in ),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_140,SI_REG_n_141,SI_REG_n_142,SI_REG_n_143,SI_REG_n_144,SI_REG_n_145,SI_REG_n_146}),
        .\wrap_boundary_axaddr_r_reg[6]_0 ({SI_REG_n_148,SI_REG_n_149,SI_REG_n_150,SI_REG_n_151,SI_REG_n_152,SI_REG_n_153,SI_REG_n_154}),
        .\wrap_cnt_r_reg[3] ({SI_REG_n_8,SI_REG_n_9,SI_REG_n_10,SI_REG_n_11}),
        .\wrap_second_len_r_reg[3] (SI_REG_n_129),
        .\wrap_second_len_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  axi_protocol_converter_v2_1_12_b2s_aw_channel \WR.aw_channel_0 
       (.CO(SI_REG_n_165),
        .D({SI_REG_n_140,SI_REG_n_141,SI_REG_n_142,SI_REG_n_143,SI_REG_n_144,SI_REG_n_145,SI_REG_n_146}),
        .E(\aw_pipe/p_1_in ),
        .O({SI_REG_n_166,SI_REG_n_167,SI_REG_n_168,SI_REG_n_169}),
        .Q(\aw_cmd_fsm_0/state ),
        .S({\WR.aw_channel_0_n_42 ,\WR.aw_channel_0_n_43 ,\WR.aw_channel_0_n_44 ,\WR.aw_channel_0_n_45 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_offset_r_reg[1] (SI_REG_n_128),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\WR.b_channel_0_n_1 ),
        .\cnt_read_reg[1]_rep__0 (\WR.b_channel_0_n_3 ),
        .\cnt_read_reg[1]_rep__0_0 (\WR.b_channel_0_n_2 ),
        .\gen_no_arbiter.m_amesg_i_reg[4] (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[11] (C),
        .\m_payload_i_reg[35] (SI_REG_n_129),
        .\m_payload_i_reg[38] (SI_REG_n_155),
        .\m_payload_i_reg[3] (SI_REG_n_147),
        .\m_payload_i_reg[46] (SI_REG_n_131),
        .\m_payload_i_reg[47] (SI_REG_n_130),
        .\m_payload_i_reg[47]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .\m_payload_i_reg[61] ({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_33,si_rs_awsize,si_rs_awaddr}),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[0] (\WR.aw_channel_0_n_5 ));
  axi_protocol_converter_v2_1_12_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\WR.b_channel_0_n_1 ),
        .\cnt_read_reg[1]_rep__0 (\WR.b_channel_0_n_2 ),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1] (si_rs_bresp),
        .\state_reg[0] (\WR.b_channel_0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_12_b2s_ar_channel
   (\gen_no_arbiter.m_amesg_i_reg[4] ,
    sel_first,
    \wrap_boundary_axaddr_r_reg[11] ,
    Q,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    r_push,
    m_axi_arvalid,
    r_rlast,
    m_valid_i0,
    E,
    m_axi_araddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    \r_arid_r_reg[11] ,
    S,
    aclk,
    O,
    \m_payload_i_reg[47] ,
    si_rs_arvalid,
    \m_payload_i_reg[61] ,
    m_axi_arready,
    \cnt_read_reg[2]_rep__0 ,
    areset_d1,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    s_axi_arvalid,
    s_ready_i_reg,
    \m_payload_i_reg[38] ,
    CO,
    axaddr_offset,
    D,
    \wrap_second_len_r_reg[3]_0 ,
    \m_payload_i_reg[6] );
  output [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  output sel_first;
  output \wrap_boundary_axaddr_r_reg[11] ;
  output [1:0]Q;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output r_push;
  output m_axi_arvalid;
  output r_rlast;
  output m_valid_i0;
  output [0:0]E;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [11:0]\r_arid_r_reg[11] ;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input \m_payload_i_reg[47] ;
  input si_rs_arvalid;
  input [30:0]\m_payload_i_reg[61] ;
  input m_axi_arready;
  input \cnt_read_reg[2]_rep__0 ;
  input areset_d1;
  input \m_payload_i_reg[44] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input s_axi_arvalid;
  input s_ready_i_reg;
  input \m_payload_i_reg[38] ;
  input [0:0]CO;
  input [3:0]axaddr_offset;
  input [3:0]D;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_0;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_3;
  wire ar_cmd_fsm_0_n_6;
  wire ar_cmd_fsm_0_n_9;
  wire areset_d1;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_8;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[2]_rep__0 ;
  wire [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[38] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire \m_payload_i_reg[47] ;
  wire [30:0]\m_payload_i_reg[61] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire m_valid_i0;
  wire [11:0]\r_arid_r_reg[11] ;
  wire r_push;
  wire r_rlast;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire \wrap_boundary_axaddr_r_reg[11] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.E(\wrap_boundary_axaddr_r_reg[11] ),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_12),
        .\axlen_cnt_reg[1] (cmd_translator_0_n_10),
        .\axlen_cnt_reg[4] (ar_cmd_fsm_0_n_9),
        .\axlen_cnt_reg[6] (cmd_translator_0_n_9),
        .\axlen_cnt_reg[7] (ar_cmd_fsm_0_n_0),
        .\cnt_read_reg[2]_rep__0 (\cnt_read_reg[2]_rep__0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[0]_1 (E),
        .\m_payload_i_reg[39] (\m_payload_i_reg[61] [15]),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .m_valid_i0(m_valid_i0),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .r_push_r_reg(r_push),
        .s_axburst_eq0_reg(ar_cmd_fsm_0_n_3),
        .s_axburst_eq1_reg(ar_cmd_fsm_0_n_6),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_12),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_16),
        .sel_first_reg_0(ar_cmd_fsm_0_n_17),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .sel_first_reg_2(sel_first),
        .sel_first_reg_3(cmd_translator_0_n_8),
        .si_rs_arvalid(si_rs_arvalid),
        .wrap_next_pending(wrap_next_pending));
  axi_protocol_converter_v2_1_12_b2s_cmd_translator_4 cmd_translator_0
       (.CO(CO),
        .D(D),
        .E(\wrap_boundary_axaddr_r_reg[11] ),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (sel_first),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axlen_cnt_reg[0] (cmd_translator_0_n_9),
        .\gen_no_arbiter.m_amesg_i_reg[4] (\gen_no_arbiter.m_amesg_i_reg[4] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_3),
        .\m_payload_i_reg[39]_0 (ar_cmd_fsm_0_n_6),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[46] (\m_payload_i_reg[61] [18:0]),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(ar_cmd_fsm_0_n_9),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(cmd_translator_0_n_10),
        .r_rlast(r_rlast),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(cmd_translator_0_n_8),
        .sel_first_reg_2(ar_cmd_fsm_0_n_12),
        .sel_first_reg_3(ar_cmd_fsm_0_n_16),
        .sel_first_reg_4(ar_cmd_fsm_0_n_17),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (cmd_translator_0_n_12),
        .\state_reg[0]_rep_0 (\m_payload_i_reg[0]_0 ),
        .\state_reg[1] (ar_cmd_fsm_0_n_0),
        .\state_reg[1]_rep (\m_payload_i_reg[0] ),
        .\state_reg[1]_rep_0 (r_push),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [19]),
        .Q(\r_arid_r_reg[11] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [29]),
        .Q(\r_arid_r_reg[11] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [30]),
        .Q(\r_arid_r_reg[11] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [20]),
        .Q(\r_arid_r_reg[11] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [21]),
        .Q(\r_arid_r_reg[11] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [22]),
        .Q(\r_arid_r_reg[11] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [23]),
        .Q(\r_arid_r_reg[11] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [24]),
        .Q(\r_arid_r_reg[11] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [25]),
        .Q(\r_arid_r_reg[11] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [26]),
        .Q(\r_arid_r_reg[11] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [27]),
        .Q(\r_arid_r_reg[11] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [28]),
        .Q(\r_arid_r_reg[11] [9]),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_12_b2s_aw_channel
   (\gen_no_arbiter.m_amesg_i_reg[4] ,
    sel_first,
    \wrap_boundary_axaddr_r_reg[0] ,
    Q,
    \axaddr_offset_r_reg[3] ,
    m_axi_awvalid,
    E,
    b_push,
    m_axi_awaddr,
    in,
    S,
    aclk,
    O,
    \m_payload_i_reg[47] ,
    si_rs_awvalid,
    \m_payload_i_reg[61] ,
    \m_payload_i_reg[46] ,
    \m_payload_i_reg[47]_0 ,
    \axaddr_offset_r_reg[1] ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[3] ,
    areset_d1,
    \cnt_read_reg[1]_rep__0 ,
    m_axi_awready,
    \cnt_read_reg[1]_rep__0_0 ,
    \cnt_read_reg[0]_rep__0 ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    CO,
    D);
  output [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  output sel_first;
  output \wrap_boundary_axaddr_r_reg[0] ;
  output [1:0]Q;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output m_axi_awvalid;
  output [0:0]E;
  output b_push;
  output [11:0]m_axi_awaddr;
  output [15:0]in;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input \m_payload_i_reg[47] ;
  input si_rs_awvalid;
  input [31:0]\m_payload_i_reg[61] ;
  input \m_payload_i_reg[46] ;
  input [2:0]\m_payload_i_reg[47]_0 ;
  input \axaddr_offset_r_reg[1] ;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[3] ;
  input areset_d1;
  input \cnt_read_reg[1]_rep__0 ;
  input m_axi_awready;
  input \cnt_read_reg[1]_rep__0_0 ;
  input \cnt_read_reg[0]_rep__0 ;
  input [7:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [0:0]CO;
  input [6:0]D;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_11;
  wire aw_cmd_fsm_0_n_21;
  wire aw_cmd_fsm_0_n_25;
  wire aw_cmd_fsm_0_n_26;
  wire aw_cmd_fsm_0_n_3;
  wire aw_cmd_fsm_0_n_4;
  wire aw_cmd_fsm_0_n_5;
  wire aw_cmd_fsm_0_n_7;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire b_push;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_14;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__0 ;
  wire \cnt_read_reg[1]_rep__0_0 ;
  wire [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  wire [15:0]in;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[3] ;
  wire \m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [2:0]\m_payload_i_reg[47]_0 ;
  wire [31:0]\m_payload_i_reg[61] ;
  wire [0:0]p_1_in;
  wire sel_first;
  wire sel_first__0;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire \wrap_boundary_axaddr_r_reg[0] ;
  wire [0:0]\wrap_cmd_0/axaddr_offset ;
  wire [0:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:0]\wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]wrap_cnt;
  wire wrap_next_pending;

  axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D(p_1_in),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset(\wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\wrap_cmd_0/axaddr_offset_r }),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_5),
        .\axlen_cnt_reg[0] (aw_cmd_fsm_0_n_21),
        .\axlen_cnt_reg[0]_0 (cmd_translator_0_n_9),
        .\axlen_cnt_reg[0]_1 (cmd_translator_0_n_11),
        .\axlen_cnt_reg[1] (cmd_translator_0_n_14),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_12),
        .\axlen_cnt_reg[6] (cmd_translator_0_n_10),
        .\axlen_cnt_reg[7] (aw_cmd_fsm_0_n_3),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[1]_rep__0 (\cnt_read_reg[1]_rep__0 ),
        .\cnt_read_reg[1]_rep__0_0 (\cnt_read_reg[1]_rep__0_0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[0] (E),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[61] [16:15]),
        .\m_payload_i_reg[46] (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 [2:1]),
        .next_pending_r_reg(cmd_translator_0_n_0),
        .next_pending_r_reg_0(cmd_translator_0_n_1),
        .s_axburst_eq0_reg(aw_cmd_fsm_0_n_7),
        .s_axburst_eq1_reg(aw_cmd_fsm_0_n_11),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_13),
        .sel_first__0(sel_first__0),
        .sel_first_i(sel_first_i),
        .sel_first_reg(aw_cmd_fsm_0_n_4),
        .sel_first_reg_0(aw_cmd_fsm_0_n_25),
        .sel_first_reg_1(aw_cmd_fsm_0_n_26),
        .sel_first_reg_2(cmd_translator_0_n_2),
        .sel_first_reg_3(sel_first),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_cnt_r_reg[3] (wrap_cnt),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len_r ));
  axi_protocol_converter_v2_1_12_b2s_cmd_translator cmd_translator_0
       (.CO(CO),
        .D(p_1_in),
        .E(\wrap_boundary_axaddr_r_reg[0] ),
        .O(O),
        .Q(cmd_translator_0_n_9),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (sel_first),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] ,\wrap_cmd_0/axaddr_offset_r }),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_10),
        .\axlen_cnt_reg[3]_0 (cmd_translator_0_n_11),
        .\axlen_cnt_reg[3]_1 (cmd_translator_0_n_12),
        .\gen_no_arbiter.m_amesg_i_reg[4] (\gen_no_arbiter.m_amesg_i_reg[4] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (aw_cmd_fsm_0_n_7),
        .\m_payload_i_reg[39]_0 (aw_cmd_fsm_0_n_11),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[61] [18:17],\m_payload_i_reg[61] [15:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 ({\m_payload_i_reg[47]_0 ,\wrap_cmd_0/axaddr_offset }),
        .\m_payload_i_reg[6] (D),
        .next_pending_r_reg(cmd_translator_0_n_0),
        .next_pending_r_reg_0(cmd_translator_0_n_1),
        .next_pending_r_reg_1(cmd_translator_0_n_14),
        .sel_first__0(sel_first__0),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(aw_cmd_fsm_0_n_25),
        .sel_first_reg_2(aw_cmd_fsm_0_n_26),
        .\state_reg[0] (cmd_translator_0_n_13),
        .\state_reg[0]_0 (aw_cmd_fsm_0_n_21),
        .\state_reg[1] (aw_cmd_fsm_0_n_4),
        .\state_reg[1]_0 (aw_cmd_fsm_0_n_5),
        .\state_reg[1]_1 (aw_cmd_fsm_0_n_3),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_1 (wrap_cnt));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [20]),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [30]),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [31]),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [21]),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [22]),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [23]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [24]),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [25]),
        .Q(in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [26]),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [27]),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [28]),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [29]),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [16]),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [17]),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [18]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[61] [19]),
        .Q(in[3]),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_12_b2s_b_channel
   (si_rs_bvalid,
    \cnt_read_reg[0]_rep__0 ,
    \cnt_read_reg[1]_rep__0 ,
    \state_reg[0] ,
    m_axi_bready,
    out,
    \skid_buffer_reg[1] ,
    areset_d1,
    shandshake,
    aclk,
    b_push,
    m_axi_bvalid,
    si_rs_bready,
    in,
    m_axi_bresp);
  output si_rs_bvalid;
  output \cnt_read_reg[0]_rep__0 ;
  output \cnt_read_reg[1]_rep__0 ;
  output \state_reg[0] ;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]\skid_buffer_reg[1] ;
  input areset_d1;
  input shandshake;
  input aclk;
  input b_push;
  input m_axi_bvalid;
  input si_rs_bready;
  input [15:0]in;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_4;
  wire bid_fifo_0_n_6;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__0 ;
  wire [15:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1] ;
  wire \state_reg[0] ;

  axi_protocol_converter_v2_1_12_b2s_simple_fifo bid_fifo_0
       (.D(bid_fifo_0_n_4),
        .Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_6),
        .\cnt_read_reg[0]_rep__0_0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[1]_0 (cnt_read),
        .\cnt_read_reg[1]_rep__0_0 (\cnt_read_reg[1]_rep__0 ),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .\state_reg[0] (\state_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[4]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[2]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .I4(bresp_cnt_reg__0[3]),
        .I5(bresp_cnt_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[7]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .I4(bresp_cnt_reg__0[3]),
        .I5(bresp_cnt_reg__0[4]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
  axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.D(bid_fifo_0_n_4),
        .Q(cnt_read),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .sel(bresp_push),
        .shandshake_r(shandshake_r),
        .\skid_buffer_reg[1] (\skid_buffer_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bid_fifo_0_n_6),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
    \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\s_bresp_acc_reg_n_0_[0] ),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(areset_d1));
endmodule

module axi_protocol_converter_v2_1_12_b2s_cmd_translator
   (next_pending_r_reg,
    next_pending_r_reg_0,
    sel_first_reg_0,
    \gen_no_arbiter.m_amesg_i_reg[4] ,
    \axaddr_incr_reg[0] ,
    sel_first__0,
    Q,
    \axlen_cnt_reg[3] ,
    \axlen_cnt_reg[3]_0 ,
    \axlen_cnt_reg[3]_1 ,
    \state_reg[0] ,
    next_pending_r_reg_1,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    S,
    incr_next_pending,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    O,
    sel_first_reg_1,
    sel_first_reg_2,
    \m_payload_i_reg[47] ,
    D,
    E,
    \m_payload_i_reg[46] ,
    \state_reg[1] ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    CO,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \state_reg[0]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg;
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  output \axaddr_incr_reg[0] ;
  output sel_first__0;
  output [0:0]Q;
  output \axlen_cnt_reg[3] ;
  output [0:0]\axlen_cnt_reg[3]_0 ;
  output \axlen_cnt_reg[3]_1 ;
  output \state_reg[0] ;
  output next_pending_r_reg_1;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]S;
  input incr_next_pending;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input [3:0]O;
  input sel_first_reg_1;
  input sel_first_reg_2;
  input \m_payload_i_reg[47] ;
  input [0:0]D;
  input [0:0]E;
  input [17:0]\m_payload_i_reg[46] ;
  input \state_reg[1] ;
  input [7:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [0:0]CO;
  input \state_reg[1]_0 ;
  input \state_reg[1]_1 ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]\state_reg[0]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:4]axaddr_incr_reg;
  wire \axaddr_incr_reg[0] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[3] ;
  wire [0:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  wire incr_cmd_0_n_16;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [17:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first__0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;

  axi_protocol_converter_v2_1_12_b2s_incr_cmd incr_cmd_0
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\gen_no_arbiter.m_amesg_i_reg[1] (incr_cmd_0_n_16),
        .\gen_no_arbiter.m_amesg_i_reg[4] (\gen_no_arbiter.m_amesg_i_reg[4] ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[46] [17:16],\m_payload_i_reg[46] [14:12],\m_payload_i_reg[46] [3:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_reg_0(sel_first_reg_1),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .\state_reg[1]_1 (\state_reg[1]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[46] [15]),
        .I2(s_axburst_eq0),
        .O(\state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  axi_protocol_converter_v2_1_12_b2s_wrap_cmd wrap_cmd_0
       (.E(E),
        .Q(\axlen_cnt_reg[3]_0 ),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[3] (\gen_no_arbiter.m_amesg_i_reg[4] [3:1]),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3]_1 ),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[46] [17:15],\m_payload_i_reg[46] [13:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .next_pending_r_reg_1(next_pending_r_reg_1),
        .sel_first_reg_0(sel_first__0),
        .sel_first_reg_1(sel_first_reg_2),
        .sel_first_reg_2(incr_cmd_0_n_16),
        .\state_reg[0] (\state_reg[0]_0 ),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_12_b2s_cmd_translator" *) 
module axi_protocol_converter_v2_1_12_b2s_cmd_translator_4
   (incr_next_pending,
    next_pending_r_reg,
    sel_first_reg_0,
    \gen_no_arbiter.m_amesg_i_reg[4] ,
    \axaddr_incr_reg[0] ,
    sel_first_reg_1,
    \axlen_cnt_reg[0] ,
    next_pending_r_reg_0,
    r_rlast,
    \state_reg[0]_rep ,
    m_axi_araddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    S,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    sel_first_reg_2,
    O,
    sel_first_reg_3,
    sel_first_reg_4,
    E,
    \m_payload_i_reg[47] ,
    Q,
    si_rs_arvalid,
    \m_payload_i_reg[46] ,
    \state_reg[1]_rep ,
    \state_reg[0]_rep_0 ,
    \state_reg[1]_rep_0 ,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    CO,
    m_valid_i_reg,
    \state_reg[1] ,
    axaddr_offset,
    D,
    \wrap_second_len_r_reg[3]_0 ,
    \m_payload_i_reg[6] ,
    m_axi_arready);
  output incr_next_pending;
  output next_pending_r_reg;
  output sel_first_reg_0;
  output [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  output \axaddr_incr_reg[0] ;
  output sel_first_reg_1;
  output \axlen_cnt_reg[0] ;
  output next_pending_r_reg_0;
  output r_rlast;
  output \state_reg[0]_rep ;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]S;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input sel_first_reg_2;
  input [3:0]O;
  input sel_first_reg_3;
  input sel_first_reg_4;
  input [0:0]E;
  input \m_payload_i_reg[47] ;
  input [1:0]Q;
  input si_rs_arvalid;
  input [18:0]\m_payload_i_reg[46] ;
  input \state_reg[1]_rep ;
  input \state_reg[0]_rep_0 ;
  input \state_reg[1]_rep_0 ;
  input \m_payload_i_reg[44] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [0:0]CO;
  input [0:0]m_valid_i_reg;
  input \state_reg[1] ;
  input [3:0]axaddr_offset;
  input [3:0]D;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [6:0]\m_payload_i_reg[6] ;
  input m_axi_arready;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:7]axaddr_incr_reg;
  wire \axaddr_incr_reg[0] ;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[0] ;
  wire [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  wire incr_cmd_0_n_12;
  wire incr_cmd_0_n_13;
  wire incr_cmd_0_n_14;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire [18:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  axi_protocol_converter_v2_1_12_b2s_incr_cmd_5 incr_cmd_0
       (.CO(CO),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axaddr_incr_reg[11]_0 (axaddr_incr_reg),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] ),
        .\gen_no_arbiter.m_amesg_i_reg[4] (\gen_no_arbiter.m_amesg_i_reg[4] ),
        .\gen_no_arbiter.m_amesg_i_reg[5] (incr_cmd_0_n_14),
        .\gen_no_arbiter.m_amesg_i_reg[6] (incr_cmd_0_n_13),
        .\gen_no_arbiter.m_amesg_i_reg[7] (incr_cmd_0_n_12),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[44] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[46] [18:16],\m_payload_i_reg[46] [14:12],\m_payload_i_reg[46] [6:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .m_valid_i_reg(m_valid_i_reg),
        .sel_first_reg_0(sel_first_reg_2),
        .sel_first_reg_1(sel_first_reg_3),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_rep (\state_reg[1]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\m_payload_i_reg[46] [15]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[46] [15]),
        .I2(s_axburst_eq0),
        .O(\state_reg[0]_rep ));
  axi_protocol_converter_v2_1_12_b2s_wrap_cmd_6 wrap_cmd_0
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\axaddr_incr_reg[11] (axaddr_incr_reg),
        .\axaddr_incr_reg[3] (\gen_no_arbiter.m_amesg_i_reg[4] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .m_axi_araddr(m_axi_araddr),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[46] ({\m_payload_i_reg[46] [18:15],\m_payload_i_reg[46] [13:0]}),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_4),
        .sel_first_reg_2(incr_cmd_0_n_12),
        .sel_first_reg_3(incr_cmd_0_n_13),
        .sel_first_reg_4(incr_cmd_0_n_14),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (\state_reg[0]_rep_0 ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_0 ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ));
endmodule

module axi_protocol_converter_v2_1_12_b2s_incr_cmd
   (next_pending_r_reg_0,
    \gen_no_arbiter.m_amesg_i_reg[4] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[0]_0 ,
    Q,
    \axlen_cnt_reg[3]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[1] ,
    S,
    incr_next_pending,
    aclk,
    O,
    sel_first_reg_0,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[46] ,
    \state_reg[1] ,
    \m_payload_i_reg[11] ,
    CO,
    \state_reg[1]_0 ,
    D,
    \state_reg[1]_1 );
  output next_pending_r_reg_0;
  output [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  output [7:0]axaddr_incr_reg;
  output \axaddr_incr_reg[0]_0 ;
  output [0:0]Q;
  output \axlen_cnt_reg[3]_0 ;
  output \gen_no_arbiter.m_amesg_i_reg[1] ;
  output [3:0]S;
  input incr_next_pending;
  input aclk;
  input [3:0]O;
  input sel_first_reg_0;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [8:0]\m_payload_i_reg[46] ;
  input \state_reg[1] ;
  input [7:0]\m_payload_i_reg[11] ;
  input [0:0]CO;
  input \state_reg[1]_0 ;
  input [0:0]D;
  input \state_reg[1]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[0]_i_1_n_0 ;
  wire \axaddr_incr[4]_i_2_n_0 ;
  wire \axaddr_incr[4]_i_3_n_0 ;
  wire \axaddr_incr[4]_i_4_n_0 ;
  wire \axaddr_incr[4]_i_5_n_0 ;
  wire \axaddr_incr[8]_i_2_n_0 ;
  wire \axaddr_incr[8]_i_3_n_0 ;
  wire \axaddr_incr[8]_i_4_n_0 ;
  wire \axaddr_incr[8]_i_5_n_0 ;
  wire [7:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_1 ;
  wire \axaddr_incr_reg[4]_i_1_n_2 ;
  wire \axaddr_incr_reg[4]_i_1_n_3 ;
  wire \axaddr_incr_reg[4]_i_1_n_4 ;
  wire \axaddr_incr_reg[4]_i_1_n_5 ;
  wire \axaddr_incr_reg[4]_i_1_n_6 ;
  wire \axaddr_incr_reg[4]_i_1_n_7 ;
  wire \axaddr_incr_reg[8]_i_1_n_1 ;
  wire \axaddr_incr_reg[8]_i_1_n_2 ;
  wire \axaddr_incr_reg[8]_i_1_n_3 ;
  wire \axaddr_incr_reg[8]_i_1_n_4 ;
  wire \axaddr_incr_reg[8]_i_1_n_5 ;
  wire \axaddr_incr_reg[8]_i_1_n_6 ;
  wire \axaddr_incr_reg[8]_i_1_n_7 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_1_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[7]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire \gen_no_arbiter.m_amesg_i_reg[1] ;
  wire [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  wire incr_next_pending;
  wire [7:0]\m_payload_i_reg[11] ;
  wire [8:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire next_pending_r_i_5_n_0;
  wire next_pending_r_reg_0;
  wire [2:1]p_1_in;
  wire sel_first_reg_0;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hB)) 
    \axaddr_incr[0]_i_1 
       (.I0(\axaddr_incr_reg[0]_0 ),
        .I1(\state_reg[1] ),
        .O(\axaddr_incr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \axaddr_incr[0]_i_15 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(\state_reg[1] ),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(\m_payload_i_reg[46] [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h0A9A)) 
    \axaddr_incr[0]_i_16 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\state_reg[1] ),
        .I2(\m_payload_i_reg[46] [5]),
        .I3(\m_payload_i_reg[46] [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h009A)) 
    \axaddr_incr[0]_i_17 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\state_reg[1] ),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(\m_payload_i_reg[46] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h0009)) 
    \axaddr_incr[0]_i_18 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(\state_reg[1] ),
        .I2(\m_payload_i_reg[46] [4]),
        .I3(\m_payload_i_reg[46] [5]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2 
       (.I0(\m_payload_i_reg[11] [3]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[3]),
        .O(\axaddr_incr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_3 
       (.I0(\m_payload_i_reg[11] [2]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[2]),
        .O(\axaddr_incr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_4 
       (.I0(\m_payload_i_reg[11] [1]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[1]),
        .O(\axaddr_incr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_5 
       (.I0(\m_payload_i_reg[11] [0]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[0]),
        .O(\axaddr_incr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2 
       (.I0(\m_payload_i_reg[11] [7]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_3 
       (.I0(\m_payload_i_reg[11] [6]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_4 
       (.I0(\m_payload_i_reg[11] [5]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_5 
       (.I0(\m_payload_i_reg[11] [4]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_5 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_4 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_7 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_1 
       (.CI(CO),
        .CO({\axaddr_incr_reg[4]_i_1_n_0 ,\axaddr_incr_reg[4]_i_1_n_1 ,\axaddr_incr_reg[4]_i_1_n_2 ,\axaddr_incr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_1_n_4 ,\axaddr_incr_reg[4]_i_1_n_5 ,\axaddr_incr_reg[4]_i_1_n_6 ,\axaddr_incr_reg[4]_i_1_n_7 }),
        .S({\axaddr_incr[4]_i_2_n_0 ,\axaddr_incr[4]_i_3_n_0 ,\axaddr_incr[4]_i_4_n_0 ,\axaddr_incr[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_6 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_5 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_4 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_7 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_1 
       (.CI(\axaddr_incr_reg[4]_i_1_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_1_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_1_n_1 ,\axaddr_incr_reg[8]_i_1_n_2 ,\axaddr_incr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_1_n_4 ,\axaddr_incr_reg[8]_i_1_n_5 ,\axaddr_incr_reg[8]_i_1_n_6 ,\axaddr_incr_reg[8]_i_1_n_7 }),
        .S({\axaddr_incr[8]_i_2_n_0 ,\axaddr_incr[8]_i_3_n_0 ,\axaddr_incr[8]_i_4_n_0 ,\axaddr_incr[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_6 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[3]_0 ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [8]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(Q),
        .I5(\axlen_cnt_reg[3]_0 ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[3]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(Q),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(p_1_in[1]),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(p_1_in[2]),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[3]_i_2__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(\state_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[5]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(\state_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(\state_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[7]_i_2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(\state_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \m_axi_awaddr[0]_INST_0_i_1 
       (.I0(\axaddr_incr_reg[0]_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[4] [0]),
        .I2(\m_payload_i_reg[46] [6]),
        .I3(\m_payload_i_reg[46] [0]),
        .O(\gen_no_arbiter.m_amesg_i_reg[1] ));
  LUT5 #(
    .INIT(32'h55545555)) 
    next_pending_r_i_4
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .I4(next_pending_r_i_5_n_0),
        .O(\axlen_cnt_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_5
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_0),
        .Q(\axaddr_incr_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_12_b2s_incr_cmd" *) 
module axi_protocol_converter_v2_1_12_b2s_incr_cmd_5
   (incr_next_pending,
    \gen_no_arbiter.m_amesg_i_reg[4] ,
    \axaddr_incr_reg[11]_0 ,
    \axaddr_incr_reg[0]_0 ,
    \axlen_cnt_reg[0]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[7] ,
    \gen_no_arbiter.m_amesg_i_reg[6] ,
    \gen_no_arbiter.m_amesg_i_reg[5] ,
    S,
    aclk,
    sel_first_reg_0,
    O,
    sel_first_reg_1,
    \m_payload_i_reg[47] ,
    Q,
    si_rs_arvalid,
    \m_payload_i_reg[46] ,
    E,
    \state_reg[1]_rep ,
    \m_payload_i_reg[44] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    CO,
    m_valid_i_reg,
    \state_reg[1] ,
    m_axi_arready);
  output incr_next_pending;
  output [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  output [4:0]\axaddr_incr_reg[11]_0 ;
  output \axaddr_incr_reg[0]_0 ;
  output \axlen_cnt_reg[0]_0 ;
  output \gen_no_arbiter.m_amesg_i_reg[7] ;
  output \gen_no_arbiter.m_amesg_i_reg[6] ;
  output \gen_no_arbiter.m_amesg_i_reg[5] ;
  output [3:0]S;
  input aclk;
  input sel_first_reg_0;
  input [3:0]O;
  input sel_first_reg_1;
  input \m_payload_i_reg[47] ;
  input [1:0]Q;
  input si_rs_arvalid;
  input [12:0]\m_payload_i_reg[46] ;
  input [0:0]E;
  input \state_reg[1]_rep ;
  input \m_payload_i_reg[44] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input [0:0]CO;
  input [0:0]m_valid_i_reg;
  input \state_reg[1] ;
  input m_axi_arready;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[4]_i_2__0_n_0 ;
  wire \axaddr_incr[4]_i_3__0_n_0 ;
  wire \axaddr_incr[4]_i_4__0_n_0 ;
  wire \axaddr_incr[4]_i_5__0_n_0 ;
  wire \axaddr_incr[8]_i_2__0_n_0 ;
  wire \axaddr_incr[8]_i_3__0_n_0 ;
  wire \axaddr_incr[8]_i_4__0_n_0 ;
  wire \axaddr_incr[8]_i_5__0_n_0 ;
  wire [6:4]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_0 ;
  wire [4:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_1 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_2 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_3 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_4 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_5 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_6 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_7 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_1 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_2 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_3 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_4 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_5 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_6 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_7 ;
  wire \axlen_cnt[0]_i_1__1_n_0 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__2_n_0 ;
  wire \axlen_cnt[4]_i_1__2_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_2__0_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire [3:0]\gen_no_arbiter.m_amesg_i_reg[4] ;
  wire \gen_no_arbiter.m_amesg_i_reg[5] ;
  wire \gen_no_arbiter.m_amesg_i_reg[6] ;
  wire \gen_no_arbiter.m_amesg_i_reg[7] ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[44] ;
  wire [12:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_i_2__1_n_0;
  wire next_pending_r_i_4__0_n_0;
  wire next_pending_r_reg_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire \state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \axaddr_incr[0]_i_15 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(\m_payload_i_reg[46] [8]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h2A2A262A2A2A2A2A)) 
    \axaddr_incr[0]_i_16 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\m_payload_i_reg[46] [8]),
        .I2(\m_payload_i_reg[46] [7]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \axaddr_incr[0]_i_17 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(\m_payload_i_reg[46] [8]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0202010202020202)) 
    \axaddr_incr[0]_i_18 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(\m_payload_i_reg[46] [7]),
        .I2(\m_payload_i_reg[46] [8]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2__0 
       (.I0(\m_payload_i_reg[3] [3]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(\axaddr_incr_reg[11]_0 [0]),
        .O(\axaddr_incr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_3__0 
       (.I0(\m_payload_i_reg[3] [2]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_4__0 
       (.I0(\m_payload_i_reg[3] [1]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_5__0 
       (.I0(\m_payload_i_reg[3] [0]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2__0 
       (.I0(\m_payload_i_reg[11] [3]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(\axaddr_incr_reg[11]_0 [4]),
        .O(\axaddr_incr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_3__0 
       (.I0(\m_payload_i_reg[11] [2]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(\axaddr_incr_reg[11]_0 [3]),
        .O(\axaddr_incr[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_4__0 
       (.I0(\m_payload_i_reg[11] [1]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(\axaddr_incr_reg[11]_0 [2]),
        .O(\axaddr_incr[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_5__0 
       (.I0(\m_payload_i_reg[11] [0]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(\axaddr_incr_reg[11]_0 [1]),
        .O(\axaddr_incr[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[0]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_5 ),
        .Q(\axaddr_incr_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_4 ),
        .Q(\axaddr_incr_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[1]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[2]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[3]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[4] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_7 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_1__0 
       (.CI(CO),
        .CO({\axaddr_incr_reg[4]_i_1__0_n_0 ,\axaddr_incr_reg[4]_i_1__0_n_1 ,\axaddr_incr_reg[4]_i_1__0_n_2 ,\axaddr_incr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_1__0_n_4 ,\axaddr_incr_reg[4]_i_1__0_n_5 ,\axaddr_incr_reg[4]_i_1__0_n_6 ,\axaddr_incr_reg[4]_i_1__0_n_7 }),
        .S({\axaddr_incr[4]_i_2__0_n_0 ,\axaddr_incr[4]_i_3__0_n_0 ,\axaddr_incr[4]_i_4__0_n_0 ,\axaddr_incr[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_6 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_5 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_4 ),
        .Q(\axaddr_incr_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_7 ),
        .Q(\axaddr_incr_reg[11]_0 [1]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_1__0 
       (.CI(\axaddr_incr_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_1__0_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_1__0_n_1 ,\axaddr_incr_reg[8]_i_1__0_n_2 ,\axaddr_incr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_1__0_n_4 ,\axaddr_incr_reg[8]_i_1__0_n_5 ,\axaddr_incr_reg[8]_i_1__0_n_6 ,\axaddr_incr_reg[8]_i_1__0_n_7 }),
        .S({\axaddr_incr[8]_i_2__0_n_0 ,\axaddr_incr[8]_i_3__0_n_0 ,\axaddr_incr[8]_i_4__0_n_0 ,\axaddr_incr[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_6 ),
        .Q(\axaddr_incr_reg[11]_0 [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(\m_payload_i_reg[46] [10]),
        .O(\axlen_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [11]),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[0]_0 ),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [12]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .I5(\axlen_cnt_reg[0]_0 ),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .I4(next_pending_r_i_4__0_n_0),
        .O(\axlen_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \axlen_cnt[4]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .I5(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[7]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA9AA)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[7]_i_3__0_n_0 ),
        .O(\axlen_cnt[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_2__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[7]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(\state_reg[1] ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \m_axi_araddr[4]_INST_0_i_1 
       (.I0(\axaddr_incr_reg[0]_0 ),
        .I1(axaddr_incr_reg[4]),
        .I2(\m_payload_i_reg[46] [9]),
        .I3(\m_payload_i_reg[46] [4]),
        .O(\gen_no_arbiter.m_amesg_i_reg[5] ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \m_axi_araddr[5]_INST_0_i_1 
       (.I0(\axaddr_incr_reg[0]_0 ),
        .I1(axaddr_incr_reg[5]),
        .I2(\m_payload_i_reg[46] [9]),
        .I3(\m_payload_i_reg[46] [5]),
        .O(\gen_no_arbiter.m_amesg_i_reg[6] ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \m_axi_araddr[6]_INST_0_i_1 
       (.I0(\axaddr_incr_reg[0]_0 ),
        .I1(axaddr_incr_reg[6]),
        .I2(\m_payload_i_reg[46] [9]),
        .I3(\m_payload_i_reg[46] [6]),
        .O(\gen_no_arbiter.m_amesg_i_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFF505C)) 
    next_pending_r_i_1__1
       (.I0(next_pending_r_i_2__1_n_0),
        .I1(next_pending_r_reg_n_0),
        .I2(\state_reg[1]_rep ),
        .I3(E),
        .I4(\m_payload_i_reg[44] ),
        .O(incr_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    next_pending_r_i_2__1
       (.I0(next_pending_r_i_4__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .O(next_pending_r_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_4__0
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .O(next_pending_r_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(\axaddr_incr_reg[0]_0 ),
        .R(1'b0));
endmodule

module axi_protocol_converter_v2_1_12_b2s_r_channel
   (m_valid_i_reg,
    \state_reg[1]_rep ,
    m_axi_rready,
    out,
    \skid_buffer_reg[46] ,
    r_push,
    aclk,
    r_rlast,
    s_ready_i_reg,
    si_rs_rready,
    m_axi_rvalid,
    in,
    areset_d1,
    D);
  output m_valid_i_reg;
  output \state_reg[1]_rep ;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]\skid_buffer_reg[46] ;
  input r_push;
  input aclk;
  input r_rlast;
  input s_ready_i_reg;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input areset_d1;
  input [11:0]D;

  wire [11:0]D;
  wire aclk;
  wire areset_d1;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_reg;
  wire [33:0]out;
  wire r_push;
  wire r_push_r;
  wire r_rlast;
  wire rd_data_fifo_0_n_0;
  wire rd_data_fifo_0_n_3;
  wire s_ready_i_reg;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1]_rep ;
  wire [12:0]trans_in;
  wire transaction_fifo_0_n_0;
  wire transaction_fifo_0_n_2;
  wire transaction_fifo_0_n_3;

  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[2]_rep__0_0 (transaction_fifo_0_n_3),
        .\cnt_read_reg[3]_rep__0_0 (transaction_fifo_0_n_0),
        .\cnt_read_reg[4]_rep__0_0 (rd_data_fifo_0_n_0),
        .\cnt_read_reg[4]_rep__0_1 (transaction_fifo_0_n_2),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg(m_valid_i_reg),
        .out(out),
        .r_push_r(r_push_r),
        .s_ready_i_reg(s_ready_i_reg),
        .si_rs_rready(si_rs_rready),
        .\state_reg[1]_rep (rd_data_fifo_0_n_3));
  axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_rep__2 (rd_data_fifo_0_n_3),
        .\cnt_read_reg[3]_rep__0_0 (transaction_fifo_0_n_0),
        .\cnt_read_reg[3]_rep__2 (m_valid_i_reg),
        .\cnt_read_reg[4]_rep__0_0 (transaction_fifo_0_n_2),
        .\cnt_read_reg[4]_rep__0_1 (transaction_fifo_0_n_3),
        .in(trans_in),
        .r_push_r(r_push_r),
        .s_ready_i_reg(s_ready_i_reg),
        .s_ready_i_reg_0(rd_data_fifo_0_n_0),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] (\skid_buffer_reg[46] ),
        .\state_reg[1]_rep (\state_reg[1]_rep ));
endmodule

module axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm
   (\axlen_cnt_reg[7] ,
    Q,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    s_axburst_eq1_reg,
    E,
    r_push_r_reg,
    \axlen_cnt_reg[4] ,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \axaddr_incr_reg[0] ,
    m_axi_arvalid,
    m_valid_i0,
    \m_payload_i_reg[0]_1 ,
    sel_first_reg,
    sel_first_reg_0,
    m_axi_arready,
    si_rs_arvalid,
    \axlen_cnt_reg[6] ,
    s_axburst_eq1_reg_0,
    \cnt_read_reg[2]_rep__0 ,
    \m_payload_i_reg[39] ,
    incr_next_pending,
    areset_d1,
    sel_first_reg_1,
    next_pending_r_reg,
    \axlen_cnt_reg[1] ,
    \m_payload_i_reg[44] ,
    sel_first_reg_2,
    s_axi_arvalid,
    s_ready_i_reg,
    sel_first_reg_3,
    aclk);
  output \axlen_cnt_reg[7] ;
  output [1:0]Q;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output s_axburst_eq1_reg;
  output [0:0]E;
  output r_push_r_reg;
  output [0:0]\axlen_cnt_reg[4] ;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output \axaddr_incr_reg[0] ;
  output m_axi_arvalid;
  output m_valid_i0;
  output [0:0]\m_payload_i_reg[0]_1 ;
  output sel_first_reg;
  output sel_first_reg_0;
  input m_axi_arready;
  input si_rs_arvalid;
  input \axlen_cnt_reg[6] ;
  input s_axburst_eq1_reg_0;
  input \cnt_read_reg[2]_rep__0 ;
  input [0:0]\m_payload_i_reg[39] ;
  input incr_next_pending;
  input areset_d1;
  input sel_first_reg_1;
  input next_pending_r_reg;
  input \axlen_cnt_reg[1] ;
  input \m_payload_i_reg[44] ;
  input sel_first_reg_2;
  input s_axi_arvalid;
  input s_ready_i_reg;
  input sel_first_reg_3;
  input aclk;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr_reg[0] ;
  wire \axlen_cnt_reg[1] ;
  wire [0:0]\axlen_cnt_reg[4] ;
  wire \axlen_cnt_reg[6] ;
  wire \axlen_cnt_reg[7] ;
  wire \cnt_read_reg[2]_rep__0 ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[0]_1 ;
  wire [0:0]\m_payload_i_reg[39] ;
  wire \m_payload_i_reg[44] ;
  wire m_valid_i0;
  wire next_pending_r_reg;
  wire [1:0]next_state;
  wire r_push_r_reg;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire si_rs_arvalid;
  wire wrap_next_pending;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(sel_first_reg_2),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(\m_payload_i_reg[0] ),
        .I3(m_axi_arready),
        .O(\axaddr_incr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_arready),
        .O(\axlen_cnt_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00002320)) 
    \axlen_cnt[7]_i_1 
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(si_rs_arvalid),
        .I4(\axlen_cnt_reg[6] ),
        .O(\axlen_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_arvalid_INST_0
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(\m_payload_i_reg[0] ),
        .O(m_axi_arvalid));
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[31]_i_1__0 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_arvalid),
        .O(\m_payload_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    m_valid_i_i_1__1
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_arvalid),
        .I3(s_axi_arvalid),
        .I4(s_ready_i_reg),
        .O(m_valid_i0));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    next_pending_r_i_1__2
       (.I0(E),
        .I1(next_pending_r_reg),
        .I2(r_push_r_reg),
        .I3(\axlen_cnt_reg[1] ),
        .I4(\m_payload_i_reg[44] ),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h20)) 
    r_push_r_i_1
       (.I0(m_axi_arready),
        .I1(\m_payload_i_reg[0] ),
        .I2(\m_payload_i_reg[0]_0 ),
        .O(r_push_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[39] ),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[39] ),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hFFCFFFFFCCCCCCEE)) 
    sel_first_i_1__0
       (.I0(si_rs_arvalid),
        .I1(areset_d1),
        .I2(m_axi_arready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4CFCC)) 
    sel_first_i_1__3
       (.I0(m_axi_arready),
        .I1(sel_first_reg_2),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4CFCC)) 
    sel_first_i_1__4
       (.I0(m_axi_arready),
        .I1(sel_first_reg_3),
        .I2(Q[1]),
        .I3(si_rs_arvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'h0000770000FFFFF0)) 
    \state[0]_i_1__0 
       (.I0(s_axburst_eq1_reg_0),
        .I1(m_axi_arready),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\cnt_read_reg[2]_rep__0 ),
        .O(next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h0FC00040)) 
    \state[1]_i_1__0 
       (.I0(s_axburst_eq1_reg_0),
        .I1(m_axi_arready),
        .I2(\m_payload_i_reg[0]_0 ),
        .I3(\m_payload_i_reg[0] ),
        .I4(\cnt_read_reg[2]_rep__0 ),
        .O(next_state[1]));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(Q[0]),
        .R(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\m_payload_i_reg[0] ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(\m_payload_i_reg[0] ),
        .I1(si_rs_arvalid),
        .I2(\m_payload_i_reg[0]_0 ),
        .O(E));
endmodule

module axi_protocol_converter_v2_1_12_b2s_simple_fifo
   (\cnt_read_reg[0]_rep__0_0 ,
    \cnt_read_reg[1]_rep__0_0 ,
    \state_reg[0] ,
    SR,
    D,
    bresp_push,
    bvalid_i_reg,
    out,
    b_push,
    shandshake_r,
    areset_d1,
    Q,
    \cnt_read_reg[1]_0 ,
    mhandshake_r,
    si_rs_bready,
    si_rs_bvalid,
    in,
    aclk);
  output \cnt_read_reg[0]_rep__0_0 ;
  output \cnt_read_reg[1]_rep__0_0 ;
  output \state_reg[0] ;
  output [0:0]SR;
  output [0:0]D;
  output bresp_push;
  output bvalid_i_reg;
  output [11:0]out;
  input b_push;
  input shandshake_r;
  input areset_d1;
  input [7:0]Q;
  input [1:0]\cnt_read_reg[1]_0 ;
  input mhandshake_r;
  input si_rs_bready;
  input si_rs_bvalid;
  input [15:0]in;
  input aclk;

  wire [0:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:0]cnt_read;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read_reg[0]_rep__0_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire [1:0]\cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[1]_rep__0_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire [15:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3_n_0 ;
  wire \memory_reg[3][0]_srl4_i_4_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire \state_reg[0] ;

  LUT6 #(
    .INIT(64'hAAAAAAEBAAAAAAAA)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(Q[0]),
        .I2(\memory_reg[3][0]_srl4_n_0 ),
        .I3(Q[5]),
        .I4(\memory_reg[3][0]_srl4_i_3_n_0 ),
        .I5(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .O(SR));
  LUT4 #(
    .INIT(16'h002A)) 
    bvalid_i_i_1
       (.I0(bvalid_i_i_2_n_0),
        .I1(si_rs_bready),
        .I2(si_rs_bvalid),
        .I3(areset_d1),
        .O(bvalid_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00070707)) 
    bvalid_i_i_2
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(\cnt_read_reg[1]_rep__0_0 ),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_0 [0]),
        .I4(\cnt_read_reg[1]_0 [1]),
        .I5(si_rs_bvalid),
        .O(bvalid_i_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(bresp_push),
        .I1(\cnt_read_reg[1]_0 [0]),
        .I2(shandshake_r),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep__0_0 ),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_0 ),
        .S(areset_d1));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT5 #(
    .INIT(32'h02000002)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I1(\memory_reg[3][0]_srl4_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\memory_reg[3][0]_srl4_n_0 ),
        .I4(Q[0]),
        .O(bresp_push));
  LUT5 #(
    .INIT(32'h90090000)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(\memory_reg[3][3]_srl4_n_0 ),
        .I1(Q[3]),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[2]),
        .I4(mhandshake_r),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(\memory_reg[3][0]_srl4_i_4_n_0 ),
        .I3(Q[7]),
        .I4(Q[1]),
        .I5(\memory_reg[3][1]_srl4_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \memory_reg[3][0]_srl4_i_4 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(\cnt_read_reg[1]_rep__0_0 ),
        .O(\memory_reg[3][0]_srl4_i_4_n_0 ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_2 
       (.I0(\cnt_read_reg[1]_rep__0_0 ),
        .I1(\cnt_read_reg[0]_rep__0_0 ),
        .O(\state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_12_b2s_simple_fifo" *) 
module axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0
   (mhandshake,
    Q,
    m_axi_bready,
    \skid_buffer_reg[1] ,
    m_axi_bvalid,
    mhandshake_r,
    shandshake_r,
    sel,
    in,
    aclk,
    areset_d1,
    D);
  output mhandshake;
  output [1:0]Q;
  output m_axi_bready;
  output [1:0]\skid_buffer_reg[1] ;
  input m_axi_bvalid;
  input mhandshake_r;
  input shandshake_r;
  input sel;
  input [1:0]in;
  input aclk;
  input areset_d1;
  input [0:0]D;

  wire [0:0]D;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire sel;
  wire shandshake_r;
  wire [1:0]\skid_buffer_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \cnt_read[1]_i_1__0 
       (.I0(Q[1]),
        .I1(shandshake_r),
        .I2(Q[0]),
        .I3(sel),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[1] [0]));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[1] [1]));
  LUT4 #(
    .INIT(16'h2000)) 
    mhandshake_r_i_1
       (.I0(m_axi_bvalid),
        .I1(mhandshake_r),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_12_b2s_simple_fifo" *) 
module axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[4]_rep__0_0 ,
    m_valid_i_reg,
    m_axi_rready,
    \state_reg[1]_rep ,
    out,
    s_ready_i_reg,
    si_rs_rready,
    r_push_r,
    m_axi_rvalid,
    \cnt_read_reg[3]_rep__0_0 ,
    \cnt_read_reg[4]_rep__0_1 ,
    \cnt_read_reg[2]_rep__0_0 ,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[4]_rep__0_0 ;
  output m_valid_i_reg;
  output m_axi_rready;
  output \state_reg[1]_rep ;
  output [33:0]out;
  input s_ready_i_reg;
  input si_rs_rready;
  input r_push_r;
  input m_axi_rvalid;
  input \cnt_read_reg[3]_rep__0_0 ;
  input \cnt_read_reg[4]_rep__0_1 ;
  input \cnt_read_reg[2]_rep__0_0 ;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1__1_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read[4]_i_4__0_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_n_0 ;
  wire \cnt_read_reg[0]_rep__2_n_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_n_0 ;
  wire \cnt_read_reg[1]_rep__2_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep__1_n_0 ;
  wire \cnt_read_reg[2]_rep__2_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__1_n_0 ;
  wire \cnt_read_reg[3]_rep__2_n_0 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_0 ;
  wire \cnt_read_reg[4]_rep__0_1 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep__1_n_0 ;
  wire \cnt_read_reg[4]_rep__2_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_reg;
  wire [33:0]out;
  wire r_push_r;
  wire s_ready_i_reg;
  wire si_rs_rready;
  wire \state_reg[1]_rep ;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__0 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(s_ready_i_reg),
        .I2(wr_en0),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \cnt_read[1]_i_1__1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_n_0 ),
        .I2(s_ready_i_reg),
        .I3(wr_en0),
        .O(\cnt_read[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \cnt_read[2]_i_1__0 
       (.I0(\cnt_read_reg[2]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_n_0 ),
        .I3(wr_en0),
        .I4(s_ready_i_reg),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \cnt_read[3]_i_1 
       (.I0(\cnt_read_reg[3]_rep__2_n_0 ),
        .I1(\cnt_read_reg[2]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_n_0 ),
        .I3(\cnt_read_reg[0]_rep__2_n_0 ),
        .I4(wr_en0),
        .I5(s_ready_i_reg),
        .O(\cnt_read[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AA55A9AAA9AA)) 
    \cnt_read[4]_i_1 
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .I3(\cnt_read[4]_i_3_n_0 ),
        .I4(\cnt_read[4]_i_4__0_n_0 ),
        .I5(\cnt_read_reg[3]_rep__2_n_0 ),
        .O(\cnt_read[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cnt_read[4]_i_2 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(wr_en0),
        .I2(m_valid_i_reg),
        .I3(si_rs_rready),
        .I4(\cnt_read_reg[0]_rep__2_n_0 ),
        .O(\cnt_read[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \cnt_read[4]_i_3 
       (.I0(m_valid_i_reg),
        .I1(si_rs_rready),
        .I2(wr_en0),
        .O(\cnt_read[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \cnt_read[4]_i_3__0 
       (.I0(m_valid_i_reg),
        .I1(si_rs_rready),
        .I2(r_push_r),
        .O(\cnt_read_reg[4]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cnt_read[4]_i_4__0 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[1]_rep__2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .O(\cnt_read[4]_i_4__0_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__2_n_0 ),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hF77F777F)) 
    m_axi_rready_INST_0
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read_reg[3]_rep__2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .I3(\cnt_read_reg[1]_rep__2_n_0 ),
        .I4(\cnt_read_reg[0]_rep__2_n_0 ),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    m_valid_i_i_2
       (.I0(\cnt_read_reg[3]_rep__2_n_0 ),
        .I1(\cnt_read_reg[4]_rep__2_n_0 ),
        .I2(\cnt_read[4]_i_4__0_n_0 ),
        .I3(\cnt_read_reg[3]_rep__0_0 ),
        .I4(\cnt_read_reg[4]_rep__0_1 ),
        .I5(\cnt_read_reg[2]_rep__0_0 ),
        .O(m_valid_i_reg));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hAA2A2AAA2A2A2AAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(\cnt_read_reg[4]_rep__2_n_0 ),
        .I2(\cnt_read_reg[3]_rep__2_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read_reg[1]_rep__2_n_0 ),
        .I5(\cnt_read_reg[0]_rep__2_n_0 ),
        .O(wr_en0));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h7C000000)) 
    \state[1]_i_4 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[1]_rep__2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .I3(\cnt_read_reg[3]_rep__2_n_0 ),
        .I4(\cnt_read_reg[4]_rep__2_n_0 ),
        .O(\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_12_b2s_simple_fifo" *) 
module axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2
   (\cnt_read_reg[3]_rep__0_0 ,
    \state_reg[1]_rep ,
    \cnt_read_reg[4]_rep__0_0 ,
    \cnt_read_reg[4]_rep__0_1 ,
    \skid_buffer_reg[46] ,
    r_push_r,
    s_ready_i_reg,
    \cnt_read_reg[0]_rep__2 ,
    s_ready_i_reg_0,
    \cnt_read_reg[3]_rep__2 ,
    si_rs_rready,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[3]_rep__0_0 ;
  output \state_reg[1]_rep ;
  output \cnt_read_reg[4]_rep__0_0 ;
  output \cnt_read_reg[4]_rep__0_1 ;
  output [12:0]\skid_buffer_reg[46] ;
  input r_push_r;
  input s_ready_i_reg;
  input \cnt_read_reg[0]_rep__2 ;
  input s_ready_i_reg_0;
  input \cnt_read_reg[3]_rep__2 ;
  input si_rs_rready;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__2_n_0 ;
  wire \cnt_read[1]_i_1__2_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__2 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_0 ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_0 ;
  wire \cnt_read_reg[4]_rep__0_1 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [12:0]in;
  wire r_push_r;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1]_rep ;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__2 
       (.I0(\cnt_read_reg[0]_rep__0_n_0 ),
        .I1(s_ready_i_reg),
        .I2(r_push_r),
        .O(\cnt_read[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \cnt_read[1]_i_1__2 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(r_push_r),
        .I2(s_ready_i_reg),
        .I3(\cnt_read_reg[0]_rep__0_n_0 ),
        .O(\cnt_read[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \cnt_read[2]_i_1 
       (.I0(\cnt_read_reg[2]_rep__0_n_0 ),
        .I1(\cnt_read_reg[1]_rep__0_n_0 ),
        .I2(r_push_r),
        .I3(s_ready_i_reg),
        .I4(\cnt_read_reg[0]_rep__0_n_0 ),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \cnt_read[3]_i_1__0 
       (.I0(\cnt_read_reg[3]_rep__0_0 ),
        .I1(\cnt_read_reg[1]_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(r_push_r),
        .I5(s_ready_i_reg),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA55AAA9A9AAA9AA)) 
    \cnt_read[4]_i_1__0 
       (.I0(\cnt_read_reg[4]_rep__0_0 ),
        .I1(\cnt_read[4]_i_2__0_n_0 ),
        .I2(\cnt_read_reg[2]_rep__0_n_0 ),
        .I3(s_ready_i_reg_0),
        .I4(\cnt_read_reg[4]_rep__0_1 ),
        .I5(\cnt_read_reg[3]_rep__0_0 ),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cnt_read[4]_i_2__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(r_push_r),
        .I2(\cnt_read_reg[3]_rep__2 ),
        .I3(si_rs_rready),
        .I4(\cnt_read_reg[0]_rep__0_n_0 ),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_read[4]_i_4 
       (.I0(\cnt_read_reg[2]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__0_n_0 ),
        .I2(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read_reg[4]_rep__0_1 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_0 ),
        .S(areset_d1));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[46] [0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(\skid_buffer_reg[46] [10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(\skid_buffer_reg[46] [11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(\skid_buffer_reg[46] [12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[46] [1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(\skid_buffer_reg[46] [2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(\skid_buffer_reg[46] [3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(\skid_buffer_reg[46] [4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(\skid_buffer_reg[46] [5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(\skid_buffer_reg[46] [6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(\skid_buffer_reg[46] [7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(\skid_buffer_reg[46] [8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "system_i/processing_system7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(\skid_buffer_reg[46] [9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hBFEEAAAAAAAAAAAA)) 
    \state[1]_i_3 
       (.I0(\cnt_read_reg[0]_rep__2 ),
        .I1(\cnt_read_reg[2]_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__0_n_0 ),
        .I3(\cnt_read_reg[1]_rep__0_n_0 ),
        .I4(\cnt_read_reg[4]_rep__0_0 ),
        .I5(\cnt_read_reg[3]_rep__0_0 ),
        .O(\state_reg[1]_rep ));
endmodule

module axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm
   (E,
    Q,
    \axlen_cnt_reg[7] ,
    sel_first_reg,
    \axaddr_wrap_reg[0] ,
    D,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    incr_next_pending,
    s_axburst_eq1_reg,
    \wrap_cnt_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    axaddr_offset,
    \axlen_cnt_reg[0] ,
    m_axi_awvalid,
    \m_payload_i_reg[0] ,
    b_push,
    sel_first_reg_0,
    sel_first_reg_1,
    si_rs_awvalid,
    \axlen_cnt_reg[6] ,
    \m_payload_i_reg[44] ,
    \axlen_cnt_reg[0]_0 ,
    \m_payload_i_reg[46] ,
    next_pending_r_reg,
    \axaddr_offset_r_reg[1] ,
    \m_payload_i_reg[47] ,
    \m_payload_i_reg[35] ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3] ,
    \axlen_cnt_reg[0]_1 ,
    \axlen_cnt_reg[3] ,
    \m_payload_i_reg[3] ,
    next_pending_r_reg_0,
    \axlen_cnt_reg[1] ,
    areset_d1,
    sel_first_reg_2,
    s_axburst_eq1_reg_0,
    \cnt_read_reg[1]_rep__0 ,
    m_axi_awready,
    \cnt_read_reg[1]_rep__0_0 ,
    \cnt_read_reg[0]_rep__0 ,
    sel_first_reg_3,
    sel_first__0,
    aclk);
  output [0:0]E;
  output [1:0]Q;
  output \axlen_cnt_reg[7] ;
  output sel_first_reg;
  output \axaddr_wrap_reg[0] ;
  output [0:0]D;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output incr_next_pending;
  output s_axburst_eq1_reg;
  output [3:0]\wrap_cnt_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [0:0]axaddr_offset;
  output [0:0]\axlen_cnt_reg[0] ;
  output m_axi_awvalid;
  output [0:0]\m_payload_i_reg[0] ;
  output b_push;
  output sel_first_reg_0;
  output sel_first_reg_1;
  input si_rs_awvalid;
  input \axlen_cnt_reg[6] ;
  input [1:0]\m_payload_i_reg[44] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \m_payload_i_reg[46] ;
  input next_pending_r_reg;
  input \axaddr_offset_r_reg[1] ;
  input [1:0]\m_payload_i_reg[47] ;
  input \m_payload_i_reg[35] ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [1:0]\axaddr_offset_r_reg[3] ;
  input [0:0]\axlen_cnt_reg[0]_1 ;
  input \axlen_cnt_reg[3] ;
  input \m_payload_i_reg[3] ;
  input next_pending_r_reg_0;
  input \axlen_cnt_reg[1] ;
  input areset_d1;
  input sel_first_reg_2;
  input s_axburst_eq1_reg_0;
  input \cnt_read_reg[1]_rep__0 ;
  input m_axi_awready;
  input \cnt_read_reg[1]_rep__0_0 ;
  input \cnt_read_reg[0]_rep__0 ;
  input sel_first_reg_3;
  input sel_first__0;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]axaddr_offset;
  wire \axaddr_offset_r_reg[1] ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_wrap_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire \axlen_cnt_reg[1] ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[6] ;
  wire \axlen_cnt_reg[7] ;
  wire b_push;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__0 ;
  wire \cnt_read_reg[1]_rep__0_0 ;
  wire incr_next_pending;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [0:0]\m_payload_i_reg[0] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[3] ;
  wire [1:0]\m_payload_i_reg[44] ;
  wire \m_payload_i_reg[46] ;
  wire [1:0]\m_payload_i_reg[47] ;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [1:0]next_state;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire sel_first__0;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire si_rs_awvalid;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire [3:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire \wrap_second_len_r[0]_i_2_n_0 ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  LUT6 #(
    .INIT(64'hAAAAACAAAAAAA0AA)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(\m_payload_i_reg[44] [1]),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(\m_payload_i_reg[3] ),
        .O(axaddr_offset));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(si_rs_awvalid),
        .I2(Q[1]),
        .I3(\m_payload_i_reg[44] [1]),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\axlen_cnt_reg[6] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(si_rs_awvalid),
        .I2(Q[1]),
        .I3(\m_payload_i_reg[44] [1]),
        .I4(\axlen_cnt_reg[0]_1 ),
        .I5(\axlen_cnt_reg[3] ),
        .O(\axlen_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \axlen_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(sel_first_reg),
        .O(\axaddr_wrap_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h000004FF)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(sel_first_reg),
        .I4(\axlen_cnt_reg[6] ),
        .O(\axlen_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(b_push),
        .I1(si_rs_awvalid),
        .O(\m_payload_i_reg[0] ));
  LUT6 #(
    .INIT(64'hCFCF000045000000)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(s_axburst_eq1_reg_0),
        .I1(\cnt_read_reg[0]_rep__0 ),
        .I2(\cnt_read_reg[1]_rep__0_0 ),
        .I3(m_axi_awready),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(b_push));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    next_pending_r_i_1
       (.I0(\m_payload_i_reg[46] ),
        .I1(E),
        .I2(next_pending_r_reg),
        .I3(sel_first_reg),
        .I4(\axlen_cnt_reg[6] ),
        .O(incr_next_pending));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    next_pending_r_i_1__0
       (.I0(\m_payload_i_reg[46] ),
        .I1(E),
        .I2(next_pending_r_reg_0),
        .I3(sel_first_reg),
        .I4(\axlen_cnt_reg[1] ),
        .O(wrap_next_pending));
  LUT6 #(
    .INIT(64'h5555DD551515DD15)) 
    next_pending_r_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(m_axi_awready),
        .I3(\cnt_read_reg[1]_rep__0_0 ),
        .I4(\cnt_read_reg[0]_rep__0 ),
        .I5(s_axburst_eq1_reg_0),
        .O(sel_first_reg));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[44] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[44] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hFFFFFF04FF04FF04)) 
    sel_first_i_1
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(areset_d1),
        .I4(sel_first_reg),
        .I5(sel_first_reg_2),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888F88)) 
    sel_first_i_1__1
       (.I0(sel_first_reg),
        .I1(sel_first_reg_3),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888F88)) 
    sel_first_i_1__2
       (.I0(sel_first_reg),
        .I1(sel_first__0),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg_1));
  LUT6 #(
    .INIT(64'hAEFE0E0EFEFE5E5E)) 
    \state[0]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(s_axburst_eq1_reg_0),
        .I4(\cnt_read_reg[1]_rep__0 ),
        .I5(m_axi_awready),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h2E220E0000000000)) 
    \state[1]_i_1 
       (.I0(m_axi_awready),
        .I1(Q[1]),
        .I2(\cnt_read_reg[0]_rep__0 ),
        .I3(\cnt_read_reg[1]_rep__0_0 ),
        .I4(s_axburst_eq1_reg_0),
        .I5(Q[0]),
        .O(next_state[1]));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(Q[0]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAA4AA55555455)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(axaddr_offset),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_cnt_r_reg[3] [0]));
  LUT5 #(
    .INIT(32'h23106754)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(E),
        .I2(\wrap_second_len_r_reg[3]_0 [0]),
        .I3(\wrap_second_len_r_reg[3]_0 [1]),
        .I4(\axaddr_offset_r_reg[1] ),
        .O(\wrap_cnt_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hA999A9AAAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_second_len_r[0]_i_2_n_0 ),
        .I2(axaddr_offset),
        .I3(E),
        .I4(\wrap_second_len_r_reg[3]_0 [0]),
        .I5(\wrap_second_len_r_reg[3] [1]),
        .O(\wrap_cnt_r_reg[3] [2]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [3]),
        .I1(\wrap_second_len_r_reg[3] [1]),
        .I2(\wrap_cnt_r[3]_i_2_n_0 ),
        .I3(\wrap_second_len_r_reg[3] [2]),
        .O(\wrap_cnt_r_reg[3] [3]));
  LUT6 #(
    .INIT(64'hAAAE0004AAAEFFFF)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(axaddr_offset),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\m_payload_i_reg[47] [1]),
        .I3(\m_payload_i_reg[47] [0]),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF1FF00000100)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\wrap_second_len_r[0]_i_2_n_0 ),
        .I1(axaddr_offset),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'h0000000004000404)) 
    \wrap_second_len_r[0]_i_2 
       (.I0(axaddr_offset),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\m_payload_i_reg[35] ),
        .I3(E),
        .I4(\axaddr_offset_r_reg[3] [1]),
        .I5(\m_payload_i_reg[47] [0]),
        .O(\wrap_second_len_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222EEE2EEEE2222)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [1]),
        .I1(E),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[47] [1]),
        .I4(axaddr_offset),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hE2E2E2E22E22E2E2)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [2]),
        .I1(E),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[47] [1]),
        .I4(\axaddr_offset_r_reg[1] ),
        .I5(axaddr_offset),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(axaddr_offset),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\m_payload_i_reg[47] [0]),
        .I3(\m_payload_i_reg[35] ),
        .I4(E),
        .I5(\wrap_second_len_r_reg[3]_0 [3]),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

module axi_protocol_converter_v2_1_12_b2s_wrap_cmd
   (next_pending_r_reg_0,
    sel_first_reg_0,
    Q,
    \axlen_cnt_reg[3]_0 ,
    next_pending_r_reg_1,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    sel_first_reg_1,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[46] ,
    \state_reg[1] ,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[38] ,
    axaddr_incr_reg,
    sel_first_reg_2,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \state_reg[1]_0 ,
    \state_reg[0] ,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output [0:0]Q;
  output \axlen_cnt_reg[3]_0 ;
  output next_pending_r_reg_1;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input sel_first_reg_1;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [16:0]\m_payload_i_reg[46] ;
  input \state_reg[1] ;
  input [2:0]\axaddr_incr_reg[3] ;
  input \m_payload_i_reg[38] ;
  input [7:0]axaddr_incr_reg;
  input sel_first_reg_2;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input \state_reg[1]_0 ;
  input [0:0]\state_reg[0] ;
  input [3:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [7:0]axaddr_incr_reg;
  wire [2:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]axaddr_wrap;
  wire [11:0]axaddr_wrap0;
  wire \axaddr_wrap[0]_i_1_n_0 ;
  wire \axaddr_wrap[10]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_3_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire \axaddr_wrap[11]_i_5_n_0 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap[11]_i_7_n_0 ;
  wire \axaddr_wrap[11]_i_8_n_0 ;
  wire \axaddr_wrap[1]_i_1_n_0 ;
  wire \axaddr_wrap[2]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1_n_0 ;
  wire \axaddr_wrap[5]_i_1_n_0 ;
  wire \axaddr_wrap[6]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_3_n_0 ;
  wire \axaddr_wrap[7]_i_4_n_0 ;
  wire \axaddr_wrap[7]_i_5_n_0 ;
  wire \axaddr_wrap[7]_i_6_n_0 ;
  wire \axaddr_wrap[8]_i_1_n_0 ;
  wire \axaddr_wrap[9]_i_1_n_0 ;
  wire \axaddr_wrap_reg[11]_i_2_n_1 ;
  wire \axaddr_wrap_reg[11]_i_2_n_2 ;
  wire \axaddr_wrap_reg[11]_i_2_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__1_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire [11:0]m_axi_awaddr;
  wire \m_payload_i_reg[38] ;
  wire [16:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [3:0]wrap_cnt_r;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_2_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[0]_i_1 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[0]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[0]),
        .O(\axaddr_wrap[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[10]_i_1 
       (.I0(\m_payload_i_reg[46] [10]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[10]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[10]),
        .O(\axaddr_wrap[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[11]_i_1 
       (.I0(\m_payload_i_reg[46] [11]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[11]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\axaddr_wrap[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \axaddr_wrap[11]_i_3 
       (.I0(wrap_cnt_r[3]),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_8_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .O(\axaddr_wrap[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_4 
       (.I0(axaddr_wrap[11]),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_5 
       (.I0(axaddr_wrap[10]),
        .O(\axaddr_wrap[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_6 
       (.I0(axaddr_wrap[9]),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_7 
       (.I0(axaddr_wrap[8]),
        .O(\axaddr_wrap[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_8 
       (.I0(wrap_cnt_r[0]),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(wrap_cnt_r[2]),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(wrap_cnt_r[1]),
        .O(\axaddr_wrap[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[1]_i_1 
       (.I0(\m_payload_i_reg[46] [1]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[1]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[1]),
        .O(\axaddr_wrap[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[2]_i_1 
       (.I0(\m_payload_i_reg[46] [2]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[2]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\axaddr_wrap[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[3]_i_1 
       (.I0(\m_payload_i_reg[46] [3]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[3]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[3]),
        .O(\axaddr_wrap[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(axaddr_wrap[3]),
        .I1(\m_payload_i_reg[46] [13]),
        .I2(\m_payload_i_reg[46] [12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(axaddr_wrap[2]),
        .I1(\m_payload_i_reg[46] [12]),
        .I2(\m_payload_i_reg[46] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(axaddr_wrap[1]),
        .I1(\m_payload_i_reg[46] [13]),
        .I2(\m_payload_i_reg[46] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(axaddr_wrap[0]),
        .I1(\m_payload_i_reg[46] [13]),
        .I2(\m_payload_i_reg[46] [12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[4]_i_1 
       (.I0(\m_payload_i_reg[46] [4]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[4]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[4]),
        .O(\axaddr_wrap[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[5]_i_1 
       (.I0(\m_payload_i_reg[46] [5]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[5]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[5]),
        .O(\axaddr_wrap[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[6]_i_1 
       (.I0(\m_payload_i_reg[46] [6]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[6]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\axaddr_wrap[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[7]_i_1 
       (.I0(\m_payload_i_reg[46] [7]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[7]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[7]),
        .O(\axaddr_wrap[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_3 
       (.I0(axaddr_wrap[7]),
        .O(\axaddr_wrap[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_4 
       (.I0(axaddr_wrap[6]),
        .O(\axaddr_wrap[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_5 
       (.I0(axaddr_wrap[5]),
        .O(\axaddr_wrap[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_6 
       (.I0(axaddr_wrap[4]),
        .O(\axaddr_wrap[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[8]_i_1 
       (.I0(\m_payload_i_reg[46] [8]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[8]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[8]),
        .O(\axaddr_wrap[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axaddr_wrap[9]_i_1 
       (.I0(\m_payload_i_reg[46] [9]),
        .I1(\state_reg[1] ),
        .I2(axaddr_wrap0[9]),
        .I3(\axaddr_wrap[11]_i_3_n_0 ),
        .I4(wrap_boundary_axaddr_r[9]),
        .O(\axaddr_wrap[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[0]_i_1_n_0 ),
        .Q(axaddr_wrap[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[10]_i_1_n_0 ),
        .Q(axaddr_wrap[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[11]_i_1_n_0 ),
        .Q(axaddr_wrap[11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_2 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_2_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_2_n_1 ,\axaddr_wrap_reg[11]_i_2_n_2 ,\axaddr_wrap_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S({\axaddr_wrap[11]_i_4_n_0 ,\axaddr_wrap[11]_i_5_n_0 ,\axaddr_wrap[11]_i_6_n_0 ,\axaddr_wrap[11]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[1]_i_1_n_0 ),
        .Q(axaddr_wrap[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[2]_i_1_n_0 ),
        .Q(axaddr_wrap[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[3]_i_1_n_0 ),
        .Q(axaddr_wrap[3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(axaddr_wrap[3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[4]_i_1_n_0 ),
        .Q(axaddr_wrap[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[5]_i_1_n_0 ),
        .Q(axaddr_wrap[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[6]_i_1_n_0 ),
        .Q(axaddr_wrap[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[7]_i_1_n_0 ),
        .Q(axaddr_wrap[7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S({\axaddr_wrap[7]_i_3_n_0 ,\axaddr_wrap[7]_i_4_n_0 ,\axaddr_wrap[7]_i_5_n_0 ,\axaddr_wrap[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[8]_i_1_n_0 ),
        .Q(axaddr_wrap[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axaddr_wrap[9]_i_1_n_0 ),
        .Q(axaddr_wrap[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [15]),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[3]_0 ),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [16]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[3]_0 ),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[3]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \axlen_cnt[3]_i_2 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axlen_cnt[4]_i_1 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\state_reg[0] ),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[3]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_0 ),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(\m_payload_i_reg[46] [0]),
        .I1(sel_first_reg_0),
        .I2(axaddr_wrap[0]),
        .I3(\m_payload_i_reg[46] [14]),
        .I4(sel_first_reg_2),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[10]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [10]),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[11]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [11]),
        .O(m_axi_awaddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[1]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [1]),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[2]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [2]),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[3]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [3]),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[4]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [4]),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[5]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [5]),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[6]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [6]),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[7]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [7]),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[8]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [8]),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[9]),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [9]),
        .O(m_axi_awaddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_2__0
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [3]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_12_b2s_wrap_cmd" *) 
module axi_protocol_converter_v2_1_12_b2s_wrap_cmd_6
   (next_pending_r_reg_0,
    sel_first_reg_0,
    next_pending_r_reg_1,
    m_axi_araddr,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \m_payload_i_reg[47] ,
    \state_reg[1]_rep ,
    si_rs_arvalid,
    \state_reg[0]_rep ,
    \m_payload_i_reg[46] ,
    \state_reg[1]_rep_0 ,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[38] ,
    \axaddr_incr_reg[11] ,
    sel_first_reg_2,
    sel_first_reg_3,
    sel_first_reg_4,
    axaddr_offset,
    D,
    m_valid_i_reg,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input \m_payload_i_reg[47] ;
  input \state_reg[1]_rep ;
  input si_rs_arvalid;
  input \state_reg[0]_rep ;
  input [17:0]\m_payload_i_reg[46] ;
  input \state_reg[1]_rep_0 ;
  input [3:0]\axaddr_incr_reg[3] ;
  input \m_payload_i_reg[38] ;
  input [4:0]\axaddr_incr_reg[11] ;
  input sel_first_reg_2;
  input sel_first_reg_3;
  input sel_first_reg_4;
  input [3:0]axaddr_offset;
  input [3:0]D;
  input [0:0]m_valid_i_reg;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire [4:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_3__0_n_0 ;
  wire \axaddr_wrap[11]_i_4__0_n_0 ;
  wire \axaddr_wrap[11]_i_5__0_n_0 ;
  wire \axaddr_wrap[11]_i_6__0_n_0 ;
  wire \axaddr_wrap[11]_i_7__0_n_0 ;
  wire \axaddr_wrap[11]_i_8__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_3__0_n_0 ;
  wire \axaddr_wrap[7]_i_4__0_n_0 ;
  wire \axaddr_wrap[7]_i_5__0_n_0 ;
  wire \axaddr_wrap[7]_i_6__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg_n_0_[0] ;
  wire \axaddr_wrap_reg_n_0_[10] ;
  wire \axaddr_wrap_reg_n_0_[11] ;
  wire \axaddr_wrap_reg_n_0_[1] ;
  wire \axaddr_wrap_reg_n_0_[2] ;
  wire \axaddr_wrap_reg_n_0_[3] ;
  wire \axaddr_wrap_reg_n_0_[4] ;
  wire \axaddr_wrap_reg_n_0_[5] ;
  wire \axaddr_wrap_reg_n_0_[6] ;
  wire \axaddr_wrap_reg_n_0_[7] ;
  wire \axaddr_wrap_reg_n_0_[8] ;
  wire \axaddr_wrap_reg_n_0_[9] ;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_1__1_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire [11:0]m_axi_araddr;
  wire \m_payload_i_reg[38] ;
  wire [17:0]\m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[0] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[10] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[11] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[1] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[2] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[3] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[4] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[5] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[6] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[7] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[8] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[9] ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_2__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \axaddr_wrap[11]_i_3__0 
       (.I0(\wrap_cnt_r_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_8__0_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .O(\axaddr_wrap[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_4__0 
       (.I0(\axaddr_wrap_reg_n_0_[11] ),
        .O(\axaddr_wrap[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_5__0 
       (.I0(\axaddr_wrap_reg_n_0_[10] ),
        .O(\axaddr_wrap[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_6__0 
       (.I0(\axaddr_wrap_reg_n_0_[9] ),
        .O(\axaddr_wrap[11]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_7__0 
       (.I0(\axaddr_wrap_reg_n_0_[8] ),
        .O(\axaddr_wrap[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_8__0 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\wrap_cnt_r_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\wrap_cnt_r_reg_n_0_[1] ),
        .I4(\wrap_cnt_r_reg_n_0_[0] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axaddr_wrap[11]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\axaddr_wrap_reg_n_0_[3] ),
        .I1(\m_payload_i_reg[46] [13]),
        .I2(\m_payload_i_reg[46] [12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg_n_0_[2] ),
        .I1(\m_payload_i_reg[46] [12]),
        .I2(\m_payload_i_reg[46] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg_n_0_[1] ),
        .I1(\m_payload_i_reg[46] [13]),
        .I2(\m_payload_i_reg[46] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\axaddr_wrap_reg_n_0_[0] ),
        .I1(\m_payload_i_reg[46] [13]),
        .I2(\m_payload_i_reg[46] [12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_3__0 
       (.I0(\axaddr_wrap_reg_n_0_[7] ),
        .O(\axaddr_wrap[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_4__0 
       (.I0(\axaddr_wrap_reg_n_0_[6] ),
        .O(\axaddr_wrap[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_5__0 
       (.I0(\axaddr_wrap_reg_n_0_[5] ),
        .O(\axaddr_wrap[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_6__0 
       (.I0(\axaddr_wrap_reg_n_0_[4] ),
        .O(\axaddr_wrap[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .I3(\state_reg[1]_rep_0 ),
        .I4(\m_payload_i_reg[46] [9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_2__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_2__0_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_2__0_n_1 ,\axaddr_wrap_reg[11]_i_2__0_n_2 ,\axaddr_wrap_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[11]_i_2__0_n_4 ,\axaddr_wrap_reg[11]_i_2__0_n_5 ,\axaddr_wrap_reg[11]_i_2__0_n_6 ,\axaddr_wrap_reg[11]_i_2__0_n_7 }),
        .S({\axaddr_wrap[11]_i_4__0_n_0 ,\axaddr_wrap[11]_i_5__0_n_0 ,\axaddr_wrap[11]_i_6__0_n_0 ,\axaddr_wrap[11]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\axaddr_wrap_reg[3]_i_2__0_n_1 ,\axaddr_wrap_reg[3]_i_2__0_n_2 ,\axaddr_wrap_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_wrap_reg_n_0_[3] ,\axaddr_wrap_reg_n_0_[2] ,\axaddr_wrap_reg_n_0_[1] ,\axaddr_wrap_reg_n_0_[0] }),
        .O({\axaddr_wrap_reg[3]_i_2__0_n_4 ,\axaddr_wrap_reg[3]_i_2__0_n_5 ,\axaddr_wrap_reg[3]_i_2__0_n_6 ,\axaddr_wrap_reg[3]_i_2__0_n_7 }),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\axaddr_wrap_reg[7]_i_2__0_n_1 ,\axaddr_wrap_reg[7]_i_2__0_n_2 ,\axaddr_wrap_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[7]_i_2__0_n_4 ,\axaddr_wrap_reg[7]_i_2__0_n_5 ,\axaddr_wrap_reg[7]_i_2__0_n_6 ,\axaddr_wrap_reg[7]_i_2__0_n_7 }),
        .S({\axaddr_wrap[7]_i_3__0_n_0 ,\axaddr_wrap[7]_i_4__0_n_0 ,\axaddr_wrap[7]_i_5__0_n_0 ,\axaddr_wrap[7]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[0] ),
        .I1(\axlen_cnt[3]_i_2__0_n_0 ),
        .I2(\state_reg[1]_rep ),
        .I3(si_rs_arvalid),
        .I4(\state_reg[0]_rep ),
        .I5(\m_payload_i_reg[46] [15]),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [16]),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt[3]_i_2__0_n_0 ),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(E),
        .I1(\m_payload_i_reg[46] [17]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt[3]_i_2__0_n_0 ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt[3]_i_2__0_n_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axlen_cnt[4]_i_1__1 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[0] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [0]),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[10] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[11] [3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [10]),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[11] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[11] [4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [11]),
        .O(m_axi_araddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[1] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [1]),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[2] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [2]),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[3] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[3] [3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [3]),
        .O(m_axi_araddr[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\m_payload_i_reg[46] [4]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_wrap_reg_n_0_[4] ),
        .I3(\m_payload_i_reg[46] [14]),
        .I4(sel_first_reg_4),
        .O(m_axi_araddr[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\m_payload_i_reg[46] [5]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_wrap_reg_n_0_[5] ),
        .I3(\m_payload_i_reg[46] [14]),
        .I4(sel_first_reg_3),
        .O(m_axi_araddr[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\m_payload_i_reg[46] [6]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_wrap_reg_n_0_[6] ),
        .I3(\m_payload_i_reg[46] [14]),
        .I4(sel_first_reg_2),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[7] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[11] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [7]),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[8] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[11] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [8]),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[9] ),
        .I2(\m_payload_i_reg[46] [14]),
        .I3(\axaddr_incr_reg[11] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[46] [9]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_2__2
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [10]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [11]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [7]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [8]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[46] [9]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

module axi_register_slice_v2_1_12_axi_register_slice
   (\skid_buffer_reg[0] ,
    \skid_buffer_reg[0]_0 ,
    si_rs_awvalid,
    \m_payload_i_reg[0] ,
    si_rs_bready,
    si_rs_arvalid,
    \m_payload_i_reg[0]_0 ,
    si_rs_rready,
    \wrap_cnt_r_reg[3] ,
    D,
    Q,
    \s_arid_r_reg[11] ,
    axaddr_offset,
    \axaddr_offset_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    shandshake,
    axaddr_offset_0,
    next_pending_r_reg_0,
    \axlen_cnt_reg[3]_0 ,
    \cnt_read_reg[0]_rep__0 ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[2] ,
    \gen_no_arbiter.m_amesg_i_reg[1] ,
    \axaddr_incr_reg[11] ,
    CO,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[11]_0 ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3] ,
    \skid_buffer_reg[61] ,
    \skid_buffer_reg[61]_0 ,
    aclk,
    m_valid_i0,
    aresetn,
    \cnt_read_reg[3]_rep__2 ,
    s_axi_rready,
    \axaddr_offset_r_reg[3] ,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    s_axi_awvalid,
    b_push,
    si_rs_bvalid,
    \state_reg[1]_rep ,
    \wrap_second_len_r_reg[3]_0 ,
    \state_reg[1]_1 ,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[1]_rep_0 ,
    \state_reg[0]_rep ,
    sel_first,
    sel_first_1,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    out,
    \s_bresp_acc_reg[1] ,
    r_push_r_reg,
    \m_payload_i_reg[2] ,
    S,
    \m_payload_i_reg[3] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[3]_0 ,
    E,
    \state_reg[1]_rep_1 );
  output \skid_buffer_reg[0] ;
  output \skid_buffer_reg[0]_0 ;
  output si_rs_awvalid;
  output \m_payload_i_reg[0] ;
  output si_rs_bready;
  output si_rs_arvalid;
  output \m_payload_i_reg[0]_0 ;
  output si_rs_rready;
  output [3:0]\wrap_cnt_r_reg[3] ;
  output [3:0]D;
  output [54:0]Q;
  output [53:0]\s_arid_r_reg[11] ;
  output [2:0]axaddr_offset;
  output \axaddr_offset_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output shandshake;
  output [3:0]axaddr_offset_0;
  output next_pending_r_reg_0;
  output \axlen_cnt_reg[3]_0 ;
  output \cnt_read_reg[0]_rep__0 ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  output \gen_no_arbiter.m_amesg_i_reg[2] ;
  output \gen_no_arbiter.m_amesg_i_reg[1] ;
  output [7:0]\axaddr_incr_reg[11] ;
  output [0:0]CO;
  output [3:0]O;
  output [3:0]\axaddr_incr_reg[7] ;
  output [3:0]\axaddr_incr_reg[11]_0 ;
  output [0:0]\axaddr_incr_reg[7]_0 ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [13:0]\skid_buffer_reg[61] ;
  output [46:0]\skid_buffer_reg[61]_0 ;
  input aclk;
  input m_valid_i0;
  input aresetn;
  input \cnt_read_reg[3]_rep__2 ;
  input s_axi_rready;
  input [2:0]\axaddr_offset_r_reg[3] ;
  input \state_reg[1] ;
  input [1:0]\state_reg[1]_0 ;
  input s_axi_awvalid;
  input b_push;
  input si_rs_bvalid;
  input \state_reg[1]_rep ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [1:0]\state_reg[1]_1 ;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input \state_reg[1]_rep_0 ;
  input \state_reg[0]_rep ;
  input sel_first;
  input sel_first_1;
  input s_axi_bready;
  input s_axi_arvalid;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;
  input [12:0]r_push_r_reg;
  input [33:0]\m_payload_i_reg[2] ;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]axaddr_incr_reg;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\state_reg[1]_rep_1 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [54:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_pipe_n_2;
  wire aresetn;
  wire aw_pipe_n_1;
  wire aw_pipe_n_87;
  wire [3:0]axaddr_incr_reg;
  wire [7:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[11]_0 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_incr_reg[7]_0 ;
  wire [2:0]axaddr_offset;
  wire [3:0]axaddr_offset_0;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire b_push;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire \gen_no_arbiter.m_amesg_i_reg[1] ;
  wire \gen_no_arbiter.m_amesg_i_reg[2] ;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [33:0]\m_payload_i_reg[2] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire m_valid_i0;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [11:0]out;
  wire [12:0]r_push_r_reg;
  wire [53:0]\s_arid_r_reg[11] ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire sel_first;
  wire sel_first_1;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire \skid_buffer_reg[0] ;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire [46:0]\skid_buffer_reg[61]_0 ;
  wire \state_reg[0]_rep ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire [1:0]\state_reg[1]_1 ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire [0:0]\state_reg[1]_rep_1 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [3:0]\wrap_cnt_r_reg[3] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  axi_register_slice_v2_1_12_axic_register_slice ar_pipe
       (.D({D[3:2],D[0]}),
        .Q(\s_arid_r_reg[11] ),
        .aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[0]_0 (aw_pipe_n_87),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11]_0 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7]_0 ),
        .axaddr_offset_0({axaddr_offset_0[2],axaddr_offset_0[0]}),
        .\axaddr_offset_r_reg[1] (axaddr_offset_0[1]),
        .\axaddr_offset_r_reg[3] (axaddr_offset_0[3]),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3]_0 ),
        .\gen_no_arbiter.m_amesg_i_reg[1] (\gen_no_arbiter.m_amesg_i_reg[1] ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg_0(ar_pipe_n_2),
        .next_pending_r_reg(next_pending_r_reg_0),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg_0(si_rs_arvalid),
        .sel_first_1(sel_first_1),
        .\skid_buffer_reg[0]_0 (\skid_buffer_reg[0]_0 ),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\state_reg[1] (\state_reg[1]_1 ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_0 ),
        .\state_reg[1]_rep_1 (\state_reg[1]_rep_1 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6]_0 ),
        .\wrap_cnt_r_reg[3] (\wrap_cnt_r_reg[3] ),
        .\wrap_second_len_r_reg[1] (D[1]),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ));
  axi_register_slice_v2_1_12_axic_register_slice_3 aw_pipe
       (.CO(CO),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[1]_inv (aw_pipe_n_87),
        .\aresetn_d_reg[1]_inv_0 (ar_pipe_n_2),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .b_push(b_push),
        .\gen_no_arbiter.m_amesg_i_reg[2] (\gen_no_arbiter.m_amesg_i_reg[2] ),
        .m_valid_i_reg_0(si_rs_awvalid),
        .next_pending_r_reg(next_pending_r_reg),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(aw_pipe_n_1),
        .sel_first(sel_first),
        .\skid_buffer_reg[0]_0 (\skid_buffer_reg[0] ),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ));
  axi_register_slice_v2_1_12_axic_register_slice__parameterized1 b_pipe
       (.aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[1]_inv (ar_pipe_n_2),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1] ),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[0]_0 (si_rs_bready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61] ));
  axi_register_slice_v2_1_12_axic_register_slice__parameterized2 r_pipe
       (.aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[1]_inv (ar_pipe_n_2),
        .\cnt_read_reg[0]_rep__0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[3]_rep__2 (\cnt_read_reg[3]_rep__2 ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[2]_0 (\m_payload_i_reg[2] ),
        .r_push_r_reg(r_push_r_reg),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[0]_0 (si_rs_rready),
        .\skid_buffer_reg[61] (\skid_buffer_reg[61]_0 ));
endmodule

module axi_register_slice_v2_1_12_axic_register_slice
   (\skid_buffer_reg[0]_0 ,
    s_ready_i_reg_0,
    m_valid_i_reg_0,
    \wrap_cnt_r_reg[3] ,
    \wrap_second_len_r_reg[1] ,
    Q,
    D,
    \axaddr_offset_r_reg[1] ,
    \axaddr_offset_r_reg[3] ,
    next_pending_r_reg,
    axaddr_offset_0,
    \axlen_cnt_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \gen_no_arbiter.m_amesg_i_reg[1] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3] ,
    \aresetn_d_reg[0] ,
    aclk,
    m_valid_i0,
    \aresetn_d_reg[0]_0 ,
    \state_reg[1]_rep ,
    \wrap_second_len_r_reg[3] ,
    \state_reg[1] ,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[1]_rep_0 ,
    \state_reg[0]_rep ,
    sel_first_1,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \m_payload_i_reg[3]_0 ,
    \axaddr_incr_reg[3]_0 ,
    \state_reg[1]_rep_1 );
  output \skid_buffer_reg[0]_0 ;
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output [3:0]\wrap_cnt_r_reg[3] ;
  output \wrap_second_len_r_reg[1] ;
  output [53:0]Q;
  output [2:0]D;
  output \axaddr_offset_r_reg[1] ;
  output \axaddr_offset_r_reg[3] ;
  output next_pending_r_reg;
  output [1:0]axaddr_offset_0;
  output \axlen_cnt_reg[3] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \gen_no_arbiter.m_amesg_i_reg[1] ;
  output [3:0]\axaddr_incr_reg[7] ;
  output [3:0]\axaddr_incr_reg[11] ;
  output [0:0]\axaddr_incr_reg[7]_0 ;
  output [3:0]\axaddr_incr_reg[3] ;
  input \aresetn_d_reg[0] ;
  input aclk;
  input m_valid_i0;
  input \aresetn_d_reg[0]_0 ;
  input \state_reg[1]_rep ;
  input [3:0]\wrap_second_len_r_reg[3] ;
  input [1:0]\state_reg[1] ;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input \state_reg[1]_rep_0 ;
  input \state_reg[0]_rep ;
  input sel_first_1;
  input s_axi_arvalid;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [3:0]\m_payload_i_reg[3]_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]\state_reg[1]_rep_1 ;

  wire [2:0]D;
  wire [53:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[0]_0 ;
  wire \axaddr_incr[0]_i_10__0_n_0 ;
  wire \axaddr_incr[0]_i_12__0_n_0 ;
  wire \axaddr_incr[0]_i_13__0_n_0 ;
  wire \axaddr_incr[0]_i_14__0_n_0 ;
  wire \axaddr_incr[0]_i_3__0_n_0 ;
  wire \axaddr_incr[0]_i_4__0_n_0 ;
  wire \axaddr_incr[0]_i_5__0_n_0 ;
  wire \axaddr_incr[0]_i_6__0_n_0 ;
  wire \axaddr_incr[0]_i_7__0_n_0 ;
  wire \axaddr_incr[0]_i_8__0_n_0 ;
  wire \axaddr_incr[0]_i_9__0_n_0 ;
  wire \axaddr_incr[4]_i_10__0_n_0 ;
  wire \axaddr_incr[4]_i_7__0_n_0 ;
  wire \axaddr_incr[4]_i_8__0_n_0 ;
  wire \axaddr_incr[4]_i_9__0_n_0 ;
  wire \axaddr_incr[8]_i_10__0_n_0 ;
  wire \axaddr_incr[8]_i_7__0_n_0 ;
  wire \axaddr_incr[8]_i_8__0_n_0 ;
  wire \axaddr_incr[8]_i_9__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_1 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_2 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_3 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_4 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_5 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_6 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_7 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_1 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_2 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_1 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_2 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_3 ;
  wire [1:0]axaddr_offset_0;
  wire \axaddr_offset_r[0]_i_2_n_0 ;
  wire \axaddr_offset_r[0]_i_3_n_0 ;
  wire \axaddr_offset_r[1]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_3__0_n_0 ;
  wire \axaddr_offset_r[2]_i_4_n_0 ;
  wire \axaddr_offset_r[3]_i_2__0_n_0 ;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axlen_cnt_reg[3] ;
  wire \gen_no_arbiter.m_amesg_i_reg[1] ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[52]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first_1;
  wire [3:3]si_rs_arlen;
  wire \skid_buffer_reg[0]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire [0:0]\state_reg[1]_rep_1 ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire \wrap_cnt_r[3]_i_3_n_0 ;
  wire [3:0]\wrap_cnt_r_reg[3] ;
  wire \wrap_second_len_r[0]_i_2__0_n_0 ;
  wire \wrap_second_len_r[0]_i_3_n_0 ;
  wire \wrap_second_len_r[0]_i_4_n_0 ;
  wire \wrap_second_len_r[0]_i_5_n_0 ;
  wire \wrap_second_len_r[3]_i_2__0_n_0 ;
  wire \wrap_second_len_r_reg[1] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_6__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[0]_0 ),
        .Q(m_valid_i_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_10__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [0]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_7 ),
        .O(\axaddr_incr[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_12__0 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_13__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_14__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[0]_i_3__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_5__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[0]_i_6__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[0]_i_7__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [3]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_4 ),
        .O(\axaddr_incr[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_8__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(\axaddr_incr_reg[3]_0 [2]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_5 ),
        .O(\axaddr_incr[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_9__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [1]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_6 ),
        .O(\axaddr_incr[0]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_10__0 
       (.I0(Q[4]),
        .O(\axaddr_incr[4]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_7__0 
       (.I0(Q[7]),
        .O(\axaddr_incr[4]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_8__0 
       (.I0(Q[6]),
        .O(\axaddr_incr[4]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_9__0 
       (.I0(Q[5]),
        .O(\axaddr_incr[4]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_10__0 
       (.I0(Q[8]),
        .O(\axaddr_incr[8]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_7__0 
       (.I0(Q[11]),
        .O(\axaddr_incr[8]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_8__0 
       (.I0(Q[10]),
        .O(\axaddr_incr[8]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_9__0 
       (.I0(Q[9]),
        .O(\axaddr_incr[8]_i_9__0_n_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_11__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_11__0_n_0 ,\axaddr_incr_reg[0]_i_11__0_n_1 ,\axaddr_incr_reg[0]_i_11__0_n_2 ,\axaddr_incr_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[0]_i_12__0_n_0 ,\axaddr_incr[0]_i_13__0_n_0 ,\axaddr_incr[0]_i_14__0_n_0 }),
        .O({\axaddr_incr_reg[0]_i_11__0_n_4 ,\axaddr_incr_reg[0]_i_11__0_n_5 ,\axaddr_incr_reg[0]_i_11__0_n_6 ,\axaddr_incr_reg[0]_i_11__0_n_7 }),
        .S(\m_payload_i_reg[3]_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[7]_0 ,\axaddr_incr_reg[0]_i_2__0_n_1 ,\axaddr_incr_reg[0]_i_2__0_n_2 ,\axaddr_incr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr[0]_i_3__0_n_0 ,\axaddr_incr[0]_i_4__0_n_0 ,\axaddr_incr[0]_i_5__0_n_0 ,\axaddr_incr[0]_i_6__0_n_0 }),
        .O(\axaddr_incr_reg[3] ),
        .S({\axaddr_incr[0]_i_7__0_n_0 ,\axaddr_incr[0]_i_8__0_n_0 ,\axaddr_incr[0]_i_9__0_n_0 ,\axaddr_incr[0]_i_10__0_n_0 }));
  CARRY4 \axaddr_incr_reg[4]_i_6__0 
       (.CI(\axaddr_incr_reg[0]_i_11__0_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_6__0_n_0 ,\axaddr_incr_reg[4]_i_6__0_n_1 ,\axaddr_incr_reg[4]_i_6__0_n_2 ,\axaddr_incr_reg[4]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[7] ),
        .S({\axaddr_incr[4]_i_7__0_n_0 ,\axaddr_incr[4]_i_8__0_n_0 ,\axaddr_incr[4]_i_9__0_n_0 ,\axaddr_incr[4]_i_10__0_n_0 }));
  CARRY4 \axaddr_incr_reg[8]_i_6__0 
       (.CI(\axaddr_incr_reg[4]_i_6__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_6__0_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_6__0_n_1 ,\axaddr_incr_reg[8]_i_6__0_n_2 ,\axaddr_incr_reg[8]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] ),
        .S({\axaddr_incr[8]_i_7__0_n_0 ,\axaddr_incr[8]_i_8__0_n_0 ,\axaddr_incr[8]_i_9__0_n_0 ,\axaddr_incr[8]_i_10__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(\axaddr_offset_r[0]_i_2_n_0 ),
        .O(axaddr_offset_0[0]));
  LUT6 #(
    .INIT(64'h00000700FFFFF7FF)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(Q[39]),
        .I1(\axaddr_offset_r[0]_i_3_n_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [0]),
        .O(\axaddr_offset_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(Q[40]),
        .I1(\axaddr_offset_r[1]_i_2__0_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\axaddr_offset_r_reg[3]_0 [1]),
        .O(\axaddr_offset_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[35]),
        .I3(Q[3]),
        .I4(Q[36]),
        .I5(Q[1]),
        .O(\axaddr_offset_r[1]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r[2]_i_2_n_0 ),
        .O(axaddr_offset_0[1]));
  LUT6 #(
    .INIT(64'h03FFF3FF55555555)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(\axaddr_offset_r_reg[3]_0 [2]),
        .I1(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I2(Q[35]),
        .I3(Q[41]),
        .I4(\axaddr_offset_r[2]_i_4_n_0 ),
        .I5(\state_reg[1]_rep ),
        .O(\axaddr_offset_r[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_4 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(si_rs_arlen),
        .I1(\axaddr_offset_r[3]_i_2__0_n_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [3]),
        .O(\axaddr_offset_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_4 
       (.I0(si_rs_arlen),
        .I1(\state_reg[0]_rep ),
        .I2(s_ready_i_reg_0),
        .I3(\state_reg[1]_rep_0 ),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(Q[37]),
        .I1(sel_first_1),
        .O(\gen_no_arbiter.m_amesg_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(\m_payload_i[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(si_rs_arlen),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[52]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_1 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(s_ready_i_reg_0),
        .R(m_valid_i_reg_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_3__0
       (.I0(\state_reg[1]_rep ),
        .I1(Q[39]),
        .I2(si_rs_arlen),
        .I3(Q[40]),
        .I4(Q[41]),
        .O(next_pending_r_reg));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    s_ready_i_i_1__0
       (.I0(s_axi_arvalid),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(\state_reg[0]_rep ),
        .I4(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[35]),
        .I4(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .I2(Q[36]),
        .I3(Q[40]),
        .I4(Q[35]),
        .I5(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(si_rs_arlen),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h002A0A2AA02AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(si_rs_arlen),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[41]),
        .I5(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[41]),
        .I3(Q[35]),
        .I4(si_rs_arlen),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(si_rs_arlen),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT6 #(
    .INIT(64'hDDDDD8DDAAAAA8AA)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(\wrap_second_len_r[0]_i_2__0_n_0 ),
        .I1(\wrap_second_len_r[0]_i_3_n_0 ),
        .I2(\state_reg[1] [1]),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[1] [0]),
        .I5(\wrap_second_len_r_reg[3] [0]),
        .O(\wrap_cnt_r_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[1] ),
        .I1(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .O(\wrap_cnt_r_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(D[1]),
        .I1(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I2(\wrap_second_len_r_reg[1] ),
        .O(\wrap_cnt_r_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(D[2]),
        .I1(\wrap_second_len_r_reg[1] ),
        .I2(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I3(D[1]),
        .O(\wrap_cnt_r_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(\wrap_cnt_r[3]_i_3_n_0 ),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\axaddr_offset_r[0]_i_2_n_0 ),
        .I3(\axaddr_offset_r[2]_i_2_n_0 ),
        .I4(\axaddr_offset_r_reg[3] ),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000800FFFFF8FF)) 
    \wrap_cnt_r[3]_i_3 
       (.I0(Q[39]),
        .I1(\axaddr_offset_r[0]_i_3_n_0 ),
        .I2(\state_reg[1]_rep_0 ),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[0]_rep ),
        .I5(\wrap_second_len_r_reg[3] [0]),
        .O(\wrap_cnt_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCACC)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\wrap_second_len_r[0]_i_2__0_n_0 ),
        .I1(\wrap_second_len_r_reg[3] [0]),
        .I2(\state_reg[1] [0]),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[1] [1]),
        .I5(\wrap_second_len_r[0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2FFFFFF)) 
    \wrap_second_len_r[0]_i_2__0 
       (.I0(\axaddr_offset_r_reg[3]_0 [3]),
        .I1(\state_reg[1]_rep ),
        .I2(\wrap_second_len_r[3]_i_2__0_n_0 ),
        .I3(\axaddr_offset_r[2]_i_2_n_0 ),
        .I4(\axaddr_offset_r[0]_i_2_n_0 ),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_second_len_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \wrap_second_len_r[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(\wrap_second_len_r[0]_i_4_n_0 ),
        .I5(\wrap_second_len_r[0]_i_5_n_0 ),
        .O(\wrap_second_len_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_second_len_r[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\wrap_second_len_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \wrap_second_len_r[0]_i_5 
       (.I0(Q[39]),
        .I1(\state_reg[0]_rep ),
        .I2(s_ready_i_reg_0),
        .I3(\state_reg[1]_rep_0 ),
        .O(\wrap_second_len_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2EE22E222EE22EE2)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\state_reg[1]_rep ),
        .I2(\axaddr_offset_r[0]_i_2_n_0 ),
        .I3(\axaddr_offset_r_reg[1] ),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\axaddr_offset_r[2]_i_2_n_0 ),
        .O(\wrap_second_len_r_reg[1] ));
  LUT6 #(
    .INIT(64'h08F3FFFF08F30000)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[3] ),
        .I1(\axaddr_offset_r[0]_i_2_n_0 ),
        .I2(\axaddr_offset_r_reg[1] ),
        .I3(\axaddr_offset_r[2]_i_2_n_0 ),
        .I4(\state_reg[1]_rep ),
        .I5(\wrap_second_len_r_reg[3] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF00FFFFBF00BF00)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(\axaddr_offset_r_reg[1] ),
        .I1(\axaddr_offset_r[0]_i_2_n_0 ),
        .I2(\axaddr_offset_r[2]_i_2_n_0 ),
        .I3(\wrap_second_len_r[3]_i_2__0_n_0 ),
        .I4(\state_reg[1]_rep ),
        .I5(\wrap_second_len_r_reg[3] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2__0 
       (.I0(\axaddr_offset_r[2]_i_4_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r[3]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_12_axic_register_slice" *) 
module axi_register_slice_v2_1_12_axic_register_slice_3
   (\skid_buffer_reg[0]_0 ,
    s_ready_i_reg_0,
    m_valid_i_reg_0,
    Q,
    axaddr_offset,
    \axaddr_offset_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \gen_no_arbiter.m_amesg_i_reg[2] ,
    \axaddr_incr_reg[11] ,
    CO,
    O,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[1]_inv_0 ,
    aresetn,
    \axaddr_offset_r_reg[3] ,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    s_axi_awvalid,
    b_push,
    sel_first,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    S,
    axaddr_incr_reg,
    E);
  output \skid_buffer_reg[0]_0 ;
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output [54:0]Q;
  output [2:0]axaddr_offset;
  output \axaddr_offset_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output \gen_no_arbiter.m_amesg_i_reg[2] ;
  output [7:0]\axaddr_incr_reg[11] ;
  output [0:0]CO;
  output [3:0]O;
  output \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[1]_inv_0 ;
  input aresetn;
  input [2:0]\axaddr_offset_r_reg[3] ;
  input \state_reg[1] ;
  input [1:0]\state_reg[1]_0 ;
  input s_axi_awvalid;
  input b_push;
  input sel_first;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [3:0]S;
  input [3:0]axaddr_incr_reg;
  input [0:0]E;

  wire [3:0]C;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [54:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[1]_inv ;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \axaddr_incr[0]_i_10_n_0 ;
  wire \axaddr_incr[0]_i_12_n_0 ;
  wire \axaddr_incr[0]_i_13_n_0 ;
  wire \axaddr_incr[0]_i_14_n_0 ;
  wire \axaddr_incr[0]_i_3_n_0 ;
  wire \axaddr_incr[0]_i_4_n_0 ;
  wire \axaddr_incr[0]_i_5_n_0 ;
  wire \axaddr_incr[0]_i_6_n_0 ;
  wire \axaddr_incr[0]_i_7_n_0 ;
  wire \axaddr_incr[0]_i_8_n_0 ;
  wire \axaddr_incr[0]_i_9_n_0 ;
  wire \axaddr_incr[4]_i_10_n_0 ;
  wire \axaddr_incr[4]_i_7_n_0 ;
  wire \axaddr_incr[4]_i_8_n_0 ;
  wire \axaddr_incr[4]_i_9_n_0 ;
  wire \axaddr_incr[8]_i_10_n_0 ;
  wire \axaddr_incr[8]_i_7_n_0 ;
  wire \axaddr_incr[8]_i_8_n_0 ;
  wire \axaddr_incr[8]_i_9_n_0 ;
  wire [3:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_i_11_n_0 ;
  wire \axaddr_incr_reg[0]_i_11_n_1 ;
  wire \axaddr_incr_reg[0]_i_11_n_2 ;
  wire \axaddr_incr_reg[0]_i_11_n_3 ;
  wire \axaddr_incr_reg[0]_i_2_n_1 ;
  wire \axaddr_incr_reg[0]_i_2_n_2 ;
  wire \axaddr_incr_reg[0]_i_2_n_3 ;
  wire [7:0]\axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[4]_i_6_n_0 ;
  wire \axaddr_incr_reg[4]_i_6_n_1 ;
  wire \axaddr_incr_reg[4]_i_6_n_2 ;
  wire \axaddr_incr_reg[4]_i_6_n_3 ;
  wire \axaddr_incr_reg[8]_i_6_n_1 ;
  wire \axaddr_incr_reg[8]_i_6_n_2 ;
  wire \axaddr_incr_reg[8]_i_6_n_3 ;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r[1]_i_3_n_0 ;
  wire \axaddr_offset_r[2]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_3_n_0 ;
  wire \axaddr_offset_r[3]_i_2_n_0 ;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[3] ;
  wire b_push;
  wire \gen_no_arbiter.m_amesg_i_reg[2] ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire [61:0]skid_buffer;
  wire \skid_buffer_reg[0]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_6_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[1]_inv ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_10 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[0]),
        .I3(sel_first),
        .I4(C[0]),
        .O(\axaddr_incr[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_12 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_13 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_14 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[0]_i_3 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_5 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[0]_i_6 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[0]_i_7 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[3]),
        .I3(sel_first),
        .I4(C[3]),
        .O(\axaddr_incr[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_8 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(axaddr_incr_reg[2]),
        .I3(sel_first),
        .I4(C[2]),
        .O(\axaddr_incr[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_9 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[1]),
        .I3(sel_first),
        .I4(C[1]),
        .O(\axaddr_incr[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_10 
       (.I0(Q[4]),
        .O(\axaddr_incr[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_7 
       (.I0(Q[7]),
        .O(\axaddr_incr[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_8 
       (.I0(Q[6]),
        .O(\axaddr_incr[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_9 
       (.I0(Q[5]),
        .O(\axaddr_incr[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_10 
       (.I0(Q[8]),
        .O(\axaddr_incr[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_7 
       (.I0(Q[11]),
        .O(\axaddr_incr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_8 
       (.I0(Q[10]),
        .O(\axaddr_incr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_9 
       (.I0(Q[9]),
        .O(\axaddr_incr[8]_i_9_n_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_11_n_0 ,\axaddr_incr_reg[0]_i_11_n_1 ,\axaddr_incr_reg[0]_i_11_n_2 ,\axaddr_incr_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[0]_i_12_n_0 ,\axaddr_incr[0]_i_13_n_0 ,\axaddr_incr[0]_i_14_n_0 }),
        .O(C),
        .S(S));
  CARRY4 \axaddr_incr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\axaddr_incr_reg[0]_i_2_n_1 ,\axaddr_incr_reg[0]_i_2_n_2 ,\axaddr_incr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr[0]_i_3_n_0 ,\axaddr_incr[0]_i_4_n_0 ,\axaddr_incr[0]_i_5_n_0 ,\axaddr_incr[0]_i_6_n_0 }),
        .O(O),
        .S({\axaddr_incr[0]_i_7_n_0 ,\axaddr_incr[0]_i_8_n_0 ,\axaddr_incr[0]_i_9_n_0 ,\axaddr_incr[0]_i_10_n_0 }));
  CARRY4 \axaddr_incr_reg[4]_i_6 
       (.CI(\axaddr_incr_reg[0]_i_11_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_6_n_0 ,\axaddr_incr_reg[4]_i_6_n_1 ,\axaddr_incr_reg[4]_i_6_n_2 ,\axaddr_incr_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] [3:0]),
        .S({\axaddr_incr[4]_i_7_n_0 ,\axaddr_incr[4]_i_8_n_0 ,\axaddr_incr[4]_i_9_n_0 ,\axaddr_incr[4]_i_10_n_0 }));
  CARRY4 \axaddr_incr_reg[8]_i_6 
       (.CI(\axaddr_incr_reg[4]_i_6_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_6_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_6_n_1 ,\axaddr_incr_reg[8]_i_6_n_2 ,\axaddr_incr_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] [7:4]),
        .S({\axaddr_incr[8]_i_7_n_0 ,\axaddr_incr[8]_i_8_n_0 ,\axaddr_incr[8]_i_9_n_0 ,\axaddr_incr[8]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r_reg[1] ),
        .O(axaddr_offset[0]));
  LUT6 #(
    .INIT(64'h111DDDDDDD1DDDDD)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(\state_reg[1] ),
        .I2(\axaddr_offset_r[1]_i_3_n_0 ),
        .I3(Q[35]),
        .I4(Q[40]),
        .I5(\axaddr_offset_r[2]_i_3_n_0 ),
        .O(\axaddr_offset_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EE2222222222)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(\state_reg[1] ),
        .I2(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I3(\axaddr_offset_r[2]_i_3_n_0 ),
        .I4(Q[35]),
        .I5(Q[41]),
        .O(axaddr_offset[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(Q[42]),
        .I1(\axaddr_offset_r[3]_i_2_n_0 ),
        .I2(\state_reg[1]_0 [1]),
        .I3(m_valid_i_reg_0),
        .I4(\state_reg[1]_0 [0]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(axaddr_offset[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_3 
       (.I0(Q[42]),
        .I1(\state_reg[1]_0 [0]),
        .I2(m_valid_i_reg_0),
        .I3(\state_reg[1]_0 [1]),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(Q[37]),
        .I1(sel_first),
        .O(\gen_no_arbiter.m_amesg_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(skid_buffer[52]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[52]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(\skid_buffer_reg[0]_0 ),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_2
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[42]),
        .I3(Q[39]),
        .O(next_pending_r_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(s_ready_i_reg_0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_2
       (.I0(s_axi_awvalid),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(b_push),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(s_ready_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[35]),
        .I4(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8888082AAAAA082A)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[40]),
        .I3(Q[41]),
        .I4(Q[36]),
        .I5(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .I2(Q[36]),
        .I3(Q[40]),
        .I4(Q[35]),
        .I5(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002AA02A0A2AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[42]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[41]),
        .I3(Q[35]),
        .I4(Q[42]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[42]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_12_axic_register_slice" *) 
module axi_register_slice_v2_1_12_axic_register_slice__parameterized1
   (\m_payload_i_reg[0]_0 ,
    \skid_buffer_reg[0]_0 ,
    shandshake,
    \skid_buffer_reg[61] ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[0] ,
    si_rs_bvalid,
    s_axi_bready,
    out,
    \s_bresp_acc_reg[1] );
  output \m_payload_i_reg[0]_0 ;
  output \skid_buffer_reg[0]_0 ;
  output shandshake;
  output [13:0]\skid_buffer_reg[61] ;
  input \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input si_rs_bvalid;
  input s_axi_bready;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1]_inv ;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire \m_payload_i_reg[0]_0 ;
  wire m_valid_i0;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire s_ready_i0;
  wire shandshake;
  wire si_rs_bvalid;
  wire \skid_buffer_reg[0]_0 ;
  wire [13:0]\skid_buffer_reg[61] ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\s_bresp_acc_reg[1] [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(out[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(out[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(out[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(\m_payload_i_reg[0]_0 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\s_bresp_acc_reg[1] [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(out[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(out[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(out[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(out[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(out[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(out[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(out[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(out[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\skid_buffer_reg[61] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__0
       (.I0(s_axi_bready),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_bvalid),
        .I3(\skid_buffer_reg[0]_0 ),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(\aresetn_d_reg[1]_inv ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_1
       (.I0(si_rs_bvalid),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(s_axi_bready),
        .I3(\m_payload_i_reg[0]_0 ),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_12_axic_register_slice" *) 
module axi_register_slice_v2_1_12_axic_register_slice__parameterized2
   (\m_payload_i_reg[0]_0 ,
    \skid_buffer_reg[0]_0 ,
    \cnt_read_reg[0]_rep__0 ,
    \skid_buffer_reg[61] ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[0] ,
    \cnt_read_reg[3]_rep__2 ,
    s_axi_rready,
    r_push_r_reg,
    \m_payload_i_reg[2]_0 );
  output \m_payload_i_reg[0]_0 ;
  output \skid_buffer_reg[0]_0 ;
  output \cnt_read_reg[0]_rep__0 ;
  output [46:0]\skid_buffer_reg[61] ;
  input \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \cnt_read_reg[3]_rep__2 ;
  input s_axi_rready;
  input [12:0]r_push_r_reg;
  input [33:0]\m_payload_i_reg[2]_0 ;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1]_inv ;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__1_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire \m_payload_i_reg[0]_0 ;
  wire [33:0]\m_payload_i_reg[2]_0 ;
  wire m_valid_i_i_1__2_n_0;
  wire p_1_in;
  wire [12:0]r_push_r_reg;
  wire s_axi_rready;
  wire s_ready_i_i_1__2_n_0;
  wire \skid_buffer_reg[0]_0 ;
  wire [46:0]\skid_buffer_reg[61] ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_read[3]_i_2 
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(\cnt_read_reg[3]_rep__2 ),
        .O(\cnt_read_reg[0]_rep__0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [32]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\m_payload_i_reg[2]_0 [33]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(r_push_r_reg[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(r_push_r_reg[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(r_push_r_reg[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(r_push_r_reg[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(r_push_r_reg[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(r_push_r_reg[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(r_push_r_reg[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(r_push_r_reg[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(r_push_r_reg[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(r_push_r_reg[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(r_push_r_reg[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(r_push_r_reg[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(\m_payload_i_reg[0]_0 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(r_push_r_reg[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\m_payload_i_reg[2]_0 [9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\skid_buffer_reg[61] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[61] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\skid_buffer_reg[61] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[61] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    m_valid_i_i_1__2
       (.I0(s_axi_rready),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(\cnt_read_reg[3]_rep__2 ),
        .I3(\skid_buffer_reg[0]_0 ),
        .O(m_valid_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__2_n_0),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(\aresetn_d_reg[1]_inv ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    s_ready_i_i_1__2
       (.I0(\cnt_read_reg[3]_rep__2 ),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(s_axi_rready),
        .I3(\m_payload_i_reg[0]_0 ),
        .O(s_ready_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\m_payload_i_reg[2]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_12_axic_register_slice" *) 
module axi_register_slice_v2_1_12_axic_register_slice__parameterized7
   (sr_rvalid,
    aa_rready,
    \m_ready_d_reg[1] ,
    \skid_buffer_reg[1]_0 ,
    \skid_buffer_reg[3]_0 ,
    \skid_buffer_reg[3]_1 ,
    m_axi_rready,
    \skid_buffer_reg[31]_0 ,
    aclk,
    m_valid_i_reg_0,
    s_axi_rready,
    aa_grant_rnw,
    m_valid_i,
    m_ready_d,
    mi_rvalid,
    \m_atarget_enc_reg[0] ,
    \m_ready_d_reg[0] ,
    m_axi_rresp,
    m_atarget_enc,
    m_axi_rdata,
    m_axi_rvalid,
    \m_atarget_enc_reg[2] ,
    \m_atarget_enc_reg[2]_0 ,
    Q,
    SR,
    E);
  output sr_rvalid;
  output aa_rready;
  output \m_ready_d_reg[1] ;
  output \skid_buffer_reg[1]_0 ;
  output \skid_buffer_reg[3]_0 ;
  output \skid_buffer_reg[3]_1 ;
  output [7:0]m_axi_rready;
  output [33:0]\skid_buffer_reg[31]_0 ;
  input aclk;
  input m_valid_i_reg_0;
  input [0:0]s_axi_rready;
  input aa_grant_rnw;
  input m_valid_i;
  input [0:0]m_ready_d;
  input [0:0]mi_rvalid;
  input \m_atarget_enc_reg[0] ;
  input \m_ready_d_reg[0] ;
  input [15:0]m_axi_rresp;
  input [3:0]m_atarget_enc;
  input [255:0]m_axi_rdata;
  input [7:0]m_axi_rvalid;
  input \m_atarget_enc_reg[2] ;
  input \m_atarget_enc_reg[2]_0 ;
  input [7:0]Q;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \aresetn_d_reg_n_0_[1] ;
  wire [3:0]m_atarget_enc;
  wire \m_atarget_enc_reg[0] ;
  wire \m_atarget_enc_reg[2] ;
  wire \m_atarget_enc_reg[2]_0 ;
  wire [255:0]m_axi_rdata;
  wire [7:0]m_axi_rready;
  wire [15:0]m_axi_rresp;
  wire [7:0]m_axi_rvalid;
  wire \m_payload_i_reg_n_0_[0] ;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[1] ;
  wire m_valid_i;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_i_2_n_0;
  wire m_valid_i_i_4_n_0;
  wire m_valid_i_i_5_n_0;
  wire m_valid_i_i_7_n_0;
  wire m_valid_i_i_8_n_0;
  wire m_valid_i_reg_0;
  wire [0:0]mi_rvalid;
  wire [0:0]s_axi_rready;
  wire s_ready_i_i_1_n_0;
  wire [34:0]skid_buffer;
  wire \skid_buffer[10]_i_1_n_0 ;
  wire \skid_buffer[10]_i_2_n_0 ;
  wire \skid_buffer[10]_i_3_n_0 ;
  wire \skid_buffer[10]_i_4_n_0 ;
  wire \skid_buffer[11]_i_1_n_0 ;
  wire \skid_buffer[11]_i_2_n_0 ;
  wire \skid_buffer[11]_i_3_n_0 ;
  wire \skid_buffer[11]_i_4_n_0 ;
  wire \skid_buffer[12]_i_1_n_0 ;
  wire \skid_buffer[12]_i_2_n_0 ;
  wire \skid_buffer[12]_i_3_n_0 ;
  wire \skid_buffer[12]_i_4_n_0 ;
  wire \skid_buffer[13]_i_1_n_0 ;
  wire \skid_buffer[13]_i_2_n_0 ;
  wire \skid_buffer[13]_i_3_n_0 ;
  wire \skid_buffer[13]_i_4_n_0 ;
  wire \skid_buffer[14]_i_1_n_0 ;
  wire \skid_buffer[14]_i_2_n_0 ;
  wire \skid_buffer[14]_i_3_n_0 ;
  wire \skid_buffer[14]_i_4_n_0 ;
  wire \skid_buffer[15]_i_1_n_0 ;
  wire \skid_buffer[15]_i_2_n_0 ;
  wire \skid_buffer[15]_i_3_n_0 ;
  wire \skid_buffer[15]_i_4_n_0 ;
  wire \skid_buffer[16]_i_1_n_0 ;
  wire \skid_buffer[16]_i_2_n_0 ;
  wire \skid_buffer[16]_i_3_n_0 ;
  wire \skid_buffer[16]_i_4_n_0 ;
  wire \skid_buffer[17]_i_1_n_0 ;
  wire \skid_buffer[17]_i_2_n_0 ;
  wire \skid_buffer[17]_i_3_n_0 ;
  wire \skid_buffer[17]_i_4_n_0 ;
  wire \skid_buffer[18]_i_1_n_0 ;
  wire \skid_buffer[18]_i_2_n_0 ;
  wire \skid_buffer[18]_i_3_n_0 ;
  wire \skid_buffer[18]_i_4_n_0 ;
  wire \skid_buffer[19]_i_1_n_0 ;
  wire \skid_buffer[19]_i_2_n_0 ;
  wire \skid_buffer[19]_i_3_n_0 ;
  wire \skid_buffer[19]_i_4_n_0 ;
  wire \skid_buffer[1]_i_1_n_0 ;
  wire \skid_buffer[1]_i_2_n_0 ;
  wire \skid_buffer[1]_i_3_n_0 ;
  wire \skid_buffer[1]_i_4_n_0 ;
  wire \skid_buffer[1]_i_5_n_0 ;
  wire \skid_buffer[20]_i_1_n_0 ;
  wire \skid_buffer[20]_i_2_n_0 ;
  wire \skid_buffer[20]_i_3_n_0 ;
  wire \skid_buffer[20]_i_4_n_0 ;
  wire \skid_buffer[21]_i_1_n_0 ;
  wire \skid_buffer[21]_i_2_n_0 ;
  wire \skid_buffer[21]_i_3_n_0 ;
  wire \skid_buffer[21]_i_4_n_0 ;
  wire \skid_buffer[22]_i_1_n_0 ;
  wire \skid_buffer[22]_i_2_n_0 ;
  wire \skid_buffer[22]_i_3_n_0 ;
  wire \skid_buffer[22]_i_4_n_0 ;
  wire \skid_buffer[23]_i_1_n_0 ;
  wire \skid_buffer[23]_i_2_n_0 ;
  wire \skid_buffer[23]_i_3_n_0 ;
  wire \skid_buffer[23]_i_4_n_0 ;
  wire \skid_buffer[24]_i_1_n_0 ;
  wire \skid_buffer[24]_i_2_n_0 ;
  wire \skid_buffer[24]_i_3_n_0 ;
  wire \skid_buffer[24]_i_4_n_0 ;
  wire \skid_buffer[25]_i_1_n_0 ;
  wire \skid_buffer[25]_i_2_n_0 ;
  wire \skid_buffer[25]_i_3_n_0 ;
  wire \skid_buffer[25]_i_4_n_0 ;
  wire \skid_buffer[26]_i_1_n_0 ;
  wire \skid_buffer[26]_i_2_n_0 ;
  wire \skid_buffer[26]_i_3_n_0 ;
  wire \skid_buffer[26]_i_4_n_0 ;
  wire \skid_buffer[27]_i_1_n_0 ;
  wire \skid_buffer[27]_i_2_n_0 ;
  wire \skid_buffer[27]_i_3_n_0 ;
  wire \skid_buffer[27]_i_4_n_0 ;
  wire \skid_buffer[28]_i_1_n_0 ;
  wire \skid_buffer[28]_i_2_n_0 ;
  wire \skid_buffer[28]_i_3_n_0 ;
  wire \skid_buffer[28]_i_4_n_0 ;
  wire \skid_buffer[29]_i_1_n_0 ;
  wire \skid_buffer[29]_i_2_n_0 ;
  wire \skid_buffer[29]_i_3_n_0 ;
  wire \skid_buffer[29]_i_4_n_0 ;
  wire \skid_buffer[2]_i_1_n_0 ;
  wire \skid_buffer[2]_i_2_n_0 ;
  wire \skid_buffer[2]_i_3_n_0 ;
  wire \skid_buffer[2]_i_4_n_0 ;
  wire \skid_buffer[2]_i_5_n_0 ;
  wire \skid_buffer[30]_i_1_n_0 ;
  wire \skid_buffer[30]_i_2_n_0 ;
  wire \skid_buffer[30]_i_3_n_0 ;
  wire \skid_buffer[30]_i_4_n_0 ;
  wire \skid_buffer[31]_i_1_n_0 ;
  wire \skid_buffer[31]_i_2_n_0 ;
  wire \skid_buffer[31]_i_3_n_0 ;
  wire \skid_buffer[31]_i_4_n_0 ;
  wire \skid_buffer[32]_i_1_n_0 ;
  wire \skid_buffer[32]_i_2_n_0 ;
  wire \skid_buffer[32]_i_3_n_0 ;
  wire \skid_buffer[32]_i_4_n_0 ;
  wire \skid_buffer[33]_i_1_n_0 ;
  wire \skid_buffer[33]_i_2_n_0 ;
  wire \skid_buffer[33]_i_3_n_0 ;
  wire \skid_buffer[33]_i_4_n_0 ;
  wire \skid_buffer[34]_i_1_n_0 ;
  wire \skid_buffer[34]_i_2_n_0 ;
  wire \skid_buffer[34]_i_3_n_0 ;
  wire \skid_buffer[34]_i_4_n_0 ;
  wire \skid_buffer[34]_i_5_n_0 ;
  wire \skid_buffer[3]_i_1_n_0 ;
  wire \skid_buffer[3]_i_2_n_0 ;
  wire \skid_buffer[3]_i_3_n_0 ;
  wire \skid_buffer[3]_i_4_n_0 ;
  wire \skid_buffer[4]_i_1_n_0 ;
  wire \skid_buffer[4]_i_2_n_0 ;
  wire \skid_buffer[4]_i_3_n_0 ;
  wire \skid_buffer[4]_i_4_n_0 ;
  wire \skid_buffer[5]_i_1_n_0 ;
  wire \skid_buffer[5]_i_2_n_0 ;
  wire \skid_buffer[5]_i_3_n_0 ;
  wire \skid_buffer[5]_i_4_n_0 ;
  wire \skid_buffer[6]_i_1_n_0 ;
  wire \skid_buffer[6]_i_2_n_0 ;
  wire \skid_buffer[6]_i_3_n_0 ;
  wire \skid_buffer[6]_i_4_n_0 ;
  wire \skid_buffer[7]_i_1_n_0 ;
  wire \skid_buffer[7]_i_2_n_0 ;
  wire \skid_buffer[7]_i_3_n_0 ;
  wire \skid_buffer[7]_i_4_n_0 ;
  wire \skid_buffer[8]_i_1_n_0 ;
  wire \skid_buffer[8]_i_2_n_0 ;
  wire \skid_buffer[8]_i_3_n_0 ;
  wire \skid_buffer[8]_i_4_n_0 ;
  wire \skid_buffer[9]_i_1_n_0 ;
  wire \skid_buffer[9]_i_2_n_0 ;
  wire \skid_buffer[9]_i_3_n_0 ;
  wire \skid_buffer[9]_i_4_n_0 ;
  wire \skid_buffer_reg[1]_0 ;
  wire [33:0]\skid_buffer_reg[31]_0 ;
  wire \skid_buffer_reg[3]_0 ;
  wire \skid_buffer_reg[3]_1 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire sr_rvalid;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg_n_0_[0] ),
        .Q(\aresetn_d_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[0]_INST_0 
       (.I0(aa_rready),
        .I1(Q[0]),
        .O(m_axi_rready[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[1]_INST_0 
       (.I0(aa_rready),
        .I1(Q[1]),
        .O(m_axi_rready[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[2]_INST_0 
       (.I0(aa_rready),
        .I1(Q[2]),
        .O(m_axi_rready[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[3]_INST_0 
       (.I0(aa_rready),
        .I1(Q[3]),
        .O(m_axi_rready[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[4]_INST_0 
       (.I0(aa_rready),
        .I1(Q[4]),
        .O(m_axi_rready[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[5]_INST_0 
       (.I0(aa_rready),
        .I1(Q[5]),
        .O(m_axi_rready[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[6]_INST_0 
       (.I0(aa_rready),
        .I1(Q[6]),
        .O(m_axi_rready[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[7]_INST_0 
       (.I0(aa_rready),
        .I1(Q[7]),
        .O(m_axi_rready[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(\skid_buffer[10]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(\skid_buffer[11]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(\skid_buffer[12]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1 
       (.I0(\skid_buffer[13]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(\skid_buffer[14]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(\skid_buffer[15]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(\skid_buffer[16]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(\skid_buffer[17]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(\skid_buffer[18]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(\skid_buffer[19]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(\skid_buffer[1]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(\skid_buffer[20]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(\skid_buffer[21]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(\skid_buffer[22]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(\skid_buffer[23]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(\skid_buffer[24]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(\skid_buffer[25]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(\skid_buffer[26]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(\skid_buffer[27]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(\skid_buffer[28]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(\skid_buffer[29]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(\skid_buffer[2]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(\skid_buffer[30]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1 
       (.I0(\skid_buffer[31]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(\skid_buffer[32]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(\skid_buffer[33]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_2 
       (.I0(\skid_buffer[34]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(\skid_buffer[3]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(\skid_buffer[4]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(\skid_buffer[5]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(\skid_buffer[6]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(\skid_buffer[7]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(\skid_buffer[8]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(\skid_buffer[9]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\skid_buffer_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\skid_buffer_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\skid_buffer_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\skid_buffer_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\skid_buffer_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\skid_buffer_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\skid_buffer_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\skid_buffer_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\skid_buffer_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\skid_buffer_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\skid_buffer_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\skid_buffer_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\skid_buffer_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\skid_buffer_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\skid_buffer_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\skid_buffer_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\skid_buffer_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\skid_buffer_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\skid_buffer_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\skid_buffer_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\skid_buffer_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\skid_buffer_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\skid_buffer_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\skid_buffer_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\skid_buffer_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\skid_buffer_reg[31]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\skid_buffer_reg[31]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\skid_buffer_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\skid_buffer_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\skid_buffer_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\skid_buffer_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\skid_buffer_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\skid_buffer_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\skid_buffer_reg[31]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \m_ready_d[1]_i_3 
       (.I0(sr_rvalid),
        .I1(\m_payload_i_reg_n_0_[0] ),
        .I2(s_axi_rready),
        .I3(aa_grant_rnw),
        .I4(m_valid_i),
        .I5(m_ready_d),
        .O(\m_ready_d_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    m_valid_i_i_1
       (.I0(\aresetn_d_reg_n_0_[1] ),
        .I1(m_valid_i_i_2_n_0),
        .I2(m_valid_i_reg_0),
        .O(m_valid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h08080008AAAAAAAA)) 
    m_valid_i_i_2
       (.I0(aa_rready),
        .I1(m_valid_i_i_4_n_0),
        .I2(m_valid_i_i_5_n_0),
        .I3(mi_rvalid),
        .I4(\m_atarget_enc_reg[0] ),
        .I5(\m_ready_d_reg[0] ),
        .O(m_valid_i_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    m_valid_i_i_4
       (.I0(m_axi_rvalid[1]),
        .I1(\m_atarget_enc_reg[2] ),
        .I2(\m_atarget_enc_reg[2]_0 ),
        .I3(m_axi_rvalid[5]),
        .I4(m_valid_i_i_7_n_0),
        .O(m_valid_i_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    m_valid_i_i_5
       (.I0(m_axi_rvalid[6]),
        .I1(\skid_buffer_reg[3]_1 ),
        .I2(m_axi_rvalid[2]),
        .I3(\skid_buffer_reg[1]_0 ),
        .I4(m_valid_i_i_8_n_0),
        .O(m_valid_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h0800000C08000000)) 
    m_valid_i_i_7
       (.I0(m_axi_rvalid[7]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rvalid[4]),
        .O(m_valid_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h0300000200000002)) 
    m_valid_i_i_8
       (.I0(m_axi_rvalid[0]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rvalid[3]),
        .O(m_valid_i_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(sr_rvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \s_axi_bresp[1]_INST_0_i_5 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .O(\skid_buffer_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \s_axi_bresp[1]_INST_0_i_8 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .O(\skid_buffer_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    s_ready_i_i_1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(m_valid_i_reg_0),
        .I2(m_valid_i_i_2_n_0),
        .O(s_ready_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(aa_rready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55575557FFFF0000)) 
    \skid_buffer[0]_i_1 
       (.I0(m_atarget_enc[3]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .I4(\skid_buffer_reg_n_0_[0] ),
        .I5(aa_rready),
        .O(skid_buffer[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[10]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[71]),
        .I2(\skid_buffer[10]_i_2_n_0 ),
        .I3(\skid_buffer[10]_i_3_n_0 ),
        .I4(\skid_buffer[10]_i_4_n_0 ),
        .O(\skid_buffer[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[10]_i_2 
       (.I0(m_axi_rdata[135]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[167]),
        .O(\skid_buffer[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[10]_i_3 
       (.I0(m_axi_rdata[103]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[39]),
        .O(\skid_buffer[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[10]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[7]),
        .I2(m_axi_rdata[199]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[231]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[11]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[72]),
        .I2(\skid_buffer[11]_i_2_n_0 ),
        .I3(\skid_buffer[11]_i_3_n_0 ),
        .I4(\skid_buffer[11]_i_4_n_0 ),
        .O(\skid_buffer[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[11]_i_2 
       (.I0(m_axi_rdata[168]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[136]),
        .O(\skid_buffer[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[11]_i_3 
       (.I0(m_axi_rdata[40]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[104]),
        .O(\skid_buffer[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[11]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[8]),
        .I2(m_axi_rdata[232]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[200]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[12]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[73]),
        .I2(\skid_buffer[12]_i_2_n_0 ),
        .I3(\skid_buffer[12]_i_3_n_0 ),
        .I4(\skid_buffer[12]_i_4_n_0 ),
        .O(\skid_buffer[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[12]_i_2 
       (.I0(m_axi_rdata[169]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[137]),
        .O(\skid_buffer[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[12]_i_3 
       (.I0(m_axi_rdata[41]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[105]),
        .O(\skid_buffer[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[12]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[9]),
        .I2(m_axi_rdata[233]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[201]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[13]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[74]),
        .I2(\skid_buffer[13]_i_2_n_0 ),
        .I3(\skid_buffer[13]_i_3_n_0 ),
        .I4(\skid_buffer[13]_i_4_n_0 ),
        .O(\skid_buffer[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[13]_i_2 
       (.I0(m_axi_rdata[138]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[170]),
        .O(\skid_buffer[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[13]_i_3 
       (.I0(m_axi_rdata[106]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[42]),
        .O(\skid_buffer[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[13]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[10]),
        .I2(m_axi_rdata[202]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[234]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[14]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[75]),
        .I2(\skid_buffer[14]_i_2_n_0 ),
        .I3(\skid_buffer[14]_i_3_n_0 ),
        .I4(\skid_buffer[14]_i_4_n_0 ),
        .O(\skid_buffer[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[14]_i_2 
       (.I0(m_axi_rdata[139]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[171]),
        .O(\skid_buffer[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[14]_i_3 
       (.I0(m_axi_rdata[107]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[43]),
        .O(\skid_buffer[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[14]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[11]),
        .I2(m_axi_rdata[203]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[235]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[15]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[76]),
        .I2(\skid_buffer[15]_i_2_n_0 ),
        .I3(\skid_buffer[15]_i_3_n_0 ),
        .I4(\skid_buffer[15]_i_4_n_0 ),
        .O(\skid_buffer[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[15]_i_2 
       (.I0(m_axi_rdata[44]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[108]),
        .O(\skid_buffer[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[15]_i_3 
       (.I0(m_axi_rdata[140]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[172]),
        .O(\skid_buffer[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[15]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[12]),
        .I2(m_axi_rdata[204]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[236]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[16]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[77]),
        .I2(\skid_buffer[16]_i_2_n_0 ),
        .I3(\skid_buffer[16]_i_3_n_0 ),
        .I4(\skid_buffer[16]_i_4_n_0 ),
        .O(\skid_buffer[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[16]_i_2 
       (.I0(m_axi_rdata[141]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[173]),
        .O(\skid_buffer[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[16]_i_3 
       (.I0(m_axi_rdata[109]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[45]),
        .O(\skid_buffer[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[16]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[13]),
        .I2(m_axi_rdata[205]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[237]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[17]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[78]),
        .I2(\skid_buffer[17]_i_2_n_0 ),
        .I3(\skid_buffer[17]_i_3_n_0 ),
        .I4(\skid_buffer[17]_i_4_n_0 ),
        .O(\skid_buffer[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[17]_i_2 
       (.I0(m_axi_rdata[142]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[174]),
        .O(\skid_buffer[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[17]_i_3 
       (.I0(m_axi_rdata[110]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[46]),
        .O(\skid_buffer[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[17]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[14]),
        .I2(m_axi_rdata[206]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[238]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[18]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[79]),
        .I2(\skid_buffer[18]_i_2_n_0 ),
        .I3(\skid_buffer[18]_i_3_n_0 ),
        .I4(\skid_buffer[18]_i_4_n_0 ),
        .O(\skid_buffer[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[18]_i_2 
       (.I0(m_axi_rdata[143]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[175]),
        .O(\skid_buffer[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[18]_i_3 
       (.I0(m_axi_rdata[47]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[111]),
        .O(\skid_buffer[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[18]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[15]),
        .I2(m_axi_rdata[207]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[239]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[19]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[80]),
        .I2(\skid_buffer[19]_i_2_n_0 ),
        .I3(\skid_buffer[19]_i_3_n_0 ),
        .I4(\skid_buffer[19]_i_4_n_0 ),
        .O(\skid_buffer[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[19]_i_2 
       (.I0(m_axi_rdata[176]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[144]),
        .O(\skid_buffer[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[19]_i_3 
       (.I0(m_axi_rdata[112]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[48]),
        .O(\skid_buffer[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[19]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[16]),
        .I2(m_axi_rdata[208]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[240]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \skid_buffer[1]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rresp[4]),
        .I2(\skid_buffer[1]_i_2_n_0 ),
        .I3(\skid_buffer[1]_i_3_n_0 ),
        .I4(\skid_buffer[1]_i_4_n_0 ),
        .I5(\skid_buffer[1]_i_5_n_0 ),
        .O(\skid_buffer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[1]_i_2 
       (.I0(m_axi_rresp[2]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rresp[6]),
        .O(\skid_buffer[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[1]_i_3 
       (.I0(m_axi_rresp[10]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rresp[8]),
        .O(\skid_buffer[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \skid_buffer[1]_i_4 
       (.I0(m_atarget_enc[3]),
        .I1(m_axi_rresp[0]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(\skid_buffer[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0C00080000000800)) 
    \skid_buffer[1]_i_5 
       (.I0(m_axi_rresp[12]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rresp[14]),
        .O(\skid_buffer[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[20]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[81]),
        .I2(\skid_buffer[20]_i_2_n_0 ),
        .I3(\skid_buffer[20]_i_3_n_0 ),
        .I4(\skid_buffer[20]_i_4_n_0 ),
        .O(\skid_buffer[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[20]_i_2 
       (.I0(m_axi_rdata[177]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[145]),
        .O(\skid_buffer[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[20]_i_3 
       (.I0(m_axi_rdata[49]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[113]),
        .O(\skid_buffer[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[20]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[17]),
        .I2(m_axi_rdata[241]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[209]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[21]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[82]),
        .I2(\skid_buffer[21]_i_2_n_0 ),
        .I3(\skid_buffer[21]_i_3_n_0 ),
        .I4(\skid_buffer[21]_i_4_n_0 ),
        .O(\skid_buffer[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[21]_i_2 
       (.I0(m_axi_rdata[178]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[146]),
        .O(\skid_buffer[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[21]_i_3 
       (.I0(m_axi_rdata[50]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[114]),
        .O(\skid_buffer[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[21]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[18]),
        .I2(m_axi_rdata[242]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[210]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[22]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[83]),
        .I2(\skid_buffer[22]_i_2_n_0 ),
        .I3(\skid_buffer[22]_i_3_n_0 ),
        .I4(\skid_buffer[22]_i_4_n_0 ),
        .O(\skid_buffer[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[22]_i_2 
       (.I0(m_axi_rdata[51]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[115]),
        .O(\skid_buffer[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[22]_i_3 
       (.I0(m_axi_rdata[147]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[179]),
        .O(\skid_buffer[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[22]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[19]),
        .I2(m_axi_rdata[211]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[243]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[23]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[84]),
        .I2(\skid_buffer[23]_i_2_n_0 ),
        .I3(\skid_buffer[23]_i_3_n_0 ),
        .I4(\skid_buffer[23]_i_4_n_0 ),
        .O(\skid_buffer[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[23]_i_2 
       (.I0(m_axi_rdata[148]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[180]),
        .O(\skid_buffer[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[23]_i_3 
       (.I0(m_axi_rdata[52]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[116]),
        .O(\skid_buffer[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[23]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[20]),
        .I2(m_axi_rdata[212]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[244]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[24]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[85]),
        .I2(\skid_buffer[24]_i_2_n_0 ),
        .I3(\skid_buffer[24]_i_3_n_0 ),
        .I4(\skid_buffer[24]_i_4_n_0 ),
        .O(\skid_buffer[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[24]_i_2 
       (.I0(m_axi_rdata[181]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[149]),
        .O(\skid_buffer[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[24]_i_3 
       (.I0(m_axi_rdata[53]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[117]),
        .O(\skid_buffer[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[24]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[21]),
        .I2(m_axi_rdata[245]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[213]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[25]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[86]),
        .I2(\skid_buffer[25]_i_2_n_0 ),
        .I3(\skid_buffer[25]_i_3_n_0 ),
        .I4(\skid_buffer[25]_i_4_n_0 ),
        .O(\skid_buffer[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[25]_i_2 
       (.I0(m_axi_rdata[150]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[182]),
        .O(\skid_buffer[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[25]_i_3 
       (.I0(m_axi_rdata[54]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[118]),
        .O(\skid_buffer[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[25]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[22]),
        .I2(m_axi_rdata[246]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[214]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[26]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[87]),
        .I2(\skid_buffer[26]_i_2_n_0 ),
        .I3(\skid_buffer[26]_i_3_n_0 ),
        .I4(\skid_buffer[26]_i_4_n_0 ),
        .O(\skid_buffer[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[26]_i_2 
       (.I0(m_axi_rdata[151]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[183]),
        .O(\skid_buffer[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[26]_i_3 
       (.I0(m_axi_rdata[119]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[55]),
        .O(\skid_buffer[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[26]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[23]),
        .I2(m_axi_rdata[215]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[247]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[27]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[88]),
        .I2(\skid_buffer[27]_i_2_n_0 ),
        .I3(\skid_buffer[27]_i_3_n_0 ),
        .I4(\skid_buffer[27]_i_4_n_0 ),
        .O(\skid_buffer[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[27]_i_2 
       (.I0(m_axi_rdata[152]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[184]),
        .O(\skid_buffer[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[27]_i_3 
       (.I0(m_axi_rdata[120]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[56]),
        .O(\skid_buffer[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[27]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[24]),
        .I2(m_axi_rdata[216]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[248]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[28]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[89]),
        .I2(\skid_buffer[28]_i_2_n_0 ),
        .I3(\skid_buffer[28]_i_3_n_0 ),
        .I4(\skid_buffer[28]_i_4_n_0 ),
        .O(\skid_buffer[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[28]_i_2 
       (.I0(m_axi_rdata[185]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[153]),
        .O(\skid_buffer[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[28]_i_3 
       (.I0(m_axi_rdata[57]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[121]),
        .O(\skid_buffer[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[28]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[25]),
        .I2(m_axi_rdata[249]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[217]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[29]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[90]),
        .I2(\skid_buffer[29]_i_2_n_0 ),
        .I3(\skid_buffer[29]_i_3_n_0 ),
        .I4(\skid_buffer[29]_i_4_n_0 ),
        .O(\skid_buffer[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[29]_i_2 
       (.I0(m_axi_rdata[186]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[154]),
        .O(\skid_buffer[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[29]_i_3 
       (.I0(m_axi_rdata[122]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[58]),
        .O(\skid_buffer[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[29]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[26]),
        .I2(m_axi_rdata[218]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[250]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF2FFFF)) 
    \skid_buffer[2]_i_1 
       (.I0(m_axi_rresp[5]),
        .I1(\skid_buffer_reg[1]_0 ),
        .I2(\skid_buffer[2]_i_2_n_0 ),
        .I3(\skid_buffer[2]_i_3_n_0 ),
        .I4(\skid_buffer[2]_i_4_n_0 ),
        .I5(\skid_buffer[2]_i_5_n_0 ),
        .O(\skid_buffer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[2]_i_2 
       (.I0(m_axi_rresp[7]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rresp[3]),
        .O(\skid_buffer[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[2]_i_3 
       (.I0(m_axi_rresp[11]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rresp[9]),
        .O(\skid_buffer[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFAFFFB)) 
    \skid_buffer[2]_i_4 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .I4(m_axi_rresp[1]),
        .O(\skid_buffer[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008C0000008000)) 
    \skid_buffer[2]_i_5 
       (.I0(m_axi_rresp[15]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[3]),
        .I5(m_axi_rresp[13]),
        .O(\skid_buffer[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[30]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[91]),
        .I2(\skid_buffer[30]_i_2_n_0 ),
        .I3(\skid_buffer[30]_i_3_n_0 ),
        .I4(\skid_buffer[30]_i_4_n_0 ),
        .O(\skid_buffer[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[30]_i_2 
       (.I0(m_axi_rdata[187]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[155]),
        .O(\skid_buffer[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[30]_i_3 
       (.I0(m_axi_rdata[59]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[123]),
        .O(\skid_buffer[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[30]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[27]),
        .I2(m_axi_rdata[219]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[251]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[31]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[92]),
        .I2(\skid_buffer[31]_i_2_n_0 ),
        .I3(\skid_buffer[31]_i_3_n_0 ),
        .I4(\skid_buffer[31]_i_4_n_0 ),
        .O(\skid_buffer[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[31]_i_2 
       (.I0(m_axi_rdata[156]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[188]),
        .O(\skid_buffer[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[31]_i_3 
       (.I0(m_axi_rdata[124]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[60]),
        .O(\skid_buffer[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[31]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[28]),
        .I2(m_axi_rdata[220]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[252]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[32]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[93]),
        .I2(\skid_buffer[32]_i_2_n_0 ),
        .I3(\skid_buffer[32]_i_3_n_0 ),
        .I4(\skid_buffer[32]_i_4_n_0 ),
        .O(\skid_buffer[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[32]_i_2 
       (.I0(m_axi_rdata[157]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[189]),
        .O(\skid_buffer[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[32]_i_3 
       (.I0(m_axi_rdata[125]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[61]),
        .O(\skid_buffer[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[32]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[29]),
        .I2(m_axi_rdata[221]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[253]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[32]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[33]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[94]),
        .I2(\skid_buffer[33]_i_2_n_0 ),
        .I3(\skid_buffer[33]_i_3_n_0 ),
        .I4(\skid_buffer[33]_i_4_n_0 ),
        .O(\skid_buffer[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[33]_i_2 
       (.I0(m_axi_rdata[190]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[158]),
        .O(\skid_buffer[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[33]_i_3 
       (.I0(m_axi_rdata[62]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[126]),
        .O(\skid_buffer[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[33]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[30]),
        .I2(m_axi_rdata[222]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[254]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[33]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[34]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[95]),
        .I2(\skid_buffer[34]_i_2_n_0 ),
        .I3(\skid_buffer[34]_i_3_n_0 ),
        .I4(\skid_buffer[34]_i_4_n_0 ),
        .O(\skid_buffer[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[34]_i_2 
       (.I0(m_axi_rdata[127]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[63]),
        .O(\skid_buffer[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[34]_i_3 
       (.I0(m_axi_rdata[191]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[159]),
        .O(\skid_buffer[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[34]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[31]),
        .I2(m_axi_rdata[255]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[223]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[34]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \skid_buffer[34]_i_5 
       (.I0(m_atarget_enc[2]),
        .I1(m_atarget_enc[3]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[0]),
        .O(\skid_buffer[34]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \skid_buffer[34]_i_6 
       (.I0(m_atarget_enc[1]),
        .I1(m_atarget_enc[0]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[3]),
        .O(\skid_buffer_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[3]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[64]),
        .I2(\skid_buffer[3]_i_2_n_0 ),
        .I3(\skid_buffer[3]_i_3_n_0 ),
        .I4(\skid_buffer[3]_i_4_n_0 ),
        .O(\skid_buffer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[3]_i_2 
       (.I0(m_axi_rdata[160]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[128]),
        .O(\skid_buffer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[3]_i_3 
       (.I0(m_axi_rdata[32]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[96]),
        .O(\skid_buffer[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[3]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[0]),
        .I2(m_axi_rdata[224]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[192]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[4]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[65]),
        .I2(\skid_buffer[4]_i_2_n_0 ),
        .I3(\skid_buffer[4]_i_3_n_0 ),
        .I4(\skid_buffer[4]_i_4_n_0 ),
        .O(\skid_buffer[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[4]_i_2 
       (.I0(m_axi_rdata[161]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[129]),
        .O(\skid_buffer[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[4]_i_3 
       (.I0(m_axi_rdata[33]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[97]),
        .O(\skid_buffer[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[4]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[1]),
        .I2(m_axi_rdata[225]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[193]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[5]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[66]),
        .I2(\skid_buffer[5]_i_2_n_0 ),
        .I3(\skid_buffer[5]_i_3_n_0 ),
        .I4(\skid_buffer[5]_i_4_n_0 ),
        .O(\skid_buffer[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[5]_i_2 
       (.I0(m_axi_rdata[162]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[130]),
        .O(\skid_buffer[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[5]_i_3 
       (.I0(m_axi_rdata[98]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[34]),
        .O(\skid_buffer[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[5]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[2]),
        .I2(m_axi_rdata[226]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[194]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[6]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[67]),
        .I2(\skid_buffer[6]_i_2_n_0 ),
        .I3(\skid_buffer[6]_i_3_n_0 ),
        .I4(\skid_buffer[6]_i_4_n_0 ),
        .O(\skid_buffer[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[6]_i_2 
       (.I0(m_axi_rdata[163]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[131]),
        .O(\skid_buffer[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[6]_i_3 
       (.I0(m_axi_rdata[99]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[35]),
        .O(\skid_buffer[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[6]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[3]),
        .I2(m_axi_rdata[227]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[195]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[7]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[68]),
        .I2(\skid_buffer[7]_i_2_n_0 ),
        .I3(\skid_buffer[7]_i_3_n_0 ),
        .I4(\skid_buffer[7]_i_4_n_0 ),
        .O(\skid_buffer[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \skid_buffer[7]_i_2 
       (.I0(m_axi_rdata[132]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[164]),
        .O(\skid_buffer[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[7]_i_3 
       (.I0(m_axi_rdata[100]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[36]),
        .O(\skid_buffer[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[7]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[4]),
        .I2(m_axi_rdata[196]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[228]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[8]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[69]),
        .I2(\skid_buffer[8]_i_2_n_0 ),
        .I3(\skid_buffer[8]_i_3_n_0 ),
        .I4(\skid_buffer[8]_i_4_n_0 ),
        .O(\skid_buffer[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[8]_i_2 
       (.I0(m_axi_rdata[165]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[133]),
        .O(\skid_buffer[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200030002000000)) 
    \skid_buffer[8]_i_3 
       (.I0(m_axi_rdata[101]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[0]),
        .I4(m_atarget_enc[1]),
        .I5(m_axi_rdata[37]),
        .O(\skid_buffer[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[8]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[5]),
        .I2(m_axi_rdata[197]),
        .I3(\skid_buffer_reg[3]_1 ),
        .I4(m_axi_rdata[229]),
        .I5(\skid_buffer_reg[3]_0 ),
        .O(\skid_buffer[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \skid_buffer[9]_i_1 
       (.I0(\skid_buffer_reg[1]_0 ),
        .I1(m_axi_rdata[70]),
        .I2(\skid_buffer[9]_i_2_n_0 ),
        .I3(\skid_buffer[9]_i_3_n_0 ),
        .I4(\skid_buffer[9]_i_4_n_0 ),
        .O(\skid_buffer[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    \skid_buffer[9]_i_2 
       (.I0(m_axi_rdata[166]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[134]),
        .O(\skid_buffer[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \skid_buffer[9]_i_3 
       (.I0(m_axi_rdata[38]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[3]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_rdata[102]),
        .O(\skid_buffer[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \skid_buffer[9]_i_4 
       (.I0(\skid_buffer[34]_i_5_n_0 ),
        .I1(m_axi_rdata[6]),
        .I2(m_axi_rdata[230]),
        .I3(\skid_buffer_reg[3]_0 ),
        .I4(m_axi_rdata[198]),
        .I5(\skid_buffer_reg[3]_1 ),
        .O(\skid_buffer[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[10]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[11]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[12]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[13]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[14]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[15]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[16]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[17]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[18]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[19]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[1]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[20]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[21]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[22]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[23]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[24]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[25]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[26]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[27]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[28]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[29]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[2]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[30]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[31]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[32]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[33]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[34]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[3]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[4]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[5]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[6]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[7]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[8]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[9]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized0
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [3:0]scndry_vect_out;
  input [3:0]gpio_io_i;
  input s_axi_aclk;

  wire [3:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire [3:0]scndry_vect_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized0_8
   (scndry_vect_out,
    gpio2_io_i,
    s_axi_aclk);
  output [3:0]scndry_vect_out;
  input [3:0]gpio2_io_i;
  input s_axi_aclk;

  wire [3:0]gpio2_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire [3:0]scndry_vect_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized1
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [7:0]scndry_vect_out;
  input [7:0]gpio_io_i;
  input s_axi_aclk;

  wire [7:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire [7:0]scndry_vect_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized2
   (scndry_vect_out,
    gpio2_io_i,
    s_axi_aclk);
  output [5:0]scndry_vect_out;
  input [5:0]gpio2_io_i;
  input s_axi_aclk;

  wire [5:0]gpio2_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire [5:0]scndry_vect_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized3
   (D,
    scndry_vect_out,
    Q,
    gpio_io_i,
    s_axi_aclk);
  output [4:0]D;
  output [4:0]scndry_vect_out;
  input [4:0]Q;
  input [4:0]gpio_io_i;
  input s_axi_aclk;

  wire [4:0]D;
  wire [4:0]Q;
  wire [4:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire [4:0]scndry_vect_out;

  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[0]_i_1 
       (.I0(Q[4]),
        .I1(scndry_vect_out[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[1]_i_1 
       (.I0(Q[3]),
        .I1(scndry_vect_out[3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(scndry_vect_out[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[3]_i_1 
       (.I0(Q[1]),
        .I1(scndry_vect_out[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[4]_i_1 
       (.I0(Q[0]),
        .I1(scndry_vect_out[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized4
   (lpf_asr_reg,
    scndry_out,
    aux_reset_in,
    lpf_asr,
    asr_lpf,
    p_1_in,
    p_2_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input aux_reset_in;
  input lpf_asr;
  input [0:0]asr_lpf;
  input p_1_in;
  input p_2_in;
  input slowest_sync_clk;

  wire asr_d1;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(aux_reset_in),
        .O(asr_d1));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(asr_lpf),
        .I2(scndry_out),
        .I3(p_1_in),
        .I4(p_2_in),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module cdc_sync__parameterized4_2
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire mb_debug_sys_rst;
  wire [2:0]p_3_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[0]),
        .I2(scndry_out),
        .I3(p_3_out[1]),
        .I4(p_3_out[2]),
        .O(lpf_exr_reg));
endmodule

module clk_div
   (clk_1m,
    s00_axi_aclk);
  output clk_1m;
  input s00_axi_aclk;

  wire clk_1m;
  wire clk_1m__0_n_0;
  wire clk_1m_i_1_n_0;
  wire \cnt[5]_i_1_n_0 ;
  wire cnt_n_0;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire [5:1]data0;
  wire s00_axi_aclk;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    clk_1m__0
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[4] ),
        .O(clk_1m__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    clk_1m_i_1
       (.I0(clk_1m__0_n_0),
        .I1(clk_1m),
        .O(clk_1m_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clk_1m_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_1m_i_1_n_0),
        .Q(clk_1m),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt
       (.I0(\cnt_reg_n_0_[0] ),
        .O(cnt_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_1 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(data0[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cnt[2]_i_1 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[2] ),
        .O(data0[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt[3]_i_1 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(data0[3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt[4]_i_1 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \cnt[5]_i_1 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cnt[5]_i_2 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(data0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(cnt_n_0),
        .Q(\cnt_reg_n_0_[0] ),
        .R(\cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[1]),
        .Q(\cnt_reg_n_0_[1] ),
        .R(\cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[2]),
        .Q(\cnt_reg_n_0_[2] ),
        .R(\cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[3]),
        .Q(\cnt_reg_n_0_[3] ),
        .R(\cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[4]),
        .Q(\cnt_reg_n_0_[4] ),
        .R(\cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[5]),
        .Q(\cnt_reg_n_0_[5] ),
        .R(\cnt[5]_i_1_n_0 ));
endmodule

module debounce
   (Q,
    s00_axi_aclk,
    echo);
  output [2:0]Q;
  input s00_axi_aclk;
  input [2:0]echo;

  wire [2:0]Q;
  wire [25:0]cnt;
  wire \cnt[12]_i_2__0_n_0 ;
  wire \cnt[12]_i_3__0_n_0 ;
  wire \cnt[12]_i_4_n_0 ;
  wire \cnt[12]_i_5_n_0 ;
  wire \cnt[16]_i_2_n_0 ;
  wire \cnt[16]_i_3_n_0 ;
  wire \cnt[16]_i_4_n_0 ;
  wire \cnt[16]_i_5_n_0 ;
  wire \cnt[20]_i_2_n_0 ;
  wire \cnt[20]_i_3_n_0 ;
  wire \cnt[20]_i_4_n_0 ;
  wire \cnt[20]_i_5_n_0 ;
  wire \cnt[24]_i_2_n_0 ;
  wire \cnt[24]_i_3_n_0 ;
  wire \cnt[24]_i_4_n_0 ;
  wire \cnt[24]_i_5_n_0 ;
  wire \cnt[25]_i_1__2_n_0 ;
  wire \cnt[25]_i_3_n_0 ;
  wire \cnt[25]_i_4_n_0 ;
  wire \cnt[25]_i_5_n_0 ;
  wire \cnt[25]_i_6_n_0 ;
  wire \cnt[25]_i_7_n_0 ;
  wire \cnt[25]_i_8_n_0 ;
  wire \cnt[4]_i_2__0_n_0 ;
  wire \cnt[4]_i_3__0_n_0 ;
  wire \cnt[4]_i_4__0_n_0 ;
  wire \cnt[4]_i_5__0_n_0 ;
  wire \cnt[8]_i_2__0_n_0 ;
  wire \cnt[8]_i_3__0_n_0 ;
  wire \cnt[8]_i_4__0_n_0 ;
  wire \cnt[8]_i_5__0_n_0 ;
  wire \cnt_reg[12]_i_1__0_n_0 ;
  wire \cnt_reg[12]_i_1__0_n_1 ;
  wire \cnt_reg[12]_i_1__0_n_2 ;
  wire \cnt_reg[12]_i_1__0_n_3 ;
  wire \cnt_reg[16]_i_1_n_0 ;
  wire \cnt_reg[16]_i_1_n_1 ;
  wire \cnt_reg[16]_i_1_n_2 ;
  wire \cnt_reg[16]_i_1_n_3 ;
  wire \cnt_reg[20]_i_1_n_0 ;
  wire \cnt_reg[20]_i_1_n_1 ;
  wire \cnt_reg[20]_i_1_n_2 ;
  wire \cnt_reg[20]_i_1_n_3 ;
  wire \cnt_reg[24]_i_1_n_0 ;
  wire \cnt_reg[24]_i_1_n_1 ;
  wire \cnt_reg[24]_i_1_n_2 ;
  wire \cnt_reg[24]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1__0_n_0 ;
  wire \cnt_reg[4]_i_1__0_n_1 ;
  wire \cnt_reg[4]_i_1__0_n_2 ;
  wire \cnt_reg[4]_i_1__0_n_3 ;
  wire \cnt_reg[8]_i_1__0_n_0 ;
  wire \cnt_reg[8]_i_1__0_n_1 ;
  wire \cnt_reg[8]_i_1__0_n_2 ;
  wire \cnt_reg[8]_i_1__0_n_3 ;
  wire [25:0]data0;
  wire [2:0]echo;
  wire s00_axi_aclk;
  wire [3:0]\NLW_cnt_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cnt_reg[25]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1 
       (.I0(cnt[0]),
        .O(data0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_2__0 
       (.I0(cnt[12]),
        .O(\cnt[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_3__0 
       (.I0(cnt[11]),
        .O(\cnt[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_4 
       (.I0(cnt[10]),
        .O(\cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_5 
       (.I0(cnt[9]),
        .O(\cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[16]_i_2 
       (.I0(cnt[16]),
        .O(\cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[16]_i_3 
       (.I0(cnt[15]),
        .O(\cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[16]_i_4 
       (.I0(cnt[14]),
        .O(\cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[16]_i_5 
       (.I0(cnt[13]),
        .O(\cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[20]_i_2 
       (.I0(cnt[20]),
        .O(\cnt[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[20]_i_3 
       (.I0(cnt[19]),
        .O(\cnt[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[20]_i_4 
       (.I0(cnt[18]),
        .O(\cnt[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[20]_i_5 
       (.I0(cnt[17]),
        .O(\cnt[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[24]_i_2 
       (.I0(cnt[24]),
        .O(\cnt[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[24]_i_3 
       (.I0(cnt[23]),
        .O(\cnt[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[24]_i_4 
       (.I0(cnt[22]),
        .O(\cnt[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[24]_i_5 
       (.I0(cnt[21]),
        .O(\cnt[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \cnt[25]_i_1__2 
       (.I0(\cnt[25]_i_3_n_0 ),
        .I1(cnt[3]),
        .I2(cnt[2]),
        .I3(cnt[5]),
        .I4(cnt[4]),
        .I5(\cnt[25]_i_4_n_0 ),
        .O(\cnt[25]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \cnt[25]_i_3 
       (.I0(\cnt[25]_i_6_n_0 ),
        .I1(cnt[6]),
        .I2(cnt[7]),
        .I3(cnt[9]),
        .I4(cnt[8]),
        .I5(\cnt[25]_i_7_n_0 ),
        .O(\cnt[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \cnt[25]_i_4 
       (.I0(cnt[24]),
        .I1(cnt[25]),
        .I2(cnt[22]),
        .I3(cnt[23]),
        .I4(cnt[1]),
        .I5(cnt[0]),
        .O(\cnt[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[25]_i_5 
       (.I0(cnt[25]),
        .O(\cnt[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt[25]_i_6 
       (.I0(cnt[11]),
        .I1(cnt[10]),
        .I2(cnt[13]),
        .I3(cnt[12]),
        .O(\cnt[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cnt[25]_i_7 
       (.I0(cnt[16]),
        .I1(cnt[17]),
        .I2(cnt[14]),
        .I3(cnt[15]),
        .I4(\cnt[25]_i_8_n_0 ),
        .O(\cnt[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt[25]_i_8 
       (.I0(cnt[19]),
        .I1(cnt[18]),
        .I2(cnt[21]),
        .I3(cnt[20]),
        .O(\cnt[25]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_2__0 
       (.I0(cnt[4]),
        .O(\cnt[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_3__0 
       (.I0(cnt[3]),
        .O(\cnt[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_4__0 
       (.I0(cnt[2]),
        .O(\cnt[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_5__0 
       (.I0(cnt[1]),
        .O(\cnt[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_2__0 
       (.I0(cnt[8]),
        .O(\cnt[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_3__0 
       (.I0(cnt[7]),
        .O(\cnt[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_4__0 
       (.I0(cnt[6]),
        .O(\cnt[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_5__0 
       (.I0(cnt[5]),
        .O(\cnt[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[0]),
        .Q(cnt[0]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[10]),
        .Q(cnt[10]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[11]),
        .Q(cnt[11]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[12]),
        .Q(cnt[12]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[12]_i_1__0 
       (.CI(\cnt_reg[8]_i_1__0_n_0 ),
        .CO({\cnt_reg[12]_i_1__0_n_0 ,\cnt_reg[12]_i_1__0_n_1 ,\cnt_reg[12]_i_1__0_n_2 ,\cnt_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\cnt[12]_i_2__0_n_0 ,\cnt[12]_i_3__0_n_0 ,\cnt[12]_i_4_n_0 ,\cnt[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[13]),
        .Q(cnt[13]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[14]),
        .Q(cnt[14]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[15]),
        .Q(cnt[15]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[16]),
        .Q(cnt[16]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[16]_i_1 
       (.CI(\cnt_reg[12]_i_1__0_n_0 ),
        .CO({\cnt_reg[16]_i_1_n_0 ,\cnt_reg[16]_i_1_n_1 ,\cnt_reg[16]_i_1_n_2 ,\cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\cnt[16]_i_2_n_0 ,\cnt[16]_i_3_n_0 ,\cnt[16]_i_4_n_0 ,\cnt[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[17]),
        .Q(cnt[17]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[18]),
        .Q(cnt[18]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[19]),
        .Q(cnt[19]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[1]),
        .Q(cnt[1]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[20]),
        .Q(cnt[20]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[20]_i_1 
       (.CI(\cnt_reg[16]_i_1_n_0 ),
        .CO({\cnt_reg[20]_i_1_n_0 ,\cnt_reg[20]_i_1_n_1 ,\cnt_reg[20]_i_1_n_2 ,\cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\cnt[20]_i_2_n_0 ,\cnt[20]_i_3_n_0 ,\cnt[20]_i_4_n_0 ,\cnt[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[21]),
        .Q(cnt[21]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[22]),
        .Q(cnt[22]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[23]),
        .Q(cnt[23]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[24]),
        .Q(cnt[24]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[24]_i_1 
       (.CI(\cnt_reg[20]_i_1_n_0 ),
        .CO({\cnt_reg[24]_i_1_n_0 ,\cnt_reg[24]_i_1_n_1 ,\cnt_reg[24]_i_1_n_2 ,\cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\cnt[24]_i_2_n_0 ,\cnt[24]_i_3_n_0 ,\cnt[24]_i_4_n_0 ,\cnt[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[25]),
        .Q(cnt[25]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[25]_i_2 
       (.CI(\cnt_reg[24]_i_1_n_0 ),
        .CO(\NLW_cnt_reg[25]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_reg[25]_i_2_O_UNCONNECTED [3:1],data0[25]}),
        .S({1'b0,1'b0,1'b0,\cnt[25]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[2]),
        .Q(cnt[2]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[3]),
        .Q(cnt[3]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[4]),
        .Q(cnt[4]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\cnt_reg[4]_i_1__0_n_0 ,\cnt_reg[4]_i_1__0_n_1 ,\cnt_reg[4]_i_1__0_n_2 ,\cnt_reg[4]_i_1__0_n_3 }),
        .CYINIT(cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\cnt[4]_i_2__0_n_0 ,\cnt[4]_i_3__0_n_0 ,\cnt[4]_i_4__0_n_0 ,\cnt[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[5]),
        .Q(cnt[5]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[6]),
        .Q(cnt[6]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[7]),
        .Q(cnt[7]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[8]),
        .Q(cnt[8]),
        .R(\cnt[25]_i_1__2_n_0 ));
  CARRY4 \cnt_reg[8]_i_1__0 
       (.CI(\cnt_reg[4]_i_1__0_n_0 ),
        .CO({\cnt_reg[8]_i_1__0_n_0 ,\cnt_reg[8]_i_1__0_n_1 ,\cnt_reg[8]_i_1__0_n_2 ,\cnt_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\cnt[8]_i_2__0_n_0 ,\cnt[8]_i_3__0_n_0 ,\cnt[8]_i_4__0_n_0 ,\cnt[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(data0[9]),
        .Q(cnt[9]),
        .R(\cnt[25]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \de_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\cnt[25]_i_1__2_n_0 ),
        .D(echo[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \de_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\cnt[25]_i_1__2_n_0 ),
        .D(echo[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \de_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\cnt[25]_i_1__2_n_0 ),
        .D(echo[2]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module echo
   (\cnt_reg[0]_0 ,
    D,
    \slv_reg0_reg[1] ,
    E,
    \slv_reg1_reg[31] ,
    \value_reg[0]_0 ,
    s00_axi_aresetn,
    Q,
    s00_axi_aclk,
    SR,
    triging_reg,
    triging_reg_0,
    s00_axi_wdata,
    slv_reg0,
    \done_pre_reg[0] ,
    p_1_in2_in,
    p_0_in,
    s00_axi_wstrb,
    slv_reg_wren__0);
  output \cnt_reg[0]_0 ;
  output [0:0]D;
  output \slv_reg0_reg[1] ;
  output [3:0]E;
  output [31:0]\slv_reg1_reg[31] ;
  output [0:0]\value_reg[0]_0 ;
  input s00_axi_aresetn;
  input [0:0]Q;
  input s00_axi_aclk;
  input [0:0]SR;
  input triging_reg;
  input triging_reg_0;
  input [31:0]s00_axi_wdata;
  input [0:0]slv_reg0;
  input [0:0]\done_pre_reg[0] ;
  input p_1_in2_in;
  input [1:0]p_0_in;
  input [3:0]s00_axi_wstrb;
  input slv_reg_wren__0;

  wire [0:0]D;
  wire [3:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cnt;
  wire [31:1]cnt0;
  wire cnt0_carry__0_i_1_n_0;
  wire cnt0_carry__0_i_2_n_0;
  wire cnt0_carry__0_i_3_n_0;
  wire cnt0_carry__0_i_4_n_0;
  wire cnt0_carry__0_n_0;
  wire cnt0_carry__0_n_1;
  wire cnt0_carry__0_n_2;
  wire cnt0_carry__0_n_3;
  wire cnt0_carry__1_i_1_n_0;
  wire cnt0_carry__1_i_2_n_0;
  wire cnt0_carry__1_i_3_n_0;
  wire cnt0_carry__1_i_4_n_0;
  wire cnt0_carry__1_n_0;
  wire cnt0_carry__1_n_1;
  wire cnt0_carry__1_n_2;
  wire cnt0_carry__1_n_3;
  wire cnt0_carry__2_i_1_n_0;
  wire cnt0_carry__2_i_2_n_0;
  wire cnt0_carry__2_i_3_n_0;
  wire cnt0_carry__2_i_4_n_0;
  wire cnt0_carry__2_n_0;
  wire cnt0_carry__2_n_1;
  wire cnt0_carry__2_n_2;
  wire cnt0_carry__2_n_3;
  wire cnt0_carry__3_i_1_n_0;
  wire cnt0_carry__3_i_2_n_0;
  wire cnt0_carry__3_i_3_n_0;
  wire cnt0_carry__3_i_4_n_0;
  wire cnt0_carry__3_n_0;
  wire cnt0_carry__3_n_1;
  wire cnt0_carry__3_n_2;
  wire cnt0_carry__3_n_3;
  wire cnt0_carry__4_i_1_n_0;
  wire cnt0_carry__4_i_2_n_0;
  wire cnt0_carry__4_i_3_n_0;
  wire cnt0_carry__4_i_4_n_0;
  wire cnt0_carry__4_n_0;
  wire cnt0_carry__4_n_1;
  wire cnt0_carry__4_n_2;
  wire cnt0_carry__4_n_3;
  wire cnt0_carry__5_i_1_n_0;
  wire cnt0_carry__5_i_2_n_0;
  wire cnt0_carry__5_i_3_n_0;
  wire cnt0_carry__5_i_4_n_0;
  wire cnt0_carry__5_n_0;
  wire cnt0_carry__5_n_1;
  wire cnt0_carry__5_n_2;
  wire cnt0_carry__5_n_3;
  wire cnt0_carry__6_i_1_n_0;
  wire cnt0_carry__6_i_2_n_0;
  wire cnt0_carry__6_i_3_n_0;
  wire cnt0_carry__6_n_2;
  wire cnt0_carry__6_n_3;
  wire cnt0_carry_i_1_n_0;
  wire cnt0_carry_i_2_n_0;
  wire cnt0_carry_i_3_n_0;
  wire cnt0_carry_i_4_n_0;
  wire cnt0_carry_n_0;
  wire cnt0_carry_n_1;
  wire cnt0_carry_n_2;
  wire cnt0_carry_n_3;
  wire \cnt[0]_i_1__0_n_0 ;
  wire \cnt[10]_i_1_n_0 ;
  wire \cnt[11]_i_1_n_0 ;
  wire \cnt[12]_i_1_n_0 ;
  wire \cnt[13]_i_1_n_0 ;
  wire \cnt[14]_i_1_n_0 ;
  wire \cnt[15]_i_1_n_0 ;
  wire \cnt[16]_i_1_n_0 ;
  wire \cnt[17]_i_1_n_0 ;
  wire \cnt[18]_i_1_n_0 ;
  wire \cnt[19]_i_1_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[20]_i_1_n_0 ;
  wire \cnt[21]_i_1_n_0 ;
  wire \cnt[22]_i_1_n_0 ;
  wire \cnt[23]_i_1_n_0 ;
  wire \cnt[24]_i_1_n_0 ;
  wire \cnt[25]_i_1_n_0 ;
  wire \cnt[26]_i_1_n_0 ;
  wire \cnt[27]_i_1_n_0 ;
  wire \cnt[28]_i_1_n_0 ;
  wire \cnt[29]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[30]_i_1_n_0 ;
  wire \cnt[31]_i_2_n_0 ;
  wire \cnt[31]_i_3_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[5]_i_1_n_0 ;
  wire \cnt[6]_i_1_n_0 ;
  wire \cnt[7]_i_1_n_0 ;
  wire \cnt[8]_i_1_n_0 ;
  wire \cnt[9]_i_1_n_0 ;
  wire cnt_head;
  wire \cnt_head_reg_n_0_[0] ;
  wire \cnt_head_reg_n_0_[10] ;
  wire \cnt_head_reg_n_0_[11] ;
  wire \cnt_head_reg_n_0_[12] ;
  wire \cnt_head_reg_n_0_[13] ;
  wire \cnt_head_reg_n_0_[14] ;
  wire \cnt_head_reg_n_0_[15] ;
  wire \cnt_head_reg_n_0_[16] ;
  wire \cnt_head_reg_n_0_[17] ;
  wire \cnt_head_reg_n_0_[18] ;
  wire \cnt_head_reg_n_0_[19] ;
  wire \cnt_head_reg_n_0_[1] ;
  wire \cnt_head_reg_n_0_[20] ;
  wire \cnt_head_reg_n_0_[21] ;
  wire \cnt_head_reg_n_0_[22] ;
  wire \cnt_head_reg_n_0_[23] ;
  wire \cnt_head_reg_n_0_[24] ;
  wire \cnt_head_reg_n_0_[25] ;
  wire \cnt_head_reg_n_0_[26] ;
  wire \cnt_head_reg_n_0_[27] ;
  wire \cnt_head_reg_n_0_[28] ;
  wire \cnt_head_reg_n_0_[29] ;
  wire \cnt_head_reg_n_0_[2] ;
  wire \cnt_head_reg_n_0_[30] ;
  wire \cnt_head_reg_n_0_[31] ;
  wire \cnt_head_reg_n_0_[3] ;
  wire \cnt_head_reg_n_0_[4] ;
  wire \cnt_head_reg_n_0_[5] ;
  wire \cnt_head_reg_n_0_[6] ;
  wire \cnt_head_reg_n_0_[7] ;
  wire \cnt_head_reg_n_0_[8] ;
  wire \cnt_head_reg_n_0_[9] ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[10] ;
  wire \cnt_reg_n_0_[11] ;
  wire \cnt_reg_n_0_[12] ;
  wire \cnt_reg_n_0_[13] ;
  wire \cnt_reg_n_0_[14] ;
  wire \cnt_reg_n_0_[15] ;
  wire \cnt_reg_n_0_[16] ;
  wire \cnt_reg_n_0_[17] ;
  wire \cnt_reg_n_0_[18] ;
  wire \cnt_reg_n_0_[19] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[20] ;
  wire \cnt_reg_n_0_[21] ;
  wire \cnt_reg_n_0_[22] ;
  wire \cnt_reg_n_0_[23] ;
  wire \cnt_reg_n_0_[24] ;
  wire \cnt_reg_n_0_[25] ;
  wire \cnt_reg_n_0_[26] ;
  wire \cnt_reg_n_0_[27] ;
  wire \cnt_reg_n_0_[28] ;
  wire \cnt_reg_n_0_[29] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[30] ;
  wire \cnt_reg_n_0_[31] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \cnt_reg_n_0_[8] ;
  wire \cnt_reg_n_0_[9] ;
  wire [0:0]\done_pre_reg[0] ;
  wire [1:0]p_0_in;
  wire [1:1]p_0_in_0;
  wire p_1_in2_in;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire [0:0]slv_reg0;
  wire \slv_reg0_reg[1] ;
  wire [31:0]\slv_reg1_reg[31] ;
  wire slv_reg_wren__0;
  wire triging_reg;
  wire triging_reg_0;
  wire [31:0]value0;
  wire value0_carry__0_i_1_n_0;
  wire value0_carry__0_i_2_n_0;
  wire value0_carry__0_i_3_n_0;
  wire value0_carry__0_i_4_n_0;
  wire value0_carry__0_n_0;
  wire value0_carry__0_n_1;
  wire value0_carry__0_n_2;
  wire value0_carry__0_n_3;
  wire value0_carry__1_i_1_n_0;
  wire value0_carry__1_i_2_n_0;
  wire value0_carry__1_i_3_n_0;
  wire value0_carry__1_i_4_n_0;
  wire value0_carry__1_n_0;
  wire value0_carry__1_n_1;
  wire value0_carry__1_n_2;
  wire value0_carry__1_n_3;
  wire value0_carry__2_i_1_n_0;
  wire value0_carry__2_i_2_n_0;
  wire value0_carry__2_i_3_n_0;
  wire value0_carry__2_i_4_n_0;
  wire value0_carry__2_n_0;
  wire value0_carry__2_n_1;
  wire value0_carry__2_n_2;
  wire value0_carry__2_n_3;
  wire value0_carry__3_i_1_n_0;
  wire value0_carry__3_i_2_n_0;
  wire value0_carry__3_i_3_n_0;
  wire value0_carry__3_i_4_n_0;
  wire value0_carry__3_n_0;
  wire value0_carry__3_n_1;
  wire value0_carry__3_n_2;
  wire value0_carry__3_n_3;
  wire value0_carry__4_i_1_n_0;
  wire value0_carry__4_i_2_n_0;
  wire value0_carry__4_i_3_n_0;
  wire value0_carry__4_i_4_n_0;
  wire value0_carry__4_n_0;
  wire value0_carry__4_n_1;
  wire value0_carry__4_n_2;
  wire value0_carry__4_n_3;
  wire value0_carry__5_i_1_n_0;
  wire value0_carry__5_i_2_n_0;
  wire value0_carry__5_i_3_n_0;
  wire value0_carry__5_i_4_n_0;
  wire value0_carry__5_n_0;
  wire value0_carry__5_n_1;
  wire value0_carry__5_n_2;
  wire value0_carry__5_n_3;
  wire value0_carry__6_i_1_n_0;
  wire value0_carry__6_i_2_n_0;
  wire value0_carry__6_i_3_n_0;
  wire value0_carry__6_i_4_n_0;
  wire value0_carry__6_n_1;
  wire value0_carry__6_n_2;
  wire value0_carry__6_n_3;
  wire value0_carry_i_1_n_0;
  wire value0_carry_i_2_n_0;
  wire value0_carry_i_3_n_0;
  wire value0_carry_i_4_n_0;
  wire value0_carry_n_0;
  wire value0_carry_n_1;
  wire value0_carry_n_2;
  wire value0_carry_n_3;
  wire [31:0]\value[0]_0 ;
  wire \value[0]_i_1_n_0 ;
  wire \value[10]_i_1_n_0 ;
  wire \value[11]_i_1_n_0 ;
  wire \value[12]_i_1_n_0 ;
  wire \value[13]_i_1_n_0 ;
  wire \value[14]_i_1_n_0 ;
  wire \value[15]_i_1_n_0 ;
  wire \value[16]_i_1_n_0 ;
  wire \value[17]_i_1_n_0 ;
  wire \value[18]_i_1_n_0 ;
  wire \value[19]_i_1_n_0 ;
  wire \value[1]_i_1_n_0 ;
  wire \value[20]_i_1_n_0 ;
  wire \value[21]_i_1_n_0 ;
  wire \value[22]_i_1_n_0 ;
  wire \value[23]_i_1_n_0 ;
  wire \value[24]_i_1_n_0 ;
  wire \value[25]_i_1_n_0 ;
  wire \value[26]_i_1_n_0 ;
  wire \value[27]_i_1_n_0 ;
  wire \value[28]_i_1_n_0 ;
  wire \value[29]_i_1_n_0 ;
  wire \value[2]_i_1_n_0 ;
  wire \value[30]_i_1_n_0 ;
  wire \value[31]_i_10_n_0 ;
  wire \value[31]_i_11_n_0 ;
  wire \value[31]_i_2_n_0 ;
  wire \value[31]_i_3_n_0 ;
  wire \value[31]_i_4_n_0 ;
  wire \value[31]_i_5_n_0 ;
  wire \value[31]_i_6_n_0 ;
  wire \value[31]_i_7_n_0 ;
  wire \value[31]_i_8_n_0 ;
  wire \value[31]_i_9_n_0 ;
  wire \value[3]_i_1_n_0 ;
  wire \value[4]_i_1_n_0 ;
  wire \value[5]_i_1_n_0 ;
  wire \value[6]_i_1_n_0 ;
  wire \value[7]_i_1_n_0 ;
  wire \value[8]_i_1_n_0 ;
  wire \value[9]_i_1_n_0 ;
  wire [0:0]\value_reg[0]_0 ;
  wire [3:2]NLW_cnt0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_cnt0_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_value0_carry__6_CO_UNCONNECTED;

  CARRY4 cnt0_carry
       (.CI(1'b0),
        .CO({cnt0_carry_n_0,cnt0_carry_n_1,cnt0_carry_n_2,cnt0_carry_n_3}),
        .CYINIT(\cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[4:1]),
        .S({cnt0_carry_i_1_n_0,cnt0_carry_i_2_n_0,cnt0_carry_i_3_n_0,cnt0_carry_i_4_n_0}));
  CARRY4 cnt0_carry__0
       (.CI(cnt0_carry_n_0),
        .CO({cnt0_carry__0_n_0,cnt0_carry__0_n_1,cnt0_carry__0_n_2,cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[8:5]),
        .S({cnt0_carry__0_i_1_n_0,cnt0_carry__0_i_2_n_0,cnt0_carry__0_i_3_n_0,cnt0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_1
       (.I0(\cnt_reg_n_0_[8] ),
        .O(cnt0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_2
       (.I0(\cnt_reg_n_0_[7] ),
        .O(cnt0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_3
       (.I0(\cnt_reg_n_0_[6] ),
        .O(cnt0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_4
       (.I0(\cnt_reg_n_0_[5] ),
        .O(cnt0_carry__0_i_4_n_0));
  CARRY4 cnt0_carry__1
       (.CI(cnt0_carry__0_n_0),
        .CO({cnt0_carry__1_n_0,cnt0_carry__1_n_1,cnt0_carry__1_n_2,cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[12:9]),
        .S({cnt0_carry__1_i_1_n_0,cnt0_carry__1_i_2_n_0,cnt0_carry__1_i_3_n_0,cnt0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_1
       (.I0(\cnt_reg_n_0_[12] ),
        .O(cnt0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_2
       (.I0(\cnt_reg_n_0_[11] ),
        .O(cnt0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_3
       (.I0(\cnt_reg_n_0_[10] ),
        .O(cnt0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_4
       (.I0(\cnt_reg_n_0_[9] ),
        .O(cnt0_carry__1_i_4_n_0));
  CARRY4 cnt0_carry__2
       (.CI(cnt0_carry__1_n_0),
        .CO({cnt0_carry__2_n_0,cnt0_carry__2_n_1,cnt0_carry__2_n_2,cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[16:13]),
        .S({cnt0_carry__2_i_1_n_0,cnt0_carry__2_i_2_n_0,cnt0_carry__2_i_3_n_0,cnt0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_1
       (.I0(\cnt_reg_n_0_[16] ),
        .O(cnt0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_2
       (.I0(\cnt_reg_n_0_[15] ),
        .O(cnt0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_3
       (.I0(\cnt_reg_n_0_[14] ),
        .O(cnt0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_4
       (.I0(\cnt_reg_n_0_[13] ),
        .O(cnt0_carry__2_i_4_n_0));
  CARRY4 cnt0_carry__3
       (.CI(cnt0_carry__2_n_0),
        .CO({cnt0_carry__3_n_0,cnt0_carry__3_n_1,cnt0_carry__3_n_2,cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[20:17]),
        .S({cnt0_carry__3_i_1_n_0,cnt0_carry__3_i_2_n_0,cnt0_carry__3_i_3_n_0,cnt0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_1
       (.I0(\cnt_reg_n_0_[20] ),
        .O(cnt0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_2
       (.I0(\cnt_reg_n_0_[19] ),
        .O(cnt0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_3
       (.I0(\cnt_reg_n_0_[18] ),
        .O(cnt0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_4
       (.I0(\cnt_reg_n_0_[17] ),
        .O(cnt0_carry__3_i_4_n_0));
  CARRY4 cnt0_carry__4
       (.CI(cnt0_carry__3_n_0),
        .CO({cnt0_carry__4_n_0,cnt0_carry__4_n_1,cnt0_carry__4_n_2,cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[24:21]),
        .S({cnt0_carry__4_i_1_n_0,cnt0_carry__4_i_2_n_0,cnt0_carry__4_i_3_n_0,cnt0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_1
       (.I0(\cnt_reg_n_0_[24] ),
        .O(cnt0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_2
       (.I0(\cnt_reg_n_0_[23] ),
        .O(cnt0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_3
       (.I0(\cnt_reg_n_0_[22] ),
        .O(cnt0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_4
       (.I0(\cnt_reg_n_0_[21] ),
        .O(cnt0_carry__4_i_4_n_0));
  CARRY4 cnt0_carry__5
       (.CI(cnt0_carry__4_n_0),
        .CO({cnt0_carry__5_n_0,cnt0_carry__5_n_1,cnt0_carry__5_n_2,cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[28:25]),
        .S({cnt0_carry__5_i_1_n_0,cnt0_carry__5_i_2_n_0,cnt0_carry__5_i_3_n_0,cnt0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_1
       (.I0(\cnt_reg_n_0_[28] ),
        .O(cnt0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_2
       (.I0(\cnt_reg_n_0_[27] ),
        .O(cnt0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_3
       (.I0(\cnt_reg_n_0_[26] ),
        .O(cnt0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_4
       (.I0(\cnt_reg_n_0_[25] ),
        .O(cnt0_carry__5_i_4_n_0));
  CARRY4 cnt0_carry__6
       (.CI(cnt0_carry__5_n_0),
        .CO({NLW_cnt0_carry__6_CO_UNCONNECTED[3:2],cnt0_carry__6_n_2,cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cnt0_carry__6_O_UNCONNECTED[3],cnt0[31:29]}),
        .S({1'b0,cnt0_carry__6_i_1_n_0,cnt0_carry__6_i_2_n_0,cnt0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_1
       (.I0(\cnt_reg_n_0_[31] ),
        .O(cnt0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_2
       (.I0(\cnt_reg_n_0_[30] ),
        .O(cnt0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_3
       (.I0(\cnt_reg_n_0_[29] ),
        .O(cnt0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_1
       (.I0(\cnt_reg_n_0_[4] ),
        .O(cnt0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_2
       (.I0(\cnt_reg_n_0_[3] ),
        .O(cnt0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_3
       (.I0(\cnt_reg_n_0_[2] ),
        .O(cnt0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_4
       (.I0(\cnt_reg_n_0_[1] ),
        .O(cnt0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[0]_i_1__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[10]_i_1 
       (.I0(cnt0[10]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[11]_i_1 
       (.I0(cnt0[11]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[12]_i_1 
       (.I0(cnt0[12]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[13]_i_1 
       (.I0(cnt0[13]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[14]_i_1 
       (.I0(cnt0[14]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[15]_i_1 
       (.I0(cnt0[15]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[16]_i_1 
       (.I0(cnt0[16]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[17]_i_1 
       (.I0(cnt0[17]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[18]_i_1 
       (.I0(cnt0[18]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[19]_i_1 
       (.I0(cnt0[19]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[1]_i_1 
       (.I0(cnt0[1]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[20]_i_1 
       (.I0(cnt0[20]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[21]_i_1 
       (.I0(cnt0[21]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[22]_i_1 
       (.I0(cnt0[22]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[23]_i_1 
       (.I0(cnt0[23]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[24]_i_1 
       (.I0(cnt0[24]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[25]_i_1 
       (.I0(cnt0[25]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[26]_i_1 
       (.I0(cnt0[26]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[27]_i_1 
       (.I0(cnt0[27]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[28]_i_1 
       (.I0(cnt0[28]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[29]_i_1 
       (.I0(cnt0[29]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[2]_i_1 
       (.I0(cnt0[2]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[30]_i_1 
       (.I0(cnt0[30]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt[31]_i_1 
       (.I0(\cnt_reg[0]_0 ),
        .I1(p_0_in_0),
        .I2(Q),
        .O(cnt));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[31]_i_2 
       (.I0(cnt0[31]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB33FFFFFB33FB33)) 
    \cnt[31]_i_3 
       (.I0(\value[31]_i_7_n_0 ),
        .I1(\value[31]_i_6_n_0 ),
        .I2(\value[31]_i_5_n_0 ),
        .I3(\value[31]_i_4_n_0 ),
        .I4(Q),
        .I5(p_0_in_0),
        .O(\cnt[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[3]_i_1 
       (.I0(cnt0[3]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[4]_i_1 
       (.I0(cnt0[4]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[5]_i_1 
       (.I0(cnt0[5]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[6]_i_1 
       (.I0(cnt0[6]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[7]_i_1 
       (.I0(cnt0[7]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[8]_i_1 
       (.I0(cnt0[8]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[9]_i_1 
       (.I0(cnt0[9]),
        .I1(\cnt[31]_i_3_n_0 ),
        .O(\cnt[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \cnt_head[31]_i_1 
       (.I0(p_0_in_0),
        .I1(Q),
        .I2(s00_axi_aresetn),
        .I3(\cnt_reg[0]_0 ),
        .O(cnt_head));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[0] ),
        .Q(\cnt_head_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[10] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[10] ),
        .Q(\cnt_head_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[11] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[11] ),
        .Q(\cnt_head_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[12] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[12] ),
        .Q(\cnt_head_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[13] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[13] ),
        .Q(\cnt_head_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[14] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[14] ),
        .Q(\cnt_head_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[15] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[15] ),
        .Q(\cnt_head_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[16] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[16] ),
        .Q(\cnt_head_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[17] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[17] ),
        .Q(\cnt_head_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[18] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[18] ),
        .Q(\cnt_head_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[19] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[19] ),
        .Q(\cnt_head_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[1] ),
        .Q(\cnt_head_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[20] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[20] ),
        .Q(\cnt_head_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[21] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[21] ),
        .Q(\cnt_head_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[22] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[22] ),
        .Q(\cnt_head_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[23] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[23] ),
        .Q(\cnt_head_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[24] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[24] ),
        .Q(\cnt_head_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[25] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[25] ),
        .Q(\cnt_head_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[26] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[26] ),
        .Q(\cnt_head_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[27] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[27] ),
        .Q(\cnt_head_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[28] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[28] ),
        .Q(\cnt_head_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[29] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[29] ),
        .Q(\cnt_head_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[2] ),
        .Q(\cnt_head_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[30] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[30] ),
        .Q(\cnt_head_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[31] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[31] ),
        .Q(\cnt_head_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[3] ),
        .Q(\cnt_head_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[4] ),
        .Q(\cnt_head_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[5] ),
        .Q(\cnt_head_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[6] ),
        .Q(\cnt_head_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[7] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[7] ),
        .Q(\cnt_head_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[8] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[8] ),
        .Q(\cnt_head_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[9] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[9] ),
        .Q(\cnt_head_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[0]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[10]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[11]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[12]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[13]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[14]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[15]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[16]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[17]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[18]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[19]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[20]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[21]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[22]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[23]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[24]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[25]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[26]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[27]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[28]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[29]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[30]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[31]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[5]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[6]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[7]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[8]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[9]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    cnt_start_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_reg),
        .Q(\cnt_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_reg_0),
        .Q(D),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    echo_pre_reg
       (.C(s00_axi_aclk),
        .CE(s00_axi_aresetn),
        .D(Q),
        .Q(p_0_in_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBF0B8F08)) 
    \slv_reg0[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(slv_reg0),
        .I2(\done_pre_reg[0] ),
        .I3(D),
        .I4(p_1_in2_in),
        .O(\slv_reg0_reg[1] ));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[0]_i_1 
       (.I0(\value[0]_0 [0]),
        .I1(D),
        .I2(s00_axi_wdata[0]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [0]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[10]_i_1 
       (.I0(\value[0]_0 [10]),
        .I1(D),
        .I2(s00_axi_wdata[10]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [10]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[11]_i_1 
       (.I0(\value[0]_0 [11]),
        .I1(D),
        .I2(s00_axi_wdata[11]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [11]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[12]_i_1 
       (.I0(\value[0]_0 [12]),
        .I1(D),
        .I2(s00_axi_wdata[12]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [12]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[13]_i_1 
       (.I0(\value[0]_0 [13]),
        .I1(D),
        .I2(s00_axi_wdata[13]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [13]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[14]_i_1 
       (.I0(\value[0]_0 [14]),
        .I1(D),
        .I2(s00_axi_wdata[14]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [14]));
  LUT6 #(
    .INIT(64'h0800FFFFFFFF0800)) 
    \slv_reg1[15]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[0] ),
        .I5(D),
        .O(E[1]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[15]_i_2 
       (.I0(\value[0]_0 [15]),
        .I1(D),
        .I2(s00_axi_wdata[15]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [15]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[16]_i_1 
       (.I0(\value[0]_0 [16]),
        .I1(D),
        .I2(s00_axi_wdata[16]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [16]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[17]_i_1 
       (.I0(\value[0]_0 [17]),
        .I1(D),
        .I2(s00_axi_wdata[17]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [17]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[18]_i_1 
       (.I0(\value[0]_0 [18]),
        .I1(D),
        .I2(s00_axi_wdata[18]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [18]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[19]_i_1 
       (.I0(\value[0]_0 [19]),
        .I1(D),
        .I2(s00_axi_wdata[19]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [19]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[1]_i_1 
       (.I0(\value[0]_0 [1]),
        .I1(D),
        .I2(s00_axi_wdata[1]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [1]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[20]_i_1 
       (.I0(\value[0]_0 [20]),
        .I1(D),
        .I2(s00_axi_wdata[20]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [20]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[21]_i_1 
       (.I0(\value[0]_0 [21]),
        .I1(D),
        .I2(s00_axi_wdata[21]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [21]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[22]_i_1 
       (.I0(\value[0]_0 [22]),
        .I1(D),
        .I2(s00_axi_wdata[22]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [22]));
  LUT6 #(
    .INIT(64'h0800FFFFFFFF0800)) 
    \slv_reg1[23]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[0] ),
        .I5(D),
        .O(E[2]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[23]_i_2 
       (.I0(\value[0]_0 [23]),
        .I1(D),
        .I2(s00_axi_wdata[23]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [23]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[24]_i_1 
       (.I0(\value[0]_0 [24]),
        .I1(D),
        .I2(s00_axi_wdata[24]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [24]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[25]_i_1 
       (.I0(\value[0]_0 [25]),
        .I1(D),
        .I2(s00_axi_wdata[25]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [25]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[26]_i_1 
       (.I0(\value[0]_0 [26]),
        .I1(D),
        .I2(s00_axi_wdata[26]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [26]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[27]_i_1 
       (.I0(\value[0]_0 [27]),
        .I1(D),
        .I2(s00_axi_wdata[27]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [27]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[28]_i_1 
       (.I0(\value[0]_0 [28]),
        .I1(D),
        .I2(s00_axi_wdata[28]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [28]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[29]_i_1 
       (.I0(\value[0]_0 [29]),
        .I1(D),
        .I2(s00_axi_wdata[29]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [29]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[2]_i_1 
       (.I0(\value[0]_0 [2]),
        .I1(D),
        .I2(s00_axi_wdata[2]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [2]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[30]_i_1 
       (.I0(\value[0]_0 [30]),
        .I1(D),
        .I2(s00_axi_wdata[30]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [30]));
  LUT6 #(
    .INIT(64'h0800FFFFFFFF0800)) 
    \slv_reg1[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[0] ),
        .I5(D),
        .O(E[3]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[31]_i_2 
       (.I0(\value[0]_0 [31]),
        .I1(D),
        .I2(s00_axi_wdata[31]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [31]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[3]_i_1 
       (.I0(\value[0]_0 [3]),
        .I1(D),
        .I2(s00_axi_wdata[3]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [3]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[4]_i_1 
       (.I0(\value[0]_0 [4]),
        .I1(D),
        .I2(s00_axi_wdata[4]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [4]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[5]_i_1 
       (.I0(\value[0]_0 [5]),
        .I1(D),
        .I2(s00_axi_wdata[5]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [5]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[6]_i_1 
       (.I0(\value[0]_0 [6]),
        .I1(D),
        .I2(s00_axi_wdata[6]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [6]));
  LUT6 #(
    .INIT(64'h0800FFFFFFFF0800)) 
    \slv_reg1[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[0] ),
        .I5(D),
        .O(E[0]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[7]_i_2 
       (.I0(\value[0]_0 [7]),
        .I1(D),
        .I2(s00_axi_wdata[7]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [7]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[8]_i_1 
       (.I0(\value[0]_0 [8]),
        .I1(D),
        .I2(s00_axi_wdata[8]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [8]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg1[9]_i_1 
       (.I0(\value[0]_0 [9]),
        .I1(D),
        .I2(s00_axi_wdata[9]),
        .I3(\done_pre_reg[0] ),
        .O(\slv_reg1_reg[31] [9]));
  CARRY4 value0_carry
       (.CI(1'b0),
        .CO({value0_carry_n_0,value0_carry_n_1,value0_carry_n_2,value0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt_reg_n_0_[1] ,\cnt_reg_n_0_[0] }),
        .O(value0[3:0]),
        .S({value0_carry_i_1_n_0,value0_carry_i_2_n_0,value0_carry_i_3_n_0,value0_carry_i_4_n_0}));
  CARRY4 value0_carry__0
       (.CI(value0_carry_n_0),
        .CO({value0_carry__0_n_0,value0_carry__0_n_1,value0_carry__0_n_2,value0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] ,\cnt_reg_n_0_[4] }),
        .O(value0[7:4]),
        .S({value0_carry__0_i_1_n_0,value0_carry__0_i_2_n_0,value0_carry__0_i_3_n_0,value0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_1
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_head_reg_n_0_[7] ),
        .O(value0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_2
       (.I0(\cnt_reg_n_0_[6] ),
        .I1(\cnt_head_reg_n_0_[6] ),
        .O(value0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_3
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_head_reg_n_0_[5] ),
        .O(value0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_4
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_head_reg_n_0_[4] ),
        .O(value0_carry__0_i_4_n_0));
  CARRY4 value0_carry__1
       (.CI(value0_carry__0_n_0),
        .CO({value0_carry__1_n_0,value0_carry__1_n_1,value0_carry__1_n_2,value0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] ,\cnt_reg_n_0_[8] }),
        .O(value0[11:8]),
        .S({value0_carry__1_i_1_n_0,value0_carry__1_i_2_n_0,value0_carry__1_i_3_n_0,value0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_1
       (.I0(\cnt_reg_n_0_[11] ),
        .I1(\cnt_head_reg_n_0_[11] ),
        .O(value0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_2
       (.I0(\cnt_reg_n_0_[10] ),
        .I1(\cnt_head_reg_n_0_[10] ),
        .O(value0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_3
       (.I0(\cnt_reg_n_0_[9] ),
        .I1(\cnt_head_reg_n_0_[9] ),
        .O(value0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_4
       (.I0(\cnt_reg_n_0_[8] ),
        .I1(\cnt_head_reg_n_0_[8] ),
        .O(value0_carry__1_i_4_n_0));
  CARRY4 value0_carry__2
       (.CI(value0_carry__1_n_0),
        .CO({value0_carry__2_n_0,value0_carry__2_n_1,value0_carry__2_n_2,value0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] ,\cnt_reg_n_0_[12] }),
        .O(value0[15:12]),
        .S({value0_carry__2_i_1_n_0,value0_carry__2_i_2_n_0,value0_carry__2_i_3_n_0,value0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_1
       (.I0(\cnt_reg_n_0_[15] ),
        .I1(\cnt_head_reg_n_0_[15] ),
        .O(value0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_2
       (.I0(\cnt_reg_n_0_[14] ),
        .I1(\cnt_head_reg_n_0_[14] ),
        .O(value0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_3
       (.I0(\cnt_reg_n_0_[13] ),
        .I1(\cnt_head_reg_n_0_[13] ),
        .O(value0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_4
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_head_reg_n_0_[12] ),
        .O(value0_carry__2_i_4_n_0));
  CARRY4 value0_carry__3
       (.CI(value0_carry__2_n_0),
        .CO({value0_carry__3_n_0,value0_carry__3_n_1,value0_carry__3_n_2,value0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[19] ,\cnt_reg_n_0_[18] ,\cnt_reg_n_0_[17] ,\cnt_reg_n_0_[16] }),
        .O(value0[19:16]),
        .S({value0_carry__3_i_1_n_0,value0_carry__3_i_2_n_0,value0_carry__3_i_3_n_0,value0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_1
       (.I0(\cnt_reg_n_0_[19] ),
        .I1(\cnt_head_reg_n_0_[19] ),
        .O(value0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_2
       (.I0(\cnt_reg_n_0_[18] ),
        .I1(\cnt_head_reg_n_0_[18] ),
        .O(value0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_3
       (.I0(\cnt_reg_n_0_[17] ),
        .I1(\cnt_head_reg_n_0_[17] ),
        .O(value0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_4
       (.I0(\cnt_reg_n_0_[16] ),
        .I1(\cnt_head_reg_n_0_[16] ),
        .O(value0_carry__3_i_4_n_0));
  CARRY4 value0_carry__4
       (.CI(value0_carry__3_n_0),
        .CO({value0_carry__4_n_0,value0_carry__4_n_1,value0_carry__4_n_2,value0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[23] ,\cnt_reg_n_0_[22] ,\cnt_reg_n_0_[21] ,\cnt_reg_n_0_[20] }),
        .O(value0[23:20]),
        .S({value0_carry__4_i_1_n_0,value0_carry__4_i_2_n_0,value0_carry__4_i_3_n_0,value0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_1
       (.I0(\cnt_reg_n_0_[23] ),
        .I1(\cnt_head_reg_n_0_[23] ),
        .O(value0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_2
       (.I0(\cnt_reg_n_0_[22] ),
        .I1(\cnt_head_reg_n_0_[22] ),
        .O(value0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_3
       (.I0(\cnt_reg_n_0_[21] ),
        .I1(\cnt_head_reg_n_0_[21] ),
        .O(value0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_4
       (.I0(\cnt_reg_n_0_[20] ),
        .I1(\cnt_head_reg_n_0_[20] ),
        .O(value0_carry__4_i_4_n_0));
  CARRY4 value0_carry__5
       (.CI(value0_carry__4_n_0),
        .CO({value0_carry__5_n_0,value0_carry__5_n_1,value0_carry__5_n_2,value0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[27] ,\cnt_reg_n_0_[26] ,\cnt_reg_n_0_[25] ,\cnt_reg_n_0_[24] }),
        .O(value0[27:24]),
        .S({value0_carry__5_i_1_n_0,value0_carry__5_i_2_n_0,value0_carry__5_i_3_n_0,value0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_1
       (.I0(\cnt_reg_n_0_[27] ),
        .I1(\cnt_head_reg_n_0_[27] ),
        .O(value0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_2
       (.I0(\cnt_reg_n_0_[26] ),
        .I1(\cnt_head_reg_n_0_[26] ),
        .O(value0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_3
       (.I0(\cnt_reg_n_0_[25] ),
        .I1(\cnt_head_reg_n_0_[25] ),
        .O(value0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_4
       (.I0(\cnt_reg_n_0_[24] ),
        .I1(\cnt_head_reg_n_0_[24] ),
        .O(value0_carry__5_i_4_n_0));
  CARRY4 value0_carry__6
       (.CI(value0_carry__5_n_0),
        .CO({NLW_value0_carry__6_CO_UNCONNECTED[3],value0_carry__6_n_1,value0_carry__6_n_2,value0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\cnt_reg_n_0_[30] ,\cnt_reg_n_0_[29] ,\cnt_reg_n_0_[28] }),
        .O(value0[31:28]),
        .S({value0_carry__6_i_1_n_0,value0_carry__6_i_2_n_0,value0_carry__6_i_3_n_0,value0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_1
       (.I0(\cnt_reg_n_0_[31] ),
        .I1(\cnt_head_reg_n_0_[31] ),
        .O(value0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_2
       (.I0(\cnt_reg_n_0_[30] ),
        .I1(\cnt_head_reg_n_0_[30] ),
        .O(value0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_3
       (.I0(\cnt_reg_n_0_[29] ),
        .I1(\cnt_head_reg_n_0_[29] ),
        .O(value0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_4
       (.I0(\cnt_reg_n_0_[28] ),
        .I1(\cnt_head_reg_n_0_[28] ),
        .O(value0_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_1
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_head_reg_n_0_[3] ),
        .O(value0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_2
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_head_reg_n_0_[2] ),
        .O(value0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_3
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_head_reg_n_0_[1] ),
        .O(value0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_4
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_head_reg_n_0_[0] ),
        .O(value0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[0]_i_1 
       (.I0(value0[0]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[10]_i_1 
       (.I0(value0[10]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[11]_i_1 
       (.I0(value0[11]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[12]_i_1 
       (.I0(value0[12]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[13]_i_1 
       (.I0(value0[13]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[14]_i_1 
       (.I0(value0[14]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[15]_i_1 
       (.I0(value0[15]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[16]_i_1 
       (.I0(value0[16]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[17]_i_1 
       (.I0(value0[17]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[18]_i_1 
       (.I0(value0[18]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[19]_i_1 
       (.I0(value0[19]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[1]_i_1 
       (.I0(value0[1]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[20]_i_1 
       (.I0(value0[20]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[21]_i_1 
       (.I0(value0[21]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[22]_i_1 
       (.I0(value0[22]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[23]_i_1 
       (.I0(value0[23]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[24]_i_1 
       (.I0(value0[24]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[25]_i_1 
       (.I0(value0[25]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[26]_i_1 
       (.I0(value0[26]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[27]_i_1 
       (.I0(value0[27]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[28]_i_1 
       (.I0(value0[28]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[29]_i_1 
       (.I0(value0[29]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[2]_i_1 
       (.I0(value0[2]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[30]_i_1 
       (.I0(value0[30]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8AAAAA888AAAA)) 
    \value[31]_i_1 
       (.I0(cnt),
        .I1(\value[31]_i_3_n_0 ),
        .I2(\value[31]_i_4_n_0 ),
        .I3(\value[31]_i_5_n_0 ),
        .I4(\value[31]_i_6_n_0 ),
        .I5(\value[31]_i_7_n_0 ),
        .O(\value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \value[31]_i_10 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\value[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \value[31]_i_11 
       (.I0(\cnt_reg_n_0_[24] ),
        .I1(\cnt_reg_n_0_[27] ),
        .I2(\cnt_reg_n_0_[23] ),
        .I3(\cnt_reg_n_0_[25] ),
        .I4(\cnt_reg_n_0_[31] ),
        .I5(\cnt_reg_n_0_[30] ),
        .O(\value[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[31]_i_2 
       (.I0(value0[31]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \value[31]_i_3 
       (.I0(p_0_in_0),
        .I1(Q),
        .O(\value[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \value[31]_i_4 
       (.I0(\cnt_reg_n_0_[21] ),
        .I1(\cnt_reg_n_0_[22] ),
        .I2(\cnt_reg_n_0_[20] ),
        .I3(\cnt_reg_n_0_[19] ),
        .I4(\cnt_reg_n_0_[17] ),
        .I5(\cnt_reg_n_0_[18] ),
        .O(\value[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8088)) 
    \value[31]_i_5 
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_reg_n_0_[9] ),
        .I2(\value[31]_i_9_n_0 ),
        .I3(\value[31]_i_10_n_0 ),
        .I4(\cnt_reg_n_0_[11] ),
        .I5(\cnt_reg_n_0_[10] ),
        .O(\value[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \value[31]_i_6 
       (.I0(\cnt_reg_n_0_[26] ),
        .I1(\cnt_reg_n_0_[29] ),
        .I2(\cnt_reg_n_0_[28] ),
        .I3(\value[31]_i_11_n_0 ),
        .O(\value[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \value[31]_i_7 
       (.I0(\cnt_reg_n_0_[18] ),
        .I1(\cnt_reg_n_0_[15] ),
        .I2(\cnt_reg_n_0_[16] ),
        .I3(\cnt_reg_n_0_[14] ),
        .I4(\cnt_reg_n_0_[13] ),
        .O(\value[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAF8F)) 
    \value[31]_i_8 
       (.I0(\value[31]_i_4_n_0 ),
        .I1(\value[31]_i_5_n_0 ),
        .I2(\value[31]_i_6_n_0 ),
        .I3(\value[31]_i_7_n_0 ),
        .O(\value[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \value[31]_i_9 
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(\cnt_reg_n_0_[8] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\value[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[3]_i_1 
       (.I0(value0[3]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[4]_i_1 
       (.I0(value0[4]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[5]_i_1 
       (.I0(value0[5]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[6]_i_1 
       (.I0(value0[6]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[7]_i_1 
       (.I0(value0[7]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[8]_i_1 
       (.I0(value0[8]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[9]_i_1 
       (.I0(value0[9]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8_n_0 ),
        .O(\value[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[0]_i_1_n_0 ),
        .Q(\value[0]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[10]_i_1_n_0 ),
        .Q(\value[0]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[11]_i_1_n_0 ),
        .Q(\value[0]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[12]_i_1_n_0 ),
        .Q(\value[0]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[13]_i_1_n_0 ),
        .Q(\value[0]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[14]_i_1_n_0 ),
        .Q(\value[0]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[15]_i_1_n_0 ),
        .Q(\value[0]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[16]_i_1_n_0 ),
        .Q(\value[0]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[17]_i_1_n_0 ),
        .Q(\value[0]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[18]_i_1_n_0 ),
        .Q(\value[0]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[19]_i_1_n_0 ),
        .Q(\value[0]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[1]_i_1_n_0 ),
        .Q(\value[0]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[20]_i_1_n_0 ),
        .Q(\value[0]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[21]_i_1_n_0 ),
        .Q(\value[0]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[22]_i_1_n_0 ),
        .Q(\value[0]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[23]_i_1_n_0 ),
        .Q(\value[0]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[24]_i_1_n_0 ),
        .Q(\value[0]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[25]_i_1_n_0 ),
        .Q(\value[0]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[26]_i_1_n_0 ),
        .Q(\value[0]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[27]_i_1_n_0 ),
        .Q(\value[0]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[28]_i_1_n_0 ),
        .Q(\value[0]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[29]_i_1_n_0 ),
        .Q(\value[0]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[2]_i_1_n_0 ),
        .Q(\value[0]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[30]_i_1_n_0 ),
        .Q(\value[0]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[31]_i_2_n_0 ),
        .Q(\value[0]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[3]_i_1_n_0 ),
        .Q(\value[0]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[4]_i_1_n_0 ),
        .Q(\value[0]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[5]_i_1_n_0 ),
        .Q(\value[0]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[6]_i_1_n_0 ),
        .Q(\value[0]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[7]_i_1_n_0 ),
        .Q(\value[0]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[8]_i_1_n_0 ),
        .Q(\value[0]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[9]_i_1_n_0 ),
        .Q(\value[0]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "echo" *) 
module echo_0
   (\cnt_reg[0]_0 ,
    D,
    \slv_reg0_reg[2] ,
    E,
    \slv_reg2_reg[31] ,
    \value_reg[0]_0 ,
    s00_axi_aresetn,
    Q,
    s00_axi_aclk,
    SR,
    triging_reg,
    triging_reg_0,
    s00_axi_wdata,
    slv_reg0,
    \done_pre_reg[1] ,
    \slv_reg0_reg[2]_0 ,
    p_0_in,
    s00_axi_wstrb,
    slv_reg_wren__0);
  output \cnt_reg[0]_0 ;
  output [0:0]D;
  output \slv_reg0_reg[2] ;
  output [3:0]E;
  output [31:0]\slv_reg2_reg[31] ;
  output [0:0]\value_reg[0]_0 ;
  input s00_axi_aresetn;
  input [0:0]Q;
  input s00_axi_aclk;
  input [0:0]SR;
  input triging_reg;
  input triging_reg_0;
  input [31:0]s00_axi_wdata;
  input [0:0]slv_reg0;
  input [0:0]\done_pre_reg[1] ;
  input \slv_reg0_reg[2]_0 ;
  input [1:0]p_0_in;
  input [3:0]s00_axi_wstrb;
  input slv_reg_wren__0;

  wire [0:0]D;
  wire [3:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cnt;
  wire [31:1]cnt0;
  wire cnt0_carry__0_i_1__0_n_0;
  wire cnt0_carry__0_i_2__0_n_0;
  wire cnt0_carry__0_i_3__0_n_0;
  wire cnt0_carry__0_i_4__0_n_0;
  wire cnt0_carry__0_n_0;
  wire cnt0_carry__0_n_1;
  wire cnt0_carry__0_n_2;
  wire cnt0_carry__0_n_3;
  wire cnt0_carry__1_i_1__0_n_0;
  wire cnt0_carry__1_i_2__0_n_0;
  wire cnt0_carry__1_i_3__0_n_0;
  wire cnt0_carry__1_i_4__0_n_0;
  wire cnt0_carry__1_n_0;
  wire cnt0_carry__1_n_1;
  wire cnt0_carry__1_n_2;
  wire cnt0_carry__1_n_3;
  wire cnt0_carry__2_i_1__0_n_0;
  wire cnt0_carry__2_i_2__0_n_0;
  wire cnt0_carry__2_i_3__0_n_0;
  wire cnt0_carry__2_i_4__0_n_0;
  wire cnt0_carry__2_n_0;
  wire cnt0_carry__2_n_1;
  wire cnt0_carry__2_n_2;
  wire cnt0_carry__2_n_3;
  wire cnt0_carry__3_i_1__0_n_0;
  wire cnt0_carry__3_i_2__0_n_0;
  wire cnt0_carry__3_i_3__0_n_0;
  wire cnt0_carry__3_i_4__0_n_0;
  wire cnt0_carry__3_n_0;
  wire cnt0_carry__3_n_1;
  wire cnt0_carry__3_n_2;
  wire cnt0_carry__3_n_3;
  wire cnt0_carry__4_i_1__0_n_0;
  wire cnt0_carry__4_i_2__0_n_0;
  wire cnt0_carry__4_i_3__0_n_0;
  wire cnt0_carry__4_i_4__0_n_0;
  wire cnt0_carry__4_n_0;
  wire cnt0_carry__4_n_1;
  wire cnt0_carry__4_n_2;
  wire cnt0_carry__4_n_3;
  wire cnt0_carry__5_i_1__0_n_0;
  wire cnt0_carry__5_i_2__0_n_0;
  wire cnt0_carry__5_i_3__0_n_0;
  wire cnt0_carry__5_i_4__0_n_0;
  wire cnt0_carry__5_n_0;
  wire cnt0_carry__5_n_1;
  wire cnt0_carry__5_n_2;
  wire cnt0_carry__5_n_3;
  wire cnt0_carry__6_i_1__0_n_0;
  wire cnt0_carry__6_i_2__0_n_0;
  wire cnt0_carry__6_i_3__0_n_0;
  wire cnt0_carry__6_n_2;
  wire cnt0_carry__6_n_3;
  wire cnt0_carry_i_1__0_n_0;
  wire cnt0_carry_i_2__0_n_0;
  wire cnt0_carry_i_3__0_n_0;
  wire cnt0_carry_i_4__0_n_0;
  wire cnt0_carry_n_0;
  wire cnt0_carry_n_1;
  wire cnt0_carry_n_2;
  wire cnt0_carry_n_3;
  wire \cnt[0]_i_1__1_n_0 ;
  wire \cnt[10]_i_1__0_n_0 ;
  wire \cnt[11]_i_1__0_n_0 ;
  wire \cnt[12]_i_1__0_n_0 ;
  wire \cnt[13]_i_1__0_n_0 ;
  wire \cnt[14]_i_1__0_n_0 ;
  wire \cnt[15]_i_1__0_n_0 ;
  wire \cnt[16]_i_1__0_n_0 ;
  wire \cnt[17]_i_1__0_n_0 ;
  wire \cnt[18]_i_1__0_n_0 ;
  wire \cnt[19]_i_1__0_n_0 ;
  wire \cnt[1]_i_1__0_n_0 ;
  wire \cnt[20]_i_1__0_n_0 ;
  wire \cnt[21]_i_1__0_n_0 ;
  wire \cnt[22]_i_1__0_n_0 ;
  wire \cnt[23]_i_1__0_n_0 ;
  wire \cnt[24]_i_1__0_n_0 ;
  wire \cnt[25]_i_1__0_n_0 ;
  wire \cnt[26]_i_1__0_n_0 ;
  wire \cnt[27]_i_1__0_n_0 ;
  wire \cnt[28]_i_1__0_n_0 ;
  wire \cnt[29]_i_1__0_n_0 ;
  wire \cnt[2]_i_1__0_n_0 ;
  wire \cnt[30]_i_1__0_n_0 ;
  wire \cnt[31]_i_2__0_n_0 ;
  wire \cnt[31]_i_3__0_n_0 ;
  wire \cnt[3]_i_1__0_n_0 ;
  wire \cnt[4]_i_1__0_n_0 ;
  wire \cnt[5]_i_1__0_n_0 ;
  wire \cnt[6]_i_1__0_n_0 ;
  wire \cnt[7]_i_1__0_n_0 ;
  wire \cnt[8]_i_1__0_n_0 ;
  wire \cnt[9]_i_1__0_n_0 ;
  wire cnt_head;
  wire \cnt_head_reg_n_0_[0] ;
  wire \cnt_head_reg_n_0_[10] ;
  wire \cnt_head_reg_n_0_[11] ;
  wire \cnt_head_reg_n_0_[12] ;
  wire \cnt_head_reg_n_0_[13] ;
  wire \cnt_head_reg_n_0_[14] ;
  wire \cnt_head_reg_n_0_[15] ;
  wire \cnt_head_reg_n_0_[16] ;
  wire \cnt_head_reg_n_0_[17] ;
  wire \cnt_head_reg_n_0_[18] ;
  wire \cnt_head_reg_n_0_[19] ;
  wire \cnt_head_reg_n_0_[1] ;
  wire \cnt_head_reg_n_0_[20] ;
  wire \cnt_head_reg_n_0_[21] ;
  wire \cnt_head_reg_n_0_[22] ;
  wire \cnt_head_reg_n_0_[23] ;
  wire \cnt_head_reg_n_0_[24] ;
  wire \cnt_head_reg_n_0_[25] ;
  wire \cnt_head_reg_n_0_[26] ;
  wire \cnt_head_reg_n_0_[27] ;
  wire \cnt_head_reg_n_0_[28] ;
  wire \cnt_head_reg_n_0_[29] ;
  wire \cnt_head_reg_n_0_[2] ;
  wire \cnt_head_reg_n_0_[30] ;
  wire \cnt_head_reg_n_0_[31] ;
  wire \cnt_head_reg_n_0_[3] ;
  wire \cnt_head_reg_n_0_[4] ;
  wire \cnt_head_reg_n_0_[5] ;
  wire \cnt_head_reg_n_0_[6] ;
  wire \cnt_head_reg_n_0_[7] ;
  wire \cnt_head_reg_n_0_[8] ;
  wire \cnt_head_reg_n_0_[9] ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[10] ;
  wire \cnt_reg_n_0_[11] ;
  wire \cnt_reg_n_0_[12] ;
  wire \cnt_reg_n_0_[13] ;
  wire \cnt_reg_n_0_[14] ;
  wire \cnt_reg_n_0_[15] ;
  wire \cnt_reg_n_0_[16] ;
  wire \cnt_reg_n_0_[17] ;
  wire \cnt_reg_n_0_[18] ;
  wire \cnt_reg_n_0_[19] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[20] ;
  wire \cnt_reg_n_0_[21] ;
  wire \cnt_reg_n_0_[22] ;
  wire \cnt_reg_n_0_[23] ;
  wire \cnt_reg_n_0_[24] ;
  wire \cnt_reg_n_0_[25] ;
  wire \cnt_reg_n_0_[26] ;
  wire \cnt_reg_n_0_[27] ;
  wire \cnt_reg_n_0_[28] ;
  wire \cnt_reg_n_0_[29] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[30] ;
  wire \cnt_reg_n_0_[31] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \cnt_reg_n_0_[8] ;
  wire \cnt_reg_n_0_[9] ;
  wire [0:0]\done_pre_reg[1] ;
  wire [1:0]p_0_in;
  wire [1:1]p_0_in_0;
  wire [31:0]p_2_out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire [0:0]slv_reg0;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[2]_0 ;
  wire [31:0]\slv_reg2_reg[31] ;
  wire slv_reg_wren__0;
  wire triging_reg;
  wire triging_reg_0;
  wire [31:0]value0;
  wire value0_carry__0_i_1__0_n_0;
  wire value0_carry__0_i_2__0_n_0;
  wire value0_carry__0_i_3__0_n_0;
  wire value0_carry__0_i_4__0_n_0;
  wire value0_carry__0_n_0;
  wire value0_carry__0_n_1;
  wire value0_carry__0_n_2;
  wire value0_carry__0_n_3;
  wire value0_carry__1_i_1__0_n_0;
  wire value0_carry__1_i_2__0_n_0;
  wire value0_carry__1_i_3__0_n_0;
  wire value0_carry__1_i_4__0_n_0;
  wire value0_carry__1_n_0;
  wire value0_carry__1_n_1;
  wire value0_carry__1_n_2;
  wire value0_carry__1_n_3;
  wire value0_carry__2_i_1__0_n_0;
  wire value0_carry__2_i_2__0_n_0;
  wire value0_carry__2_i_3__0_n_0;
  wire value0_carry__2_i_4__0_n_0;
  wire value0_carry__2_n_0;
  wire value0_carry__2_n_1;
  wire value0_carry__2_n_2;
  wire value0_carry__2_n_3;
  wire value0_carry__3_i_1__0_n_0;
  wire value0_carry__3_i_2__0_n_0;
  wire value0_carry__3_i_3__0_n_0;
  wire value0_carry__3_i_4__0_n_0;
  wire value0_carry__3_n_0;
  wire value0_carry__3_n_1;
  wire value0_carry__3_n_2;
  wire value0_carry__3_n_3;
  wire value0_carry__4_i_1__0_n_0;
  wire value0_carry__4_i_2__0_n_0;
  wire value0_carry__4_i_3__0_n_0;
  wire value0_carry__4_i_4__0_n_0;
  wire value0_carry__4_n_0;
  wire value0_carry__4_n_1;
  wire value0_carry__4_n_2;
  wire value0_carry__4_n_3;
  wire value0_carry__5_i_1__0_n_0;
  wire value0_carry__5_i_2__0_n_0;
  wire value0_carry__5_i_3__0_n_0;
  wire value0_carry__5_i_4__0_n_0;
  wire value0_carry__5_n_0;
  wire value0_carry__5_n_1;
  wire value0_carry__5_n_2;
  wire value0_carry__5_n_3;
  wire value0_carry__6_i_1__0_n_0;
  wire value0_carry__6_i_2__0_n_0;
  wire value0_carry__6_i_3__0_n_0;
  wire value0_carry__6_i_4__0_n_0;
  wire value0_carry__6_n_1;
  wire value0_carry__6_n_2;
  wire value0_carry__6_n_3;
  wire value0_carry_i_1__0_n_0;
  wire value0_carry_i_2__0_n_0;
  wire value0_carry_i_3__0_n_0;
  wire value0_carry_i_4__0_n_0;
  wire value0_carry_n_0;
  wire value0_carry_n_1;
  wire value0_carry_n_2;
  wire value0_carry_n_3;
  wire \value[0]_i_1__0_n_0 ;
  wire \value[10]_i_1__0_n_0 ;
  wire \value[11]_i_1__0_n_0 ;
  wire \value[12]_i_1__0_n_0 ;
  wire \value[13]_i_1__0_n_0 ;
  wire \value[14]_i_1__0_n_0 ;
  wire \value[15]_i_1__0_n_0 ;
  wire \value[16]_i_1__0_n_0 ;
  wire \value[17]_i_1__0_n_0 ;
  wire \value[18]_i_1__0_n_0 ;
  wire \value[19]_i_1__0_n_0 ;
  wire \value[1]_i_1__0_n_0 ;
  wire \value[20]_i_1__0_n_0 ;
  wire \value[21]_i_1__0_n_0 ;
  wire \value[22]_i_1__0_n_0 ;
  wire \value[23]_i_1__0_n_0 ;
  wire \value[24]_i_1__0_n_0 ;
  wire \value[25]_i_1__0_n_0 ;
  wire \value[26]_i_1__0_n_0 ;
  wire \value[27]_i_1__0_n_0 ;
  wire \value[28]_i_1__0_n_0 ;
  wire \value[29]_i_1__0_n_0 ;
  wire \value[2]_i_1__0_n_0 ;
  wire \value[30]_i_1__0_n_0 ;
  wire \value[31]_i_10__0_n_0 ;
  wire \value[31]_i_11__0_n_0 ;
  wire \value[31]_i_2__0_n_0 ;
  wire \value[31]_i_3__0_n_0 ;
  wire \value[31]_i_4__0_n_0 ;
  wire \value[31]_i_5__0_n_0 ;
  wire \value[31]_i_6__0_n_0 ;
  wire \value[31]_i_7__0_n_0 ;
  wire \value[31]_i_8__0_n_0 ;
  wire \value[31]_i_9__0_n_0 ;
  wire \value[3]_i_1__0_n_0 ;
  wire \value[4]_i_1__0_n_0 ;
  wire \value[5]_i_1__0_n_0 ;
  wire \value[6]_i_1__0_n_0 ;
  wire \value[7]_i_1__0_n_0 ;
  wire \value[8]_i_1__0_n_0 ;
  wire \value[9]_i_1__0_n_0 ;
  wire [0:0]\value_reg[0]_0 ;
  wire [3:2]NLW_cnt0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_cnt0_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_value0_carry__6_CO_UNCONNECTED;

  CARRY4 cnt0_carry
       (.CI(1'b0),
        .CO({cnt0_carry_n_0,cnt0_carry_n_1,cnt0_carry_n_2,cnt0_carry_n_3}),
        .CYINIT(\cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[4:1]),
        .S({cnt0_carry_i_1__0_n_0,cnt0_carry_i_2__0_n_0,cnt0_carry_i_3__0_n_0,cnt0_carry_i_4__0_n_0}));
  CARRY4 cnt0_carry__0
       (.CI(cnt0_carry_n_0),
        .CO({cnt0_carry__0_n_0,cnt0_carry__0_n_1,cnt0_carry__0_n_2,cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[8:5]),
        .S({cnt0_carry__0_i_1__0_n_0,cnt0_carry__0_i_2__0_n_0,cnt0_carry__0_i_3__0_n_0,cnt0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_1__0
       (.I0(\cnt_reg_n_0_[8] ),
        .O(cnt0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_2__0
       (.I0(\cnt_reg_n_0_[7] ),
        .O(cnt0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_3__0
       (.I0(\cnt_reg_n_0_[6] ),
        .O(cnt0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_4__0
       (.I0(\cnt_reg_n_0_[5] ),
        .O(cnt0_carry__0_i_4__0_n_0));
  CARRY4 cnt0_carry__1
       (.CI(cnt0_carry__0_n_0),
        .CO({cnt0_carry__1_n_0,cnt0_carry__1_n_1,cnt0_carry__1_n_2,cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[12:9]),
        .S({cnt0_carry__1_i_1__0_n_0,cnt0_carry__1_i_2__0_n_0,cnt0_carry__1_i_3__0_n_0,cnt0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_1__0
       (.I0(\cnt_reg_n_0_[12] ),
        .O(cnt0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_2__0
       (.I0(\cnt_reg_n_0_[11] ),
        .O(cnt0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_3__0
       (.I0(\cnt_reg_n_0_[10] ),
        .O(cnt0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_4__0
       (.I0(\cnt_reg_n_0_[9] ),
        .O(cnt0_carry__1_i_4__0_n_0));
  CARRY4 cnt0_carry__2
       (.CI(cnt0_carry__1_n_0),
        .CO({cnt0_carry__2_n_0,cnt0_carry__2_n_1,cnt0_carry__2_n_2,cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[16:13]),
        .S({cnt0_carry__2_i_1__0_n_0,cnt0_carry__2_i_2__0_n_0,cnt0_carry__2_i_3__0_n_0,cnt0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_1__0
       (.I0(\cnt_reg_n_0_[16] ),
        .O(cnt0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_2__0
       (.I0(\cnt_reg_n_0_[15] ),
        .O(cnt0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_3__0
       (.I0(\cnt_reg_n_0_[14] ),
        .O(cnt0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_4__0
       (.I0(\cnt_reg_n_0_[13] ),
        .O(cnt0_carry__2_i_4__0_n_0));
  CARRY4 cnt0_carry__3
       (.CI(cnt0_carry__2_n_0),
        .CO({cnt0_carry__3_n_0,cnt0_carry__3_n_1,cnt0_carry__3_n_2,cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[20:17]),
        .S({cnt0_carry__3_i_1__0_n_0,cnt0_carry__3_i_2__0_n_0,cnt0_carry__3_i_3__0_n_0,cnt0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_1__0
       (.I0(\cnt_reg_n_0_[20] ),
        .O(cnt0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_2__0
       (.I0(\cnt_reg_n_0_[19] ),
        .O(cnt0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_3__0
       (.I0(\cnt_reg_n_0_[18] ),
        .O(cnt0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_4__0
       (.I0(\cnt_reg_n_0_[17] ),
        .O(cnt0_carry__3_i_4__0_n_0));
  CARRY4 cnt0_carry__4
       (.CI(cnt0_carry__3_n_0),
        .CO({cnt0_carry__4_n_0,cnt0_carry__4_n_1,cnt0_carry__4_n_2,cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[24:21]),
        .S({cnt0_carry__4_i_1__0_n_0,cnt0_carry__4_i_2__0_n_0,cnt0_carry__4_i_3__0_n_0,cnt0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_1__0
       (.I0(\cnt_reg_n_0_[24] ),
        .O(cnt0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_2__0
       (.I0(\cnt_reg_n_0_[23] ),
        .O(cnt0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_3__0
       (.I0(\cnt_reg_n_0_[22] ),
        .O(cnt0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_4__0
       (.I0(\cnt_reg_n_0_[21] ),
        .O(cnt0_carry__4_i_4__0_n_0));
  CARRY4 cnt0_carry__5
       (.CI(cnt0_carry__4_n_0),
        .CO({cnt0_carry__5_n_0,cnt0_carry__5_n_1,cnt0_carry__5_n_2,cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[28:25]),
        .S({cnt0_carry__5_i_1__0_n_0,cnt0_carry__5_i_2__0_n_0,cnt0_carry__5_i_3__0_n_0,cnt0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_1__0
       (.I0(\cnt_reg_n_0_[28] ),
        .O(cnt0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_2__0
       (.I0(\cnt_reg_n_0_[27] ),
        .O(cnt0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_3__0
       (.I0(\cnt_reg_n_0_[26] ),
        .O(cnt0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_4__0
       (.I0(\cnt_reg_n_0_[25] ),
        .O(cnt0_carry__5_i_4__0_n_0));
  CARRY4 cnt0_carry__6
       (.CI(cnt0_carry__5_n_0),
        .CO({NLW_cnt0_carry__6_CO_UNCONNECTED[3:2],cnt0_carry__6_n_2,cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cnt0_carry__6_O_UNCONNECTED[3],cnt0[31:29]}),
        .S({1'b0,cnt0_carry__6_i_1__0_n_0,cnt0_carry__6_i_2__0_n_0,cnt0_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_1__0
       (.I0(\cnt_reg_n_0_[31] ),
        .O(cnt0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_2__0
       (.I0(\cnt_reg_n_0_[30] ),
        .O(cnt0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_3__0
       (.I0(\cnt_reg_n_0_[29] ),
        .O(cnt0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_1__0
       (.I0(\cnt_reg_n_0_[4] ),
        .O(cnt0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_2__0
       (.I0(\cnt_reg_n_0_[3] ),
        .O(cnt0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_3__0
       (.I0(\cnt_reg_n_0_[2] ),
        .O(cnt0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_4__0
       (.I0(\cnt_reg_n_0_[1] ),
        .O(cnt0_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[0]_i_1__1 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[10]_i_1__0 
       (.I0(cnt0[10]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[11]_i_1__0 
       (.I0(cnt0[11]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[12]_i_1__0 
       (.I0(cnt0[12]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[13]_i_1__0 
       (.I0(cnt0[13]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[14]_i_1__0 
       (.I0(cnt0[14]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[15]_i_1__0 
       (.I0(cnt0[15]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[16]_i_1__0 
       (.I0(cnt0[16]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[17]_i_1__0 
       (.I0(cnt0[17]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[18]_i_1__0 
       (.I0(cnt0[18]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[19]_i_1__0 
       (.I0(cnt0[19]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[19]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[1]_i_1__0 
       (.I0(cnt0[1]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[20]_i_1__0 
       (.I0(cnt0[20]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[21]_i_1__0 
       (.I0(cnt0[21]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[22]_i_1__0 
       (.I0(cnt0[22]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[23]_i_1__0 
       (.I0(cnt0[23]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[24]_i_1__0 
       (.I0(cnt0[24]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[25]_i_1__0 
       (.I0(cnt0[25]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[26]_i_1__0 
       (.I0(cnt0[26]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[27]_i_1__0 
       (.I0(cnt0[27]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[28]_i_1__0 
       (.I0(cnt0[28]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[29]_i_1__0 
       (.I0(cnt0[29]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[2]_i_1__0 
       (.I0(cnt0[2]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[30]_i_1__0 
       (.I0(cnt0[30]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt[31]_i_1__0 
       (.I0(\cnt_reg[0]_0 ),
        .I1(p_0_in_0),
        .I2(Q),
        .O(cnt));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[31]_i_2__0 
       (.I0(cnt0[31]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB33FFFFFB33FB33)) 
    \cnt[31]_i_3__0 
       (.I0(\value[31]_i_7__0_n_0 ),
        .I1(\value[31]_i_6__0_n_0 ),
        .I2(\value[31]_i_5__0_n_0 ),
        .I3(\value[31]_i_4__0_n_0 ),
        .I4(Q),
        .I5(p_0_in_0),
        .O(\cnt[31]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[3]_i_1__0 
       (.I0(cnt0[3]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[4]_i_1__0 
       (.I0(cnt0[4]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[5]_i_1__0 
       (.I0(cnt0[5]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[6]_i_1__0 
       (.I0(cnt0[6]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[7]_i_1__0 
       (.I0(cnt0[7]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[8]_i_1__0 
       (.I0(cnt0[8]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[9]_i_1__0 
       (.I0(cnt0[9]),
        .I1(\cnt[31]_i_3__0_n_0 ),
        .O(\cnt[9]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \cnt_head[31]_i_1__0 
       (.I0(p_0_in_0),
        .I1(Q),
        .I2(s00_axi_aresetn),
        .I3(\cnt_reg[0]_0 ),
        .O(cnt_head));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[0] ),
        .Q(\cnt_head_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[10] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[10] ),
        .Q(\cnt_head_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[11] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[11] ),
        .Q(\cnt_head_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[12] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[12] ),
        .Q(\cnt_head_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[13] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[13] ),
        .Q(\cnt_head_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[14] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[14] ),
        .Q(\cnt_head_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[15] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[15] ),
        .Q(\cnt_head_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[16] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[16] ),
        .Q(\cnt_head_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[17] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[17] ),
        .Q(\cnt_head_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[18] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[18] ),
        .Q(\cnt_head_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[19] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[19] ),
        .Q(\cnt_head_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[1] ),
        .Q(\cnt_head_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[20] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[20] ),
        .Q(\cnt_head_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[21] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[21] ),
        .Q(\cnt_head_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[22] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[22] ),
        .Q(\cnt_head_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[23] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[23] ),
        .Q(\cnt_head_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[24] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[24] ),
        .Q(\cnt_head_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[25] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[25] ),
        .Q(\cnt_head_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[26] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[26] ),
        .Q(\cnt_head_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[27] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[27] ),
        .Q(\cnt_head_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[28] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[28] ),
        .Q(\cnt_head_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[29] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[29] ),
        .Q(\cnt_head_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[2] ),
        .Q(\cnt_head_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[30] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[30] ),
        .Q(\cnt_head_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[31] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[31] ),
        .Q(\cnt_head_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[3] ),
        .Q(\cnt_head_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[4] ),
        .Q(\cnt_head_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[5] ),
        .Q(\cnt_head_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[6] ),
        .Q(\cnt_head_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[7] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[7] ),
        .Q(\cnt_head_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[8] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[8] ),
        .Q(\cnt_head_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[9] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[9] ),
        .Q(\cnt_head_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[0]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[10]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[11]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[12]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[13]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[14]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[15]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[16]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[17]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[18]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[19]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[1]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[20]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[21]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[22]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[23]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[24]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[25]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[26]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[27]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[28]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[29]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[2]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[30]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[31]_i_2__0_n_0 ),
        .Q(\cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[3]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[4]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[5]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[6]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[7]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[8]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[9]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    cnt_start_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_reg),
        .Q(\cnt_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_reg_0),
        .Q(D),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    echo_pre_reg
       (.C(s00_axi_aclk),
        .CE(s00_axi_aresetn),
        .D(Q),
        .Q(p_0_in_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBF0B8F08)) 
    \slv_reg0[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(slv_reg0),
        .I2(\done_pre_reg[1] ),
        .I3(D),
        .I4(\slv_reg0_reg[2]_0 ),
        .O(\slv_reg0_reg[2] ));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[0]_i_1 
       (.I0(p_2_out[0]),
        .I1(D),
        .I2(s00_axi_wdata[0]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [0]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[10]_i_1 
       (.I0(p_2_out[10]),
        .I1(D),
        .I2(s00_axi_wdata[10]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [10]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[11]_i_1 
       (.I0(p_2_out[11]),
        .I1(D),
        .I2(s00_axi_wdata[11]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [11]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[12]_i_1 
       (.I0(p_2_out[12]),
        .I1(D),
        .I2(s00_axi_wdata[12]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [12]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[13]_i_1 
       (.I0(p_2_out[13]),
        .I1(D),
        .I2(s00_axi_wdata[13]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [13]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[14]_i_1 
       (.I0(p_2_out[14]),
        .I1(D),
        .I2(s00_axi_wdata[14]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [14]));
  LUT6 #(
    .INIT(64'h4000FFFFFFFF4000)) 
    \slv_reg2[15]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[1] ),
        .I5(D),
        .O(E[1]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[15]_i_2 
       (.I0(p_2_out[15]),
        .I1(D),
        .I2(s00_axi_wdata[15]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [15]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[16]_i_1 
       (.I0(p_2_out[16]),
        .I1(D),
        .I2(s00_axi_wdata[16]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [16]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[17]_i_1 
       (.I0(p_2_out[17]),
        .I1(D),
        .I2(s00_axi_wdata[17]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [17]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[18]_i_1 
       (.I0(p_2_out[18]),
        .I1(D),
        .I2(s00_axi_wdata[18]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [18]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[19]_i_1 
       (.I0(p_2_out[19]),
        .I1(D),
        .I2(s00_axi_wdata[19]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [19]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[1]_i_1 
       (.I0(p_2_out[1]),
        .I1(D),
        .I2(s00_axi_wdata[1]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [1]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[20]_i_1 
       (.I0(p_2_out[20]),
        .I1(D),
        .I2(s00_axi_wdata[20]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [20]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[21]_i_1 
       (.I0(p_2_out[21]),
        .I1(D),
        .I2(s00_axi_wdata[21]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [21]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[22]_i_1 
       (.I0(p_2_out[22]),
        .I1(D),
        .I2(s00_axi_wdata[22]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [22]));
  LUT6 #(
    .INIT(64'h4000FFFFFFFF4000)) 
    \slv_reg2[23]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[1] ),
        .I5(D),
        .O(E[2]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[23]_i_2 
       (.I0(p_2_out[23]),
        .I1(D),
        .I2(s00_axi_wdata[23]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [23]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[24]_i_1 
       (.I0(p_2_out[24]),
        .I1(D),
        .I2(s00_axi_wdata[24]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [24]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[25]_i_1 
       (.I0(p_2_out[25]),
        .I1(D),
        .I2(s00_axi_wdata[25]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [25]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[26]_i_1 
       (.I0(p_2_out[26]),
        .I1(D),
        .I2(s00_axi_wdata[26]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [26]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[27]_i_1 
       (.I0(p_2_out[27]),
        .I1(D),
        .I2(s00_axi_wdata[27]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [27]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[28]_i_1 
       (.I0(p_2_out[28]),
        .I1(D),
        .I2(s00_axi_wdata[28]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [28]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[29]_i_1 
       (.I0(p_2_out[29]),
        .I1(D),
        .I2(s00_axi_wdata[29]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [29]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[2]_i_1 
       (.I0(p_2_out[2]),
        .I1(D),
        .I2(s00_axi_wdata[2]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [2]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[30]_i_1 
       (.I0(p_2_out[30]),
        .I1(D),
        .I2(s00_axi_wdata[30]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [30]));
  LUT6 #(
    .INIT(64'h4000FFFFFFFF4000)) 
    \slv_reg2[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[1] ),
        .I5(D),
        .O(E[3]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[31]_i_2 
       (.I0(p_2_out[31]),
        .I1(D),
        .I2(s00_axi_wdata[31]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [31]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[3]_i_1 
       (.I0(p_2_out[3]),
        .I1(D),
        .I2(s00_axi_wdata[3]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [3]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[4]_i_1 
       (.I0(p_2_out[4]),
        .I1(D),
        .I2(s00_axi_wdata[4]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [4]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[5]_i_1 
       (.I0(p_2_out[5]),
        .I1(D),
        .I2(s00_axi_wdata[5]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [5]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[6]_i_1 
       (.I0(p_2_out[6]),
        .I1(D),
        .I2(s00_axi_wdata[6]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [6]));
  LUT6 #(
    .INIT(64'h4000FFFFFFFF4000)) 
    \slv_reg2[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[1] ),
        .I5(D),
        .O(E[0]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[7]_i_2 
       (.I0(p_2_out[7]),
        .I1(D),
        .I2(s00_axi_wdata[7]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [7]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[8]_i_1 
       (.I0(p_2_out[8]),
        .I1(D),
        .I2(s00_axi_wdata[8]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [8]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg2[9]_i_1 
       (.I0(p_2_out[9]),
        .I1(D),
        .I2(s00_axi_wdata[9]),
        .I3(\done_pre_reg[1] ),
        .O(\slv_reg2_reg[31] [9]));
  CARRY4 value0_carry
       (.CI(1'b0),
        .CO({value0_carry_n_0,value0_carry_n_1,value0_carry_n_2,value0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt_reg_n_0_[1] ,\cnt_reg_n_0_[0] }),
        .O(value0[3:0]),
        .S({value0_carry_i_1__0_n_0,value0_carry_i_2__0_n_0,value0_carry_i_3__0_n_0,value0_carry_i_4__0_n_0}));
  CARRY4 value0_carry__0
       (.CI(value0_carry_n_0),
        .CO({value0_carry__0_n_0,value0_carry__0_n_1,value0_carry__0_n_2,value0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] ,\cnt_reg_n_0_[4] }),
        .O(value0[7:4]),
        .S({value0_carry__0_i_1__0_n_0,value0_carry__0_i_2__0_n_0,value0_carry__0_i_3__0_n_0,value0_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_1__0
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_head_reg_n_0_[7] ),
        .O(value0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_2__0
       (.I0(\cnt_reg_n_0_[6] ),
        .I1(\cnt_head_reg_n_0_[6] ),
        .O(value0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_3__0
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_head_reg_n_0_[5] ),
        .O(value0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_4__0
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_head_reg_n_0_[4] ),
        .O(value0_carry__0_i_4__0_n_0));
  CARRY4 value0_carry__1
       (.CI(value0_carry__0_n_0),
        .CO({value0_carry__1_n_0,value0_carry__1_n_1,value0_carry__1_n_2,value0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] ,\cnt_reg_n_0_[8] }),
        .O(value0[11:8]),
        .S({value0_carry__1_i_1__0_n_0,value0_carry__1_i_2__0_n_0,value0_carry__1_i_3__0_n_0,value0_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_1__0
       (.I0(\cnt_reg_n_0_[11] ),
        .I1(\cnt_head_reg_n_0_[11] ),
        .O(value0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_2__0
       (.I0(\cnt_reg_n_0_[10] ),
        .I1(\cnt_head_reg_n_0_[10] ),
        .O(value0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_3__0
       (.I0(\cnt_reg_n_0_[9] ),
        .I1(\cnt_head_reg_n_0_[9] ),
        .O(value0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_4__0
       (.I0(\cnt_reg_n_0_[8] ),
        .I1(\cnt_head_reg_n_0_[8] ),
        .O(value0_carry__1_i_4__0_n_0));
  CARRY4 value0_carry__2
       (.CI(value0_carry__1_n_0),
        .CO({value0_carry__2_n_0,value0_carry__2_n_1,value0_carry__2_n_2,value0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] ,\cnt_reg_n_0_[12] }),
        .O(value0[15:12]),
        .S({value0_carry__2_i_1__0_n_0,value0_carry__2_i_2__0_n_0,value0_carry__2_i_3__0_n_0,value0_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_1__0
       (.I0(\cnt_reg_n_0_[15] ),
        .I1(\cnt_head_reg_n_0_[15] ),
        .O(value0_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_2__0
       (.I0(\cnt_reg_n_0_[14] ),
        .I1(\cnt_head_reg_n_0_[14] ),
        .O(value0_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_3__0
       (.I0(\cnt_reg_n_0_[13] ),
        .I1(\cnt_head_reg_n_0_[13] ),
        .O(value0_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_4__0
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_head_reg_n_0_[12] ),
        .O(value0_carry__2_i_4__0_n_0));
  CARRY4 value0_carry__3
       (.CI(value0_carry__2_n_0),
        .CO({value0_carry__3_n_0,value0_carry__3_n_1,value0_carry__3_n_2,value0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[19] ,\cnt_reg_n_0_[18] ,\cnt_reg_n_0_[17] ,\cnt_reg_n_0_[16] }),
        .O(value0[19:16]),
        .S({value0_carry__3_i_1__0_n_0,value0_carry__3_i_2__0_n_0,value0_carry__3_i_3__0_n_0,value0_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_1__0
       (.I0(\cnt_reg_n_0_[19] ),
        .I1(\cnt_head_reg_n_0_[19] ),
        .O(value0_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_2__0
       (.I0(\cnt_reg_n_0_[18] ),
        .I1(\cnt_head_reg_n_0_[18] ),
        .O(value0_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_3__0
       (.I0(\cnt_reg_n_0_[17] ),
        .I1(\cnt_head_reg_n_0_[17] ),
        .O(value0_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_4__0
       (.I0(\cnt_reg_n_0_[16] ),
        .I1(\cnt_head_reg_n_0_[16] ),
        .O(value0_carry__3_i_4__0_n_0));
  CARRY4 value0_carry__4
       (.CI(value0_carry__3_n_0),
        .CO({value0_carry__4_n_0,value0_carry__4_n_1,value0_carry__4_n_2,value0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[23] ,\cnt_reg_n_0_[22] ,\cnt_reg_n_0_[21] ,\cnt_reg_n_0_[20] }),
        .O(value0[23:20]),
        .S({value0_carry__4_i_1__0_n_0,value0_carry__4_i_2__0_n_0,value0_carry__4_i_3__0_n_0,value0_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_1__0
       (.I0(\cnt_reg_n_0_[23] ),
        .I1(\cnt_head_reg_n_0_[23] ),
        .O(value0_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_2__0
       (.I0(\cnt_reg_n_0_[22] ),
        .I1(\cnt_head_reg_n_0_[22] ),
        .O(value0_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_3__0
       (.I0(\cnt_reg_n_0_[21] ),
        .I1(\cnt_head_reg_n_0_[21] ),
        .O(value0_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_4__0
       (.I0(\cnt_reg_n_0_[20] ),
        .I1(\cnt_head_reg_n_0_[20] ),
        .O(value0_carry__4_i_4__0_n_0));
  CARRY4 value0_carry__5
       (.CI(value0_carry__4_n_0),
        .CO({value0_carry__5_n_0,value0_carry__5_n_1,value0_carry__5_n_2,value0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[27] ,\cnt_reg_n_0_[26] ,\cnt_reg_n_0_[25] ,\cnt_reg_n_0_[24] }),
        .O(value0[27:24]),
        .S({value0_carry__5_i_1__0_n_0,value0_carry__5_i_2__0_n_0,value0_carry__5_i_3__0_n_0,value0_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_1__0
       (.I0(\cnt_reg_n_0_[27] ),
        .I1(\cnt_head_reg_n_0_[27] ),
        .O(value0_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_2__0
       (.I0(\cnt_reg_n_0_[26] ),
        .I1(\cnt_head_reg_n_0_[26] ),
        .O(value0_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_3__0
       (.I0(\cnt_reg_n_0_[25] ),
        .I1(\cnt_head_reg_n_0_[25] ),
        .O(value0_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_4__0
       (.I0(\cnt_reg_n_0_[24] ),
        .I1(\cnt_head_reg_n_0_[24] ),
        .O(value0_carry__5_i_4__0_n_0));
  CARRY4 value0_carry__6
       (.CI(value0_carry__5_n_0),
        .CO({NLW_value0_carry__6_CO_UNCONNECTED[3],value0_carry__6_n_1,value0_carry__6_n_2,value0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\cnt_reg_n_0_[30] ,\cnt_reg_n_0_[29] ,\cnt_reg_n_0_[28] }),
        .O(value0[31:28]),
        .S({value0_carry__6_i_1__0_n_0,value0_carry__6_i_2__0_n_0,value0_carry__6_i_3__0_n_0,value0_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_1__0
       (.I0(\cnt_reg_n_0_[31] ),
        .I1(\cnt_head_reg_n_0_[31] ),
        .O(value0_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_2__0
       (.I0(\cnt_reg_n_0_[30] ),
        .I1(\cnt_head_reg_n_0_[30] ),
        .O(value0_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_3__0
       (.I0(\cnt_reg_n_0_[29] ),
        .I1(\cnt_head_reg_n_0_[29] ),
        .O(value0_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_4__0
       (.I0(\cnt_reg_n_0_[28] ),
        .I1(\cnt_head_reg_n_0_[28] ),
        .O(value0_carry__6_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_1__0
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_head_reg_n_0_[3] ),
        .O(value0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_2__0
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_head_reg_n_0_[2] ),
        .O(value0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_3__0
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_head_reg_n_0_[1] ),
        .O(value0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_4__0
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_head_reg_n_0_[0] ),
        .O(value0_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[0]_i_1__0 
       (.I0(value0[0]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[10]_i_1__0 
       (.I0(value0[10]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[11]_i_1__0 
       (.I0(value0[11]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[12]_i_1__0 
       (.I0(value0[12]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[13]_i_1__0 
       (.I0(value0[13]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[14]_i_1__0 
       (.I0(value0[14]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[15]_i_1__0 
       (.I0(value0[15]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[16]_i_1__0 
       (.I0(value0[16]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[17]_i_1__0 
       (.I0(value0[17]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[18]_i_1__0 
       (.I0(value0[18]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[19]_i_1__0 
       (.I0(value0[19]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[1]_i_1__0 
       (.I0(value0[1]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[20]_i_1__0 
       (.I0(value0[20]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[21]_i_1__0 
       (.I0(value0[21]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[22]_i_1__0 
       (.I0(value0[22]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[23]_i_1__0 
       (.I0(value0[23]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[24]_i_1__0 
       (.I0(value0[24]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[25]_i_1__0 
       (.I0(value0[25]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[26]_i_1__0 
       (.I0(value0[26]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[27]_i_1__0 
       (.I0(value0[27]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[28]_i_1__0 
       (.I0(value0[28]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[29]_i_1__0 
       (.I0(value0[29]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[2]_i_1__0 
       (.I0(value0[2]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[30]_i_1__0 
       (.I0(value0[30]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \value[31]_i_10__0 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\value[31]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \value[31]_i_11__0 
       (.I0(\cnt_reg_n_0_[24] ),
        .I1(\cnt_reg_n_0_[27] ),
        .I2(\cnt_reg_n_0_[23] ),
        .I3(\cnt_reg_n_0_[25] ),
        .I4(\cnt_reg_n_0_[31] ),
        .I5(\cnt_reg_n_0_[30] ),
        .O(\value[31]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8AAAAA888AAAA)) 
    \value[31]_i_1__0 
       (.I0(cnt),
        .I1(\value[31]_i_3__0_n_0 ),
        .I2(\value[31]_i_4__0_n_0 ),
        .I3(\value[31]_i_5__0_n_0 ),
        .I4(\value[31]_i_6__0_n_0 ),
        .I5(\value[31]_i_7__0_n_0 ),
        .O(\value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[31]_i_2__0 
       (.I0(value0[31]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \value[31]_i_3__0 
       (.I0(p_0_in_0),
        .I1(Q),
        .O(\value[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \value[31]_i_4__0 
       (.I0(\cnt_reg_n_0_[21] ),
        .I1(\cnt_reg_n_0_[22] ),
        .I2(\cnt_reg_n_0_[20] ),
        .I3(\cnt_reg_n_0_[19] ),
        .I4(\cnt_reg_n_0_[17] ),
        .I5(\cnt_reg_n_0_[18] ),
        .O(\value[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8088)) 
    \value[31]_i_5__0 
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_reg_n_0_[9] ),
        .I2(\value[31]_i_9__0_n_0 ),
        .I3(\value[31]_i_10__0_n_0 ),
        .I4(\cnt_reg_n_0_[11] ),
        .I5(\cnt_reg_n_0_[10] ),
        .O(\value[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \value[31]_i_6__0 
       (.I0(\cnt_reg_n_0_[26] ),
        .I1(\cnt_reg_n_0_[29] ),
        .I2(\cnt_reg_n_0_[28] ),
        .I3(\value[31]_i_11__0_n_0 ),
        .O(\value[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \value[31]_i_7__0 
       (.I0(\cnt_reg_n_0_[18] ),
        .I1(\cnt_reg_n_0_[15] ),
        .I2(\cnt_reg_n_0_[16] ),
        .I3(\cnt_reg_n_0_[14] ),
        .I4(\cnt_reg_n_0_[13] ),
        .O(\value[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hAF8F)) 
    \value[31]_i_8__0 
       (.I0(\value[31]_i_4__0_n_0 ),
        .I1(\value[31]_i_5__0_n_0 ),
        .I2(\value[31]_i_6__0_n_0 ),
        .I3(\value[31]_i_7__0_n_0 ),
        .O(\value[31]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \value[31]_i_9__0 
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(\cnt_reg_n_0_[8] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\value[31]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[3]_i_1__0 
       (.I0(value0[3]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[4]_i_1__0 
       (.I0(value0[4]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[5]_i_1__0 
       (.I0(value0[5]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[6]_i_1__0 
       (.I0(value0[6]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[7]_i_1__0 
       (.I0(value0[7]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[8]_i_1__0 
       (.I0(value0[8]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[9]_i_1__0 
       (.I0(value0[9]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__0_n_0 ),
        .O(\value[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[0]_i_1__0_n_0 ),
        .Q(p_2_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[10]_i_1__0_n_0 ),
        .Q(p_2_out[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[11]_i_1__0_n_0 ),
        .Q(p_2_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[12]_i_1__0_n_0 ),
        .Q(p_2_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[13]_i_1__0_n_0 ),
        .Q(p_2_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[14]_i_1__0_n_0 ),
        .Q(p_2_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[15]_i_1__0_n_0 ),
        .Q(p_2_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[16]_i_1__0_n_0 ),
        .Q(p_2_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[17]_i_1__0_n_0 ),
        .Q(p_2_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[18]_i_1__0_n_0 ),
        .Q(p_2_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[19]_i_1__0_n_0 ),
        .Q(p_2_out[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[1]_i_1__0_n_0 ),
        .Q(p_2_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[20]_i_1__0_n_0 ),
        .Q(p_2_out[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[21]_i_1__0_n_0 ),
        .Q(p_2_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[22]_i_1__0_n_0 ),
        .Q(p_2_out[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[23]_i_1__0_n_0 ),
        .Q(p_2_out[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[24]_i_1__0_n_0 ),
        .Q(p_2_out[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[25]_i_1__0_n_0 ),
        .Q(p_2_out[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[26]_i_1__0_n_0 ),
        .Q(p_2_out[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[27]_i_1__0_n_0 ),
        .Q(p_2_out[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[28]_i_1__0_n_0 ),
        .Q(p_2_out[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[29]_i_1__0_n_0 ),
        .Q(p_2_out[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[2]_i_1__0_n_0 ),
        .Q(p_2_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[30]_i_1__0_n_0 ),
        .Q(p_2_out[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[31]_i_2__0_n_0 ),
        .Q(p_2_out[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[3]_i_1__0_n_0 ),
        .Q(p_2_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[4]_i_1__0_n_0 ),
        .Q(p_2_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[5]_i_1__0_n_0 ),
        .Q(p_2_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[6]_i_1__0_n_0 ),
        .Q(p_2_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[7]_i_1__0_n_0 ),
        .Q(p_2_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[8]_i_1__0_n_0 ),
        .Q(p_2_out[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[9]_i_1__0_n_0 ),
        .Q(p_2_out[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "echo" *) 
module echo_1
   (\cnt_reg[0]_0 ,
    SR,
    D,
    \slv_reg0_reg[3] ,
    E,
    \slv_reg3_reg[31] ,
    \value_reg[0]_0 ,
    s00_axi_aresetn,
    Q,
    s00_axi_aclk,
    triging_reg,
    triging_reg_0,
    s00_axi_wdata,
    slv_reg0,
    \done_pre_reg[2] ,
    \slv_reg0_reg[3]_0 ,
    p_0_in,
    s00_axi_wstrb,
    slv_reg_wren__0);
  output \cnt_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]D;
  output \slv_reg0_reg[3] ;
  output [3:0]E;
  output [31:0]\slv_reg3_reg[31] ;
  output [0:0]\value_reg[0]_0 ;
  input s00_axi_aresetn;
  input [0:0]Q;
  input s00_axi_aclk;
  input triging_reg;
  input triging_reg_0;
  input [31:0]s00_axi_wdata;
  input [0:0]slv_reg0;
  input [0:0]\done_pre_reg[2] ;
  input \slv_reg0_reg[3]_0 ;
  input [1:0]p_0_in;
  input [3:0]s00_axi_wstrb;
  input slv_reg_wren__0;

  wire [0:0]D;
  wire [3:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cnt;
  wire [31:1]cnt0;
  wire cnt0_carry__0_i_1__1_n_0;
  wire cnt0_carry__0_i_2__1_n_0;
  wire cnt0_carry__0_i_3__1_n_0;
  wire cnt0_carry__0_i_4__1_n_0;
  wire cnt0_carry__0_n_0;
  wire cnt0_carry__0_n_1;
  wire cnt0_carry__0_n_2;
  wire cnt0_carry__0_n_3;
  wire cnt0_carry__1_i_1__1_n_0;
  wire cnt0_carry__1_i_2__1_n_0;
  wire cnt0_carry__1_i_3__1_n_0;
  wire cnt0_carry__1_i_4__1_n_0;
  wire cnt0_carry__1_n_0;
  wire cnt0_carry__1_n_1;
  wire cnt0_carry__1_n_2;
  wire cnt0_carry__1_n_3;
  wire cnt0_carry__2_i_1__1_n_0;
  wire cnt0_carry__2_i_2__1_n_0;
  wire cnt0_carry__2_i_3__1_n_0;
  wire cnt0_carry__2_i_4__1_n_0;
  wire cnt0_carry__2_n_0;
  wire cnt0_carry__2_n_1;
  wire cnt0_carry__2_n_2;
  wire cnt0_carry__2_n_3;
  wire cnt0_carry__3_i_1__1_n_0;
  wire cnt0_carry__3_i_2__1_n_0;
  wire cnt0_carry__3_i_3__1_n_0;
  wire cnt0_carry__3_i_4__1_n_0;
  wire cnt0_carry__3_n_0;
  wire cnt0_carry__3_n_1;
  wire cnt0_carry__3_n_2;
  wire cnt0_carry__3_n_3;
  wire cnt0_carry__4_i_1__1_n_0;
  wire cnt0_carry__4_i_2__1_n_0;
  wire cnt0_carry__4_i_3__1_n_0;
  wire cnt0_carry__4_i_4__1_n_0;
  wire cnt0_carry__4_n_0;
  wire cnt0_carry__4_n_1;
  wire cnt0_carry__4_n_2;
  wire cnt0_carry__4_n_3;
  wire cnt0_carry__5_i_1__1_n_0;
  wire cnt0_carry__5_i_2__1_n_0;
  wire cnt0_carry__5_i_3__1_n_0;
  wire cnt0_carry__5_i_4__1_n_0;
  wire cnt0_carry__5_n_0;
  wire cnt0_carry__5_n_1;
  wire cnt0_carry__5_n_2;
  wire cnt0_carry__5_n_3;
  wire cnt0_carry__6_i_1__1_n_0;
  wire cnt0_carry__6_i_2__1_n_0;
  wire cnt0_carry__6_i_3__1_n_0;
  wire cnt0_carry__6_n_2;
  wire cnt0_carry__6_n_3;
  wire cnt0_carry_i_1__1_n_0;
  wire cnt0_carry_i_2__1_n_0;
  wire cnt0_carry_i_3__1_n_0;
  wire cnt0_carry_i_4__1_n_0;
  wire cnt0_carry_n_0;
  wire cnt0_carry_n_1;
  wire cnt0_carry_n_2;
  wire cnt0_carry_n_3;
  wire \cnt[0]_i_1__2_n_0 ;
  wire \cnt[10]_i_1__1_n_0 ;
  wire \cnt[11]_i_1__1_n_0 ;
  wire \cnt[12]_i_1__1_n_0 ;
  wire \cnt[13]_i_1__1_n_0 ;
  wire \cnt[14]_i_1__1_n_0 ;
  wire \cnt[15]_i_1__1_n_0 ;
  wire \cnt[16]_i_1__1_n_0 ;
  wire \cnt[17]_i_1__1_n_0 ;
  wire \cnt[18]_i_1__1_n_0 ;
  wire \cnt[19]_i_1__1_n_0 ;
  wire \cnt[1]_i_1__1_n_0 ;
  wire \cnt[20]_i_1__1_n_0 ;
  wire \cnt[21]_i_1__1_n_0 ;
  wire \cnt[22]_i_1__1_n_0 ;
  wire \cnt[23]_i_1__1_n_0 ;
  wire \cnt[24]_i_1__1_n_0 ;
  wire \cnt[25]_i_1__1_n_0 ;
  wire \cnt[26]_i_1__1_n_0 ;
  wire \cnt[27]_i_1__1_n_0 ;
  wire \cnt[28]_i_1__1_n_0 ;
  wire \cnt[29]_i_1__1_n_0 ;
  wire \cnt[2]_i_1__1_n_0 ;
  wire \cnt[30]_i_1__1_n_0 ;
  wire \cnt[31]_i_2__1_n_0 ;
  wire \cnt[31]_i_3__1_n_0 ;
  wire \cnt[3]_i_1__1_n_0 ;
  wire \cnt[4]_i_1__1_n_0 ;
  wire \cnt[5]_i_1__1_n_0 ;
  wire \cnt[6]_i_1__1_n_0 ;
  wire \cnt[7]_i_1__1_n_0 ;
  wire \cnt[8]_i_1__1_n_0 ;
  wire \cnt[9]_i_1__1_n_0 ;
  wire cnt_head;
  wire \cnt_head_reg_n_0_[0] ;
  wire \cnt_head_reg_n_0_[10] ;
  wire \cnt_head_reg_n_0_[11] ;
  wire \cnt_head_reg_n_0_[12] ;
  wire \cnt_head_reg_n_0_[13] ;
  wire \cnt_head_reg_n_0_[14] ;
  wire \cnt_head_reg_n_0_[15] ;
  wire \cnt_head_reg_n_0_[16] ;
  wire \cnt_head_reg_n_0_[17] ;
  wire \cnt_head_reg_n_0_[18] ;
  wire \cnt_head_reg_n_0_[19] ;
  wire \cnt_head_reg_n_0_[1] ;
  wire \cnt_head_reg_n_0_[20] ;
  wire \cnt_head_reg_n_0_[21] ;
  wire \cnt_head_reg_n_0_[22] ;
  wire \cnt_head_reg_n_0_[23] ;
  wire \cnt_head_reg_n_0_[24] ;
  wire \cnt_head_reg_n_0_[25] ;
  wire \cnt_head_reg_n_0_[26] ;
  wire \cnt_head_reg_n_0_[27] ;
  wire \cnt_head_reg_n_0_[28] ;
  wire \cnt_head_reg_n_0_[29] ;
  wire \cnt_head_reg_n_0_[2] ;
  wire \cnt_head_reg_n_0_[30] ;
  wire \cnt_head_reg_n_0_[31] ;
  wire \cnt_head_reg_n_0_[3] ;
  wire \cnt_head_reg_n_0_[4] ;
  wire \cnt_head_reg_n_0_[5] ;
  wire \cnt_head_reg_n_0_[6] ;
  wire \cnt_head_reg_n_0_[7] ;
  wire \cnt_head_reg_n_0_[8] ;
  wire \cnt_head_reg_n_0_[9] ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[10] ;
  wire \cnt_reg_n_0_[11] ;
  wire \cnt_reg_n_0_[12] ;
  wire \cnt_reg_n_0_[13] ;
  wire \cnt_reg_n_0_[14] ;
  wire \cnt_reg_n_0_[15] ;
  wire \cnt_reg_n_0_[16] ;
  wire \cnt_reg_n_0_[17] ;
  wire \cnt_reg_n_0_[18] ;
  wire \cnt_reg_n_0_[19] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[20] ;
  wire \cnt_reg_n_0_[21] ;
  wire \cnt_reg_n_0_[22] ;
  wire \cnt_reg_n_0_[23] ;
  wire \cnt_reg_n_0_[24] ;
  wire \cnt_reg_n_0_[25] ;
  wire \cnt_reg_n_0_[26] ;
  wire \cnt_reg_n_0_[27] ;
  wire \cnt_reg_n_0_[28] ;
  wire \cnt_reg_n_0_[29] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[30] ;
  wire \cnt_reg_n_0_[31] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \cnt_reg_n_0_[8] ;
  wire \cnt_reg_n_0_[9] ;
  wire [0:0]\done_pre_reg[2] ;
  wire [1:0]p_0_in;
  wire [1:1]p_0_in_0;
  wire [31:0]p_0_out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire [0:0]slv_reg0;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[3]_0 ;
  wire [31:0]\slv_reg3_reg[31] ;
  wire slv_reg_wren__0;
  wire triging_reg;
  wire triging_reg_0;
  wire [31:0]value0;
  wire value0_carry__0_i_1__1_n_0;
  wire value0_carry__0_i_2__1_n_0;
  wire value0_carry__0_i_3__1_n_0;
  wire value0_carry__0_i_4__1_n_0;
  wire value0_carry__0_n_0;
  wire value0_carry__0_n_1;
  wire value0_carry__0_n_2;
  wire value0_carry__0_n_3;
  wire value0_carry__1_i_1__1_n_0;
  wire value0_carry__1_i_2__1_n_0;
  wire value0_carry__1_i_3__1_n_0;
  wire value0_carry__1_i_4__1_n_0;
  wire value0_carry__1_n_0;
  wire value0_carry__1_n_1;
  wire value0_carry__1_n_2;
  wire value0_carry__1_n_3;
  wire value0_carry__2_i_1__1_n_0;
  wire value0_carry__2_i_2__1_n_0;
  wire value0_carry__2_i_3__1_n_0;
  wire value0_carry__2_i_4__1_n_0;
  wire value0_carry__2_n_0;
  wire value0_carry__2_n_1;
  wire value0_carry__2_n_2;
  wire value0_carry__2_n_3;
  wire value0_carry__3_i_1__1_n_0;
  wire value0_carry__3_i_2__1_n_0;
  wire value0_carry__3_i_3__1_n_0;
  wire value0_carry__3_i_4__1_n_0;
  wire value0_carry__3_n_0;
  wire value0_carry__3_n_1;
  wire value0_carry__3_n_2;
  wire value0_carry__3_n_3;
  wire value0_carry__4_i_1__1_n_0;
  wire value0_carry__4_i_2__1_n_0;
  wire value0_carry__4_i_3__1_n_0;
  wire value0_carry__4_i_4__1_n_0;
  wire value0_carry__4_n_0;
  wire value0_carry__4_n_1;
  wire value0_carry__4_n_2;
  wire value0_carry__4_n_3;
  wire value0_carry__5_i_1__1_n_0;
  wire value0_carry__5_i_2__1_n_0;
  wire value0_carry__5_i_3__1_n_0;
  wire value0_carry__5_i_4__1_n_0;
  wire value0_carry__5_n_0;
  wire value0_carry__5_n_1;
  wire value0_carry__5_n_2;
  wire value0_carry__5_n_3;
  wire value0_carry__6_i_1__1_n_0;
  wire value0_carry__6_i_2__1_n_0;
  wire value0_carry__6_i_3__1_n_0;
  wire value0_carry__6_i_4__1_n_0;
  wire value0_carry__6_n_1;
  wire value0_carry__6_n_2;
  wire value0_carry__6_n_3;
  wire value0_carry_i_1__1_n_0;
  wire value0_carry_i_2__1_n_0;
  wire value0_carry_i_3__1_n_0;
  wire value0_carry_i_4__1_n_0;
  wire value0_carry_n_0;
  wire value0_carry_n_1;
  wire value0_carry_n_2;
  wire value0_carry_n_3;
  wire \value[0]_i_1__1_n_0 ;
  wire \value[10]_i_1__1_n_0 ;
  wire \value[11]_i_1__1_n_0 ;
  wire \value[12]_i_1__1_n_0 ;
  wire \value[13]_i_1__1_n_0 ;
  wire \value[14]_i_1__1_n_0 ;
  wire \value[15]_i_1__1_n_0 ;
  wire \value[16]_i_1__1_n_0 ;
  wire \value[17]_i_1__1_n_0 ;
  wire \value[18]_i_1__1_n_0 ;
  wire \value[19]_i_1__1_n_0 ;
  wire \value[1]_i_1__1_n_0 ;
  wire \value[20]_i_1__1_n_0 ;
  wire \value[21]_i_1__1_n_0 ;
  wire \value[22]_i_1__1_n_0 ;
  wire \value[23]_i_1__1_n_0 ;
  wire \value[24]_i_1__1_n_0 ;
  wire \value[25]_i_1__1_n_0 ;
  wire \value[26]_i_1__1_n_0 ;
  wire \value[27]_i_1__1_n_0 ;
  wire \value[28]_i_1__1_n_0 ;
  wire \value[29]_i_1__1_n_0 ;
  wire \value[2]_i_1__1_n_0 ;
  wire \value[30]_i_1__1_n_0 ;
  wire \value[31]_i_10__1_n_0 ;
  wire \value[31]_i_11__1_n_0 ;
  wire \value[31]_i_2__1_n_0 ;
  wire \value[31]_i_3__1_n_0 ;
  wire \value[31]_i_4__1_n_0 ;
  wire \value[31]_i_5__1_n_0 ;
  wire \value[31]_i_6__1_n_0 ;
  wire \value[31]_i_7__1_n_0 ;
  wire \value[31]_i_8__1_n_0 ;
  wire \value[31]_i_9__1_n_0 ;
  wire \value[3]_i_1__1_n_0 ;
  wire \value[4]_i_1__1_n_0 ;
  wire \value[5]_i_1__1_n_0 ;
  wire \value[6]_i_1__1_n_0 ;
  wire \value[7]_i_1__1_n_0 ;
  wire \value[8]_i_1__1_n_0 ;
  wire \value[9]_i_1__1_n_0 ;
  wire [0:0]\value_reg[0]_0 ;
  wire [3:2]NLW_cnt0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_cnt0_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_value0_carry__6_CO_UNCONNECTED;

  CARRY4 cnt0_carry
       (.CI(1'b0),
        .CO({cnt0_carry_n_0,cnt0_carry_n_1,cnt0_carry_n_2,cnt0_carry_n_3}),
        .CYINIT(\cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[4:1]),
        .S({cnt0_carry_i_1__1_n_0,cnt0_carry_i_2__1_n_0,cnt0_carry_i_3__1_n_0,cnt0_carry_i_4__1_n_0}));
  CARRY4 cnt0_carry__0
       (.CI(cnt0_carry_n_0),
        .CO({cnt0_carry__0_n_0,cnt0_carry__0_n_1,cnt0_carry__0_n_2,cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[8:5]),
        .S({cnt0_carry__0_i_1__1_n_0,cnt0_carry__0_i_2__1_n_0,cnt0_carry__0_i_3__1_n_0,cnt0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_1__1
       (.I0(\cnt_reg_n_0_[8] ),
        .O(cnt0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_2__1
       (.I0(\cnt_reg_n_0_[7] ),
        .O(cnt0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_3__1
       (.I0(\cnt_reg_n_0_[6] ),
        .O(cnt0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__0_i_4__1
       (.I0(\cnt_reg_n_0_[5] ),
        .O(cnt0_carry__0_i_4__1_n_0));
  CARRY4 cnt0_carry__1
       (.CI(cnt0_carry__0_n_0),
        .CO({cnt0_carry__1_n_0,cnt0_carry__1_n_1,cnt0_carry__1_n_2,cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[12:9]),
        .S({cnt0_carry__1_i_1__1_n_0,cnt0_carry__1_i_2__1_n_0,cnt0_carry__1_i_3__1_n_0,cnt0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_1__1
       (.I0(\cnt_reg_n_0_[12] ),
        .O(cnt0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_2__1
       (.I0(\cnt_reg_n_0_[11] ),
        .O(cnt0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_3__1
       (.I0(\cnt_reg_n_0_[10] ),
        .O(cnt0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__1_i_4__1
       (.I0(\cnt_reg_n_0_[9] ),
        .O(cnt0_carry__1_i_4__1_n_0));
  CARRY4 cnt0_carry__2
       (.CI(cnt0_carry__1_n_0),
        .CO({cnt0_carry__2_n_0,cnt0_carry__2_n_1,cnt0_carry__2_n_2,cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[16:13]),
        .S({cnt0_carry__2_i_1__1_n_0,cnt0_carry__2_i_2__1_n_0,cnt0_carry__2_i_3__1_n_0,cnt0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_1__1
       (.I0(\cnt_reg_n_0_[16] ),
        .O(cnt0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_2__1
       (.I0(\cnt_reg_n_0_[15] ),
        .O(cnt0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_3__1
       (.I0(\cnt_reg_n_0_[14] ),
        .O(cnt0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__2_i_4__1
       (.I0(\cnt_reg_n_0_[13] ),
        .O(cnt0_carry__2_i_4__1_n_0));
  CARRY4 cnt0_carry__3
       (.CI(cnt0_carry__2_n_0),
        .CO({cnt0_carry__3_n_0,cnt0_carry__3_n_1,cnt0_carry__3_n_2,cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[20:17]),
        .S({cnt0_carry__3_i_1__1_n_0,cnt0_carry__3_i_2__1_n_0,cnt0_carry__3_i_3__1_n_0,cnt0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_1__1
       (.I0(\cnt_reg_n_0_[20] ),
        .O(cnt0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_2__1
       (.I0(\cnt_reg_n_0_[19] ),
        .O(cnt0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_3__1
       (.I0(\cnt_reg_n_0_[18] ),
        .O(cnt0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__3_i_4__1
       (.I0(\cnt_reg_n_0_[17] ),
        .O(cnt0_carry__3_i_4__1_n_0));
  CARRY4 cnt0_carry__4
       (.CI(cnt0_carry__3_n_0),
        .CO({cnt0_carry__4_n_0,cnt0_carry__4_n_1,cnt0_carry__4_n_2,cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[24:21]),
        .S({cnt0_carry__4_i_1__1_n_0,cnt0_carry__4_i_2__1_n_0,cnt0_carry__4_i_3__1_n_0,cnt0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_1__1
       (.I0(\cnt_reg_n_0_[24] ),
        .O(cnt0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_2__1
       (.I0(\cnt_reg_n_0_[23] ),
        .O(cnt0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_3__1
       (.I0(\cnt_reg_n_0_[22] ),
        .O(cnt0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__4_i_4__1
       (.I0(\cnt_reg_n_0_[21] ),
        .O(cnt0_carry__4_i_4__1_n_0));
  CARRY4 cnt0_carry__5
       (.CI(cnt0_carry__4_n_0),
        .CO({cnt0_carry__5_n_0,cnt0_carry__5_n_1,cnt0_carry__5_n_2,cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cnt0[28:25]),
        .S({cnt0_carry__5_i_1__1_n_0,cnt0_carry__5_i_2__1_n_0,cnt0_carry__5_i_3__1_n_0,cnt0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_1__1
       (.I0(\cnt_reg_n_0_[28] ),
        .O(cnt0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_2__1
       (.I0(\cnt_reg_n_0_[27] ),
        .O(cnt0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_3__1
       (.I0(\cnt_reg_n_0_[26] ),
        .O(cnt0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__5_i_4__1
       (.I0(\cnt_reg_n_0_[25] ),
        .O(cnt0_carry__5_i_4__1_n_0));
  CARRY4 cnt0_carry__6
       (.CI(cnt0_carry__5_n_0),
        .CO({NLW_cnt0_carry__6_CO_UNCONNECTED[3:2],cnt0_carry__6_n_2,cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cnt0_carry__6_O_UNCONNECTED[3],cnt0[31:29]}),
        .S({1'b0,cnt0_carry__6_i_1__1_n_0,cnt0_carry__6_i_2__1_n_0,cnt0_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_1__1
       (.I0(\cnt_reg_n_0_[31] ),
        .O(cnt0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_2__1
       (.I0(\cnt_reg_n_0_[30] ),
        .O(cnt0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry__6_i_3__1
       (.I0(\cnt_reg_n_0_[29] ),
        .O(cnt0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_1__1
       (.I0(\cnt_reg_n_0_[4] ),
        .O(cnt0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_2__1
       (.I0(\cnt_reg_n_0_[3] ),
        .O(cnt0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_3__1
       (.I0(\cnt_reg_n_0_[2] ),
        .O(cnt0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    cnt0_carry_i_4__1
       (.I0(\cnt_reg_n_0_[1] ),
        .O(cnt0_carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[0]_i_1__2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[10]_i_1__1 
       (.I0(cnt0[10]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[11]_i_1__1 
       (.I0(cnt0[11]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[12]_i_1__1 
       (.I0(cnt0[12]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[13]_i_1__1 
       (.I0(cnt0[13]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[14]_i_1__1 
       (.I0(cnt0[14]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[15]_i_1__1 
       (.I0(cnt0[15]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[16]_i_1__1 
       (.I0(cnt0[16]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[17]_i_1__1 
       (.I0(cnt0[17]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[18]_i_1__1 
       (.I0(cnt0[18]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[19]_i_1__1 
       (.I0(cnt0[19]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[19]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[1]_i_1__1 
       (.I0(cnt0[1]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[20]_i_1__1 
       (.I0(cnt0[20]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[21]_i_1__1 
       (.I0(cnt0[21]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[22]_i_1__1 
       (.I0(cnt0[22]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[23]_i_1__1 
       (.I0(cnt0[23]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[24]_i_1__1 
       (.I0(cnt0[24]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[25]_i_1__1 
       (.I0(cnt0[25]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[26]_i_1__1 
       (.I0(cnt0[26]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[27]_i_1__1 
       (.I0(cnt0[27]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[28]_i_1__1 
       (.I0(cnt0[28]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[29]_i_1__1 
       (.I0(cnt0[29]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[2]_i_1__1 
       (.I0(cnt0[2]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[30]_i_1__1 
       (.I0(cnt0[30]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[30]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt[31]_i_1__1 
       (.I0(\cnt_reg[0]_0 ),
        .I1(p_0_in_0),
        .I2(Q),
        .O(cnt));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[31]_i_2__1 
       (.I0(cnt0[31]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB33FFFFFB33FB33)) 
    \cnt[31]_i_3__1 
       (.I0(\value[31]_i_7__1_n_0 ),
        .I1(\value[31]_i_6__1_n_0 ),
        .I2(\value[31]_i_5__1_n_0 ),
        .I3(\value[31]_i_4__1_n_0 ),
        .I4(Q),
        .I5(p_0_in_0),
        .O(\cnt[31]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[3]_i_1__1 
       (.I0(cnt0[3]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[4]_i_1__1 
       (.I0(cnt0[4]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[5]_i_1__1 
       (.I0(cnt0[5]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[6]_i_1__1 
       (.I0(cnt0[6]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[7]_i_1__1 
       (.I0(cnt0[7]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[8]_i_1__1 
       (.I0(cnt0[8]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[9]_i_1__1 
       (.I0(cnt0[9]),
        .I1(\cnt[31]_i_3__1_n_0 ),
        .O(\cnt[9]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \cnt_head[31]_i_1__1 
       (.I0(p_0_in_0),
        .I1(Q),
        .I2(s00_axi_aresetn),
        .I3(\cnt_reg[0]_0 ),
        .O(cnt_head));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[0] ),
        .Q(\cnt_head_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[10] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[10] ),
        .Q(\cnt_head_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[11] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[11] ),
        .Q(\cnt_head_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[12] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[12] ),
        .Q(\cnt_head_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[13] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[13] ),
        .Q(\cnt_head_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[14] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[14] ),
        .Q(\cnt_head_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[15] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[15] ),
        .Q(\cnt_head_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[16] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[16] ),
        .Q(\cnt_head_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[17] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[17] ),
        .Q(\cnt_head_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[18] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[18] ),
        .Q(\cnt_head_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[19] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[19] ),
        .Q(\cnt_head_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[1] ),
        .Q(\cnt_head_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[20] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[20] ),
        .Q(\cnt_head_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[21] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[21] ),
        .Q(\cnt_head_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[22] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[22] ),
        .Q(\cnt_head_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[23] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[23] ),
        .Q(\cnt_head_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[24] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[24] ),
        .Q(\cnt_head_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[25] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[25] ),
        .Q(\cnt_head_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[26] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[26] ),
        .Q(\cnt_head_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[27] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[27] ),
        .Q(\cnt_head_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[28] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[28] ),
        .Q(\cnt_head_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[29] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[29] ),
        .Q(\cnt_head_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[2] ),
        .Q(\cnt_head_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[30] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[30] ),
        .Q(\cnt_head_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[31] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[31] ),
        .Q(\cnt_head_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[3] ),
        .Q(\cnt_head_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[4] ),
        .Q(\cnt_head_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[5] ),
        .Q(\cnt_head_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[6] ),
        .Q(\cnt_head_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[7] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[7] ),
        .Q(\cnt_head_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[8] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[8] ),
        .Q(\cnt_head_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_head_reg[9] 
       (.C(s00_axi_aclk),
        .CE(cnt_head),
        .D(\cnt_reg_n_0_[9] ),
        .Q(\cnt_head_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[0]_i_1__2_n_0 ),
        .Q(\cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[10]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[11]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[12]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[13]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[14]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[15]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[16]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[17]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[18]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[19]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[1]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[20]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[21]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[22]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[23]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[24]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[25]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[26]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[27]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[28]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[29]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[2]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[30]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[31]_i_2__1_n_0 ),
        .Q(\cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[3]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[4]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[5]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[6]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[7]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[8]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(cnt),
        .D(\cnt[9]_i_1__1_n_0 ),
        .Q(\cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    cnt_start_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_reg),
        .Q(\cnt_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_reg_0),
        .Q(D),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    echo_pre_reg
       (.C(s00_axi_aclk),
        .CE(s00_axi_aresetn),
        .D(Q),
        .Q(p_0_in_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBF0B8F08)) 
    \slv_reg0[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(slv_reg0),
        .I2(\done_pre_reg[2] ),
        .I3(D),
        .I4(\slv_reg0_reg[3]_0 ),
        .O(\slv_reg0_reg[3] ));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[0]_i_1 
       (.I0(p_0_out[0]),
        .I1(D),
        .I2(s00_axi_wdata[0]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [0]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[10]_i_1 
       (.I0(p_0_out[10]),
        .I1(D),
        .I2(s00_axi_wdata[10]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [10]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[11]_i_1 
       (.I0(p_0_out[11]),
        .I1(D),
        .I2(s00_axi_wdata[11]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [11]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[12]_i_1 
       (.I0(p_0_out[12]),
        .I1(D),
        .I2(s00_axi_wdata[12]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [12]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[13]_i_1 
       (.I0(p_0_out[13]),
        .I1(D),
        .I2(s00_axi_wdata[13]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [13]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[14]_i_1 
       (.I0(p_0_out[14]),
        .I1(D),
        .I2(s00_axi_wdata[14]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [14]));
  LUT6 #(
    .INIT(64'h8000FFFFFFFF8000)) 
    \slv_reg3[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[1]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[2] ),
        .I5(D),
        .O(E[1]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[15]_i_2 
       (.I0(p_0_out[15]),
        .I1(D),
        .I2(s00_axi_wdata[15]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [15]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[16]_i_1 
       (.I0(p_0_out[16]),
        .I1(D),
        .I2(s00_axi_wdata[16]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [16]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[17]_i_1 
       (.I0(p_0_out[17]),
        .I1(D),
        .I2(s00_axi_wdata[17]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [17]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[18]_i_1 
       (.I0(p_0_out[18]),
        .I1(D),
        .I2(s00_axi_wdata[18]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [18]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[19]_i_1 
       (.I0(p_0_out[19]),
        .I1(D),
        .I2(s00_axi_wdata[19]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [19]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[1]_i_1 
       (.I0(p_0_out[1]),
        .I1(D),
        .I2(s00_axi_wdata[1]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [1]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[20]_i_1 
       (.I0(p_0_out[20]),
        .I1(D),
        .I2(s00_axi_wdata[20]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [20]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[21]_i_1 
       (.I0(p_0_out[21]),
        .I1(D),
        .I2(s00_axi_wdata[21]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [21]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[22]_i_1 
       (.I0(p_0_out[22]),
        .I1(D),
        .I2(s00_axi_wdata[22]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [22]));
  LUT6 #(
    .INIT(64'h8000FFFFFFFF8000)) 
    \slv_reg3[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[2]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[2] ),
        .I5(D),
        .O(E[2]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[23]_i_2 
       (.I0(p_0_out[23]),
        .I1(D),
        .I2(s00_axi_wdata[23]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [23]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[24]_i_1 
       (.I0(p_0_out[24]),
        .I1(D),
        .I2(s00_axi_wdata[24]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [24]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[25]_i_1 
       (.I0(p_0_out[25]),
        .I1(D),
        .I2(s00_axi_wdata[25]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [25]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[26]_i_1 
       (.I0(p_0_out[26]),
        .I1(D),
        .I2(s00_axi_wdata[26]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [26]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[27]_i_1 
       (.I0(p_0_out[27]),
        .I1(D),
        .I2(s00_axi_wdata[27]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [27]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[28]_i_1 
       (.I0(p_0_out[28]),
        .I1(D),
        .I2(s00_axi_wdata[28]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [28]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[29]_i_1 
       (.I0(p_0_out[29]),
        .I1(D),
        .I2(s00_axi_wdata[29]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [29]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[2]_i_1 
       (.I0(p_0_out[2]),
        .I1(D),
        .I2(s00_axi_wdata[2]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [2]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[30]_i_1 
       (.I0(p_0_out[30]),
        .I1(D),
        .I2(s00_axi_wdata[30]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [30]));
  LUT6 #(
    .INIT(64'h8000FFFFFFFF8000)) 
    \slv_reg3[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[3]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[2] ),
        .I5(D),
        .O(E[3]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[31]_i_2 
       (.I0(p_0_out[31]),
        .I1(D),
        .I2(s00_axi_wdata[31]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [31]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[3]_i_1 
       (.I0(p_0_out[3]),
        .I1(D),
        .I2(s00_axi_wdata[3]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [3]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[4]_i_1 
       (.I0(p_0_out[4]),
        .I1(D),
        .I2(s00_axi_wdata[4]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [4]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[5]_i_1 
       (.I0(p_0_out[5]),
        .I1(D),
        .I2(s00_axi_wdata[5]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [5]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[6]_i_1 
       (.I0(p_0_out[6]),
        .I1(D),
        .I2(s00_axi_wdata[6]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [6]));
  LUT6 #(
    .INIT(64'h8000FFFFFFFF8000)) 
    \slv_reg3[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[0]),
        .I3(slv_reg_wren__0),
        .I4(\done_pre_reg[2] ),
        .I5(D),
        .O(E[0]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[7]_i_2 
       (.I0(p_0_out[7]),
        .I1(D),
        .I2(s00_axi_wdata[7]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [7]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[8]_i_1 
       (.I0(p_0_out[8]),
        .I1(D),
        .I2(s00_axi_wdata[8]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [8]));
  LUT4 #(
    .INIT(16'hC0B8)) 
    \slv_reg3[9]_i_1 
       (.I0(p_0_out[9]),
        .I1(D),
        .I2(s00_axi_wdata[9]),
        .I3(\done_pre_reg[2] ),
        .O(\slv_reg3_reg[31] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    trig_i_1
       (.I0(s00_axi_aresetn),
        .O(SR));
  CARRY4 value0_carry
       (.CI(1'b0),
        .CO({value0_carry_n_0,value0_carry_n_1,value0_carry_n_2,value0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt_reg_n_0_[1] ,\cnt_reg_n_0_[0] }),
        .O(value0[3:0]),
        .S({value0_carry_i_1__1_n_0,value0_carry_i_2__1_n_0,value0_carry_i_3__1_n_0,value0_carry_i_4__1_n_0}));
  CARRY4 value0_carry__0
       (.CI(value0_carry_n_0),
        .CO({value0_carry__0_n_0,value0_carry__0_n_1,value0_carry__0_n_2,value0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] ,\cnt_reg_n_0_[4] }),
        .O(value0[7:4]),
        .S({value0_carry__0_i_1__1_n_0,value0_carry__0_i_2__1_n_0,value0_carry__0_i_3__1_n_0,value0_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_1__1
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_head_reg_n_0_[7] ),
        .O(value0_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_2__1
       (.I0(\cnt_reg_n_0_[6] ),
        .I1(\cnt_head_reg_n_0_[6] ),
        .O(value0_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_3__1
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_head_reg_n_0_[5] ),
        .O(value0_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__0_i_4__1
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_head_reg_n_0_[4] ),
        .O(value0_carry__0_i_4__1_n_0));
  CARRY4 value0_carry__1
       (.CI(value0_carry__0_n_0),
        .CO({value0_carry__1_n_0,value0_carry__1_n_1,value0_carry__1_n_2,value0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] ,\cnt_reg_n_0_[8] }),
        .O(value0[11:8]),
        .S({value0_carry__1_i_1__1_n_0,value0_carry__1_i_2__1_n_0,value0_carry__1_i_3__1_n_0,value0_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_1__1
       (.I0(\cnt_reg_n_0_[11] ),
        .I1(\cnt_head_reg_n_0_[11] ),
        .O(value0_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_2__1
       (.I0(\cnt_reg_n_0_[10] ),
        .I1(\cnt_head_reg_n_0_[10] ),
        .O(value0_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_3__1
       (.I0(\cnt_reg_n_0_[9] ),
        .I1(\cnt_head_reg_n_0_[9] ),
        .O(value0_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__1_i_4__1
       (.I0(\cnt_reg_n_0_[8] ),
        .I1(\cnt_head_reg_n_0_[8] ),
        .O(value0_carry__1_i_4__1_n_0));
  CARRY4 value0_carry__2
       (.CI(value0_carry__1_n_0),
        .CO({value0_carry__2_n_0,value0_carry__2_n_1,value0_carry__2_n_2,value0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] ,\cnt_reg_n_0_[12] }),
        .O(value0[15:12]),
        .S({value0_carry__2_i_1__1_n_0,value0_carry__2_i_2__1_n_0,value0_carry__2_i_3__1_n_0,value0_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_1__1
       (.I0(\cnt_reg_n_0_[15] ),
        .I1(\cnt_head_reg_n_0_[15] ),
        .O(value0_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_2__1
       (.I0(\cnt_reg_n_0_[14] ),
        .I1(\cnt_head_reg_n_0_[14] ),
        .O(value0_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_3__1
       (.I0(\cnt_reg_n_0_[13] ),
        .I1(\cnt_head_reg_n_0_[13] ),
        .O(value0_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__2_i_4__1
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_head_reg_n_0_[12] ),
        .O(value0_carry__2_i_4__1_n_0));
  CARRY4 value0_carry__3
       (.CI(value0_carry__2_n_0),
        .CO({value0_carry__3_n_0,value0_carry__3_n_1,value0_carry__3_n_2,value0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[19] ,\cnt_reg_n_0_[18] ,\cnt_reg_n_0_[17] ,\cnt_reg_n_0_[16] }),
        .O(value0[19:16]),
        .S({value0_carry__3_i_1__1_n_0,value0_carry__3_i_2__1_n_0,value0_carry__3_i_3__1_n_0,value0_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_1__1
       (.I0(\cnt_reg_n_0_[19] ),
        .I1(\cnt_head_reg_n_0_[19] ),
        .O(value0_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_2__1
       (.I0(\cnt_reg_n_0_[18] ),
        .I1(\cnt_head_reg_n_0_[18] ),
        .O(value0_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_3__1
       (.I0(\cnt_reg_n_0_[17] ),
        .I1(\cnt_head_reg_n_0_[17] ),
        .O(value0_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__3_i_4__1
       (.I0(\cnt_reg_n_0_[16] ),
        .I1(\cnt_head_reg_n_0_[16] ),
        .O(value0_carry__3_i_4__1_n_0));
  CARRY4 value0_carry__4
       (.CI(value0_carry__3_n_0),
        .CO({value0_carry__4_n_0,value0_carry__4_n_1,value0_carry__4_n_2,value0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[23] ,\cnt_reg_n_0_[22] ,\cnt_reg_n_0_[21] ,\cnt_reg_n_0_[20] }),
        .O(value0[23:20]),
        .S({value0_carry__4_i_1__1_n_0,value0_carry__4_i_2__1_n_0,value0_carry__4_i_3__1_n_0,value0_carry__4_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_1__1
       (.I0(\cnt_reg_n_0_[23] ),
        .I1(\cnt_head_reg_n_0_[23] ),
        .O(value0_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_2__1
       (.I0(\cnt_reg_n_0_[22] ),
        .I1(\cnt_head_reg_n_0_[22] ),
        .O(value0_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_3__1
       (.I0(\cnt_reg_n_0_[21] ),
        .I1(\cnt_head_reg_n_0_[21] ),
        .O(value0_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__4_i_4__1
       (.I0(\cnt_reg_n_0_[20] ),
        .I1(\cnt_head_reg_n_0_[20] ),
        .O(value0_carry__4_i_4__1_n_0));
  CARRY4 value0_carry__5
       (.CI(value0_carry__4_n_0),
        .CO({value0_carry__5_n_0,value0_carry__5_n_1,value0_carry__5_n_2,value0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\cnt_reg_n_0_[27] ,\cnt_reg_n_0_[26] ,\cnt_reg_n_0_[25] ,\cnt_reg_n_0_[24] }),
        .O(value0[27:24]),
        .S({value0_carry__5_i_1__1_n_0,value0_carry__5_i_2__1_n_0,value0_carry__5_i_3__1_n_0,value0_carry__5_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_1__1
       (.I0(\cnt_reg_n_0_[27] ),
        .I1(\cnt_head_reg_n_0_[27] ),
        .O(value0_carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_2__1
       (.I0(\cnt_reg_n_0_[26] ),
        .I1(\cnt_head_reg_n_0_[26] ),
        .O(value0_carry__5_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_3__1
       (.I0(\cnt_reg_n_0_[25] ),
        .I1(\cnt_head_reg_n_0_[25] ),
        .O(value0_carry__5_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__5_i_4__1
       (.I0(\cnt_reg_n_0_[24] ),
        .I1(\cnt_head_reg_n_0_[24] ),
        .O(value0_carry__5_i_4__1_n_0));
  CARRY4 value0_carry__6
       (.CI(value0_carry__5_n_0),
        .CO({NLW_value0_carry__6_CO_UNCONNECTED[3],value0_carry__6_n_1,value0_carry__6_n_2,value0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\cnt_reg_n_0_[30] ,\cnt_reg_n_0_[29] ,\cnt_reg_n_0_[28] }),
        .O(value0[31:28]),
        .S({value0_carry__6_i_1__1_n_0,value0_carry__6_i_2__1_n_0,value0_carry__6_i_3__1_n_0,value0_carry__6_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_1__1
       (.I0(\cnt_reg_n_0_[31] ),
        .I1(\cnt_head_reg_n_0_[31] ),
        .O(value0_carry__6_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_2__1
       (.I0(\cnt_reg_n_0_[30] ),
        .I1(\cnt_head_reg_n_0_[30] ),
        .O(value0_carry__6_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_3__1
       (.I0(\cnt_reg_n_0_[29] ),
        .I1(\cnt_head_reg_n_0_[29] ),
        .O(value0_carry__6_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry__6_i_4__1
       (.I0(\cnt_reg_n_0_[28] ),
        .I1(\cnt_head_reg_n_0_[28] ),
        .O(value0_carry__6_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_1__1
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_head_reg_n_0_[3] ),
        .O(value0_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_2__1
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_head_reg_n_0_[2] ),
        .O(value0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_3__1
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_head_reg_n_0_[1] ),
        .O(value0_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    value0_carry_i_4__1
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_head_reg_n_0_[0] ),
        .O(value0_carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[0]_i_1__1 
       (.I0(value0[0]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[10]_i_1__1 
       (.I0(value0[10]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[11]_i_1__1 
       (.I0(value0[11]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[12]_i_1__1 
       (.I0(value0[12]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[13]_i_1__1 
       (.I0(value0[13]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[14]_i_1__1 
       (.I0(value0[14]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[15]_i_1__1 
       (.I0(value0[15]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[16]_i_1__1 
       (.I0(value0[16]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[17]_i_1__1 
       (.I0(value0[17]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[18]_i_1__1 
       (.I0(value0[18]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[19]_i_1__1 
       (.I0(value0[19]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[1]_i_1__1 
       (.I0(value0[1]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[20]_i_1__1 
       (.I0(value0[20]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[21]_i_1__1 
       (.I0(value0[21]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[22]_i_1__1 
       (.I0(value0[22]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[23]_i_1__1 
       (.I0(value0[23]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[24]_i_1__1 
       (.I0(value0[24]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[25]_i_1__1 
       (.I0(value0[25]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[26]_i_1__1 
       (.I0(value0[26]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[27]_i_1__1 
       (.I0(value0[27]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[28]_i_1__1 
       (.I0(value0[28]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[29]_i_1__1 
       (.I0(value0[29]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[2]_i_1__1 
       (.I0(value0[2]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[30]_i_1__1 
       (.I0(value0[30]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \value[31]_i_10__1 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\value[31]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \value[31]_i_11__1 
       (.I0(\cnt_reg_n_0_[24] ),
        .I1(\cnt_reg_n_0_[27] ),
        .I2(\cnt_reg_n_0_[23] ),
        .I3(\cnt_reg_n_0_[25] ),
        .I4(\cnt_reg_n_0_[31] ),
        .I5(\cnt_reg_n_0_[30] ),
        .O(\value[31]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8AAAAA888AAAA)) 
    \value[31]_i_1__1 
       (.I0(cnt),
        .I1(\value[31]_i_3__1_n_0 ),
        .I2(\value[31]_i_4__1_n_0 ),
        .I3(\value[31]_i_5__1_n_0 ),
        .I4(\value[31]_i_6__1_n_0 ),
        .I5(\value[31]_i_7__1_n_0 ),
        .O(\value_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[31]_i_2__1 
       (.I0(value0[31]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \value[31]_i_3__1 
       (.I0(p_0_in_0),
        .I1(Q),
        .O(\value[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \value[31]_i_4__1 
       (.I0(\cnt_reg_n_0_[21] ),
        .I1(\cnt_reg_n_0_[22] ),
        .I2(\cnt_reg_n_0_[20] ),
        .I3(\cnt_reg_n_0_[19] ),
        .I4(\cnt_reg_n_0_[17] ),
        .I5(\cnt_reg_n_0_[18] ),
        .O(\value[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8088)) 
    \value[31]_i_5__1 
       (.I0(\cnt_reg_n_0_[12] ),
        .I1(\cnt_reg_n_0_[9] ),
        .I2(\value[31]_i_9__1_n_0 ),
        .I3(\value[31]_i_10__1_n_0 ),
        .I4(\cnt_reg_n_0_[11] ),
        .I5(\cnt_reg_n_0_[10] ),
        .O(\value[31]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \value[31]_i_6__1 
       (.I0(\cnt_reg_n_0_[26] ),
        .I1(\cnt_reg_n_0_[29] ),
        .I2(\cnt_reg_n_0_[28] ),
        .I3(\value[31]_i_11__1_n_0 ),
        .O(\value[31]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \value[31]_i_7__1 
       (.I0(\cnt_reg_n_0_[18] ),
        .I1(\cnt_reg_n_0_[15] ),
        .I2(\cnt_reg_n_0_[16] ),
        .I3(\cnt_reg_n_0_[14] ),
        .I4(\cnt_reg_n_0_[13] ),
        .O(\value[31]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hAF8F)) 
    \value[31]_i_8__1 
       (.I0(\value[31]_i_4__1_n_0 ),
        .I1(\value[31]_i_5__1_n_0 ),
        .I2(\value[31]_i_6__1_n_0 ),
        .I3(\value[31]_i_7__1_n_0 ),
        .O(\value[31]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \value[31]_i_9__1 
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(\cnt_reg_n_0_[8] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\value[31]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[3]_i_1__1 
       (.I0(value0[3]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[4]_i_1__1 
       (.I0(value0[4]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[5]_i_1__1 
       (.I0(value0[5]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[6]_i_1__1 
       (.I0(value0[6]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[7]_i_1__1 
       (.I0(value0[7]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[8]_i_1__1 
       (.I0(value0[8]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \value[9]_i_1__1 
       (.I0(value0[9]),
        .I1(p_0_in_0),
        .I2(Q),
        .I3(\value[31]_i_8__1_n_0 ),
        .O(\value[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[0]_i_1__1_n_0 ),
        .Q(p_0_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[10]_i_1__1_n_0 ),
        .Q(p_0_out[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[11]_i_1__1_n_0 ),
        .Q(p_0_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[12]_i_1__1_n_0 ),
        .Q(p_0_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[13]_i_1__1_n_0 ),
        .Q(p_0_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[14]_i_1__1_n_0 ),
        .Q(p_0_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[15]_i_1__1_n_0 ),
        .Q(p_0_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[16]_i_1__1_n_0 ),
        .Q(p_0_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[17]_i_1__1_n_0 ),
        .Q(p_0_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[18]_i_1__1_n_0 ),
        .Q(p_0_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[19]_i_1__1_n_0 ),
        .Q(p_0_out[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[1]_i_1__1_n_0 ),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[20]_i_1__1_n_0 ),
        .Q(p_0_out[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[21]_i_1__1_n_0 ),
        .Q(p_0_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[22]_i_1__1_n_0 ),
        .Q(p_0_out[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[23]_i_1__1_n_0 ),
        .Q(p_0_out[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[24]_i_1__1_n_0 ),
        .Q(p_0_out[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[25]_i_1__1_n_0 ),
        .Q(p_0_out[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[26]_i_1__1_n_0 ),
        .Q(p_0_out[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[27]_i_1__1_n_0 ),
        .Q(p_0_out[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[28]_i_1__1_n_0 ),
        .Q(p_0_out[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[29]_i_1__1_n_0 ),
        .Q(p_0_out[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[2]_i_1__1_n_0 ),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[30]_i_1__1_n_0 ),
        .Q(p_0_out[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[31]_i_2__1_n_0 ),
        .Q(p_0_out[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[3]_i_1__1_n_0 ),
        .Q(p_0_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[4]_i_1__1_n_0 ),
        .Q(p_0_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[5]_i_1__1_n_0 ),
        .Q(p_0_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[6]_i_1__1_n_0 ),
        .Q(p_0_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[7]_i_1__1_n_0 ),
        .Q(p_0_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[8]_i_1__1_n_0 ),
        .Q(p_0_out[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\value_reg[0]_0 ),
        .D(\value[9]_i_1__1_n_0 ),
        .Q(p_0_out[9]),
        .R(SR));
endmodule

module encoder
   (SR,
    Q,
    S,
    tmp_6_reg_401_reg,
    tmp_6_reg_401_reg_0,
    tmp_6_reg_401_reg_1,
    motor_s_axi_aclk,
    \slv_reg1_reg[15] ,
    \slv_reg0_reg[2]_rep ,
    \slv_reg14_reg[0] ,
    reg_encoder_clr_n,
    in_phB,
    in_phA);
  output [0:0]SR;
  output [15:0]Q;
  output [3:0]S;
  output [3:0]tmp_6_reg_401_reg;
  output [3:0]tmp_6_reg_401_reg_0;
  output [3:0]tmp_6_reg_401_reg_1;
  input motor_s_axi_aclk;
  input [15:0]\slv_reg1_reg[15] ;
  input \slv_reg0_reg[2]_rep ;
  input [0:0]\slv_reg14_reg[0] ;
  input reg_encoder_clr_n;
  input in_phB;
  input in_phA;

  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire cntEn__2;
  wire cnter0_carry__0_i_1_n_0;
  wire cnter0_carry__0_i_2_n_0;
  wire cnter0_carry__0_i_3_n_0;
  wire cnter0_carry__0_i_4_n_0;
  wire cnter0_carry__0_n_0;
  wire cnter0_carry__0_n_1;
  wire cnter0_carry__0_n_2;
  wire cnter0_carry__0_n_3;
  wire cnter0_carry__0_n_4;
  wire cnter0_carry__0_n_5;
  wire cnter0_carry__0_n_6;
  wire cnter0_carry__0_n_7;
  wire cnter0_carry__1_i_1_n_0;
  wire cnter0_carry__1_i_2_n_0;
  wire cnter0_carry__1_i_3_n_0;
  wire cnter0_carry__1_i_4_n_0;
  wire cnter0_carry__1_n_0;
  wire cnter0_carry__1_n_1;
  wire cnter0_carry__1_n_2;
  wire cnter0_carry__1_n_3;
  wire cnter0_carry__1_n_4;
  wire cnter0_carry__1_n_5;
  wire cnter0_carry__1_n_6;
  wire cnter0_carry__1_n_7;
  wire cnter0_carry__2_i_1_n_0;
  wire cnter0_carry__2_i_2_n_0;
  wire cnter0_carry__2_i_3_n_0;
  wire cnter0_carry__2_n_2;
  wire cnter0_carry__2_n_3;
  wire cnter0_carry__2_n_5;
  wire cnter0_carry__2_n_6;
  wire cnter0_carry__2_n_7;
  wire cnter0_carry_i_1_n_0;
  wire cnter0_carry_i_2_n_0;
  wire cnter0_carry_i_3_n_0;
  wire cnter0_carry_i_4_n_0;
  wire cnter0_carry_i_5_n_0;
  wire cnter0_carry_n_0;
  wire cnter0_carry_n_1;
  wire cnter0_carry_n_2;
  wire cnter0_carry_n_3;
  wire cnter0_carry_n_4;
  wire cnter0_carry_n_5;
  wire cnter0_carry_n_6;
  wire cnter0_carry_n_7;
  wire \cnter[0]_i_1_n_0 ;
  wire \cnter[10]_i_1_n_0 ;
  wire \cnter[11]_i_1_n_0 ;
  wire \cnter[12]_i_1_n_0 ;
  wire \cnter[13]_i_1_n_0 ;
  wire \cnter[14]_i_1_n_0 ;
  wire \cnter[15]_i_10_n_0 ;
  wire \cnter[15]_i_11_n_0 ;
  wire \cnter[15]_i_1_n_0 ;
  wire \cnter[15]_i_2_n_0 ;
  wire \cnter[15]_i_3_n_0 ;
  wire \cnter[15]_i_4_n_0 ;
  wire \cnter[15]_i_6_n_0 ;
  wire \cnter[15]_i_7_n_0 ;
  wire \cnter[15]_i_8_n_0 ;
  wire \cnter[15]_i_9_n_0 ;
  wire \cnter[1]_i_1_n_0 ;
  wire \cnter[2]_i_1_n_0 ;
  wire \cnter[3]_i_1_n_0 ;
  wire \cnter[4]_i_1_n_0 ;
  wire \cnter[5]_i_1_n_0 ;
  wire \cnter[6]_i_1_n_0 ;
  wire \cnter[7]_i_1_n_0 ;
  wire \cnter[8]_i_1_n_0 ;
  wire \cnter[9]_i_1_n_0 ;
  wire dir_i_1_n_0;
  wire dir_reg_n_0;
  wire in_phA;
  wire in_phB;
  wire motor_s_axi_aclk;
  wire [1:0]phADelayed;
  wire [1:0]phBDelayed;
  wire reg_encoder_clr_n;
  wire \slv_reg0_reg[2]_rep ;
  wire [0:0]\slv_reg14_reg[0] ;
  wire [15:0]\slv_reg1_reg[15] ;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:0]tmp_6_reg_401_reg;
  wire [3:0]tmp_6_reg_401_reg_0;
  wire [3:0]tmp_6_reg_401_reg_1;
  wire [3:2]NLW_cnter0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_cnter0_carry__2_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry
       (.CI(1'b0),
        .CO({cnter0_carry_n_0,cnter0_carry_n_1,cnter0_carry_n_2,cnter0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({Q[3:1],cnter0_carry_i_1_n_0}),
        .O({cnter0_carry_n_4,cnter0_carry_n_5,cnter0_carry_n_6,cnter0_carry_n_7}),
        .S({cnter0_carry_i_2_n_0,cnter0_carry_i_3_n_0,cnter0_carry_i_4_n_0,cnter0_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry__0
       (.CI(cnter0_carry_n_0),
        .CO({cnter0_carry__0_n_0,cnter0_carry__0_n_1,cnter0_carry__0_n_2,cnter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({cnter0_carry__0_n_4,cnter0_carry__0_n_5,cnter0_carry__0_n_6,cnter0_carry__0_n_7}),
        .S({cnter0_carry__0_i_1_n_0,cnter0_carry__0_i_2_n_0,cnter0_carry__0_i_3_n_0,cnter0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(cnter0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(cnter0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(cnter0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(cnter0_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry__1
       (.CI(cnter0_carry__0_n_0),
        .CO({cnter0_carry__1_n_0,cnter0_carry__1_n_1,cnter0_carry__1_n_2,cnter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({cnter0_carry__1_n_4,cnter0_carry__1_n_5,cnter0_carry__1_n_6,cnter0_carry__1_n_7}),
        .S({cnter0_carry__1_i_1_n_0,cnter0_carry__1_i_2_n_0,cnter0_carry__1_i_3_n_0,cnter0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(cnter0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(cnter0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(cnter0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(cnter0_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry__2
       (.CI(cnter0_carry__1_n_0),
        .CO({NLW_cnter0_carry__2_CO_UNCONNECTED[3:2],cnter0_carry__2_n_2,cnter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[13:12]}),
        .O({NLW_cnter0_carry__2_O_UNCONNECTED[3],cnter0_carry__2_n_5,cnter0_carry__2_n_6,cnter0_carry__2_n_7}),
        .S({1'b0,cnter0_carry__2_i_1_n_0,cnter0_carry__2_i_2_n_0,cnter0_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__2_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cnter0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__2_i_2
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(cnter0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__2_i_3
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(cnter0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnter0_carry_i_1
       (.I0(Q[1]),
        .O(cnter0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(cnter0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(cnter0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(cnter0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cnter0_carry_i_5
       (.I0(Q[1]),
        .I1(dir_reg_n_0),
        .O(cnter0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000699669966996)) 
    \cnter[0]_i_1 
       (.I0(phBDelayed[1]),
        .I1(phADelayed[0]),
        .I2(phADelayed[1]),
        .I3(phBDelayed[0]),
        .I4(reg_encoder_clr_n),
        .I5(Q[0]),
        .O(\cnter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[10]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_6),
        .O(\cnter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[11]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_5),
        .O(\cnter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[12]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_4),
        .O(\cnter[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[13]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__2_n_7),
        .O(\cnter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[14]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__2_n_6),
        .O(\cnter[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDFD55555)) 
    \cnter[15]_i_1 
       (.I0(reg_encoder_clr_n),
        .I1(\cnter[15]_i_3_n_0 ),
        .I2(dir_reg_n_0),
        .I3(\cnter[15]_i_4_n_0 ),
        .I4(cntEn__2),
        .O(\cnter[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \cnter[15]_i_10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[15]),
        .O(\cnter[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnter[15]_i_11 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\cnter[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[15]_i_2 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__2_n_5),
        .O(\cnter[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cnter[15]_i_3 
       (.I0(\cnter[15]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\cnter[15]_i_7_n_0 ),
        .O(\cnter[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \cnter[15]_i_4 
       (.I0(\cnter[15]_i_8_n_0 ),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\cnter[15]_i_9_n_0 ),
        .O(\cnter[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \cnter[15]_i_5 
       (.I0(phBDelayed[0]),
        .I1(phADelayed[1]),
        .I2(phADelayed[0]),
        .I3(phBDelayed[1]),
        .O(cntEn__2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnter[15]_i_6 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\cnter[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cnter[15]_i_7 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\cnter[15]_i_10_n_0 ),
        .O(\cnter[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnter[15]_i_8 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\cnter[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \cnter[15]_i_9 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\cnter[15]_i_11_n_0 ),
        .O(\cnter[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[1]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_7),
        .O(\cnter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[2]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_6),
        .O(\cnter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[3]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_5),
        .O(\cnter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[4]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_4),
        .O(\cnter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[5]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_7),
        .O(\cnter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[6]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_6),
        .O(\cnter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[7]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_5),
        .O(\cnter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[8]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_4),
        .O(\cnter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[9]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_7),
        .O(\cnter[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hF77FFDDF20028008)) 
    dir_i_1
       (.I0(\slv_reg14_reg[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(in_phB),
        .I4(in_phA),
        .I5(dir_reg_n_0),
        .O(dir_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dir_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(dir_i_1_n_0),
        .Q(dir_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_reg_PWMdir_i_1
       (.I0(\slv_reg14_reg[0] ),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \phADelayed_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(in_phA),
        .Q(phADelayed[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phADelayed_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(phADelayed[0]),
        .Q(phADelayed[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phBDelayed_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(in_phB),
        .Q(phBDelayed[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phBDelayed_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(phBDelayed[0]),
        .Q(phBDelayed[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_1
       (.I0(\slv_reg1_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[7]),
        .O(tmp_6_reg_401_reg[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_2
       (.I0(\slv_reg1_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[6]),
        .O(tmp_6_reg_401_reg[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_3
       (.I0(\slv_reg1_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[5]),
        .O(tmp_6_reg_401_reg[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_4
       (.I0(\slv_reg1_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[4]),
        .O(tmp_6_reg_401_reg[0]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_1
       (.I0(\slv_reg1_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[11]),
        .O(tmp_6_reg_401_reg_0[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_2
       (.I0(\slv_reg1_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[10]),
        .O(tmp_6_reg_401_reg_0[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_3
       (.I0(\slv_reg1_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[9]),
        .O(tmp_6_reg_401_reg_0[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_4
       (.I0(\slv_reg1_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[8]),
        .O(tmp_6_reg_401_reg_0[0]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_1
       (.I0(\slv_reg1_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[15]),
        .O(tmp_6_reg_401_reg_1[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_2
       (.I0(\slv_reg1_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[14]),
        .O(tmp_6_reg_401_reg_1[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_3
       (.I0(\slv_reg1_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[13]),
        .O(tmp_6_reg_401_reg_1[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_4
       (.I0(\slv_reg1_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[12]),
        .O(tmp_6_reg_401_reg_1[0]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_1
       (.I0(\slv_reg1_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[3]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_2
       (.I0(\slv_reg1_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_3
       (.I0(\slv_reg1_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[1]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_4
       (.I0(\slv_reg1_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hDEFF8400)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_phA),
        .I2(in_phB),
        .I3(\slv_reg14_reg[0] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hDEFF8400)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(in_phB),
        .I2(in_phA),
        .I3(\slv_reg14_reg[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "encoder" *) 
module encoder_18
   (SR,
    Q,
    S,
    tmp_6_reg_401_reg,
    tmp_6_reg_401_reg_0,
    tmp_6_reg_401_reg_1,
    motor_s_axi_aclk,
    \slv_reg1_reg[15] ,
    \slv_reg0_reg[2]_rep ,
    \slv_reg14_reg[0] ,
    reg_encoder_clr_n,
    in_phB,
    in_phA);
  output [0:0]SR;
  output [15:0]Q;
  output [3:0]S;
  output [3:0]tmp_6_reg_401_reg;
  output [3:0]tmp_6_reg_401_reg_0;
  output [3:0]tmp_6_reg_401_reg_1;
  input motor_s_axi_aclk;
  input [15:0]\slv_reg1_reg[15] ;
  input \slv_reg0_reg[2]_rep ;
  input [0:0]\slv_reg14_reg[0] ;
  input reg_encoder_clr_n;
  input in_phB;
  input in_phA;

  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire cntEn__2;
  wire cnter0_carry__0_i_1_n_0;
  wire cnter0_carry__0_i_2_n_0;
  wire cnter0_carry__0_i_3_n_0;
  wire cnter0_carry__0_i_4_n_0;
  wire cnter0_carry__0_n_0;
  wire cnter0_carry__0_n_1;
  wire cnter0_carry__0_n_2;
  wire cnter0_carry__0_n_3;
  wire cnter0_carry__0_n_4;
  wire cnter0_carry__0_n_5;
  wire cnter0_carry__0_n_6;
  wire cnter0_carry__0_n_7;
  wire cnter0_carry__1_i_1_n_0;
  wire cnter0_carry__1_i_2_n_0;
  wire cnter0_carry__1_i_3_n_0;
  wire cnter0_carry__1_i_4_n_0;
  wire cnter0_carry__1_n_0;
  wire cnter0_carry__1_n_1;
  wire cnter0_carry__1_n_2;
  wire cnter0_carry__1_n_3;
  wire cnter0_carry__1_n_4;
  wire cnter0_carry__1_n_5;
  wire cnter0_carry__1_n_6;
  wire cnter0_carry__1_n_7;
  wire cnter0_carry__2_i_1_n_0;
  wire cnter0_carry__2_i_2_n_0;
  wire cnter0_carry__2_i_3_n_0;
  wire cnter0_carry__2_n_2;
  wire cnter0_carry__2_n_3;
  wire cnter0_carry__2_n_5;
  wire cnter0_carry__2_n_6;
  wire cnter0_carry__2_n_7;
  wire cnter0_carry_i_1_n_0;
  wire cnter0_carry_i_2_n_0;
  wire cnter0_carry_i_3_n_0;
  wire cnter0_carry_i_4_n_0;
  wire cnter0_carry_i_5_n_0;
  wire cnter0_carry_n_0;
  wire cnter0_carry_n_1;
  wire cnter0_carry_n_2;
  wire cnter0_carry_n_3;
  wire cnter0_carry_n_4;
  wire cnter0_carry_n_5;
  wire cnter0_carry_n_6;
  wire cnter0_carry_n_7;
  wire \cnter[0]_i_1_n_0 ;
  wire \cnter[10]_i_1_n_0 ;
  wire \cnter[11]_i_1_n_0 ;
  wire \cnter[12]_i_1_n_0 ;
  wire \cnter[13]_i_1_n_0 ;
  wire \cnter[14]_i_1_n_0 ;
  wire \cnter[15]_i_10_n_0 ;
  wire \cnter[15]_i_11_n_0 ;
  wire \cnter[15]_i_1_n_0 ;
  wire \cnter[15]_i_2_n_0 ;
  wire \cnter[15]_i_3_n_0 ;
  wire \cnter[15]_i_4_n_0 ;
  wire \cnter[15]_i_6_n_0 ;
  wire \cnter[15]_i_7_n_0 ;
  wire \cnter[15]_i_8_n_0 ;
  wire \cnter[15]_i_9_n_0 ;
  wire \cnter[1]_i_1_n_0 ;
  wire \cnter[2]_i_1_n_0 ;
  wire \cnter[3]_i_1_n_0 ;
  wire \cnter[4]_i_1_n_0 ;
  wire \cnter[5]_i_1_n_0 ;
  wire \cnter[6]_i_1_n_0 ;
  wire \cnter[7]_i_1_n_0 ;
  wire \cnter[8]_i_1_n_0 ;
  wire \cnter[9]_i_1_n_0 ;
  wire dir_i_1_n_0;
  wire dir_reg_n_0;
  wire in_phA;
  wire in_phB;
  wire motor_s_axi_aclk;
  wire [1:0]phADelayed;
  wire [1:0]phBDelayed;
  wire reg_encoder_clr_n;
  wire \slv_reg0_reg[2]_rep ;
  wire [0:0]\slv_reg14_reg[0] ;
  wire [15:0]\slv_reg1_reg[15] ;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:0]tmp_6_reg_401_reg;
  wire [3:0]tmp_6_reg_401_reg_0;
  wire [3:0]tmp_6_reg_401_reg_1;
  wire [3:2]NLW_cnter0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_cnter0_carry__2_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry
       (.CI(1'b0),
        .CO({cnter0_carry_n_0,cnter0_carry_n_1,cnter0_carry_n_2,cnter0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({Q[3:1],cnter0_carry_i_1_n_0}),
        .O({cnter0_carry_n_4,cnter0_carry_n_5,cnter0_carry_n_6,cnter0_carry_n_7}),
        .S({cnter0_carry_i_2_n_0,cnter0_carry_i_3_n_0,cnter0_carry_i_4_n_0,cnter0_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry__0
       (.CI(cnter0_carry_n_0),
        .CO({cnter0_carry__0_n_0,cnter0_carry__0_n_1,cnter0_carry__0_n_2,cnter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({cnter0_carry__0_n_4,cnter0_carry__0_n_5,cnter0_carry__0_n_6,cnter0_carry__0_n_7}),
        .S({cnter0_carry__0_i_1_n_0,cnter0_carry__0_i_2_n_0,cnter0_carry__0_i_3_n_0,cnter0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(cnter0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(cnter0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(cnter0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(cnter0_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry__1
       (.CI(cnter0_carry__0_n_0),
        .CO({cnter0_carry__1_n_0,cnter0_carry__1_n_1,cnter0_carry__1_n_2,cnter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({cnter0_carry__1_n_4,cnter0_carry__1_n_5,cnter0_carry__1_n_6,cnter0_carry__1_n_7}),
        .S({cnter0_carry__1_i_1_n_0,cnter0_carry__1_i_2_n_0,cnter0_carry__1_i_3_n_0,cnter0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(cnter0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(cnter0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(cnter0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(cnter0_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cnter0_carry__2
       (.CI(cnter0_carry__1_n_0),
        .CO({NLW_cnter0_carry__2_CO_UNCONNECTED[3:2],cnter0_carry__2_n_2,cnter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[13:12]}),
        .O({NLW_cnter0_carry__2_O_UNCONNECTED[3],cnter0_carry__2_n_5,cnter0_carry__2_n_6,cnter0_carry__2_n_7}),
        .S({1'b0,cnter0_carry__2_i_1_n_0,cnter0_carry__2_i_2_n_0,cnter0_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__2_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cnter0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__2_i_2
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(cnter0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry__2_i_3
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(cnter0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnter0_carry_i_1
       (.I0(Q[1]),
        .O(cnter0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(cnter0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(cnter0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cnter0_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(cnter0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cnter0_carry_i_5
       (.I0(Q[1]),
        .I1(dir_reg_n_0),
        .O(cnter0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000699669966996)) 
    \cnter[0]_i_1 
       (.I0(phBDelayed[1]),
        .I1(phADelayed[0]),
        .I2(phADelayed[1]),
        .I3(phBDelayed[0]),
        .I4(reg_encoder_clr_n),
        .I5(Q[0]),
        .O(\cnter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[10]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_6),
        .O(\cnter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[11]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_5),
        .O(\cnter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[12]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_4),
        .O(\cnter[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[13]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__2_n_7),
        .O(\cnter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[14]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__2_n_6),
        .O(\cnter[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDFD55555)) 
    \cnter[15]_i_1 
       (.I0(reg_encoder_clr_n),
        .I1(\cnter[15]_i_3_n_0 ),
        .I2(dir_reg_n_0),
        .I3(\cnter[15]_i_4_n_0 ),
        .I4(cntEn__2),
        .O(\cnter[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \cnter[15]_i_10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[15]),
        .O(\cnter[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnter[15]_i_11 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\cnter[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[15]_i_2 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__2_n_5),
        .O(\cnter[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cnter[15]_i_3 
       (.I0(\cnter[15]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\cnter[15]_i_7_n_0 ),
        .O(\cnter[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \cnter[15]_i_4 
       (.I0(\cnter[15]_i_8_n_0 ),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\cnter[15]_i_9_n_0 ),
        .O(\cnter[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \cnter[15]_i_5 
       (.I0(phBDelayed[0]),
        .I1(phADelayed[1]),
        .I2(phADelayed[0]),
        .I3(phBDelayed[1]),
        .O(cntEn__2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnter[15]_i_6 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\cnter[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cnter[15]_i_7 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\cnter[15]_i_10_n_0 ),
        .O(\cnter[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnter[15]_i_8 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\cnter[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \cnter[15]_i_9 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\cnter[15]_i_11_n_0 ),
        .O(\cnter[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[1]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_7),
        .O(\cnter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[2]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_6),
        .O(\cnter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[3]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_5),
        .O(\cnter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[4]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry_n_4),
        .O(\cnter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[5]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_7),
        .O(\cnter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[6]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_6),
        .O(\cnter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[7]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_5),
        .O(\cnter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[8]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__0_n_4),
        .O(\cnter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \cnter[9]_i_1 
       (.I0(cntEn__2),
        .I1(dir_reg_n_0),
        .I2(reg_encoder_clr_n),
        .I3(cnter0_carry__1_n_7),
        .O(\cnter[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[15]_i_2_n_0 ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cnter_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\cnter[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\cnter[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hF77FFDDF20028008)) 
    dir_i_1
       (.I0(\slv_reg14_reg[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(in_phB),
        .I4(in_phA),
        .I5(dir_reg_n_0),
        .O(dir_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dir_reg
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(dir_i_1_n_0),
        .Q(dir_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_reg_PWMdir_i_1
       (.I0(\slv_reg14_reg[0] ),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \phADelayed_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(in_phA),
        .Q(phADelayed[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phADelayed_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(phADelayed[0]),
        .Q(phADelayed[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phBDelayed_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(in_phB),
        .Q(phBDelayed[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phBDelayed_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(phBDelayed[0]),
        .Q(phBDelayed[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_1
       (.I0(\slv_reg1_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[7]),
        .O(tmp_6_reg_401_reg[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_2
       (.I0(\slv_reg1_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[6]),
        .O(tmp_6_reg_401_reg[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_3
       (.I0(\slv_reg1_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[5]),
        .O(tmp_6_reg_401_reg[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__0_i_4
       (.I0(\slv_reg1_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[4]),
        .O(tmp_6_reg_401_reg[0]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_1
       (.I0(\slv_reg1_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[11]),
        .O(tmp_6_reg_401_reg_0[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_2
       (.I0(\slv_reg1_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[10]),
        .O(tmp_6_reg_401_reg_0[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_3
       (.I0(\slv_reg1_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[9]),
        .O(tmp_6_reg_401_reg_0[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__1_i_4
       (.I0(\slv_reg1_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[8]),
        .O(tmp_6_reg_401_reg_0[0]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_1
       (.I0(\slv_reg1_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[15]),
        .O(tmp_6_reg_401_reg_1[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_2
       (.I0(\slv_reg1_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[14]),
        .O(tmp_6_reg_401_reg_1[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_3
       (.I0(\slv_reg1_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[13]),
        .O(tmp_6_reg_401_reg_1[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry__2_i_4
       (.I0(\slv_reg1_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[12]),
        .O(tmp_6_reg_401_reg_1[0]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_1
       (.I0(\slv_reg1_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[3]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_2
       (.I0(\slv_reg1_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_3
       (.I0(\slv_reg1_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[1]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    reg_err0_carry_i_4
       (.I0(\slv_reg1_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(Q[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hDEFF8400)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_phA),
        .I2(in_phB),
        .I3(\slv_reg14_reg[0] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hDEFF8400)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(in_phB),
        .I2(in_phA),
        .I3(\slv_reg14_reg[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
endmodule

module interrupt_control
   (irpt_wrack_d1,
    p_3_in,
    irpt_rdack_d1,
    p_1_in,
    p_0_in,
    IP2INTC_Irpt_i,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    bus2ip_reset,
    irpt_wrack,
    s_axi_aclk,
    GPIO_intr,
    interrupt_wrce_strb,
    irpt_rdack,
    intr2bus_rdack0,
    \GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] ,
    \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ,
    p_8_in,
    s_axi_wdata,
    Bus_RNW_reg,
    ip2Bus_WrAck_intr_reg_hole,
    bus2ip_rnw,
    GPIO_xferAck_i,
    ip2Bus_RdAck_intr_reg_hole);
  output irpt_wrack_d1;
  output [0:0]p_3_in;
  output irpt_rdack_d1;
  output [0:0]p_1_in;
  output [0:0]p_0_in;
  output IP2INTC_Irpt_i;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input bus2ip_reset;
  input irpt_wrack;
  input s_axi_aclk;
  input GPIO_intr;
  input interrupt_wrce_strb;
  input irpt_rdack;
  input intr2bus_rdack0;
  input \GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] ;
  input \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ;
  input p_8_in;
  input [0:0]s_axi_wdata;
  input Bus_RNW_reg;
  input ip2Bus_WrAck_intr_reg_hole;
  input bus2ip_rnw;
  input GPIO_xferAck_i;
  input ip2Bus_RdAck_intr_reg_hole;

  wire Bus_RNW_reg;
  wire \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ;
  wire \GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2_n_0 ;
  wire GPIO_intr;
  wire GPIO_xferAck_i;
  wire IP2INTC_Irpt_i;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire interrupt_wrce_strb;
  wire intr2bus_rdack;
  wire intr2bus_rdack0;
  wire intr2bus_wrack;
  wire ip2Bus_RdAck_intr_reg_hole;
  wire ip2Bus_WrAck_intr_reg_hole;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire irpt_dly1;
  wire irpt_dly2;
  wire irpt_rdack;
  wire irpt_rdack_d1;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire [0:0]p_3_in;
  wire p_8_in;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;

  FDSE #(
    .INIT(1'b1)) 
    \DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_intr),
        .Q(irpt_dly1),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_dly1),
        .Q(irpt_dly2),
        .S(bus2ip_reset));
  LUT6 #(
    .INIT(64'hF4F4F4F44FF4F4F4)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_dly2),
        .I1(irpt_dly1),
        .I2(p_3_in),
        .I3(p_8_in),
        .I4(s_axi_wdata),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2_n_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(p_3_in),
        .R(bus2ip_reset));
  LUT3 #(
    .INIT(8'h80)) 
    \INTR_CTRLR_GEN.ip2intc_irpt_i_1 
       (.I0(p_3_in),
        .I1(p_1_in),
        .I2(p_0_in),
        .O(IP2INTC_Irpt_i));
  FDRE #(
    .INIT(1'b0)) 
    intr2bus_rdack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(intr2bus_rdack0),
        .Q(intr2bus_rdack),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    intr2bus_wrack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_wrce_strb),
        .Q(intr2bus_wrack),
        .R(bus2ip_reset));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(ip2Bus_RdAck_intr_reg_hole),
        .I1(intr2bus_rdack),
        .I2(bus2ip_rnw),
        .I3(GPIO_xferAck_i),
        .O(ip2bus_rdack_i));
  LUT4 #(
    .INIT(16'hEFEE)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(ip2Bus_WrAck_intr_reg_hole),
        .I1(intr2bus_wrack),
        .I2(bus2ip_rnw),
        .I3(GPIO_xferAck_i),
        .O(ip2bus_wrack_i));
  FDRE #(
    .INIT(1'b0)) 
    \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] ),
        .Q(p_1_in),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ipif_glbl_irpt_enable_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ),
        .Q(p_0_in),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    irpt_rdack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_rdack),
        .Q(irpt_rdack_d1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(bus2ip_reset));
endmodule

module lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    aux_reset_in,
    mb_debug_sys_rst,
    ext_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input ext_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire mb_debug_sys_rst;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;

  cdc_sync__parameterized4 \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(aux_reset_in),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  cdc_sync__parameterized4_2 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "system_i/rst_processing_system7_0_100M/U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int0
       (.I0(dcm_locked),
        .I1(Q),
        .I2(lpf_exr),
        .I3(lpf_asr),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

module pid_ctrl
   (tmp_6_reg_401_reg_0,
    E,
    D,
    out_reg_PWMdir_reg,
    reg_pid_start_reg,
    \reg_calc_state_reg[0] ,
    motor_s_axi_aclk,
    B,
    \slv_reg1_reg[14] ,
    \slv_reg0_reg[2] ,
    \reg_calc_state_reg[1] ,
    \reg_calc_state_reg[0]_0 ,
    reg_pid_start,
    \slv_reg14_reg[0] ,
    \slv_reg4_reg[15] ,
    \slv_reg6_reg[31] ,
    \slv_reg0_reg[2]_rep ,
    \slv_reg5_reg[15] ,
    \slv_reg0_reg[2]_rep__1 ,
    \slv_reg0_reg[2]_rep__0 ,
    \slv_reg2_reg[15] ,
    \slv_reg3_reg[15] ,
    out_reg_PWMdir_reg_0,
    reg_speed_period_end,
    SR);
  output tmp_6_reg_401_reg_0;
  output [0:0]E;
  output [15:0]D;
  output out_reg_PWMdir_reg;
  output reg_pid_start_reg;
  output \reg_calc_state_reg[0] ;
  input motor_s_axi_aclk;
  input [15:0]B;
  input [15:0]\slv_reg1_reg[14] ;
  input [2:0]\slv_reg0_reg[2] ;
  input \reg_calc_state_reg[1] ;
  input \reg_calc_state_reg[0]_0 ;
  input reg_pid_start;
  input [0:0]\slv_reg14_reg[0] ;
  input [15:0]\slv_reg4_reg[15] ;
  input [31:0]\slv_reg6_reg[31] ;
  input \slv_reg0_reg[2]_rep ;
  input [15:0]\slv_reg5_reg[15] ;
  input \slv_reg0_reg[2]_rep__1 ;
  input \slv_reg0_reg[2]_rep__0 ;
  input [15:0]\slv_reg2_reg[15] ;
  input [15:0]\slv_reg3_reg[15] ;
  input out_reg_PWMdir_reg_0;
  input reg_speed_period_end;
  input [0:0]SR;

  wire [15:0]A;
  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]ap_CS_fsm;
  wire [1:0]ap_NS_fsm;
  wire [15:0]io_port_out_max0__15;
  wire [15:0]io_port_out_min0__15;
  wire motor_s_axi_aclk;
  wire [15:0]out_3_fu_258_p2;
  wire out_3_fu_258_p2_carry__0_i_1_n_0;
  wire out_3_fu_258_p2_carry__0_i_2_n_0;
  wire out_3_fu_258_p2_carry__0_i_3_n_0;
  wire out_3_fu_258_p2_carry__0_i_4_n_0;
  wire out_3_fu_258_p2_carry__0_n_0;
  wire out_3_fu_258_p2_carry__0_n_1;
  wire out_3_fu_258_p2_carry__0_n_2;
  wire out_3_fu_258_p2_carry__0_n_3;
  wire out_3_fu_258_p2_carry__1_i_1_n_0;
  wire out_3_fu_258_p2_carry__1_i_2_n_0;
  wire out_3_fu_258_p2_carry__1_i_3_n_0;
  wire out_3_fu_258_p2_carry__1_i_4_n_0;
  wire out_3_fu_258_p2_carry__1_n_0;
  wire out_3_fu_258_p2_carry__1_n_1;
  wire out_3_fu_258_p2_carry__1_n_2;
  wire out_3_fu_258_p2_carry__1_n_3;
  wire out_3_fu_258_p2_carry__2_i_1_n_0;
  wire out_3_fu_258_p2_carry__2_i_2_n_0;
  wire out_3_fu_258_p2_carry__2_i_3_n_0;
  wire out_3_fu_258_p2_carry__2_i_4_n_0;
  wire out_3_fu_258_p2_carry__2_n_1;
  wire out_3_fu_258_p2_carry__2_n_2;
  wire out_3_fu_258_p2_carry__2_n_3;
  wire out_3_fu_258_p2_carry_i_1_n_0;
  wire out_3_fu_258_p2_carry_i_2_n_0;
  wire out_3_fu_258_p2_carry_i_3_n_0;
  wire out_3_fu_258_p2_carry_i_4_n_0;
  wire out_3_fu_258_p2_carry_n_0;
  wire out_3_fu_258_p2_carry_n_1;
  wire out_3_fu_258_p2_carry_n_2;
  wire out_3_fu_258_p2_carry_n_3;
  wire [15:0]out_5_fu_340_p3;
  wire [15:0]out_5_reg_442;
  wire out_reg_PWMdir_reg;
  wire out_reg_PWMdir_reg_0;
  wire \reg_calc_state_reg[0] ;
  wire \reg_calc_state_reg[0]_0 ;
  wire \reg_calc_state_reg[1] ;
  wire reg_pid_start;
  wire reg_pid_start_reg;
  wire \reg_pwm_thres[11]_i_3_n_0 ;
  wire \reg_pwm_thres[12]_i_3_n_0 ;
  wire \reg_pwm_thres[13]_i_3_n_0 ;
  wire \reg_pwm_thres[14]_i_3_n_0 ;
  wire \reg_pwm_thres[15]_i_10_n_0 ;
  wire \reg_pwm_thres[15]_i_11_n_0 ;
  wire \reg_pwm_thres[15]_i_12_n_0 ;
  wire \reg_pwm_thres[15]_i_13_n_0 ;
  wire \reg_pwm_thres[15]_i_14_n_0 ;
  wire \reg_pwm_thres[15]_i_15_n_0 ;
  wire \reg_pwm_thres[15]_i_16_n_0 ;
  wire \reg_pwm_thres[15]_i_17_n_0 ;
  wire \reg_pwm_thres[15]_i_3_n_0 ;
  wire \reg_pwm_thres[15]_i_7_n_0 ;
  wire \reg_pwm_thres[15]_i_8_n_0 ;
  wire \reg_pwm_thres[15]_i_9_n_0 ;
  wire \reg_pwm_thres[9]_i_4_n_0 ;
  wire \reg_pwm_thres[9]_i_5_n_0 ;
  wire \reg_pwm_thres[9]_i_6_n_0 ;
  wire \reg_pwm_thres[9]_i_7_n_0 ;
  wire \reg_pwm_thres[9]_i_8_n_0 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_0 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_1 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_2 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_3 ;
  wire \reg_pwm_thres_reg[15]_i_5_n_2 ;
  wire \reg_pwm_thres_reg[15]_i_5_n_3 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_0 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_1 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_2 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_3 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_0 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_1 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_2 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_3 ;
  wire reg_speed_period_end;
  wire sel_tmp7_reg_437;
  wire \sel_tmp7_reg_437[0]_i_1_n_0 ;
  wire \sel_tmp7_reg_437[0]_i_2_n_0 ;
  wire [2:0]\slv_reg0_reg[2] ;
  wire \slv_reg0_reg[2]_rep ;
  wire \slv_reg0_reg[2]_rep__0 ;
  wire \slv_reg0_reg[2]_rep__1 ;
  wire [0:0]\slv_reg14_reg[0] ;
  wire [15:0]\slv_reg1_reg[14] ;
  wire [15:0]\slv_reg2_reg[15] ;
  wire [15:0]\slv_reg3_reg[15] ;
  wire [15:0]\slv_reg4_reg[15] ;
  wire [15:0]\slv_reg5_reg[15] ;
  wire [31:0]\slv_reg6_reg[31] ;
  wire tmp_10_fu_210_p2;
  wire tmp_10_fu_210_p2_carry__0_i_1_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_2_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_3_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_4_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_5_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_6_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_7_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_8_n_0;
  wire tmp_10_fu_210_p2_carry__0_n_0;
  wire tmp_10_fu_210_p2_carry__0_n_1;
  wire tmp_10_fu_210_p2_carry__0_n_2;
  wire tmp_10_fu_210_p2_carry__0_n_3;
  wire tmp_10_fu_210_p2_carry__1_i_1_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_2_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_3_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_4_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_5_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_6_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_7_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_8_n_0;
  wire tmp_10_fu_210_p2_carry__1_n_0;
  wire tmp_10_fu_210_p2_carry__1_n_1;
  wire tmp_10_fu_210_p2_carry__1_n_2;
  wire tmp_10_fu_210_p2_carry__1_n_3;
  wire tmp_10_fu_210_p2_carry__2_i_1_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_2_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_3_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_4_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_5_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_6_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_7_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_8_n_0;
  wire tmp_10_fu_210_p2_carry__2_n_1;
  wire tmp_10_fu_210_p2_carry__2_n_2;
  wire tmp_10_fu_210_p2_carry__2_n_3;
  wire tmp_10_fu_210_p2_carry_i_1_n_0;
  wire tmp_10_fu_210_p2_carry_i_2_n_0;
  wire tmp_10_fu_210_p2_carry_i_3_n_0;
  wire tmp_10_fu_210_p2_carry_i_4_n_0;
  wire tmp_10_fu_210_p2_carry_i_5_n_0;
  wire tmp_10_fu_210_p2_carry_i_6_n_0;
  wire tmp_10_fu_210_p2_carry_i_7_n_0;
  wire tmp_10_fu_210_p2_carry_i_8_n_0;
  wire tmp_10_fu_210_p2_carry_n_0;
  wire tmp_10_fu_210_p2_carry_n_1;
  wire tmp_10_fu_210_p2_carry_n_2;
  wire tmp_10_fu_210_p2_carry_n_3;
  wire [15:0]tmp_11_reg_427;
  wire \tmp_11_reg_427[1]_i_3_n_0 ;
  wire \tmp_11_reg_427[1]_i_4_n_0 ;
  wire \tmp_11_reg_427[1]_i_5_n_0 ;
  wire \tmp_11_reg_427[1]_i_6_n_0 ;
  wire \tmp_11_reg_427[5]_i_3_n_0 ;
  wire \tmp_11_reg_427[5]_i_4_n_0 ;
  wire \tmp_11_reg_427[5]_i_5_n_0 ;
  wire \tmp_11_reg_427[5]_i_6_n_0 ;
  wire \tmp_11_reg_427[9]_i_3_n_0 ;
  wire \tmp_11_reg_427[9]_i_4_n_0 ;
  wire \tmp_11_reg_427[9]_i_5_n_0 ;
  wire \tmp_11_reg_427[9]_i_6_n_0 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_0 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_1 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_2 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_3 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_0 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_1 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_2 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_3 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_0 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_1 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_2 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_3 ;
  wire tmp_12_fu_262_p2;
  wire tmp_12_fu_262_p2_carry__0_i_1_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_2_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_3_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_4_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_5_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_6_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_7_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_8_n_0;
  wire tmp_12_fu_262_p2_carry__0_n_1;
  wire tmp_12_fu_262_p2_carry__0_n_2;
  wire tmp_12_fu_262_p2_carry__0_n_3;
  wire tmp_12_fu_262_p2_carry_i_1_n_0;
  wire tmp_12_fu_262_p2_carry_i_2_n_0;
  wire tmp_12_fu_262_p2_carry_i_3_n_0;
  wire tmp_12_fu_262_p2_carry_i_4_n_0;
  wire tmp_12_fu_262_p2_carry_i_5_n_0;
  wire tmp_12_fu_262_p2_carry_i_6_n_0;
  wire tmp_12_fu_262_p2_carry_i_7_n_0;
  wire tmp_12_fu_262_p2_carry_i_8_n_0;
  wire tmp_12_fu_262_p2_carry_n_0;
  wire tmp_12_fu_262_p2_carry_n_1;
  wire tmp_12_fu_262_p2_carry_n_2;
  wire tmp_12_fu_262_p2_carry_n_3;
  wire tmp_13_fu_268_p2;
  wire tmp_13_fu_268_p2_carry__0_i_1_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_2_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_3_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_4_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_5_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_6_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_7_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_8_n_0;
  wire tmp_13_fu_268_p2_carry__0_n_1;
  wire tmp_13_fu_268_p2_carry__0_n_2;
  wire tmp_13_fu_268_p2_carry__0_n_3;
  wire tmp_13_fu_268_p2_carry_i_1_n_0;
  wire tmp_13_fu_268_p2_carry_i_2_n_0;
  wire tmp_13_fu_268_p2_carry_i_3_n_0;
  wire tmp_13_fu_268_p2_carry_i_4_n_0;
  wire tmp_13_fu_268_p2_carry_i_5_n_0;
  wire tmp_13_fu_268_p2_carry_i_6_n_0;
  wire tmp_13_fu_268_p2_carry_i_7_n_0;
  wire tmp_13_fu_268_p2_carry_i_8_n_0;
  wire tmp_13_fu_268_p2_carry_n_0;
  wire tmp_13_fu_268_p2_carry_n_1;
  wire tmp_13_fu_268_p2_carry_n_2;
  wire tmp_13_fu_268_p2_carry_n_3;
  wire [15:1]tmp_15_fu_368_p2;
  wire tmp_1_reg_3960;
  wire tmp_3_fu_253_p2;
  wire tmp_3_fu_253_p2_carry__0_i_1_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_2_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_3_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_4_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_5_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_6_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_7_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_8_n_0;
  wire tmp_3_fu_253_p2_carry__0_n_0;
  wire tmp_3_fu_253_p2_carry__0_n_1;
  wire tmp_3_fu_253_p2_carry__0_n_2;
  wire tmp_3_fu_253_p2_carry__0_n_3;
  wire tmp_3_fu_253_p2_carry__1_i_1_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_2_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_3_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_4_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_5_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_6_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_7_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_8_n_0;
  wire tmp_3_fu_253_p2_carry__1_n_1;
  wire tmp_3_fu_253_p2_carry__1_n_2;
  wire tmp_3_fu_253_p2_carry__1_n_3;
  wire tmp_3_fu_253_p2_carry_i_1_n_0;
  wire tmp_3_fu_253_p2_carry_i_2_n_0;
  wire tmp_3_fu_253_p2_carry_i_3_n_0;
  wire tmp_3_fu_253_p2_carry_i_4_n_0;
  wire tmp_3_fu_253_p2_carry_i_5_n_0;
  wire tmp_3_fu_253_p2_carry_i_6_n_0;
  wire tmp_3_fu_253_p2_carry_i_7_n_0;
  wire tmp_3_fu_253_p2_carry_i_8_n_0;
  wire tmp_3_fu_253_p2_carry_n_0;
  wire tmp_3_fu_253_p2_carry_n_1;
  wire tmp_3_fu_253_p2_carry_n_2;
  wire tmp_3_fu_253_p2_carry_n_3;
  wire tmp_6_reg_401_reg_0;
  wire tmp_6_reg_401_reg_i_10_n_0;
  wire tmp_6_reg_401_reg_i_11_n_0;
  wire tmp_6_reg_401_reg_i_12_n_0;
  wire tmp_6_reg_401_reg_i_13_n_0;
  wire tmp_6_reg_401_reg_i_14_n_0;
  wire tmp_6_reg_401_reg_i_15_n_0;
  wire tmp_6_reg_401_reg_i_16_n_0;
  wire tmp_6_reg_401_reg_i_17_n_0;
  wire tmp_6_reg_401_reg_i_2_n_0;
  wire tmp_6_reg_401_reg_i_3_n_0;
  wire tmp_6_reg_401_reg_i_4_n_0;
  wire tmp_6_reg_401_reg_i_5_n_0;
  wire tmp_6_reg_401_reg_i_6_n_0;
  wire tmp_6_reg_401_reg_i_7_n_0;
  wire tmp_6_reg_401_reg_i_8_n_0;
  wire tmp_6_reg_401_reg_i_9_n_0;
  wire tmp_6_reg_401_reg_n_100;
  wire tmp_6_reg_401_reg_n_101;
  wire tmp_6_reg_401_reg_n_102;
  wire tmp_6_reg_401_reg_n_103;
  wire tmp_6_reg_401_reg_n_104;
  wire tmp_6_reg_401_reg_n_105;
  wire tmp_6_reg_401_reg_n_74;
  wire tmp_6_reg_401_reg_n_75;
  wire tmp_6_reg_401_reg_n_76;
  wire tmp_6_reg_401_reg_n_77;
  wire tmp_6_reg_401_reg_n_78;
  wire tmp_6_reg_401_reg_n_79;
  wire tmp_6_reg_401_reg_n_80;
  wire tmp_6_reg_401_reg_n_81;
  wire tmp_6_reg_401_reg_n_82;
  wire tmp_6_reg_401_reg_n_83;
  wire tmp_6_reg_401_reg_n_84;
  wire tmp_6_reg_401_reg_n_85;
  wire tmp_6_reg_401_reg_n_86;
  wire tmp_6_reg_401_reg_n_87;
  wire tmp_6_reg_401_reg_n_88;
  wire tmp_6_reg_401_reg_n_89;
  wire tmp_6_reg_401_reg_n_90;
  wire tmp_6_reg_401_reg_n_91;
  wire tmp_6_reg_401_reg_n_92;
  wire tmp_6_reg_401_reg_n_93;
  wire tmp_6_reg_401_reg_n_94;
  wire tmp_6_reg_401_reg_n_95;
  wire tmp_6_reg_401_reg_n_96;
  wire tmp_6_reg_401_reg_n_97;
  wire tmp_6_reg_401_reg_n_98;
  wire tmp_6_reg_401_reg_n_99;
  wire tmp_7_fu_199_p2;
  wire tmp_7_fu_199_p2_carry__0_i_1_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_2_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_3_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_4_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_5_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_6_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_7_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_8_n_0;
  wire tmp_7_fu_199_p2_carry__0_n_0;
  wire tmp_7_fu_199_p2_carry__0_n_1;
  wire tmp_7_fu_199_p2_carry__0_n_2;
  wire tmp_7_fu_199_p2_carry__0_n_3;
  wire tmp_7_fu_199_p2_carry__1_i_1_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_2_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_3_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_4_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_5_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_6_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_7_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_8_n_0;
  wire tmp_7_fu_199_p2_carry__1_n_0;
  wire tmp_7_fu_199_p2_carry__1_n_1;
  wire tmp_7_fu_199_p2_carry__1_n_2;
  wire tmp_7_fu_199_p2_carry__1_n_3;
  wire tmp_7_fu_199_p2_carry__2_i_1_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_2_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_3_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_4_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_5_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_6_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_7_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_8_n_0;
  wire tmp_7_fu_199_p2_carry__2_n_1;
  wire tmp_7_fu_199_p2_carry__2_n_2;
  wire tmp_7_fu_199_p2_carry__2_n_3;
  wire tmp_7_fu_199_p2_carry_i_1_n_0;
  wire tmp_7_fu_199_p2_carry_i_2_n_0;
  wire tmp_7_fu_199_p2_carry_i_3_n_0;
  wire tmp_7_fu_199_p2_carry_i_4_n_0;
  wire tmp_7_fu_199_p2_carry_i_5_n_0;
  wire tmp_7_fu_199_p2_carry_i_6_n_0;
  wire tmp_7_fu_199_p2_carry_i_7_n_0;
  wire tmp_7_fu_199_p2_carry_i_8_n_0;
  wire tmp_7_fu_199_p2_carry_n_0;
  wire tmp_7_fu_199_p2_carry_n_1;
  wire tmp_7_fu_199_p2_carry_n_2;
  wire tmp_7_fu_199_p2_carry_n_3;
  wire [23:0]tmp_8_reg_410;
  wire tmp_9_fu_244_p2;
  wire tmp_9_fu_244_p2_carry__0_i_1_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_2_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_3_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_4_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_5_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_6_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_7_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_8_n_0;
  wire tmp_9_fu_244_p2_carry__0_n_0;
  wire tmp_9_fu_244_p2_carry__0_n_1;
  wire tmp_9_fu_244_p2_carry__0_n_2;
  wire tmp_9_fu_244_p2_carry__0_n_3;
  wire tmp_9_fu_244_p2_carry__1_i_1_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_2_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_3_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_4_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_5_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_6_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_7_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_8_n_0;
  wire tmp_9_fu_244_p2_carry__1_n_1;
  wire tmp_9_fu_244_p2_carry__1_n_2;
  wire tmp_9_fu_244_p2_carry__1_n_3;
  wire tmp_9_fu_244_p2_carry_i_1_n_0;
  wire tmp_9_fu_244_p2_carry_i_2_n_0;
  wire tmp_9_fu_244_p2_carry_i_3_n_0;
  wire tmp_9_fu_244_p2_carry_i_4_n_0;
  wire tmp_9_fu_244_p2_carry_i_5_n_0;
  wire tmp_9_fu_244_p2_carry_i_6_n_0;
  wire tmp_9_fu_244_p2_carry_i_7_n_0;
  wire tmp_9_fu_244_p2_carry_i_8_n_0;
  wire tmp_9_fu_244_p2_carry_n_0;
  wire tmp_9_fu_244_p2_carry_n_1;
  wire tmp_9_fu_244_p2_carry_n_2;
  wire tmp_9_fu_244_p2_carry_n_3;
  wire [31:1]tmp_s_fu_204_p2;
  wire [31:0]ui_temp_new_1_fu_325_p3;
  wire [31:0]ui_temp_new_fu_222_p3;
  wire [31:0]ui_temp_new_reg_421;
  wire \ui_temp_new_reg_421[24]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[24]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[24]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[24]_i_6_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_6_n_0 ;
  wire \ui_temp_new_reg_421[31]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[31]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[31]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_6_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_7_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_6_n_0 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[31]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[31]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_3 ;
  wire up_temp_fu_174_p2_i_2_n_0;
  wire up_temp_fu_174_p2_n_100;
  wire up_temp_fu_174_p2_n_101;
  wire up_temp_fu_174_p2_n_102;
  wire up_temp_fu_174_p2_n_103;
  wire up_temp_fu_174_p2_n_104;
  wire up_temp_fu_174_p2_n_105;
  wire up_temp_fu_174_p2_n_98;
  wire up_temp_fu_174_p2_n_99;
  wire w_pid_done;
  wire [10:1]w_pid_out;
  wire w_pid_out_sign;
  wire [3:3]NLW_out_3_fu_258_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]\NLW_reg_pwm_thres_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_pwm_thres_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_12_fu_262_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_12_fu_262_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_268_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_268_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_253_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_253_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_253_p2_carry__1_O_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_reg_401_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_reg_401_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_401_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_6_reg_401_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_6_reg_401_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_244_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_244_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_244_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_ui_temp_new_reg_421_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ui_temp_new_reg_421_reg[31]_i_2_O_UNCONNECTED ;
  wire NLW_up_temp_fu_174_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_OVERFLOW_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_up_temp_fu_174_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_up_temp_fu_174_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_up_temp_fu_174_p2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_up_temp_fu_174_p2_P_UNCONNECTED;
  wire [47:0]NLW_up_temp_fu_174_p2_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm[0]),
        .I1(reg_pid_start),
        .I2(ap_CS_fsm[1]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .O(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry
       (.CI(1'b0),
        .CO({out_3_fu_258_p2_carry_n_0,out_3_fu_258_p2_carry_n_1,out_3_fu_258_p2_carry_n_2,out_3_fu_258_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_11_reg_427[3:0]),
        .O(out_3_fu_258_p2[3:0]),
        .S({out_3_fu_258_p2_carry_i_1_n_0,out_3_fu_258_p2_carry_i_2_n_0,out_3_fu_258_p2_carry_i_3_n_0,out_3_fu_258_p2_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry__0
       (.CI(out_3_fu_258_p2_carry_n_0),
        .CO({out_3_fu_258_p2_carry__0_n_0,out_3_fu_258_p2_carry__0_n_1,out_3_fu_258_p2_carry__0_n_2,out_3_fu_258_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_11_reg_427[7:4]),
        .O(out_3_fu_258_p2[7:4]),
        .S({out_3_fu_258_p2_carry__0_i_1_n_0,out_3_fu_258_p2_carry__0_i_2_n_0,out_3_fu_258_p2_carry__0_i_3_n_0,out_3_fu_258_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_1
       (.I0(tmp_11_reg_427[7]),
        .I1(tmp_8_reg_410[7]),
        .O(out_3_fu_258_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_2
       (.I0(tmp_11_reg_427[6]),
        .I1(tmp_8_reg_410[6]),
        .O(out_3_fu_258_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_3
       (.I0(tmp_11_reg_427[5]),
        .I1(tmp_8_reg_410[5]),
        .O(out_3_fu_258_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_4
       (.I0(tmp_11_reg_427[4]),
        .I1(tmp_8_reg_410[4]),
        .O(out_3_fu_258_p2_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry__1
       (.CI(out_3_fu_258_p2_carry__0_n_0),
        .CO({out_3_fu_258_p2_carry__1_n_0,out_3_fu_258_p2_carry__1_n_1,out_3_fu_258_p2_carry__1_n_2,out_3_fu_258_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_11_reg_427[11:8]),
        .O(out_3_fu_258_p2[11:8]),
        .S({out_3_fu_258_p2_carry__1_i_1_n_0,out_3_fu_258_p2_carry__1_i_2_n_0,out_3_fu_258_p2_carry__1_i_3_n_0,out_3_fu_258_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_1
       (.I0(tmp_11_reg_427[11]),
        .I1(tmp_8_reg_410[11]),
        .O(out_3_fu_258_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_2
       (.I0(tmp_11_reg_427[10]),
        .I1(tmp_8_reg_410[10]),
        .O(out_3_fu_258_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_3
       (.I0(tmp_11_reg_427[9]),
        .I1(tmp_8_reg_410[9]),
        .O(out_3_fu_258_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_4
       (.I0(tmp_11_reg_427[8]),
        .I1(tmp_8_reg_410[8]),
        .O(out_3_fu_258_p2_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry__2
       (.CI(out_3_fu_258_p2_carry__1_n_0),
        .CO({NLW_out_3_fu_258_p2_carry__2_CO_UNCONNECTED[3],out_3_fu_258_p2_carry__2_n_1,out_3_fu_258_p2_carry__2_n_2,out_3_fu_258_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_11_reg_427[14:12]}),
        .O(out_3_fu_258_p2[15:12]),
        .S({out_3_fu_258_p2_carry__2_i_1_n_0,out_3_fu_258_p2_carry__2_i_2_n_0,out_3_fu_258_p2_carry__2_i_3_n_0,out_3_fu_258_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_1
       (.I0(tmp_11_reg_427[15]),
        .I1(tmp_8_reg_410[15]),
        .O(out_3_fu_258_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_2
       (.I0(tmp_11_reg_427[14]),
        .I1(tmp_8_reg_410[14]),
        .O(out_3_fu_258_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_3
       (.I0(tmp_11_reg_427[13]),
        .I1(tmp_8_reg_410[13]),
        .O(out_3_fu_258_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_4
       (.I0(tmp_11_reg_427[12]),
        .I1(tmp_8_reg_410[12]),
        .O(out_3_fu_258_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_1
       (.I0(tmp_11_reg_427[3]),
        .I1(tmp_8_reg_410[3]),
        .O(out_3_fu_258_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_2
       (.I0(tmp_11_reg_427[2]),
        .I1(tmp_8_reg_410[2]),
        .O(out_3_fu_258_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_3
       (.I0(tmp_11_reg_427[1]),
        .I1(tmp_8_reg_410[1]),
        .O(out_3_fu_258_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_4
       (.I0(tmp_11_reg_427[0]),
        .I1(tmp_8_reg_410[0]),
        .O(out_3_fu_258_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[0]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[0]),
        .I3(io_port_out_min0__15[0]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[0]),
        .O(out_5_fu_340_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[0]_i_2 
       (.I0(\slv_reg4_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[0]_i_3 
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[0]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[10]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[10]),
        .I3(io_port_out_min0__15[10]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[10]),
        .O(out_5_fu_340_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[10]_i_2 
       (.I0(\slv_reg4_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[10]_i_3 
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[10]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[11]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[11]),
        .I3(io_port_out_min0__15[11]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[11]),
        .O(out_5_fu_340_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[11]_i_2 
       (.I0(\slv_reg4_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[11]_i_3 
       (.I0(\slv_reg5_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[11]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[12]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[12]),
        .I3(io_port_out_min0__15[12]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[12]),
        .O(out_5_fu_340_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[12]_i_2 
       (.I0(\slv_reg4_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[12]_i_3 
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[12]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[13]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[13]),
        .I3(io_port_out_min0__15[13]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[13]),
        .O(out_5_fu_340_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[13]_i_2 
       (.I0(\slv_reg4_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[13]_i_3 
       (.I0(\slv_reg5_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[13]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[14]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[14]),
        .I3(io_port_out_min0__15[14]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[14]),
        .O(out_5_fu_340_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[14]_i_2 
       (.I0(\slv_reg4_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[14]_i_3 
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[14]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[15]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[15]),
        .I3(io_port_out_min0__15[15]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[15]),
        .O(out_5_fu_340_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[15]_i_2 
       (.I0(\slv_reg4_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[15]_i_3 
       (.I0(\slv_reg5_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[15]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[1]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[1]),
        .I3(io_port_out_min0__15[1]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[1]),
        .O(out_5_fu_340_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[1]_i_2 
       (.I0(\slv_reg4_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[1]_i_3 
       (.I0(\slv_reg5_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[1]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[2]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[2]),
        .I3(io_port_out_min0__15[2]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[2]),
        .O(out_5_fu_340_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[2]_i_2 
       (.I0(\slv_reg4_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[2]_i_3 
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[2]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[3]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[3]),
        .I3(io_port_out_min0__15[3]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[3]),
        .O(out_5_fu_340_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[3]_i_2 
       (.I0(\slv_reg4_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[3]_i_3 
       (.I0(\slv_reg5_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[3]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[4]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[4]),
        .I3(io_port_out_min0__15[4]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[4]),
        .O(out_5_fu_340_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[4]_i_2 
       (.I0(\slv_reg4_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[4]_i_3 
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[4]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[5]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[5]),
        .I3(io_port_out_min0__15[5]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[5]),
        .O(out_5_fu_340_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[5]_i_2 
       (.I0(\slv_reg4_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[5]_i_3 
       (.I0(\slv_reg5_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[5]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[6]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[6]),
        .I3(io_port_out_min0__15[6]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[6]),
        .O(out_5_fu_340_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[6]_i_2 
       (.I0(\slv_reg4_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[6]_i_3 
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[6]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[7]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[7]),
        .I3(io_port_out_min0__15[7]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[7]),
        .O(out_5_fu_340_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[7]_i_2 
       (.I0(\slv_reg4_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[7]_i_3 
       (.I0(\slv_reg5_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[7]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[8]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[8]),
        .I3(io_port_out_min0__15[8]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[8]),
        .O(out_5_fu_340_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[8]_i_2 
       (.I0(\slv_reg4_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[8]_i_3 
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[8]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[9]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[9]),
        .I3(io_port_out_min0__15[9]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[9]),
        .O(out_5_fu_340_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[9]_i_2 
       (.I0(\slv_reg4_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[9]_i_3 
       (.I0(\slv_reg5_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[9]));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[0]),
        .Q(out_5_reg_442[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[10]),
        .Q(out_5_reg_442[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[11]),
        .Q(out_5_reg_442[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[12]),
        .Q(out_5_reg_442[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[13]),
        .Q(out_5_reg_442[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[14]),
        .Q(out_5_reg_442[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[15]),
        .Q(out_5_reg_442[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[1]),
        .Q(out_5_reg_442[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[2]),
        .Q(out_5_reg_442[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[3]),
        .Q(out_5_reg_442[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[4]),
        .Q(out_5_reg_442[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[5]),
        .Q(out_5_reg_442[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[6]),
        .Q(out_5_reg_442[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[7]),
        .Q(out_5_reg_442[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[8]),
        .Q(out_5_reg_442[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[9]),
        .Q(out_5_reg_442[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF9FFFFFF09000000)) 
    out_reg_PWMdir_i_2
       (.I0(\slv_reg0_reg[2] [1]),
        .I1(w_pid_out_sign),
        .I2(\reg_calc_state_reg[0]_0 ),
        .I3(w_pid_done),
        .I4(\reg_calc_state_reg[1] ),
        .I5(out_reg_PWMdir_reg_0),
        .O(out_reg_PWMdir_reg));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    out_reg_PWMdir_i_3
       (.I0(\slv_reg4_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[15]),
        .I3(sel_tmp7_reg_437),
        .O(w_pid_out_sign));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_reg_PWMdir_i_4
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .O(w_pid_done));
  LUT6 #(
    .INIT(64'h0000E222CCCCE222)) 
    \reg_calc_state[0]_i_1 
       (.I0(\slv_reg0_reg[2] [0]),
        .I1(\reg_calc_state_reg[1] ),
        .I2(ap_CS_fsm[1]),
        .I3(ap_CS_fsm[0]),
        .I4(\reg_calc_state_reg[0]_0 ),
        .I5(reg_speed_period_end),
        .O(\reg_calc_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hBFFF00AA)) 
    reg_pid_start_i_1
       (.I0(\reg_calc_state_reg[0]_0 ),
        .I1(ap_CS_fsm[0]),
        .I2(ap_CS_fsm[1]),
        .I3(\reg_calc_state_reg[1] ),
        .I4(reg_pid_start),
        .O(reg_pid_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_pwm_thres[0]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[0]),
        .I3(sel_tmp7_reg_437),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[10]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[5]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[10]_i_2 
       (.I0(tmp_15_fu_368_p2[5]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [5]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[5]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[5]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[10]_i_3 
       (.I0(tmp_15_fu_368_p2[10]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [10]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[10]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[10]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[11]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[6]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[11]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[11]_i_2 
       (.I0(tmp_15_fu_368_p2[6]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [6]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[6]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[11]_i_3 
       (.I0(\slv_reg4_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[11]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[12]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[7]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[12]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[12]_i_2 
       (.I0(tmp_15_fu_368_p2[7]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [7]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[7]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[12]_i_3 
       (.I0(\slv_reg4_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[12]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[13]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[8]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[13]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[13]_i_2 
       (.I0(tmp_15_fu_368_p2[8]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [8]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[8]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[13]_i_3 
       (.I0(\slv_reg4_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[13]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[14]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[9]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[14]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[14]_i_2 
       (.I0(tmp_15_fu_368_p2[9]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [9]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[9]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[14]_i_3 
       (.I0(\slv_reg4_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[14]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h0000D111)) 
    \reg_pwm_thres[15]_i_1 
       (.I0(\slv_reg0_reg[2] [0]),
        .I1(\reg_calc_state_reg[1] ),
        .I2(ap_CS_fsm[1]),
        .I3(ap_CS_fsm[0]),
        .I4(\reg_calc_state_reg[0]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_10 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[9]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [9]),
        .O(\reg_pwm_thres[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_11 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[15]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [15]),
        .O(\reg_pwm_thres[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_12 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[14]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [14]),
        .O(\reg_pwm_thres[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_13 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[13]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [13]),
        .O(\reg_pwm_thres[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_14 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[8]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [8]),
        .O(\reg_pwm_thres[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_15 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[7]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [7]),
        .O(\reg_pwm_thres[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_16 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[6]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [6]),
        .O(\reg_pwm_thres[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_17 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[5]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [5]),
        .O(\reg_pwm_thres[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \reg_pwm_thres[15]_i_2 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(\reg_pwm_thres[15]_i_3_n_0 ),
        .I2(w_pid_out_sign),
        .I3(tmp_15_fu_368_p2[10]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .I5(tmp_15_fu_368_p2[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEEF0)) 
    \reg_pwm_thres[15]_i_3 
       (.I0(\slv_reg4_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[10]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_7 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[12]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [12]),
        .O(\reg_pwm_thres[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_8 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[11]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [11]),
        .O(\reg_pwm_thres[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_9 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[10]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [10]),
        .O(\reg_pwm_thres[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[1]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[1]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[2]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[2]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[3]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[3]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[4]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[4]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAAA8200000A820)) 
    \reg_pwm_thres[5]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(sel_tmp7_reg_437),
        .I2(out_5_reg_442[0]),
        .I3(\slv_reg4_reg[15] [0]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .I5(w_pid_out[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[6]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[1]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[6]_i_2 
       (.I0(tmp_15_fu_368_p2[1]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [1]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[1]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[7]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[2]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[7]_i_2 
       (.I0(tmp_15_fu_368_p2[2]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [2]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[2]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[8]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[3]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[8]_i_2 
       (.I0(tmp_15_fu_368_p2[3]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [3]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[3]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[9]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[4]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[9]_i_2 
       (.I0(tmp_15_fu_368_p2[4]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [4]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[4]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[4]));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_4 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[0]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [0]),
        .O(\reg_pwm_thres[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_5 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[4]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [4]),
        .O(\reg_pwm_thres[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_6 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[3]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [3]),
        .O(\reg_pwm_thres[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_7 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[2]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [2]),
        .O(\reg_pwm_thres[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_8 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[1]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [1]),
        .O(\reg_pwm_thres[9]_i_8_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[15]_i_4 
       (.CI(\reg_pwm_thres_reg[15]_i_6_n_0 ),
        .CO({\reg_pwm_thres_reg[15]_i_4_n_0 ,\reg_pwm_thres_reg[15]_i_4_n_1 ,\reg_pwm_thres_reg[15]_i_4_n_2 ,\reg_pwm_thres_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_368_p2[12:9]),
        .S({\reg_pwm_thres[15]_i_7_n_0 ,\reg_pwm_thres[15]_i_8_n_0 ,\reg_pwm_thres[15]_i_9_n_0 ,\reg_pwm_thres[15]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[15]_i_5 
       (.CI(\reg_pwm_thres_reg[15]_i_4_n_0 ),
        .CO({\NLW_reg_pwm_thres_reg[15]_i_5_CO_UNCONNECTED [3:2],\reg_pwm_thres_reg[15]_i_5_n_2 ,\reg_pwm_thres_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_pwm_thres_reg[15]_i_5_O_UNCONNECTED [3],tmp_15_fu_368_p2[15:13]}),
        .S({1'b0,\reg_pwm_thres[15]_i_11_n_0 ,\reg_pwm_thres[15]_i_12_n_0 ,\reg_pwm_thres[15]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[15]_i_6 
       (.CI(\reg_pwm_thres_reg[9]_i_3_n_0 ),
        .CO({\reg_pwm_thres_reg[15]_i_6_n_0 ,\reg_pwm_thres_reg[15]_i_6_n_1 ,\reg_pwm_thres_reg[15]_i_6_n_2 ,\reg_pwm_thres_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_368_p2[8:5]),
        .S({\reg_pwm_thres[15]_i_14_n_0 ,\reg_pwm_thres[15]_i_15_n_0 ,\reg_pwm_thres[15]_i_16_n_0 ,\reg_pwm_thres[15]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\reg_pwm_thres_reg[9]_i_3_n_0 ,\reg_pwm_thres_reg[9]_i_3_n_1 ,\reg_pwm_thres_reg[9]_i_3_n_2 ,\reg_pwm_thres_reg[9]_i_3_n_3 }),
        .CYINIT(\reg_pwm_thres[9]_i_4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_368_p2[4:1]),
        .S({\reg_pwm_thres[9]_i_5_n_0 ,\reg_pwm_thres[9]_i_6_n_0 ,\reg_pwm_thres[9]_i_7_n_0 ,\reg_pwm_thres[9]_i_8_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \sel_tmp7_reg_437[0]_i_1 
       (.I0(ap_CS_fsm[1]),
        .I1(ap_CS_fsm[0]),
        .O(\sel_tmp7_reg_437[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \sel_tmp7_reg_437[0]_i_2 
       (.I0(tmp_12_fu_262_p2),
        .I1(tmp_3_fu_253_p2),
        .I2(tmp_9_fu_244_p2),
        .O(\sel_tmp7_reg_437[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sel_tmp7_reg_437_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(\sel_tmp7_reg_437[0]_i_2_n_0 ),
        .Q(sel_tmp7_reg_437),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry
       (.CI(1'b0),
        .CO({tmp_10_fu_210_p2_carry_n_0,tmp_10_fu_210_p2_carry_n_1,tmp_10_fu_210_p2_carry_n_2,tmp_10_fu_210_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry_i_1_n_0,tmp_10_fu_210_p2_carry_i_2_n_0,tmp_10_fu_210_p2_carry_i_3_n_0,tmp_10_fu_210_p2_carry_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry_i_5_n_0,tmp_10_fu_210_p2_carry_i_6_n_0,tmp_10_fu_210_p2_carry_i_7_n_0,tmp_10_fu_210_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry__0
       (.CI(tmp_10_fu_210_p2_carry_n_0),
        .CO({tmp_10_fu_210_p2_carry__0_n_0,tmp_10_fu_210_p2_carry__0_n_1,tmp_10_fu_210_p2_carry__0_n_2,tmp_10_fu_210_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry__0_i_1_n_0,tmp_10_fu_210_p2_carry__0_i_2_n_0,tmp_10_fu_210_p2_carry__0_i_3_n_0,tmp_10_fu_210_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry__0_i_5_n_0,tmp_10_fu_210_p2_carry__0_i_6_n_0,tmp_10_fu_210_p2_carry__0_i_7_n_0,tmp_10_fu_210_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_1
       (.I0(tmp_s_fu_204_p2[14]),
        .I1(tmp_6_reg_401_reg_n_91),
        .I2(tmp_6_reg_401_reg_n_90),
        .I3(tmp_s_fu_204_p2[15]),
        .O(tmp_10_fu_210_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_2
       (.I0(tmp_s_fu_204_p2[12]),
        .I1(tmp_6_reg_401_reg_n_93),
        .I2(tmp_6_reg_401_reg_n_92),
        .I3(tmp_s_fu_204_p2[13]),
        .O(tmp_10_fu_210_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_3
       (.I0(tmp_s_fu_204_p2[10]),
        .I1(tmp_6_reg_401_reg_n_95),
        .I2(tmp_6_reg_401_reg_n_94),
        .I3(tmp_s_fu_204_p2[11]),
        .O(tmp_10_fu_210_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_4
       (.I0(tmp_s_fu_204_p2[8]),
        .I1(tmp_6_reg_401_reg_n_97),
        .I2(tmp_6_reg_401_reg_n_96),
        .I3(tmp_s_fu_204_p2[9]),
        .O(tmp_10_fu_210_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_5
       (.I0(tmp_s_fu_204_p2[14]),
        .I1(tmp_6_reg_401_reg_n_91),
        .I2(tmp_s_fu_204_p2[15]),
        .I3(tmp_6_reg_401_reg_n_90),
        .O(tmp_10_fu_210_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_6
       (.I0(tmp_s_fu_204_p2[12]),
        .I1(tmp_6_reg_401_reg_n_93),
        .I2(tmp_s_fu_204_p2[13]),
        .I3(tmp_6_reg_401_reg_n_92),
        .O(tmp_10_fu_210_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_7
       (.I0(tmp_s_fu_204_p2[10]),
        .I1(tmp_6_reg_401_reg_n_95),
        .I2(tmp_s_fu_204_p2[11]),
        .I3(tmp_6_reg_401_reg_n_94),
        .O(tmp_10_fu_210_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_8
       (.I0(tmp_s_fu_204_p2[8]),
        .I1(tmp_6_reg_401_reg_n_97),
        .I2(tmp_s_fu_204_p2[9]),
        .I3(tmp_6_reg_401_reg_n_96),
        .O(tmp_10_fu_210_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry__1
       (.CI(tmp_10_fu_210_p2_carry__0_n_0),
        .CO({tmp_10_fu_210_p2_carry__1_n_0,tmp_10_fu_210_p2_carry__1_n_1,tmp_10_fu_210_p2_carry__1_n_2,tmp_10_fu_210_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry__1_i_1_n_0,tmp_10_fu_210_p2_carry__1_i_2_n_0,tmp_10_fu_210_p2_carry__1_i_3_n_0,tmp_10_fu_210_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry__1_i_5_n_0,tmp_10_fu_210_p2_carry__1_i_6_n_0,tmp_10_fu_210_p2_carry__1_i_7_n_0,tmp_10_fu_210_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_1
       (.I0(tmp_s_fu_204_p2[22]),
        .I1(tmp_6_reg_401_reg_n_83),
        .I2(tmp_6_reg_401_reg_n_82),
        .I3(tmp_s_fu_204_p2[23]),
        .O(tmp_10_fu_210_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_2
       (.I0(tmp_s_fu_204_p2[20]),
        .I1(tmp_6_reg_401_reg_n_85),
        .I2(tmp_6_reg_401_reg_n_84),
        .I3(tmp_s_fu_204_p2[21]),
        .O(tmp_10_fu_210_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_3
       (.I0(tmp_s_fu_204_p2[18]),
        .I1(tmp_6_reg_401_reg_n_87),
        .I2(tmp_6_reg_401_reg_n_86),
        .I3(tmp_s_fu_204_p2[19]),
        .O(tmp_10_fu_210_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_4
       (.I0(tmp_s_fu_204_p2[16]),
        .I1(tmp_6_reg_401_reg_n_89),
        .I2(tmp_6_reg_401_reg_n_88),
        .I3(tmp_s_fu_204_p2[17]),
        .O(tmp_10_fu_210_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_5
       (.I0(tmp_s_fu_204_p2[22]),
        .I1(tmp_6_reg_401_reg_n_83),
        .I2(tmp_s_fu_204_p2[23]),
        .I3(tmp_6_reg_401_reg_n_82),
        .O(tmp_10_fu_210_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_6
       (.I0(tmp_s_fu_204_p2[20]),
        .I1(tmp_6_reg_401_reg_n_85),
        .I2(tmp_s_fu_204_p2[21]),
        .I3(tmp_6_reg_401_reg_n_84),
        .O(tmp_10_fu_210_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_7
       (.I0(tmp_s_fu_204_p2[18]),
        .I1(tmp_6_reg_401_reg_n_87),
        .I2(tmp_s_fu_204_p2[19]),
        .I3(tmp_6_reg_401_reg_n_86),
        .O(tmp_10_fu_210_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_8
       (.I0(tmp_s_fu_204_p2[16]),
        .I1(tmp_6_reg_401_reg_n_89),
        .I2(tmp_s_fu_204_p2[17]),
        .I3(tmp_6_reg_401_reg_n_88),
        .O(tmp_10_fu_210_p2_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry__2
       (.CI(tmp_10_fu_210_p2_carry__1_n_0),
        .CO({tmp_10_fu_210_p2,tmp_10_fu_210_p2_carry__2_n_1,tmp_10_fu_210_p2_carry__2_n_2,tmp_10_fu_210_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry__2_i_1_n_0,tmp_10_fu_210_p2_carry__2_i_2_n_0,tmp_10_fu_210_p2_carry__2_i_3_n_0,tmp_10_fu_210_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry__2_i_5_n_0,tmp_10_fu_210_p2_carry__2_i_6_n_0,tmp_10_fu_210_p2_carry__2_i_7_n_0,tmp_10_fu_210_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_1
       (.I0(tmp_s_fu_204_p2[30]),
        .I1(tmp_6_reg_401_reg_n_75),
        .I2(tmp_s_fu_204_p2[31]),
        .I3(tmp_6_reg_401_reg_n_74),
        .O(tmp_10_fu_210_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_2
       (.I0(tmp_s_fu_204_p2[28]),
        .I1(tmp_6_reg_401_reg_n_77),
        .I2(tmp_6_reg_401_reg_n_76),
        .I3(tmp_s_fu_204_p2[29]),
        .O(tmp_10_fu_210_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_3
       (.I0(tmp_s_fu_204_p2[26]),
        .I1(tmp_6_reg_401_reg_n_79),
        .I2(tmp_6_reg_401_reg_n_78),
        .I3(tmp_s_fu_204_p2[27]),
        .O(tmp_10_fu_210_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_4
       (.I0(tmp_s_fu_204_p2[24]),
        .I1(tmp_6_reg_401_reg_n_81),
        .I2(tmp_6_reg_401_reg_n_80),
        .I3(tmp_s_fu_204_p2[25]),
        .O(tmp_10_fu_210_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_5
       (.I0(tmp_s_fu_204_p2[30]),
        .I1(tmp_6_reg_401_reg_n_75),
        .I2(tmp_6_reg_401_reg_n_74),
        .I3(tmp_s_fu_204_p2[31]),
        .O(tmp_10_fu_210_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_6
       (.I0(tmp_s_fu_204_p2[28]),
        .I1(tmp_6_reg_401_reg_n_77),
        .I2(tmp_s_fu_204_p2[29]),
        .I3(tmp_6_reg_401_reg_n_76),
        .O(tmp_10_fu_210_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_7
       (.I0(tmp_s_fu_204_p2[26]),
        .I1(tmp_6_reg_401_reg_n_79),
        .I2(tmp_s_fu_204_p2[27]),
        .I3(tmp_6_reg_401_reg_n_78),
        .O(tmp_10_fu_210_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_8
       (.I0(tmp_s_fu_204_p2[24]),
        .I1(tmp_6_reg_401_reg_n_81),
        .I2(tmp_s_fu_204_p2[25]),
        .I3(tmp_6_reg_401_reg_n_80),
        .O(tmp_10_fu_210_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry_i_1
       (.I0(tmp_s_fu_204_p2[6]),
        .I1(tmp_6_reg_401_reg_n_99),
        .I2(tmp_6_reg_401_reg_n_98),
        .I3(tmp_s_fu_204_p2[7]),
        .O(tmp_10_fu_210_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry_i_2
       (.I0(tmp_s_fu_204_p2[4]),
        .I1(tmp_6_reg_401_reg_n_101),
        .I2(tmp_6_reg_401_reg_n_100),
        .I3(tmp_s_fu_204_p2[5]),
        .O(tmp_10_fu_210_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry_i_3
       (.I0(tmp_s_fu_204_p2[2]),
        .I1(tmp_6_reg_401_reg_n_103),
        .I2(tmp_6_reg_401_reg_n_102),
        .I3(tmp_s_fu_204_p2[3]),
        .O(tmp_10_fu_210_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h04FF0004)) 
    tmp_10_fu_210_p2_carry_i_4
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(tmp_6_reg_401_reg_n_105),
        .I3(tmp_6_reg_401_reg_n_104),
        .I4(tmp_s_fu_204_p2[1]),
        .O(tmp_10_fu_210_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry_i_5
       (.I0(tmp_s_fu_204_p2[6]),
        .I1(tmp_6_reg_401_reg_n_99),
        .I2(tmp_s_fu_204_p2[7]),
        .I3(tmp_6_reg_401_reg_n_98),
        .O(tmp_10_fu_210_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry_i_6
       (.I0(tmp_s_fu_204_p2[4]),
        .I1(tmp_6_reg_401_reg_n_101),
        .I2(tmp_s_fu_204_p2[5]),
        .I3(tmp_6_reg_401_reg_n_100),
        .O(tmp_10_fu_210_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry_i_7
       (.I0(tmp_s_fu_204_p2[2]),
        .I1(tmp_6_reg_401_reg_n_103),
        .I2(tmp_s_fu_204_p2[3]),
        .I3(tmp_6_reg_401_reg_n_102),
        .O(tmp_10_fu_210_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    tmp_10_fu_210_p2_carry_i_8
       (.I0(\slv_reg6_reg[31] [0]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_6_reg_401_reg_n_105),
        .I3(tmp_s_fu_204_p2[1]),
        .I4(tmp_6_reg_401_reg_n_104),
        .O(tmp_10_fu_210_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[0]_i_1 
       (.I0(\slv_reg6_reg[31] [8]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[8]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_97),
        .O(ui_temp_new_fu_222_p3[8]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[10]_i_1 
       (.I0(\slv_reg6_reg[31] [18]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[18]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_87),
        .O(ui_temp_new_fu_222_p3[18]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[11]_i_1 
       (.I0(\slv_reg6_reg[31] [19]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[19]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_86),
        .O(ui_temp_new_fu_222_p3[19]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[12]_i_1 
       (.I0(\slv_reg6_reg[31] [20]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[20]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_85),
        .O(ui_temp_new_fu_222_p3[20]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[13]_i_1 
       (.I0(\slv_reg6_reg[31] [21]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[21]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_84),
        .O(ui_temp_new_fu_222_p3[21]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[14]_i_1 
       (.I0(\slv_reg6_reg[31] [22]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[22]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_83),
        .O(ui_temp_new_fu_222_p3[22]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[15]_i_1 
       (.I0(\slv_reg6_reg[31] [23]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[23]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_82),
        .O(ui_temp_new_fu_222_p3[23]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[1]_i_1 
       (.I0(\slv_reg6_reg[31] [9]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[9]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_96),
        .O(ui_temp_new_fu_222_p3[9]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [12]),
        .O(\tmp_11_reg_427[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [11]),
        .O(\tmp_11_reg_427[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [10]),
        .O(\tmp_11_reg_427[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [9]),
        .O(\tmp_11_reg_427[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[2]_i_1 
       (.I0(\slv_reg6_reg[31] [10]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[10]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_95),
        .O(ui_temp_new_fu_222_p3[10]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[3]_i_1 
       (.I0(\slv_reg6_reg[31] [11]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[11]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_94),
        .O(ui_temp_new_fu_222_p3[11]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[4]_i_1 
       (.I0(\slv_reg6_reg[31] [12]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[12]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_93),
        .O(ui_temp_new_fu_222_p3[12]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[5]_i_1 
       (.I0(\slv_reg6_reg[31] [13]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[13]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_92),
        .O(ui_temp_new_fu_222_p3[13]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [16]),
        .O(\tmp_11_reg_427[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [15]),
        .O(\tmp_11_reg_427[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [14]),
        .O(\tmp_11_reg_427[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [13]),
        .O(\tmp_11_reg_427[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[6]_i_1 
       (.I0(\slv_reg6_reg[31] [14]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[14]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_91),
        .O(ui_temp_new_fu_222_p3[14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[7]_i_1 
       (.I0(\slv_reg6_reg[31] [15]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[15]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_90),
        .O(ui_temp_new_fu_222_p3[15]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[8]_i_1 
       (.I0(\slv_reg6_reg[31] [16]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[16]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_89),
        .O(ui_temp_new_fu_222_p3[16]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[9]_i_1 
       (.I0(\slv_reg6_reg[31] [17]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[17]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_88),
        .O(ui_temp_new_fu_222_p3[17]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [20]),
        .O(\tmp_11_reg_427[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [19]),
        .O(\tmp_11_reg_427[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [18]),
        .O(\tmp_11_reg_427[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [17]),
        .O(\tmp_11_reg_427[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[8]),
        .Q(tmp_11_reg_427[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[18]),
        .Q(tmp_11_reg_427[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[19]),
        .Q(tmp_11_reg_427[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[20]),
        .Q(tmp_11_reg_427[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[21]),
        .Q(tmp_11_reg_427[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[22]),
        .Q(tmp_11_reg_427[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[23]),
        .Q(tmp_11_reg_427[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[9]),
        .Q(tmp_11_reg_427[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_11_reg_427_reg[1]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[7]_i_2_n_0 ),
        .CO({\tmp_11_reg_427_reg[1]_i_2_n_0 ,\tmp_11_reg_427_reg[1]_i_2_n_1 ,\tmp_11_reg_427_reg[1]_i_2_n_2 ,\tmp_11_reg_427_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[12:9]),
        .S({\tmp_11_reg_427[1]_i_3_n_0 ,\tmp_11_reg_427[1]_i_4_n_0 ,\tmp_11_reg_427[1]_i_5_n_0 ,\tmp_11_reg_427[1]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[10]),
        .Q(tmp_11_reg_427[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[11]),
        .Q(tmp_11_reg_427[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[12]),
        .Q(tmp_11_reg_427[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[13]),
        .Q(tmp_11_reg_427[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_11_reg_427_reg[5]_i_2 
       (.CI(\tmp_11_reg_427_reg[1]_i_2_n_0 ),
        .CO({\tmp_11_reg_427_reg[5]_i_2_n_0 ,\tmp_11_reg_427_reg[5]_i_2_n_1 ,\tmp_11_reg_427_reg[5]_i_2_n_2 ,\tmp_11_reg_427_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[16:13]),
        .S({\tmp_11_reg_427[5]_i_3_n_0 ,\tmp_11_reg_427[5]_i_4_n_0 ,\tmp_11_reg_427[5]_i_5_n_0 ,\tmp_11_reg_427[5]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[14]),
        .Q(tmp_11_reg_427[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[15]),
        .Q(tmp_11_reg_427[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[16]),
        .Q(tmp_11_reg_427[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[17]),
        .Q(tmp_11_reg_427[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_11_reg_427_reg[9]_i_2 
       (.CI(\tmp_11_reg_427_reg[5]_i_2_n_0 ),
        .CO({\tmp_11_reg_427_reg[9]_i_2_n_0 ,\tmp_11_reg_427_reg[9]_i_2_n_1 ,\tmp_11_reg_427_reg[9]_i_2_n_2 ,\tmp_11_reg_427_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[20:17]),
        .S({\tmp_11_reg_427[9]_i_3_n_0 ,\tmp_11_reg_427[9]_i_4_n_0 ,\tmp_11_reg_427[9]_i_5_n_0 ,\tmp_11_reg_427[9]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_12_fu_262_p2_carry
       (.CI(1'b0),
        .CO({tmp_12_fu_262_p2_carry_n_0,tmp_12_fu_262_p2_carry_n_1,tmp_12_fu_262_p2_carry_n_2,tmp_12_fu_262_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_12_fu_262_p2_carry_i_1_n_0,tmp_12_fu_262_p2_carry_i_2_n_0,tmp_12_fu_262_p2_carry_i_3_n_0,tmp_12_fu_262_p2_carry_i_4_n_0}),
        .O(NLW_tmp_12_fu_262_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_12_fu_262_p2_carry_i_5_n_0,tmp_12_fu_262_p2_carry_i_6_n_0,tmp_12_fu_262_p2_carry_i_7_n_0,tmp_12_fu_262_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_12_fu_262_p2_carry__0
       (.CI(tmp_12_fu_262_p2_carry_n_0),
        .CO({tmp_12_fu_262_p2,tmp_12_fu_262_p2_carry__0_n_1,tmp_12_fu_262_p2_carry__0_n_2,tmp_12_fu_262_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_12_fu_262_p2_carry__0_i_1_n_0,tmp_12_fu_262_p2_carry__0_i_2_n_0,tmp_12_fu_262_p2_carry__0_i_3_n_0,tmp_12_fu_262_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_12_fu_262_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_12_fu_262_p2_carry__0_i_5_n_0,tmp_12_fu_262_p2_carry__0_i_6_n_0,tmp_12_fu_262_p2_carry__0_i_7_n_0,tmp_12_fu_262_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h0A0A2F02)) 
    tmp_12_fu_262_p2_carry__0_i_1
       (.I0(out_3_fu_258_p2[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(out_3_fu_258_p2[15]),
        .I3(\slv_reg4_reg[15] [15]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_12_fu_262_p2_carry__0_i_2
       (.I0(out_3_fu_258_p2[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(\slv_reg4_reg[15] [13]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[13]),
        .O(tmp_12_fu_262_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2F0002)) 
    tmp_12_fu_262_p2_carry__0_i_3
       (.I0(out_3_fu_258_p2[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(\slv_reg4_reg[15] [11]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[11]),
        .O(tmp_12_fu_262_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_12_fu_262_p2_carry__0_i_4
       (.I0(out_3_fu_258_p2[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(\slv_reg4_reg[15] [9]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[9]),
        .O(tmp_12_fu_262_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h00905509)) 
    tmp_12_fu_262_p2_carry__0_i_5
       (.I0(out_3_fu_258_p2[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[15]),
        .O(tmp_12_fu_262_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_12_fu_262_p2_carry__0_i_6
       (.I0(out_3_fu_258_p2[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(out_3_fu_258_p2[13]),
        .I3(\slv_reg4_reg[15] [13]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A0A9009)) 
    tmp_12_fu_262_p2_carry__0_i_7
       (.I0(out_3_fu_258_p2[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(out_3_fu_258_p2[11]),
        .I3(\slv_reg4_reg[15] [11]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_12_fu_262_p2_carry__0_i_8
       (.I0(out_3_fu_258_p2[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(out_3_fu_258_p2[9]),
        .I3(\slv_reg4_reg[15] [9]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_12_fu_262_p2_carry_i_1
       (.I0(out_3_fu_258_p2[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(\slv_reg4_reg[15] [7]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[7]),
        .O(tmp_12_fu_262_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hAA2F0002)) 
    tmp_12_fu_262_p2_carry_i_2
       (.I0(out_3_fu_258_p2[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(\slv_reg4_reg[15] [5]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[5]),
        .O(tmp_12_fu_262_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_12_fu_262_p2_carry_i_3
       (.I0(out_3_fu_258_p2[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(\slv_reg4_reg[15] [3]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[3]),
        .O(tmp_12_fu_262_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_12_fu_262_p2_carry_i_4
       (.I0(out_3_fu_258_p2[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(\slv_reg4_reg[15] [1]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[1]),
        .O(tmp_12_fu_262_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_12_fu_262_p2_carry_i_5
       (.I0(out_3_fu_258_p2[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(out_3_fu_258_p2[7]),
        .I3(\slv_reg4_reg[15] [7]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h50509009)) 
    tmp_12_fu_262_p2_carry_i_6
       (.I0(out_3_fu_258_p2[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(out_3_fu_258_p2[5]),
        .I3(\slv_reg4_reg[15] [5]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_12_fu_262_p2_carry_i_7
       (.I0(out_3_fu_258_p2[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(out_3_fu_258_p2[3]),
        .I3(\slv_reg4_reg[15] [3]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_12_fu_262_p2_carry_i_8
       (.I0(out_3_fu_258_p2[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(out_3_fu_258_p2[1]),
        .I3(\slv_reg4_reg[15] [1]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_13_fu_268_p2_carry
       (.CI(1'b0),
        .CO({tmp_13_fu_268_p2_carry_n_0,tmp_13_fu_268_p2_carry_n_1,tmp_13_fu_268_p2_carry_n_2,tmp_13_fu_268_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_268_p2_carry_i_1_n_0,tmp_13_fu_268_p2_carry_i_2_n_0,tmp_13_fu_268_p2_carry_i_3_n_0,tmp_13_fu_268_p2_carry_i_4_n_0}),
        .O(NLW_tmp_13_fu_268_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_268_p2_carry_i_5_n_0,tmp_13_fu_268_p2_carry_i_6_n_0,tmp_13_fu_268_p2_carry_i_7_n_0,tmp_13_fu_268_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_13_fu_268_p2_carry__0
       (.CI(tmp_13_fu_268_p2_carry_n_0),
        .CO({tmp_13_fu_268_p2,tmp_13_fu_268_p2_carry__0_n_1,tmp_13_fu_268_p2_carry__0_n_2,tmp_13_fu_268_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_268_p2_carry__0_i_1_n_0,tmp_13_fu_268_p2_carry__0_i_2_n_0,tmp_13_fu_268_p2_carry__0_i_3_n_0,tmp_13_fu_268_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_13_fu_268_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_268_p2_carry__0_i_5_n_0,tmp_13_fu_268_p2_carry__0_i_6_n_0,tmp_13_fu_268_p2_carry__0_i_7_n_0,tmp_13_fu_268_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h332F0002)) 
    tmp_13_fu_268_p2_carry__0_i_1
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(out_3_fu_258_p2[14]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[15]),
        .O(tmp_13_fu_268_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h3F3F2F02)) 
    tmp_13_fu_268_p2_carry__0_i_2
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(out_3_fu_258_p2[12]),
        .I2(out_3_fu_258_p2[13]),
        .I3(\slv_reg5_reg[15] [13]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_13_fu_268_p2_carry__0_i_3
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(out_3_fu_258_p2[10]),
        .I2(out_3_fu_258_p2[11]),
        .I3(\slv_reg5_reg[15] [11]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry__0_i_4
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(out_3_fu_258_p2[8]),
        .I2(out_3_fu_258_p2[9]),
        .I3(\slv_reg5_reg[15] [9]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hC0C09009)) 
    tmp_13_fu_268_p2_carry__0_i_5
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(out_3_fu_258_p2[14]),
        .I2(out_3_fu_258_p2[15]),
        .I3(\slv_reg5_reg[15] [15]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hCC900009)) 
    tmp_13_fu_268_p2_carry__0_i_6
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(out_3_fu_258_p2[12]),
        .I2(\slv_reg5_reg[15] [13]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[13]),
        .O(tmp_13_fu_268_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_13_fu_268_p2_carry__0_i_7
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(out_3_fu_258_p2[10]),
        .I2(\slv_reg5_reg[15] [11]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[11]),
        .O(tmp_13_fu_268_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry__0_i_8
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(out_3_fu_258_p2[8]),
        .I2(\slv_reg5_reg[15] [9]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[9]),
        .O(tmp_13_fu_268_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry_i_1
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(out_3_fu_258_p2[6]),
        .I2(out_3_fu_258_p2[7]),
        .I3(\slv_reg5_reg[15] [7]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_13_fu_268_p2_carry_i_2
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(out_3_fu_258_p2[4]),
        .I2(out_3_fu_258_p2[5]),
        .I3(\slv_reg5_reg[15] [5]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry_i_3
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(out_3_fu_258_p2[2]),
        .I2(out_3_fu_258_p2[3]),
        .I3(\slv_reg5_reg[15] [3]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry_i_4
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(out_3_fu_258_p2[0]),
        .I2(out_3_fu_258_p2[1]),
        .I3(\slv_reg5_reg[15] [1]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry_i_5
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(out_3_fu_258_p2[6]),
        .I2(\slv_reg5_reg[15] [7]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[7]),
        .O(tmp_13_fu_268_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_13_fu_268_p2_carry_i_6
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(out_3_fu_258_p2[4]),
        .I2(\slv_reg5_reg[15] [5]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[5]),
        .O(tmp_13_fu_268_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry_i_7
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(out_3_fu_258_p2[2]),
        .I2(\slv_reg5_reg[15] [3]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[3]),
        .O(tmp_13_fu_268_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry_i_8
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(out_3_fu_258_p2[0]),
        .I2(\slv_reg5_reg[15] [1]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[1]),
        .O(tmp_13_fu_268_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_3_fu_253_p2_carry
       (.CI(1'b0),
        .CO({tmp_3_fu_253_p2_carry_n_0,tmp_3_fu_253_p2_carry_n_1,tmp_3_fu_253_p2_carry_n_2,tmp_3_fu_253_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_3_fu_253_p2_carry_i_1_n_0,tmp_3_fu_253_p2_carry_i_2_n_0,tmp_3_fu_253_p2_carry_i_3_n_0,tmp_3_fu_253_p2_carry_i_4_n_0}),
        .O(NLW_tmp_3_fu_253_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_253_p2_carry_i_5_n_0,tmp_3_fu_253_p2_carry_i_6_n_0,tmp_3_fu_253_p2_carry_i_7_n_0,tmp_3_fu_253_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_3_fu_253_p2_carry__0
       (.CI(tmp_3_fu_253_p2_carry_n_0),
        .CO({tmp_3_fu_253_p2_carry__0_n_0,tmp_3_fu_253_p2_carry__0_n_1,tmp_3_fu_253_p2_carry__0_n_2,tmp_3_fu_253_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_3_fu_253_p2_carry__0_i_1_n_0,tmp_3_fu_253_p2_carry__0_i_2_n_0,tmp_3_fu_253_p2_carry__0_i_3_n_0,tmp_3_fu_253_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_3_fu_253_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_253_p2_carry__0_i_5_n_0,tmp_3_fu_253_p2_carry__0_i_6_n_0,tmp_3_fu_253_p2_carry__0_i_7_n_0,tmp_3_fu_253_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h3F3F2F02)) 
    tmp_3_fu_253_p2_carry__0_i_1
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(tmp_8_reg_410[14]),
        .I2(tmp_8_reg_410[15]),
        .I3(\slv_reg5_reg[15] [15]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h3F3F2F02)) 
    tmp_3_fu_253_p2_carry__0_i_2
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(tmp_8_reg_410[12]),
        .I2(tmp_8_reg_410[13]),
        .I3(\slv_reg5_reg[15] [13]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_3_fu_253_p2_carry__0_i_3
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(tmp_8_reg_410[10]),
        .I2(tmp_8_reg_410[11]),
        .I3(\slv_reg5_reg[15] [11]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry__0_i_4
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(tmp_8_reg_410[8]),
        .I2(tmp_8_reg_410[9]),
        .I3(\slv_reg5_reg[15] [9]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hCC900009)) 
    tmp_3_fu_253_p2_carry__0_i_5
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(tmp_8_reg_410[14]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[15]),
        .O(tmp_3_fu_253_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hCC900009)) 
    tmp_3_fu_253_p2_carry__0_i_6
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(tmp_8_reg_410[12]),
        .I2(\slv_reg5_reg[15] [13]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[13]),
        .O(tmp_3_fu_253_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_3_fu_253_p2_carry__0_i_7
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(tmp_8_reg_410[10]),
        .I2(\slv_reg5_reg[15] [11]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[11]),
        .O(tmp_3_fu_253_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry__0_i_8
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(tmp_8_reg_410[8]),
        .I2(\slv_reg5_reg[15] [9]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[9]),
        .O(tmp_3_fu_253_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_3_fu_253_p2_carry__1
       (.CI(tmp_3_fu_253_p2_carry__0_n_0),
        .CO({tmp_3_fu_253_p2,tmp_3_fu_253_p2_carry__1_n_1,tmp_3_fu_253_p2_carry__1_n_2,tmp_3_fu_253_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_3_fu_253_p2_carry__1_i_1_n_0,tmp_3_fu_253_p2_carry__1_i_2_n_0,tmp_3_fu_253_p2_carry__1_i_3_n_0,tmp_3_fu_253_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_3_fu_253_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_253_p2_carry__1_i_5_n_0,tmp_3_fu_253_p2_carry__1_i_6_n_0,tmp_3_fu_253_p2_carry__1_i_7_n_0,tmp_3_fu_253_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h5700)) 
    tmp_3_fu_253_p2_carry__1_i_1
       (.I0(tmp_8_reg_410[22]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[23]),
        .O(tmp_3_fu_253_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h7770)) 
    tmp_3_fu_253_p2_carry__1_i_2
       (.I0(tmp_8_reg_410[20]),
        .I1(tmp_8_reg_410[21]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h7770)) 
    tmp_3_fu_253_p2_carry__1_i_3
       (.I0(tmp_8_reg_410[18]),
        .I1(tmp_8_reg_410[19]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h7770)) 
    tmp_3_fu_253_p2_carry__1_i_4
       (.I0(tmp_8_reg_410[16]),
        .I1(tmp_8_reg_410[17]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8881)) 
    tmp_3_fu_253_p2_carry__1_i_5
       (.I0(tmp_8_reg_410[22]),
        .I1(tmp_8_reg_410[23]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    tmp_3_fu_253_p2_carry__1_i_6
       (.I0(tmp_8_reg_410[20]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[21]),
        .O(tmp_3_fu_253_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    tmp_3_fu_253_p2_carry__1_i_7
       (.I0(tmp_8_reg_410[18]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[19]),
        .O(tmp_3_fu_253_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    tmp_3_fu_253_p2_carry__1_i_8
       (.I0(tmp_8_reg_410[16]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[17]),
        .O(tmp_3_fu_253_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry_i_1
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(tmp_8_reg_410[6]),
        .I2(tmp_8_reg_410[7]),
        .I3(\slv_reg5_reg[15] [7]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_3_fu_253_p2_carry_i_2
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(tmp_8_reg_410[4]),
        .I2(tmp_8_reg_410[5]),
        .I3(\slv_reg5_reg[15] [5]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry_i_3
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(tmp_8_reg_410[2]),
        .I2(tmp_8_reg_410[3]),
        .I3(\slv_reg5_reg[15] [3]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry_i_4
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(tmp_8_reg_410[0]),
        .I2(tmp_8_reg_410[1]),
        .I3(\slv_reg5_reg[15] [1]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry_i_5
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(tmp_8_reg_410[6]),
        .I2(\slv_reg5_reg[15] [7]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[7]),
        .O(tmp_3_fu_253_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_3_fu_253_p2_carry_i_6
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(tmp_8_reg_410[4]),
        .I2(\slv_reg5_reg[15] [5]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[5]),
        .O(tmp_3_fu_253_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry_i_7
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(tmp_8_reg_410[2]),
        .I2(\slv_reg5_reg[15] [3]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[3]),
        .O(tmp_3_fu_253_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry_i_8
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(tmp_8_reg_410[0]),
        .I2(\slv_reg5_reg[15] [1]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[1]),
        .O(tmp_3_fu_253_p2_carry_i_8_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_reg_401_reg
       (.A({tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_3_n_0,tmp_6_reg_401_reg_i_4_n_0,tmp_6_reg_401_reg_i_5_n_0,tmp_6_reg_401_reg_i_6_n_0,tmp_6_reg_401_reg_i_7_n_0,tmp_6_reg_401_reg_i_8_n_0,tmp_6_reg_401_reg_i_9_n_0,tmp_6_reg_401_reg_i_10_n_0,tmp_6_reg_401_reg_i_11_n_0,tmp_6_reg_401_reg_i_12_n_0,tmp_6_reg_401_reg_i_13_n_0,tmp_6_reg_401_reg_i_14_n_0,tmp_6_reg_401_reg_i_15_n_0,tmp_6_reg_401_reg_i_16_n_0,tmp_6_reg_401_reg_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_reg_401_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\slv_reg1_reg[14] [15],\slv_reg1_reg[14] [15],\slv_reg1_reg[14] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_reg_401_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ui_temp_new_1_fu_325_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_reg_401_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_reg_401_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_6_reg_401_reg_0),
        .CEC(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp_1_reg_3960),
        .CLK(motor_s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_reg_401_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_reg_401_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_6_reg_401_reg_P_UNCONNECTED[47:32],tmp_6_reg_401_reg_n_74,tmp_6_reg_401_reg_n_75,tmp_6_reg_401_reg_n_76,tmp_6_reg_401_reg_n_77,tmp_6_reg_401_reg_n_78,tmp_6_reg_401_reg_n_79,tmp_6_reg_401_reg_n_80,tmp_6_reg_401_reg_n_81,tmp_6_reg_401_reg_n_82,tmp_6_reg_401_reg_n_83,tmp_6_reg_401_reg_n_84,tmp_6_reg_401_reg_n_85,tmp_6_reg_401_reg_n_86,tmp_6_reg_401_reg_n_87,tmp_6_reg_401_reg_n_88,tmp_6_reg_401_reg_n_89,tmp_6_reg_401_reg_n_90,tmp_6_reg_401_reg_n_91,tmp_6_reg_401_reg_n_92,tmp_6_reg_401_reg_n_93,tmp_6_reg_401_reg_n_94,tmp_6_reg_401_reg_n_95,tmp_6_reg_401_reg_n_96,tmp_6_reg_401_reg_n_97,tmp_6_reg_401_reg_n_98,tmp_6_reg_401_reg_n_99,tmp_6_reg_401_reg_n_100,tmp_6_reg_401_reg_n_101,tmp_6_reg_401_reg_n_102,tmp_6_reg_401_reg_n_103,tmp_6_reg_401_reg_n_104,tmp_6_reg_401_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_6_reg_401_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_reg_401_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_6_reg_401_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_reg_401_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    tmp_6_reg_401_reg_i_1
       (.I0(\slv_reg14_reg[0] ),
        .I1(\reg_calc_state_reg[1] ),
        .I2(\reg_calc_state_reg[0]_0 ),
        .O(tmp_6_reg_401_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_10
       (.I0(\slv_reg3_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_11
       (.I0(\slv_reg3_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_12
       (.I0(\slv_reg3_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_13
       (.I0(\slv_reg3_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_14
       (.I0(\slv_reg3_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_15
       (.I0(\slv_reg3_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_16
       (.I0(\slv_reg3_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_17
       (.I0(\slv_reg3_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_18
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_74),
        .I3(ui_temp_new_reg_421[31]),
        .O(ui_temp_new_1_fu_325_p3[31]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_19
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_75),
        .I3(ui_temp_new_reg_421[30]),
        .O(ui_temp_new_1_fu_325_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_2
       (.I0(\slv_reg3_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_20
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_76),
        .I3(ui_temp_new_reg_421[29]),
        .O(ui_temp_new_1_fu_325_p3[29]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_21
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_77),
        .I3(ui_temp_new_reg_421[28]),
        .O(ui_temp_new_1_fu_325_p3[28]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_22
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_78),
        .I3(ui_temp_new_reg_421[27]),
        .O(ui_temp_new_1_fu_325_p3[27]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_23
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_79),
        .I3(ui_temp_new_reg_421[26]),
        .O(ui_temp_new_1_fu_325_p3[26]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_24
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_80),
        .I3(ui_temp_new_reg_421[25]),
        .O(ui_temp_new_1_fu_325_p3[25]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_25
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_81),
        .I3(ui_temp_new_reg_421[24]),
        .O(ui_temp_new_1_fu_325_p3[24]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_26
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_82),
        .I3(tmp_11_reg_427[15]),
        .O(ui_temp_new_1_fu_325_p3[23]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_27
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_83),
        .I3(tmp_11_reg_427[14]),
        .O(ui_temp_new_1_fu_325_p3[22]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_28
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_84),
        .I3(tmp_11_reg_427[13]),
        .O(ui_temp_new_1_fu_325_p3[21]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_29
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_85),
        .I3(tmp_11_reg_427[12]),
        .O(ui_temp_new_1_fu_325_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_3
       (.I0(\slv_reg3_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_30
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_86),
        .I3(tmp_11_reg_427[11]),
        .O(ui_temp_new_1_fu_325_p3[19]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_31
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_87),
        .I3(tmp_11_reg_427[10]),
        .O(ui_temp_new_1_fu_325_p3[18]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_32
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_88),
        .I3(tmp_11_reg_427[9]),
        .O(ui_temp_new_1_fu_325_p3[17]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_33
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_89),
        .I3(tmp_11_reg_427[8]),
        .O(ui_temp_new_1_fu_325_p3[16]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_34
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_90),
        .I3(tmp_11_reg_427[7]),
        .O(ui_temp_new_1_fu_325_p3[15]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_35
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_91),
        .I3(tmp_11_reg_427[6]),
        .O(ui_temp_new_1_fu_325_p3[14]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_36
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_92),
        .I3(tmp_11_reg_427[5]),
        .O(ui_temp_new_1_fu_325_p3[13]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_37
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_93),
        .I3(tmp_11_reg_427[4]),
        .O(ui_temp_new_1_fu_325_p3[12]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_38
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_94),
        .I3(tmp_11_reg_427[3]),
        .O(ui_temp_new_1_fu_325_p3[11]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_39
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_95),
        .I3(tmp_11_reg_427[2]),
        .O(ui_temp_new_1_fu_325_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_4
       (.I0(\slv_reg3_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_40
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_96),
        .I3(tmp_11_reg_427[1]),
        .O(ui_temp_new_1_fu_325_p3[9]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_41
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_97),
        .I3(tmp_11_reg_427[0]),
        .O(ui_temp_new_1_fu_325_p3[8]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_42
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_98),
        .I3(ui_temp_new_reg_421[7]),
        .O(ui_temp_new_1_fu_325_p3[7]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_43
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_99),
        .I3(ui_temp_new_reg_421[6]),
        .O(ui_temp_new_1_fu_325_p3[6]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_44
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_100),
        .I3(ui_temp_new_reg_421[5]),
        .O(ui_temp_new_1_fu_325_p3[5]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_45
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_101),
        .I3(ui_temp_new_reg_421[4]),
        .O(ui_temp_new_1_fu_325_p3[4]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_46
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_102),
        .I3(ui_temp_new_reg_421[3]),
        .O(ui_temp_new_1_fu_325_p3[3]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_47
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_103),
        .I3(ui_temp_new_reg_421[2]),
        .O(ui_temp_new_1_fu_325_p3[2]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_48
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_104),
        .I3(ui_temp_new_reg_421[1]),
        .O(ui_temp_new_1_fu_325_p3[1]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_49
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_105),
        .I3(ui_temp_new_reg_421[0]),
        .O(ui_temp_new_1_fu_325_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_5
       (.I0(\slv_reg3_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_6
       (.I0(\slv_reg3_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_7
       (.I0(\slv_reg3_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_8
       (.I0(\slv_reg3_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_9
       (.I0(\slv_reg3_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry
       (.CI(1'b0),
        .CO({tmp_7_fu_199_p2_carry_n_0,tmp_7_fu_199_p2_carry_n_1,tmp_7_fu_199_p2_carry_n_2,tmp_7_fu_199_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry_i_1_n_0,tmp_7_fu_199_p2_carry_i_2_n_0,tmp_7_fu_199_p2_carry_i_3_n_0,tmp_7_fu_199_p2_carry_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry_i_5_n_0,tmp_7_fu_199_p2_carry_i_6_n_0,tmp_7_fu_199_p2_carry_i_7_n_0,tmp_7_fu_199_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry__0
       (.CI(tmp_7_fu_199_p2_carry_n_0),
        .CO({tmp_7_fu_199_p2_carry__0_n_0,tmp_7_fu_199_p2_carry__0_n_1,tmp_7_fu_199_p2_carry__0_n_2,tmp_7_fu_199_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry__0_i_1_n_0,tmp_7_fu_199_p2_carry__0_i_2_n_0,tmp_7_fu_199_p2_carry__0_i_3_n_0,tmp_7_fu_199_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry__0_i_5_n_0,tmp_7_fu_199_p2_carry__0_i_6_n_0,tmp_7_fu_199_p2_carry__0_i_7_n_0,tmp_7_fu_199_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_1
       (.I0(tmp_6_reg_401_reg_n_91),
        .I1(\slv_reg6_reg[31] [14]),
        .I2(\slv_reg6_reg[31] [15]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_90),
        .O(tmp_7_fu_199_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_2
       (.I0(tmp_6_reg_401_reg_n_93),
        .I1(\slv_reg6_reg[31] [12]),
        .I2(\slv_reg6_reg[31] [13]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_92),
        .O(tmp_7_fu_199_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_3
       (.I0(tmp_6_reg_401_reg_n_95),
        .I1(\slv_reg6_reg[31] [10]),
        .I2(\slv_reg6_reg[31] [11]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_94),
        .O(tmp_7_fu_199_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_4
       (.I0(tmp_6_reg_401_reg_n_97),
        .I1(\slv_reg6_reg[31] [8]),
        .I2(\slv_reg6_reg[31] [9]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_96),
        .O(tmp_7_fu_199_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_5
       (.I0(tmp_6_reg_401_reg_n_91),
        .I1(\slv_reg6_reg[31] [14]),
        .I2(tmp_6_reg_401_reg_n_90),
        .I3(\slv_reg6_reg[31] [15]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_6
       (.I0(tmp_6_reg_401_reg_n_93),
        .I1(\slv_reg6_reg[31] [12]),
        .I2(tmp_6_reg_401_reg_n_92),
        .I3(\slv_reg6_reg[31] [13]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_7
       (.I0(tmp_6_reg_401_reg_n_95),
        .I1(\slv_reg6_reg[31] [10]),
        .I2(tmp_6_reg_401_reg_n_94),
        .I3(\slv_reg6_reg[31] [11]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_8
       (.I0(tmp_6_reg_401_reg_n_97),
        .I1(\slv_reg6_reg[31] [8]),
        .I2(tmp_6_reg_401_reg_n_96),
        .I3(\slv_reg6_reg[31] [9]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry__1
       (.CI(tmp_7_fu_199_p2_carry__0_n_0),
        .CO({tmp_7_fu_199_p2_carry__1_n_0,tmp_7_fu_199_p2_carry__1_n_1,tmp_7_fu_199_p2_carry__1_n_2,tmp_7_fu_199_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry__1_i_1_n_0,tmp_7_fu_199_p2_carry__1_i_2_n_0,tmp_7_fu_199_p2_carry__1_i_3_n_0,tmp_7_fu_199_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry__1_i_5_n_0,tmp_7_fu_199_p2_carry__1_i_6_n_0,tmp_7_fu_199_p2_carry__1_i_7_n_0,tmp_7_fu_199_p2_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_1
       (.I0(tmp_6_reg_401_reg_n_83),
        .I1(\slv_reg6_reg[31] [22]),
        .I2(\slv_reg6_reg[31] [23]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_82),
        .O(tmp_7_fu_199_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_2
       (.I0(tmp_6_reg_401_reg_n_85),
        .I1(\slv_reg6_reg[31] [20]),
        .I2(\slv_reg6_reg[31] [21]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_84),
        .O(tmp_7_fu_199_p2_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_3
       (.I0(tmp_6_reg_401_reg_n_87),
        .I1(\slv_reg6_reg[31] [18]),
        .I2(\slv_reg6_reg[31] [19]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_86),
        .O(tmp_7_fu_199_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_4
       (.I0(tmp_6_reg_401_reg_n_89),
        .I1(\slv_reg6_reg[31] [16]),
        .I2(\slv_reg6_reg[31] [17]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_88),
        .O(tmp_7_fu_199_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_5
       (.I0(tmp_6_reg_401_reg_n_83),
        .I1(\slv_reg6_reg[31] [22]),
        .I2(tmp_6_reg_401_reg_n_82),
        .I3(\slv_reg6_reg[31] [23]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_6
       (.I0(tmp_6_reg_401_reg_n_85),
        .I1(\slv_reg6_reg[31] [20]),
        .I2(tmp_6_reg_401_reg_n_84),
        .I3(\slv_reg6_reg[31] [21]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_7
       (.I0(tmp_6_reg_401_reg_n_87),
        .I1(\slv_reg6_reg[31] [18]),
        .I2(tmp_6_reg_401_reg_n_86),
        .I3(\slv_reg6_reg[31] [19]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_8
       (.I0(tmp_6_reg_401_reg_n_89),
        .I1(\slv_reg6_reg[31] [16]),
        .I2(tmp_6_reg_401_reg_n_88),
        .I3(\slv_reg6_reg[31] [17]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry__2
       (.CI(tmp_7_fu_199_p2_carry__1_n_0),
        .CO({tmp_7_fu_199_p2,tmp_7_fu_199_p2_carry__2_n_1,tmp_7_fu_199_p2_carry__2_n_2,tmp_7_fu_199_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry__2_i_1_n_0,tmp_7_fu_199_p2_carry__2_i_2_n_0,tmp_7_fu_199_p2_carry__2_i_3_n_0,tmp_7_fu_199_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry__2_i_5_n_0,tmp_7_fu_199_p2_carry__2_i_6_n_0,tmp_7_fu_199_p2_carry__2_i_7_n_0,tmp_7_fu_199_p2_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h0A0A2F02)) 
    tmp_7_fu_199_p2_carry__2_i_1
       (.I0(tmp_6_reg_401_reg_n_75),
        .I1(\slv_reg6_reg[31] [30]),
        .I2(tmp_6_reg_401_reg_n_74),
        .I3(\slv_reg6_reg[31] [31]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__2_i_2
       (.I0(tmp_6_reg_401_reg_n_77),
        .I1(\slv_reg6_reg[31] [28]),
        .I2(\slv_reg6_reg[31] [29]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_76),
        .O(tmp_7_fu_199_p2_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__2_i_3
       (.I0(tmp_6_reg_401_reg_n_79),
        .I1(\slv_reg6_reg[31] [26]),
        .I2(\slv_reg6_reg[31] [27]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_78),
        .O(tmp_7_fu_199_p2_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__2_i_4
       (.I0(tmp_6_reg_401_reg_n_81),
        .I1(\slv_reg6_reg[31] [24]),
        .I2(\slv_reg6_reg[31] [25]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_80),
        .O(tmp_7_fu_199_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00905509)) 
    tmp_7_fu_199_p2_carry__2_i_5
       (.I0(tmp_6_reg_401_reg_n_75),
        .I1(\slv_reg6_reg[31] [30]),
        .I2(\slv_reg6_reg[31] [31]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_74),
        .O(tmp_7_fu_199_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__2_i_6
       (.I0(tmp_6_reg_401_reg_n_77),
        .I1(\slv_reg6_reg[31] [28]),
        .I2(tmp_6_reg_401_reg_n_76),
        .I3(\slv_reg6_reg[31] [29]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__2_i_7
       (.I0(tmp_6_reg_401_reg_n_79),
        .I1(\slv_reg6_reg[31] [26]),
        .I2(tmp_6_reg_401_reg_n_78),
        .I3(\slv_reg6_reg[31] [27]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__2_i_8
       (.I0(tmp_6_reg_401_reg_n_81),
        .I1(\slv_reg6_reg[31] [24]),
        .I2(tmp_6_reg_401_reg_n_80),
        .I3(\slv_reg6_reg[31] [25]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_1
       (.I0(tmp_6_reg_401_reg_n_99),
        .I1(\slv_reg6_reg[31] [6]),
        .I2(\slv_reg6_reg[31] [7]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_98),
        .O(tmp_7_fu_199_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_2
       (.I0(tmp_6_reg_401_reg_n_101),
        .I1(\slv_reg6_reg[31] [4]),
        .I2(\slv_reg6_reg[31] [5]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_100),
        .O(tmp_7_fu_199_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_3
       (.I0(tmp_6_reg_401_reg_n_103),
        .I1(\slv_reg6_reg[31] [2]),
        .I2(\slv_reg6_reg[31] [3]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_102),
        .O(tmp_7_fu_199_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_4
       (.I0(tmp_6_reg_401_reg_n_105),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(\slv_reg6_reg[31] [1]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_104),
        .O(tmp_7_fu_199_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_5
       (.I0(tmp_6_reg_401_reg_n_99),
        .I1(\slv_reg6_reg[31] [6]),
        .I2(tmp_6_reg_401_reg_n_98),
        .I3(\slv_reg6_reg[31] [7]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_6
       (.I0(tmp_6_reg_401_reg_n_101),
        .I1(\slv_reg6_reg[31] [4]),
        .I2(tmp_6_reg_401_reg_n_100),
        .I3(\slv_reg6_reg[31] [5]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_7
       (.I0(tmp_6_reg_401_reg_n_103),
        .I1(\slv_reg6_reg[31] [2]),
        .I2(tmp_6_reg_401_reg_n_102),
        .I3(\slv_reg6_reg[31] [3]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_8
       (.I0(tmp_6_reg_401_reg_n_105),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(tmp_6_reg_401_reg_n_104),
        .I3(\slv_reg6_reg[31] [1]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_9_fu_244_p2_carry
       (.CI(1'b0),
        .CO({tmp_9_fu_244_p2_carry_n_0,tmp_9_fu_244_p2_carry_n_1,tmp_9_fu_244_p2_carry_n_2,tmp_9_fu_244_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_244_p2_carry_i_1_n_0,tmp_9_fu_244_p2_carry_i_2_n_0,tmp_9_fu_244_p2_carry_i_3_n_0,tmp_9_fu_244_p2_carry_i_4_n_0}),
        .O(NLW_tmp_9_fu_244_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_244_p2_carry_i_5_n_0,tmp_9_fu_244_p2_carry_i_6_n_0,tmp_9_fu_244_p2_carry_i_7_n_0,tmp_9_fu_244_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_9_fu_244_p2_carry__0
       (.CI(tmp_9_fu_244_p2_carry_n_0),
        .CO({tmp_9_fu_244_p2_carry__0_n_0,tmp_9_fu_244_p2_carry__0_n_1,tmp_9_fu_244_p2_carry__0_n_2,tmp_9_fu_244_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_244_p2_carry__0_i_1_n_0,tmp_9_fu_244_p2_carry__0_i_2_n_0,tmp_9_fu_244_p2_carry__0_i_3_n_0,tmp_9_fu_244_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_9_fu_244_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_244_p2_carry__0_i_5_n_0,tmp_9_fu_244_p2_carry__0_i_6_n_0,tmp_9_fu_244_p2_carry__0_i_7_n_0,tmp_9_fu_244_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry__0_i_1
       (.I0(tmp_8_reg_410[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[15]),
        .O(tmp_9_fu_244_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry__0_i_2
       (.I0(tmp_8_reg_410[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(\slv_reg4_reg[15] [13]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[13]),
        .O(tmp_9_fu_244_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2F0002)) 
    tmp_9_fu_244_p2_carry__0_i_3
       (.I0(tmp_8_reg_410[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(\slv_reg4_reg[15] [11]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[11]),
        .O(tmp_9_fu_244_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_9_fu_244_p2_carry__0_i_4
       (.I0(tmp_8_reg_410[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(\slv_reg4_reg[15] [9]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[9]),
        .O(tmp_9_fu_244_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry__0_i_5
       (.I0(tmp_8_reg_410[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(tmp_8_reg_410[15]),
        .I3(\slv_reg4_reg[15] [15]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry__0_i_6
       (.I0(tmp_8_reg_410[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(tmp_8_reg_410[13]),
        .I3(\slv_reg4_reg[15] [13]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A0A9009)) 
    tmp_9_fu_244_p2_carry__0_i_7
       (.I0(tmp_8_reg_410[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(tmp_8_reg_410[11]),
        .I3(\slv_reg4_reg[15] [11]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_9_fu_244_p2_carry__0_i_8
       (.I0(tmp_8_reg_410[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(tmp_8_reg_410[9]),
        .I3(\slv_reg4_reg[15] [9]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_9_fu_244_p2_carry__1
       (.CI(tmp_9_fu_244_p2_carry__0_n_0),
        .CO({tmp_9_fu_244_p2,tmp_9_fu_244_p2_carry__1_n_1,tmp_9_fu_244_p2_carry__1_n_2,tmp_9_fu_244_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_244_p2_carry__1_i_1_n_0,tmp_9_fu_244_p2_carry__1_i_2_n_0,tmp_9_fu_244_p2_carry__1_i_3_n_0,tmp_9_fu_244_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_9_fu_244_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_244_p2_carry__1_i_5_n_0,tmp_9_fu_244_p2_carry__1_i_6_n_0,tmp_9_fu_244_p2_carry__1_i_7_n_0,tmp_9_fu_244_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2232)) 
    tmp_9_fu_244_p2_carry__1_i_1
       (.I0(tmp_8_reg_410[22]),
        .I1(tmp_8_reg_410[23]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hF3A2)) 
    tmp_9_fu_244_p2_carry__1_i_2
       (.I0(tmp_8_reg_410[20]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[21]),
        .O(tmp_9_fu_244_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hF3A2)) 
    tmp_9_fu_244_p2_carry__1_i_3
       (.I0(tmp_8_reg_410[18]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[19]),
        .O(tmp_9_fu_244_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hF3A2)) 
    tmp_9_fu_244_p2_carry__1_i_4
       (.I0(tmp_8_reg_410[16]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[17]),
        .O(tmp_9_fu_244_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    tmp_9_fu_244_p2_carry__1_i_5
       (.I0(tmp_8_reg_410[22]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[23]),
        .O(tmp_9_fu_244_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h1181)) 
    tmp_9_fu_244_p2_carry__1_i_6
       (.I0(tmp_8_reg_410[20]),
        .I1(tmp_8_reg_410[21]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h1181)) 
    tmp_9_fu_244_p2_carry__1_i_7
       (.I0(tmp_8_reg_410[18]),
        .I1(tmp_8_reg_410[19]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h1181)) 
    tmp_9_fu_244_p2_carry__1_i_8
       (.I0(tmp_8_reg_410[16]),
        .I1(tmp_8_reg_410[17]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_9_fu_244_p2_carry_i_1
       (.I0(tmp_8_reg_410[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(\slv_reg4_reg[15] [7]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[7]),
        .O(tmp_9_fu_244_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hAA2F0002)) 
    tmp_9_fu_244_p2_carry_i_2
       (.I0(tmp_8_reg_410[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(\slv_reg4_reg[15] [5]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[5]),
        .O(tmp_9_fu_244_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry_i_3
       (.I0(tmp_8_reg_410[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(\slv_reg4_reg[15] [3]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[3]),
        .O(tmp_9_fu_244_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry_i_4
       (.I0(tmp_8_reg_410[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(\slv_reg4_reg[15] [1]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[1]),
        .O(tmp_9_fu_244_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_9_fu_244_p2_carry_i_5
       (.I0(tmp_8_reg_410[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(tmp_8_reg_410[7]),
        .I3(\slv_reg4_reg[15] [7]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h50509009)) 
    tmp_9_fu_244_p2_carry_i_6
       (.I0(tmp_8_reg_410[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(tmp_8_reg_410[5]),
        .I3(\slv_reg4_reg[15] [5]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry_i_7
       (.I0(tmp_8_reg_410[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(tmp_8_reg_410[3]),
        .I3(\slv_reg4_reg[15] [3]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry_i_8
       (.I0(tmp_8_reg_410[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(tmp_8_reg_410[1]),
        .I3(\slv_reg4_reg[15] [1]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h0C5D0C08)) 
    \ui_temp_new_reg_421[0]_i_1 
       (.I0(tmp_7_fu_199_p2),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(\slv_reg0_reg[2]_rep ),
        .I3(tmp_10_fu_210_p2),
        .I4(tmp_6_reg_401_reg_n_105),
        .O(ui_temp_new_fu_222_p3[0]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[1]_i_1 
       (.I0(\slv_reg6_reg[31] [1]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[1]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_104),
        .O(ui_temp_new_fu_222_p3[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[24]_i_1 
       (.I0(\slv_reg6_reg[31] [24]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[24]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_81),
        .O(ui_temp_new_fu_222_p3[24]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [24]),
        .O(\ui_temp_new_reg_421[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [23]),
        .O(\ui_temp_new_reg_421[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [22]),
        .O(\ui_temp_new_reg_421[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [21]),
        .O(\ui_temp_new_reg_421[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[25]_i_1 
       (.I0(\slv_reg6_reg[31] [25]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[25]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_80),
        .O(ui_temp_new_fu_222_p3[25]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[26]_i_1 
       (.I0(\slv_reg6_reg[31] [26]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[26]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_79),
        .O(ui_temp_new_fu_222_p3[26]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[27]_i_1 
       (.I0(\slv_reg6_reg[31] [27]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[27]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_78),
        .O(ui_temp_new_fu_222_p3[27]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[28]_i_1 
       (.I0(\slv_reg6_reg[31] [28]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[28]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_77),
        .O(ui_temp_new_fu_222_p3[28]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [28]),
        .O(\ui_temp_new_reg_421[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [27]),
        .O(\ui_temp_new_reg_421[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [26]),
        .O(\ui_temp_new_reg_421[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [25]),
        .O(\ui_temp_new_reg_421[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[29]_i_1 
       (.I0(\slv_reg6_reg[31] [29]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[29]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_76),
        .O(ui_temp_new_fu_222_p3[29]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[2]_i_1 
       (.I0(\slv_reg6_reg[31] [2]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[2]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_103),
        .O(ui_temp_new_fu_222_p3[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[30]_i_1 
       (.I0(\slv_reg6_reg[31] [30]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[30]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_75),
        .O(ui_temp_new_fu_222_p3[30]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[31]_i_1 
       (.I0(\slv_reg6_reg[31] [31]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[31]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_74),
        .O(ui_temp_new_fu_222_p3[31]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[31]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [31]),
        .O(\ui_temp_new_reg_421[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[31]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [30]),
        .O(\ui_temp_new_reg_421[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[31]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [29]),
        .O(\ui_temp_new_reg_421[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[3]_i_1 
       (.I0(\slv_reg6_reg[31] [3]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[3]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_102),
        .O(ui_temp_new_fu_222_p3[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[4]_i_1 
       (.I0(\slv_reg6_reg[31] [4]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[4]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_101),
        .O(ui_temp_new_fu_222_p3[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [0]),
        .O(\ui_temp_new_reg_421[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [4]),
        .O(\ui_temp_new_reg_421[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [3]),
        .O(\ui_temp_new_reg_421[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [2]),
        .O(\ui_temp_new_reg_421[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_7 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [1]),
        .O(\ui_temp_new_reg_421[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[5]_i_1 
       (.I0(\slv_reg6_reg[31] [5]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[5]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_100),
        .O(ui_temp_new_fu_222_p3[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[6]_i_1 
       (.I0(\slv_reg6_reg[31] [6]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[6]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_99),
        .O(ui_temp_new_fu_222_p3[6]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[7]_i_1 
       (.I0(\slv_reg6_reg[31] [7]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[7]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_98),
        .O(ui_temp_new_fu_222_p3[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [8]),
        .O(\ui_temp_new_reg_421[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [7]),
        .O(\ui_temp_new_reg_421[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [6]),
        .O(\ui_temp_new_reg_421[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [5]),
        .O(\ui_temp_new_reg_421[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[0]),
        .Q(ui_temp_new_reg_421[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[1]),
        .Q(ui_temp_new_reg_421[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[24]),
        .Q(ui_temp_new_reg_421[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[24]_i_2 
       (.CI(\tmp_11_reg_427_reg[9]_i_2_n_0 ),
        .CO({\ui_temp_new_reg_421_reg[24]_i_2_n_0 ,\ui_temp_new_reg_421_reg[24]_i_2_n_1 ,\ui_temp_new_reg_421_reg[24]_i_2_n_2 ,\ui_temp_new_reg_421_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[24:21]),
        .S({\ui_temp_new_reg_421[24]_i_3_n_0 ,\ui_temp_new_reg_421[24]_i_4_n_0 ,\ui_temp_new_reg_421[24]_i_5_n_0 ,\ui_temp_new_reg_421[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[25]),
        .Q(ui_temp_new_reg_421[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[26]),
        .Q(ui_temp_new_reg_421[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[27]),
        .Q(ui_temp_new_reg_421[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[28]),
        .Q(ui_temp_new_reg_421[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[28]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[24]_i_2_n_0 ),
        .CO({\ui_temp_new_reg_421_reg[28]_i_2_n_0 ,\ui_temp_new_reg_421_reg[28]_i_2_n_1 ,\ui_temp_new_reg_421_reg[28]_i_2_n_2 ,\ui_temp_new_reg_421_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[28:25]),
        .S({\ui_temp_new_reg_421[28]_i_3_n_0 ,\ui_temp_new_reg_421[28]_i_4_n_0 ,\ui_temp_new_reg_421[28]_i_5_n_0 ,\ui_temp_new_reg_421[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[29]),
        .Q(ui_temp_new_reg_421[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[2]),
        .Q(ui_temp_new_reg_421[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[30]),
        .Q(ui_temp_new_reg_421[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[31]),
        .Q(ui_temp_new_reg_421[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[31]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[28]_i_2_n_0 ),
        .CO({\NLW_ui_temp_new_reg_421_reg[31]_i_2_CO_UNCONNECTED [3:2],\ui_temp_new_reg_421_reg[31]_i_2_n_2 ,\ui_temp_new_reg_421_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ui_temp_new_reg_421_reg[31]_i_2_O_UNCONNECTED [3],tmp_s_fu_204_p2[31:29]}),
        .S({1'b0,\ui_temp_new_reg_421[31]_i_3_n_0 ,\ui_temp_new_reg_421[31]_i_4_n_0 ,\ui_temp_new_reg_421[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[3]),
        .Q(ui_temp_new_reg_421[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[4]),
        .Q(ui_temp_new_reg_421[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ui_temp_new_reg_421_reg[4]_i_2_n_0 ,\ui_temp_new_reg_421_reg[4]_i_2_n_1 ,\ui_temp_new_reg_421_reg[4]_i_2_n_2 ,\ui_temp_new_reg_421_reg[4]_i_2_n_3 }),
        .CYINIT(\ui_temp_new_reg_421[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[4:1]),
        .S({\ui_temp_new_reg_421[4]_i_4_n_0 ,\ui_temp_new_reg_421[4]_i_5_n_0 ,\ui_temp_new_reg_421[4]_i_6_n_0 ,\ui_temp_new_reg_421[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[5]),
        .Q(ui_temp_new_reg_421[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[6]),
        .Q(ui_temp_new_reg_421[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[7]),
        .Q(ui_temp_new_reg_421[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[7]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[4]_i_2_n_0 ),
        .CO({\ui_temp_new_reg_421_reg[7]_i_2_n_0 ,\ui_temp_new_reg_421_reg[7]_i_2_n_1 ,\ui_temp_new_reg_421_reg[7]_i_2_n_2 ,\ui_temp_new_reg_421_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[8:5]),
        .S({\ui_temp_new_reg_421[7]_i_3_n_0 ,\ui_temp_new_reg_421[7]_i_4_n_0 ,\ui_temp_new_reg_421[7]_i_5_n_0 ,\ui_temp_new_reg_421[7]_i_6_n_0 }));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    up_temp_fu_174_p2
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_up_temp_fu_174_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_up_temp_fu_174_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_up_temp_fu_174_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_up_temp_fu_174_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_1_reg_3960),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(up_temp_fu_174_p2_i_2_n_0),
        .CLK(motor_s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_up_temp_fu_174_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_up_temp_fu_174_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_up_temp_fu_174_p2_P_UNCONNECTED[47:32],tmp_8_reg_410,up_temp_fu_174_p2_n_98,up_temp_fu_174_p2_n_99,up_temp_fu_174_p2_n_100,up_temp_fu_174_p2_n_101,up_temp_fu_174_p2_n_102,up_temp_fu_174_p2_n_103,up_temp_fu_174_p2_n_104,up_temp_fu_174_p2_n_105}),
        .PATTERNBDETECT(NLW_up_temp_fu_174_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_up_temp_fu_174_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_up_temp_fu_174_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_up_temp_fu_174_p2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h10)) 
    up_temp_fu_174_p2_i_1
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .I2(reg_pid_start),
        .O(tmp_1_reg_3960));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_19
       (.I0(\slv_reg2_reg[15] [15]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_2
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .O(up_temp_fu_174_p2_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_20
       (.I0(\slv_reg2_reg[15] [14]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_21
       (.I0(\slv_reg2_reg[15] [13]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_22
       (.I0(\slv_reg2_reg[15] [12]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_23
       (.I0(\slv_reg2_reg[15] [11]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_24
       (.I0(\slv_reg2_reg[15] [10]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_25
       (.I0(\slv_reg2_reg[15] [9]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'hE)) 
    up_temp_fu_174_p2_i_26
       (.I0(\slv_reg2_reg[15] [8]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_27
       (.I0(\slv_reg2_reg[15] [7]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_28
       (.I0(\slv_reg2_reg[15] [6]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_29
       (.I0(\slv_reg2_reg[15] [5]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_30
       (.I0(\slv_reg2_reg[15] [4]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_31
       (.I0(\slv_reg2_reg[15] [3]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_32
       (.I0(\slv_reg2_reg[15] [2]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_33
       (.I0(\slv_reg2_reg[15] [1]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_34
       (.I0(\slv_reg2_reg[15] [0]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "pid_ctrl" *) 
module pid_ctrl_19
   (tmp_6_reg_401_reg_0,
    E,
    D,
    out_reg_PWMdir_reg,
    reg_pid_start_reg,
    \reg_calc_state_reg[0] ,
    motor_s_axi_aclk,
    B,
    \slv_reg1_reg[14] ,
    \slv_reg0_reg[2] ,
    \reg_calc_state_reg[1] ,
    \reg_calc_state_reg[0]_0 ,
    reg_pid_start,
    \slv_reg14_reg[0] ,
    \slv_reg4_reg[15] ,
    \slv_reg6_reg[31] ,
    \slv_reg0_reg[2]_rep ,
    \slv_reg5_reg[15] ,
    \slv_reg0_reg[2]_rep__1 ,
    \slv_reg0_reg[2]_rep__0 ,
    \slv_reg2_reg[15] ,
    \slv_reg3_reg[15] ,
    out_reg_PWMdir_reg_0,
    reg_speed_period_end,
    SR);
  output tmp_6_reg_401_reg_0;
  output [0:0]E;
  output [15:0]D;
  output out_reg_PWMdir_reg;
  output reg_pid_start_reg;
  output \reg_calc_state_reg[0] ;
  input motor_s_axi_aclk;
  input [15:0]B;
  input [15:0]\slv_reg1_reg[14] ;
  input [2:0]\slv_reg0_reg[2] ;
  input \reg_calc_state_reg[1] ;
  input \reg_calc_state_reg[0]_0 ;
  input reg_pid_start;
  input [0:0]\slv_reg14_reg[0] ;
  input [15:0]\slv_reg4_reg[15] ;
  input [31:0]\slv_reg6_reg[31] ;
  input \slv_reg0_reg[2]_rep ;
  input [15:0]\slv_reg5_reg[15] ;
  input \slv_reg0_reg[2]_rep__1 ;
  input \slv_reg0_reg[2]_rep__0 ;
  input [15:0]\slv_reg2_reg[15] ;
  input [15:0]\slv_reg3_reg[15] ;
  input out_reg_PWMdir_reg_0;
  input reg_speed_period_end;
  input [0:0]SR;

  wire [15:0]A;
  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]ap_CS_fsm;
  wire [1:0]ap_NS_fsm;
  wire [15:0]io_port_out_max0__15;
  wire [15:0]io_port_out_min0__15;
  wire motor_s_axi_aclk;
  wire [15:0]out_3_fu_258_p2;
  wire out_3_fu_258_p2_carry__0_i_1_n_0;
  wire out_3_fu_258_p2_carry__0_i_2_n_0;
  wire out_3_fu_258_p2_carry__0_i_3_n_0;
  wire out_3_fu_258_p2_carry__0_i_4_n_0;
  wire out_3_fu_258_p2_carry__0_n_0;
  wire out_3_fu_258_p2_carry__0_n_1;
  wire out_3_fu_258_p2_carry__0_n_2;
  wire out_3_fu_258_p2_carry__0_n_3;
  wire out_3_fu_258_p2_carry__1_i_1_n_0;
  wire out_3_fu_258_p2_carry__1_i_2_n_0;
  wire out_3_fu_258_p2_carry__1_i_3_n_0;
  wire out_3_fu_258_p2_carry__1_i_4_n_0;
  wire out_3_fu_258_p2_carry__1_n_0;
  wire out_3_fu_258_p2_carry__1_n_1;
  wire out_3_fu_258_p2_carry__1_n_2;
  wire out_3_fu_258_p2_carry__1_n_3;
  wire out_3_fu_258_p2_carry__2_i_1_n_0;
  wire out_3_fu_258_p2_carry__2_i_2_n_0;
  wire out_3_fu_258_p2_carry__2_i_3_n_0;
  wire out_3_fu_258_p2_carry__2_i_4_n_0;
  wire out_3_fu_258_p2_carry__2_n_1;
  wire out_3_fu_258_p2_carry__2_n_2;
  wire out_3_fu_258_p2_carry__2_n_3;
  wire out_3_fu_258_p2_carry_i_1_n_0;
  wire out_3_fu_258_p2_carry_i_2_n_0;
  wire out_3_fu_258_p2_carry_i_3_n_0;
  wire out_3_fu_258_p2_carry_i_4_n_0;
  wire out_3_fu_258_p2_carry_n_0;
  wire out_3_fu_258_p2_carry_n_1;
  wire out_3_fu_258_p2_carry_n_2;
  wire out_3_fu_258_p2_carry_n_3;
  wire [15:0]out_5_fu_340_p3;
  wire [15:0]out_5_reg_442;
  wire out_reg_PWMdir_reg;
  wire out_reg_PWMdir_reg_0;
  wire \reg_calc_state_reg[0] ;
  wire \reg_calc_state_reg[0]_0 ;
  wire \reg_calc_state_reg[1] ;
  wire reg_pid_start;
  wire reg_pid_start_reg;
  wire \reg_pwm_thres[11]_i_3_n_0 ;
  wire \reg_pwm_thres[12]_i_3_n_0 ;
  wire \reg_pwm_thres[13]_i_3_n_0 ;
  wire \reg_pwm_thres[14]_i_3_n_0 ;
  wire \reg_pwm_thres[15]_i_10_n_0 ;
  wire \reg_pwm_thres[15]_i_11_n_0 ;
  wire \reg_pwm_thres[15]_i_12_n_0 ;
  wire \reg_pwm_thres[15]_i_13_n_0 ;
  wire \reg_pwm_thres[15]_i_14_n_0 ;
  wire \reg_pwm_thres[15]_i_15_n_0 ;
  wire \reg_pwm_thres[15]_i_16_n_0 ;
  wire \reg_pwm_thres[15]_i_17_n_0 ;
  wire \reg_pwm_thres[15]_i_3_n_0 ;
  wire \reg_pwm_thres[15]_i_7_n_0 ;
  wire \reg_pwm_thres[15]_i_8_n_0 ;
  wire \reg_pwm_thres[15]_i_9_n_0 ;
  wire \reg_pwm_thres[9]_i_4_n_0 ;
  wire \reg_pwm_thres[9]_i_5_n_0 ;
  wire \reg_pwm_thres[9]_i_6_n_0 ;
  wire \reg_pwm_thres[9]_i_7_n_0 ;
  wire \reg_pwm_thres[9]_i_8_n_0 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_0 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_1 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_2 ;
  wire \reg_pwm_thres_reg[15]_i_4_n_3 ;
  wire \reg_pwm_thres_reg[15]_i_5_n_2 ;
  wire \reg_pwm_thres_reg[15]_i_5_n_3 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_0 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_1 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_2 ;
  wire \reg_pwm_thres_reg[15]_i_6_n_3 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_0 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_1 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_2 ;
  wire \reg_pwm_thres_reg[9]_i_3_n_3 ;
  wire reg_speed_period_end;
  wire sel_tmp7_reg_437;
  wire \sel_tmp7_reg_437[0]_i_1_n_0 ;
  wire \sel_tmp7_reg_437[0]_i_2_n_0 ;
  wire [2:0]\slv_reg0_reg[2] ;
  wire \slv_reg0_reg[2]_rep ;
  wire \slv_reg0_reg[2]_rep__0 ;
  wire \slv_reg0_reg[2]_rep__1 ;
  wire [0:0]\slv_reg14_reg[0] ;
  wire [15:0]\slv_reg1_reg[14] ;
  wire [15:0]\slv_reg2_reg[15] ;
  wire [15:0]\slv_reg3_reg[15] ;
  wire [15:0]\slv_reg4_reg[15] ;
  wire [15:0]\slv_reg5_reg[15] ;
  wire [31:0]\slv_reg6_reg[31] ;
  wire tmp_10_fu_210_p2;
  wire tmp_10_fu_210_p2_carry__0_i_1_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_2_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_3_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_4_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_5_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_6_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_7_n_0;
  wire tmp_10_fu_210_p2_carry__0_i_8_n_0;
  wire tmp_10_fu_210_p2_carry__0_n_0;
  wire tmp_10_fu_210_p2_carry__0_n_1;
  wire tmp_10_fu_210_p2_carry__0_n_2;
  wire tmp_10_fu_210_p2_carry__0_n_3;
  wire tmp_10_fu_210_p2_carry__1_i_1_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_2_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_3_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_4_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_5_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_6_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_7_n_0;
  wire tmp_10_fu_210_p2_carry__1_i_8_n_0;
  wire tmp_10_fu_210_p2_carry__1_n_0;
  wire tmp_10_fu_210_p2_carry__1_n_1;
  wire tmp_10_fu_210_p2_carry__1_n_2;
  wire tmp_10_fu_210_p2_carry__1_n_3;
  wire tmp_10_fu_210_p2_carry__2_i_1_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_2_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_3_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_4_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_5_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_6_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_7_n_0;
  wire tmp_10_fu_210_p2_carry__2_i_8_n_0;
  wire tmp_10_fu_210_p2_carry__2_n_1;
  wire tmp_10_fu_210_p2_carry__2_n_2;
  wire tmp_10_fu_210_p2_carry__2_n_3;
  wire tmp_10_fu_210_p2_carry_i_1_n_0;
  wire tmp_10_fu_210_p2_carry_i_2_n_0;
  wire tmp_10_fu_210_p2_carry_i_3_n_0;
  wire tmp_10_fu_210_p2_carry_i_4_n_0;
  wire tmp_10_fu_210_p2_carry_i_5_n_0;
  wire tmp_10_fu_210_p2_carry_i_6_n_0;
  wire tmp_10_fu_210_p2_carry_i_7_n_0;
  wire tmp_10_fu_210_p2_carry_i_8_n_0;
  wire tmp_10_fu_210_p2_carry_n_0;
  wire tmp_10_fu_210_p2_carry_n_1;
  wire tmp_10_fu_210_p2_carry_n_2;
  wire tmp_10_fu_210_p2_carry_n_3;
  wire [15:0]tmp_11_reg_427;
  wire \tmp_11_reg_427[1]_i_3_n_0 ;
  wire \tmp_11_reg_427[1]_i_4_n_0 ;
  wire \tmp_11_reg_427[1]_i_5_n_0 ;
  wire \tmp_11_reg_427[1]_i_6_n_0 ;
  wire \tmp_11_reg_427[5]_i_3_n_0 ;
  wire \tmp_11_reg_427[5]_i_4_n_0 ;
  wire \tmp_11_reg_427[5]_i_5_n_0 ;
  wire \tmp_11_reg_427[5]_i_6_n_0 ;
  wire \tmp_11_reg_427[9]_i_3_n_0 ;
  wire \tmp_11_reg_427[9]_i_4_n_0 ;
  wire \tmp_11_reg_427[9]_i_5_n_0 ;
  wire \tmp_11_reg_427[9]_i_6_n_0 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_0 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_1 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_2 ;
  wire \tmp_11_reg_427_reg[1]_i_2_n_3 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_0 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_1 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_2 ;
  wire \tmp_11_reg_427_reg[5]_i_2_n_3 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_0 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_1 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_2 ;
  wire \tmp_11_reg_427_reg[9]_i_2_n_3 ;
  wire tmp_12_fu_262_p2;
  wire tmp_12_fu_262_p2_carry__0_i_1_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_2_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_3_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_4_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_5_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_6_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_7_n_0;
  wire tmp_12_fu_262_p2_carry__0_i_8_n_0;
  wire tmp_12_fu_262_p2_carry__0_n_1;
  wire tmp_12_fu_262_p2_carry__0_n_2;
  wire tmp_12_fu_262_p2_carry__0_n_3;
  wire tmp_12_fu_262_p2_carry_i_1_n_0;
  wire tmp_12_fu_262_p2_carry_i_2_n_0;
  wire tmp_12_fu_262_p2_carry_i_3_n_0;
  wire tmp_12_fu_262_p2_carry_i_4_n_0;
  wire tmp_12_fu_262_p2_carry_i_5_n_0;
  wire tmp_12_fu_262_p2_carry_i_6_n_0;
  wire tmp_12_fu_262_p2_carry_i_7_n_0;
  wire tmp_12_fu_262_p2_carry_i_8_n_0;
  wire tmp_12_fu_262_p2_carry_n_0;
  wire tmp_12_fu_262_p2_carry_n_1;
  wire tmp_12_fu_262_p2_carry_n_2;
  wire tmp_12_fu_262_p2_carry_n_3;
  wire tmp_13_fu_268_p2;
  wire tmp_13_fu_268_p2_carry__0_i_1_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_2_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_3_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_4_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_5_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_6_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_7_n_0;
  wire tmp_13_fu_268_p2_carry__0_i_8_n_0;
  wire tmp_13_fu_268_p2_carry__0_n_1;
  wire tmp_13_fu_268_p2_carry__0_n_2;
  wire tmp_13_fu_268_p2_carry__0_n_3;
  wire tmp_13_fu_268_p2_carry_i_1_n_0;
  wire tmp_13_fu_268_p2_carry_i_2_n_0;
  wire tmp_13_fu_268_p2_carry_i_3_n_0;
  wire tmp_13_fu_268_p2_carry_i_4_n_0;
  wire tmp_13_fu_268_p2_carry_i_5_n_0;
  wire tmp_13_fu_268_p2_carry_i_6_n_0;
  wire tmp_13_fu_268_p2_carry_i_7_n_0;
  wire tmp_13_fu_268_p2_carry_i_8_n_0;
  wire tmp_13_fu_268_p2_carry_n_0;
  wire tmp_13_fu_268_p2_carry_n_1;
  wire tmp_13_fu_268_p2_carry_n_2;
  wire tmp_13_fu_268_p2_carry_n_3;
  wire [15:1]tmp_15_fu_368_p2;
  wire tmp_1_reg_3960;
  wire tmp_3_fu_253_p2;
  wire tmp_3_fu_253_p2_carry__0_i_1_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_2_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_3_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_4_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_5_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_6_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_7_n_0;
  wire tmp_3_fu_253_p2_carry__0_i_8_n_0;
  wire tmp_3_fu_253_p2_carry__0_n_0;
  wire tmp_3_fu_253_p2_carry__0_n_1;
  wire tmp_3_fu_253_p2_carry__0_n_2;
  wire tmp_3_fu_253_p2_carry__0_n_3;
  wire tmp_3_fu_253_p2_carry__1_i_1_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_2_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_3_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_4_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_5_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_6_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_7_n_0;
  wire tmp_3_fu_253_p2_carry__1_i_8_n_0;
  wire tmp_3_fu_253_p2_carry__1_n_1;
  wire tmp_3_fu_253_p2_carry__1_n_2;
  wire tmp_3_fu_253_p2_carry__1_n_3;
  wire tmp_3_fu_253_p2_carry_i_1_n_0;
  wire tmp_3_fu_253_p2_carry_i_2_n_0;
  wire tmp_3_fu_253_p2_carry_i_3_n_0;
  wire tmp_3_fu_253_p2_carry_i_4_n_0;
  wire tmp_3_fu_253_p2_carry_i_5_n_0;
  wire tmp_3_fu_253_p2_carry_i_6_n_0;
  wire tmp_3_fu_253_p2_carry_i_7_n_0;
  wire tmp_3_fu_253_p2_carry_i_8_n_0;
  wire tmp_3_fu_253_p2_carry_n_0;
  wire tmp_3_fu_253_p2_carry_n_1;
  wire tmp_3_fu_253_p2_carry_n_2;
  wire tmp_3_fu_253_p2_carry_n_3;
  wire tmp_6_reg_401_reg_0;
  wire tmp_6_reg_401_reg_i_10_n_0;
  wire tmp_6_reg_401_reg_i_11_n_0;
  wire tmp_6_reg_401_reg_i_12_n_0;
  wire tmp_6_reg_401_reg_i_13_n_0;
  wire tmp_6_reg_401_reg_i_14_n_0;
  wire tmp_6_reg_401_reg_i_15_n_0;
  wire tmp_6_reg_401_reg_i_16_n_0;
  wire tmp_6_reg_401_reg_i_17_n_0;
  wire tmp_6_reg_401_reg_i_2_n_0;
  wire tmp_6_reg_401_reg_i_3_n_0;
  wire tmp_6_reg_401_reg_i_4_n_0;
  wire tmp_6_reg_401_reg_i_5_n_0;
  wire tmp_6_reg_401_reg_i_6_n_0;
  wire tmp_6_reg_401_reg_i_7_n_0;
  wire tmp_6_reg_401_reg_i_8_n_0;
  wire tmp_6_reg_401_reg_i_9_n_0;
  wire tmp_6_reg_401_reg_n_100;
  wire tmp_6_reg_401_reg_n_101;
  wire tmp_6_reg_401_reg_n_102;
  wire tmp_6_reg_401_reg_n_103;
  wire tmp_6_reg_401_reg_n_104;
  wire tmp_6_reg_401_reg_n_105;
  wire tmp_6_reg_401_reg_n_74;
  wire tmp_6_reg_401_reg_n_75;
  wire tmp_6_reg_401_reg_n_76;
  wire tmp_6_reg_401_reg_n_77;
  wire tmp_6_reg_401_reg_n_78;
  wire tmp_6_reg_401_reg_n_79;
  wire tmp_6_reg_401_reg_n_80;
  wire tmp_6_reg_401_reg_n_81;
  wire tmp_6_reg_401_reg_n_82;
  wire tmp_6_reg_401_reg_n_83;
  wire tmp_6_reg_401_reg_n_84;
  wire tmp_6_reg_401_reg_n_85;
  wire tmp_6_reg_401_reg_n_86;
  wire tmp_6_reg_401_reg_n_87;
  wire tmp_6_reg_401_reg_n_88;
  wire tmp_6_reg_401_reg_n_89;
  wire tmp_6_reg_401_reg_n_90;
  wire tmp_6_reg_401_reg_n_91;
  wire tmp_6_reg_401_reg_n_92;
  wire tmp_6_reg_401_reg_n_93;
  wire tmp_6_reg_401_reg_n_94;
  wire tmp_6_reg_401_reg_n_95;
  wire tmp_6_reg_401_reg_n_96;
  wire tmp_6_reg_401_reg_n_97;
  wire tmp_6_reg_401_reg_n_98;
  wire tmp_6_reg_401_reg_n_99;
  wire tmp_7_fu_199_p2;
  wire tmp_7_fu_199_p2_carry__0_i_1_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_2_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_3_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_4_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_5_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_6_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_7_n_0;
  wire tmp_7_fu_199_p2_carry__0_i_8_n_0;
  wire tmp_7_fu_199_p2_carry__0_n_0;
  wire tmp_7_fu_199_p2_carry__0_n_1;
  wire tmp_7_fu_199_p2_carry__0_n_2;
  wire tmp_7_fu_199_p2_carry__0_n_3;
  wire tmp_7_fu_199_p2_carry__1_i_1_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_2_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_3_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_4_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_5_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_6_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_7_n_0;
  wire tmp_7_fu_199_p2_carry__1_i_8_n_0;
  wire tmp_7_fu_199_p2_carry__1_n_0;
  wire tmp_7_fu_199_p2_carry__1_n_1;
  wire tmp_7_fu_199_p2_carry__1_n_2;
  wire tmp_7_fu_199_p2_carry__1_n_3;
  wire tmp_7_fu_199_p2_carry__2_i_1_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_2_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_3_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_4_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_5_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_6_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_7_n_0;
  wire tmp_7_fu_199_p2_carry__2_i_8_n_0;
  wire tmp_7_fu_199_p2_carry__2_n_1;
  wire tmp_7_fu_199_p2_carry__2_n_2;
  wire tmp_7_fu_199_p2_carry__2_n_3;
  wire tmp_7_fu_199_p2_carry_i_1_n_0;
  wire tmp_7_fu_199_p2_carry_i_2_n_0;
  wire tmp_7_fu_199_p2_carry_i_3_n_0;
  wire tmp_7_fu_199_p2_carry_i_4_n_0;
  wire tmp_7_fu_199_p2_carry_i_5_n_0;
  wire tmp_7_fu_199_p2_carry_i_6_n_0;
  wire tmp_7_fu_199_p2_carry_i_7_n_0;
  wire tmp_7_fu_199_p2_carry_i_8_n_0;
  wire tmp_7_fu_199_p2_carry_n_0;
  wire tmp_7_fu_199_p2_carry_n_1;
  wire tmp_7_fu_199_p2_carry_n_2;
  wire tmp_7_fu_199_p2_carry_n_3;
  wire [23:0]tmp_8_reg_410;
  wire tmp_9_fu_244_p2;
  wire tmp_9_fu_244_p2_carry__0_i_1_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_2_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_3_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_4_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_5_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_6_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_7_n_0;
  wire tmp_9_fu_244_p2_carry__0_i_8_n_0;
  wire tmp_9_fu_244_p2_carry__0_n_0;
  wire tmp_9_fu_244_p2_carry__0_n_1;
  wire tmp_9_fu_244_p2_carry__0_n_2;
  wire tmp_9_fu_244_p2_carry__0_n_3;
  wire tmp_9_fu_244_p2_carry__1_i_1_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_2_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_3_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_4_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_5_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_6_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_7_n_0;
  wire tmp_9_fu_244_p2_carry__1_i_8_n_0;
  wire tmp_9_fu_244_p2_carry__1_n_1;
  wire tmp_9_fu_244_p2_carry__1_n_2;
  wire tmp_9_fu_244_p2_carry__1_n_3;
  wire tmp_9_fu_244_p2_carry_i_1_n_0;
  wire tmp_9_fu_244_p2_carry_i_2_n_0;
  wire tmp_9_fu_244_p2_carry_i_3_n_0;
  wire tmp_9_fu_244_p2_carry_i_4_n_0;
  wire tmp_9_fu_244_p2_carry_i_5_n_0;
  wire tmp_9_fu_244_p2_carry_i_6_n_0;
  wire tmp_9_fu_244_p2_carry_i_7_n_0;
  wire tmp_9_fu_244_p2_carry_i_8_n_0;
  wire tmp_9_fu_244_p2_carry_n_0;
  wire tmp_9_fu_244_p2_carry_n_1;
  wire tmp_9_fu_244_p2_carry_n_2;
  wire tmp_9_fu_244_p2_carry_n_3;
  wire [31:1]tmp_s_fu_204_p2;
  wire [31:0]ui_temp_new_1_fu_325_p3;
  wire [31:0]ui_temp_new_fu_222_p3;
  wire [31:0]ui_temp_new_reg_421;
  wire \ui_temp_new_reg_421[24]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[24]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[24]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[24]_i_6_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[28]_i_6_n_0 ;
  wire \ui_temp_new_reg_421[31]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[31]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[31]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_6_n_0 ;
  wire \ui_temp_new_reg_421[4]_i_7_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_3_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_4_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_5_n_0 ;
  wire \ui_temp_new_reg_421[7]_i_6_n_0 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[24]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[28]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[31]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[31]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[4]_i_2_n_3 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_0 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_1 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_2 ;
  wire \ui_temp_new_reg_421_reg[7]_i_2_n_3 ;
  wire up_temp_fu_174_p2_i_2_n_0;
  wire up_temp_fu_174_p2_n_100;
  wire up_temp_fu_174_p2_n_101;
  wire up_temp_fu_174_p2_n_102;
  wire up_temp_fu_174_p2_n_103;
  wire up_temp_fu_174_p2_n_104;
  wire up_temp_fu_174_p2_n_105;
  wire up_temp_fu_174_p2_n_98;
  wire up_temp_fu_174_p2_n_99;
  wire w_pid_done;
  wire [10:1]w_pid_out;
  wire w_pid_out_sign;
  wire [3:3]NLW_out_3_fu_258_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]\NLW_reg_pwm_thres_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_pwm_thres_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_210_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_12_fu_262_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_12_fu_262_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_268_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_268_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_253_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_253_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_253_p2_carry__1_O_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_401_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_reg_401_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_reg_401_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_401_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_6_reg_401_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_6_reg_401_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_7_fu_199_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_244_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_244_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_244_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_ui_temp_new_reg_421_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ui_temp_new_reg_421_reg[31]_i_2_O_UNCONNECTED ;
  wire NLW_up_temp_fu_174_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_OVERFLOW_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_up_temp_fu_174_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_up_temp_fu_174_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_up_temp_fu_174_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_up_temp_fu_174_p2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_up_temp_fu_174_p2_P_UNCONNECTED;
  wire [47:0]NLW_up_temp_fu_174_p2_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm[0]),
        .I1(reg_pid_start),
        .I2(ap_CS_fsm[1]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .O(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry
       (.CI(1'b0),
        .CO({out_3_fu_258_p2_carry_n_0,out_3_fu_258_p2_carry_n_1,out_3_fu_258_p2_carry_n_2,out_3_fu_258_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_11_reg_427[3:0]),
        .O(out_3_fu_258_p2[3:0]),
        .S({out_3_fu_258_p2_carry_i_1_n_0,out_3_fu_258_p2_carry_i_2_n_0,out_3_fu_258_p2_carry_i_3_n_0,out_3_fu_258_p2_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry__0
       (.CI(out_3_fu_258_p2_carry_n_0),
        .CO({out_3_fu_258_p2_carry__0_n_0,out_3_fu_258_p2_carry__0_n_1,out_3_fu_258_p2_carry__0_n_2,out_3_fu_258_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_11_reg_427[7:4]),
        .O(out_3_fu_258_p2[7:4]),
        .S({out_3_fu_258_p2_carry__0_i_1_n_0,out_3_fu_258_p2_carry__0_i_2_n_0,out_3_fu_258_p2_carry__0_i_3_n_0,out_3_fu_258_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_1
       (.I0(tmp_11_reg_427[7]),
        .I1(tmp_8_reg_410[7]),
        .O(out_3_fu_258_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_2
       (.I0(tmp_11_reg_427[6]),
        .I1(tmp_8_reg_410[6]),
        .O(out_3_fu_258_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_3
       (.I0(tmp_11_reg_427[5]),
        .I1(tmp_8_reg_410[5]),
        .O(out_3_fu_258_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__0_i_4
       (.I0(tmp_11_reg_427[4]),
        .I1(tmp_8_reg_410[4]),
        .O(out_3_fu_258_p2_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry__1
       (.CI(out_3_fu_258_p2_carry__0_n_0),
        .CO({out_3_fu_258_p2_carry__1_n_0,out_3_fu_258_p2_carry__1_n_1,out_3_fu_258_p2_carry__1_n_2,out_3_fu_258_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_11_reg_427[11:8]),
        .O(out_3_fu_258_p2[11:8]),
        .S({out_3_fu_258_p2_carry__1_i_1_n_0,out_3_fu_258_p2_carry__1_i_2_n_0,out_3_fu_258_p2_carry__1_i_3_n_0,out_3_fu_258_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_1
       (.I0(tmp_11_reg_427[11]),
        .I1(tmp_8_reg_410[11]),
        .O(out_3_fu_258_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_2
       (.I0(tmp_11_reg_427[10]),
        .I1(tmp_8_reg_410[10]),
        .O(out_3_fu_258_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_3
       (.I0(tmp_11_reg_427[9]),
        .I1(tmp_8_reg_410[9]),
        .O(out_3_fu_258_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__1_i_4
       (.I0(tmp_11_reg_427[8]),
        .I1(tmp_8_reg_410[8]),
        .O(out_3_fu_258_p2_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_3_fu_258_p2_carry__2
       (.CI(out_3_fu_258_p2_carry__1_n_0),
        .CO({NLW_out_3_fu_258_p2_carry__2_CO_UNCONNECTED[3],out_3_fu_258_p2_carry__2_n_1,out_3_fu_258_p2_carry__2_n_2,out_3_fu_258_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_11_reg_427[14:12]}),
        .O(out_3_fu_258_p2[15:12]),
        .S({out_3_fu_258_p2_carry__2_i_1_n_0,out_3_fu_258_p2_carry__2_i_2_n_0,out_3_fu_258_p2_carry__2_i_3_n_0,out_3_fu_258_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_1
       (.I0(tmp_11_reg_427[15]),
        .I1(tmp_8_reg_410[15]),
        .O(out_3_fu_258_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_2
       (.I0(tmp_11_reg_427[14]),
        .I1(tmp_8_reg_410[14]),
        .O(out_3_fu_258_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_3
       (.I0(tmp_11_reg_427[13]),
        .I1(tmp_8_reg_410[13]),
        .O(out_3_fu_258_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry__2_i_4
       (.I0(tmp_11_reg_427[12]),
        .I1(tmp_8_reg_410[12]),
        .O(out_3_fu_258_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_1
       (.I0(tmp_11_reg_427[3]),
        .I1(tmp_8_reg_410[3]),
        .O(out_3_fu_258_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_2
       (.I0(tmp_11_reg_427[2]),
        .I1(tmp_8_reg_410[2]),
        .O(out_3_fu_258_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_3
       (.I0(tmp_11_reg_427[1]),
        .I1(tmp_8_reg_410[1]),
        .O(out_3_fu_258_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_3_fu_258_p2_carry_i_4
       (.I0(tmp_11_reg_427[0]),
        .I1(tmp_8_reg_410[0]),
        .O(out_3_fu_258_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[0]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[0]),
        .I3(io_port_out_min0__15[0]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[0]),
        .O(out_5_fu_340_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[0]_i_2 
       (.I0(\slv_reg4_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[0]_i_3 
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[0]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[10]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[10]),
        .I3(io_port_out_min0__15[10]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[10]),
        .O(out_5_fu_340_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[10]_i_2 
       (.I0(\slv_reg4_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[10]_i_3 
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[10]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[11]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[11]),
        .I3(io_port_out_min0__15[11]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[11]),
        .O(out_5_fu_340_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[11]_i_2 
       (.I0(\slv_reg4_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[11]_i_3 
       (.I0(\slv_reg5_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[11]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[12]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[12]),
        .I3(io_port_out_min0__15[12]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[12]),
        .O(out_5_fu_340_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[12]_i_2 
       (.I0(\slv_reg4_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[12]_i_3 
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[12]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[13]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[13]),
        .I3(io_port_out_min0__15[13]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[13]),
        .O(out_5_fu_340_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[13]_i_2 
       (.I0(\slv_reg4_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[13]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[13]_i_3 
       (.I0(\slv_reg5_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[13]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[14]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[14]),
        .I3(io_port_out_min0__15[14]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[14]),
        .O(out_5_fu_340_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[14]_i_2 
       (.I0(\slv_reg4_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[14]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[14]_i_3 
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[14]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[15]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[15]),
        .I3(io_port_out_min0__15[15]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[15]),
        .O(out_5_fu_340_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[15]_i_2 
       (.I0(\slv_reg4_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[15]_i_3 
       (.I0(\slv_reg5_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[15]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[1]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[1]),
        .I3(io_port_out_min0__15[1]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[1]),
        .O(out_5_fu_340_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[1]_i_2 
       (.I0(\slv_reg4_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[1]_i_3 
       (.I0(\slv_reg5_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[1]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[2]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[2]),
        .I3(io_port_out_min0__15[2]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[2]),
        .O(out_5_fu_340_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[2]_i_2 
       (.I0(\slv_reg4_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[2]_i_3 
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[2]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[3]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[3]),
        .I3(io_port_out_min0__15[3]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[3]),
        .O(out_5_fu_340_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[3]_i_2 
       (.I0(\slv_reg4_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[3]_i_3 
       (.I0(\slv_reg5_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[3]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[4]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[4]),
        .I3(io_port_out_min0__15[4]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[4]),
        .O(out_5_fu_340_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[4]_i_2 
       (.I0(\slv_reg4_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[4]_i_3 
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[4]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[5]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[5]),
        .I3(io_port_out_min0__15[5]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[5]),
        .O(out_5_fu_340_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[5]_i_2 
       (.I0(\slv_reg4_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[5]_i_3 
       (.I0(\slv_reg5_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[5]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[6]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[6]),
        .I3(io_port_out_min0__15[6]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[6]),
        .O(out_5_fu_340_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[6]_i_2 
       (.I0(\slv_reg4_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[6]_i_3 
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[6]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[7]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[7]),
        .I3(io_port_out_min0__15[7]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[7]),
        .O(out_5_fu_340_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[7]_i_2 
       (.I0(\slv_reg4_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[7]_i_3 
       (.I0(\slv_reg5_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[7]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[8]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[8]),
        .I3(io_port_out_min0__15[8]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[8]),
        .O(out_5_fu_340_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[8]_i_2 
       (.I0(\slv_reg4_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[8]_i_3 
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[8]));
  LUT6 #(
    .INIT(64'hF3C0F3D1F3C0E2C0)) 
    \out_5_reg_442[9]_i_1 
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(io_port_out_max0__15[9]),
        .I3(io_port_out_min0__15[9]),
        .I4(tmp_13_fu_268_p2),
        .I5(out_3_fu_258_p2[9]),
        .O(out_5_fu_340_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_5_reg_442[9]_i_2 
       (.I0(\slv_reg4_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_max0__15[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_5_reg_442[9]_i_3 
       (.I0(\slv_reg5_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .O(io_port_out_min0__15[9]));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[0]),
        .Q(out_5_reg_442[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[10]),
        .Q(out_5_reg_442[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[11]),
        .Q(out_5_reg_442[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[12]),
        .Q(out_5_reg_442[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[13]),
        .Q(out_5_reg_442[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[14]),
        .Q(out_5_reg_442[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[15]),
        .Q(out_5_reg_442[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[1]),
        .Q(out_5_reg_442[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[2]),
        .Q(out_5_reg_442[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[3]),
        .Q(out_5_reg_442[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[4]),
        .Q(out_5_reg_442[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[5]),
        .Q(out_5_reg_442[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[6]),
        .Q(out_5_reg_442[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[7]),
        .Q(out_5_reg_442[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[8]),
        .Q(out_5_reg_442[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_5_reg_442_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(out_5_fu_340_p3[9]),
        .Q(out_5_reg_442[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF9FFFFFF09000000)) 
    out_reg_PWMdir_i_2
       (.I0(\slv_reg0_reg[2] [1]),
        .I1(w_pid_out_sign),
        .I2(\reg_calc_state_reg[0]_0 ),
        .I3(w_pid_done),
        .I4(\reg_calc_state_reg[1] ),
        .I5(out_reg_PWMdir_reg_0),
        .O(out_reg_PWMdir_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    out_reg_PWMdir_i_3
       (.I0(\slv_reg4_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[15]),
        .I3(sel_tmp7_reg_437),
        .O(w_pid_out_sign));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_reg_PWMdir_i_4
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .O(w_pid_done));
  LUT6 #(
    .INIT(64'h0000E222CCCCE222)) 
    \reg_calc_state[0]_i_1 
       (.I0(\slv_reg0_reg[2] [0]),
        .I1(\reg_calc_state_reg[1] ),
        .I2(ap_CS_fsm[1]),
        .I3(ap_CS_fsm[0]),
        .I4(\reg_calc_state_reg[0]_0 ),
        .I5(reg_speed_period_end),
        .O(\reg_calc_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hBFFF00AA)) 
    reg_pid_start_i_1
       (.I0(\reg_calc_state_reg[0]_0 ),
        .I1(ap_CS_fsm[0]),
        .I2(ap_CS_fsm[1]),
        .I3(\reg_calc_state_reg[1] ),
        .I4(reg_pid_start),
        .O(reg_pid_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_pwm_thres[0]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[0]),
        .I3(sel_tmp7_reg_437),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[10]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[5]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[10]_i_2 
       (.I0(tmp_15_fu_368_p2[5]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [5]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[5]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[5]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[10]_i_3 
       (.I0(tmp_15_fu_368_p2[10]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [10]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[10]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[10]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[11]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[6]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[11]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[11]_i_2 
       (.I0(tmp_15_fu_368_p2[6]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [6]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[6]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[11]_i_3 
       (.I0(\slv_reg4_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[11]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[12]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[7]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[12]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[12]_i_2 
       (.I0(tmp_15_fu_368_p2[7]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [7]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[7]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[12]_i_3 
       (.I0(\slv_reg4_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[12]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[13]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[8]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[13]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[13]_i_2 
       (.I0(tmp_15_fu_368_p2[8]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [8]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[8]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[13]_i_3 
       (.I0(\slv_reg4_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[13]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_pwm_thres[14]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[9]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\reg_pwm_thres[14]_i_3_n_0 ),
        .I4(w_pid_out_sign),
        .I5(tmp_15_fu_368_p2[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \reg_pwm_thres[14]_i_2 
       (.I0(tmp_15_fu_368_p2[9]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [9]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[9]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h22F0)) 
    \reg_pwm_thres[14]_i_3 
       (.I0(\slv_reg4_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[14]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0000D111)) 
    \reg_pwm_thres[15]_i_1 
       (.I0(\slv_reg0_reg[2] [0]),
        .I1(\reg_calc_state_reg[1] ),
        .I2(ap_CS_fsm[1]),
        .I3(ap_CS_fsm[0]),
        .I4(\reg_calc_state_reg[0]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_10 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[9]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [9]),
        .O(\reg_pwm_thres[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_11 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[15]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [15]),
        .O(\reg_pwm_thres[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_12 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[14]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [14]),
        .O(\reg_pwm_thres[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_13 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[13]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [13]),
        .O(\reg_pwm_thres[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_14 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[8]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [8]),
        .O(\reg_pwm_thres[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_15 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[7]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [7]),
        .O(\reg_pwm_thres[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_16 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[6]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [6]),
        .O(\reg_pwm_thres[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_17 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[5]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [5]),
        .O(\reg_pwm_thres[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \reg_pwm_thres[15]_i_2 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(\reg_pwm_thres[15]_i_3_n_0 ),
        .I2(w_pid_out_sign),
        .I3(tmp_15_fu_368_p2[10]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .I5(tmp_15_fu_368_p2[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEEF0)) 
    \reg_pwm_thres[15]_i_3 
       (.I0(\slv_reg4_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep__0 ),
        .I2(out_5_reg_442[10]),
        .I3(sel_tmp7_reg_437),
        .O(\reg_pwm_thres[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_7 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[12]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [12]),
        .O(\reg_pwm_thres[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[15]_i_8 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[11]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [11]),
        .O(\reg_pwm_thres[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h111B)) 
    \reg_pwm_thres[15]_i_9 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[10]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [10]),
        .O(\reg_pwm_thres[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[1]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[1]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[2]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[2]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[3]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[3]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_pwm_thres[4]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[4]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAAA8200000A820)) 
    \reg_pwm_thres[5]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(sel_tmp7_reg_437),
        .I2(out_5_reg_442[0]),
        .I3(\slv_reg4_reg[15] [0]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .I5(w_pid_out[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[6]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[1]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[6]_i_2 
       (.I0(tmp_15_fu_368_p2[1]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [1]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[1]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[7]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[2]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[7]_i_2 
       (.I0(tmp_15_fu_368_p2[2]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [2]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[2]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[8]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[3]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[8]_i_2 
       (.I0(tmp_15_fu_368_p2[3]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [3]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[3]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \reg_pwm_thres[9]_i_1 
       (.I0(\reg_calc_state_reg[1] ),
        .I1(w_pid_out[4]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(w_pid_out[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88B888B8BBBB8888)) 
    \reg_pwm_thres[9]_i_2 
       (.I0(tmp_15_fu_368_p2[4]),
        .I1(w_pid_out_sign),
        .I2(\slv_reg4_reg[15] [4]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_5_reg_442[4]),
        .I5(sel_tmp7_reg_437),
        .O(w_pid_out[4]));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_4 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[0]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [0]),
        .O(\reg_pwm_thres[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_5 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[4]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [4]),
        .O(\reg_pwm_thres[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_6 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[3]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [3]),
        .O(\reg_pwm_thres[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_7 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[2]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [2]),
        .O(\reg_pwm_thres[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB1BB)) 
    \reg_pwm_thres[9]_i_8 
       (.I0(sel_tmp7_reg_437),
        .I1(out_5_reg_442[1]),
        .I2(\slv_reg0_reg[2]_rep__0 ),
        .I3(\slv_reg4_reg[15] [1]),
        .O(\reg_pwm_thres[9]_i_8_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[15]_i_4 
       (.CI(\reg_pwm_thres_reg[15]_i_6_n_0 ),
        .CO({\reg_pwm_thres_reg[15]_i_4_n_0 ,\reg_pwm_thres_reg[15]_i_4_n_1 ,\reg_pwm_thres_reg[15]_i_4_n_2 ,\reg_pwm_thres_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_368_p2[12:9]),
        .S({\reg_pwm_thres[15]_i_7_n_0 ,\reg_pwm_thres[15]_i_8_n_0 ,\reg_pwm_thres[15]_i_9_n_0 ,\reg_pwm_thres[15]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[15]_i_5 
       (.CI(\reg_pwm_thres_reg[15]_i_4_n_0 ),
        .CO({\NLW_reg_pwm_thres_reg[15]_i_5_CO_UNCONNECTED [3:2],\reg_pwm_thres_reg[15]_i_5_n_2 ,\reg_pwm_thres_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_pwm_thres_reg[15]_i_5_O_UNCONNECTED [3],tmp_15_fu_368_p2[15:13]}),
        .S({1'b0,\reg_pwm_thres[15]_i_11_n_0 ,\reg_pwm_thres[15]_i_12_n_0 ,\reg_pwm_thres[15]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[15]_i_6 
       (.CI(\reg_pwm_thres_reg[9]_i_3_n_0 ),
        .CO({\reg_pwm_thres_reg[15]_i_6_n_0 ,\reg_pwm_thres_reg[15]_i_6_n_1 ,\reg_pwm_thres_reg[15]_i_6_n_2 ,\reg_pwm_thres_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_368_p2[8:5]),
        .S({\reg_pwm_thres[15]_i_14_n_0 ,\reg_pwm_thres[15]_i_15_n_0 ,\reg_pwm_thres[15]_i_16_n_0 ,\reg_pwm_thres[15]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_pwm_thres_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\reg_pwm_thres_reg[9]_i_3_n_0 ,\reg_pwm_thres_reg[9]_i_3_n_1 ,\reg_pwm_thres_reg[9]_i_3_n_2 ,\reg_pwm_thres_reg[9]_i_3_n_3 }),
        .CYINIT(\reg_pwm_thres[9]_i_4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_368_p2[4:1]),
        .S({\reg_pwm_thres[9]_i_5_n_0 ,\reg_pwm_thres[9]_i_6_n_0 ,\reg_pwm_thres[9]_i_7_n_0 ,\reg_pwm_thres[9]_i_8_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \sel_tmp7_reg_437[0]_i_1 
       (.I0(ap_CS_fsm[1]),
        .I1(ap_CS_fsm[0]),
        .O(\sel_tmp7_reg_437[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \sel_tmp7_reg_437[0]_i_2 
       (.I0(tmp_12_fu_262_p2),
        .I1(tmp_3_fu_253_p2),
        .I2(tmp_9_fu_244_p2),
        .O(\sel_tmp7_reg_437[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sel_tmp7_reg_437_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .D(\sel_tmp7_reg_437[0]_i_2_n_0 ),
        .Q(sel_tmp7_reg_437),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry
       (.CI(1'b0),
        .CO({tmp_10_fu_210_p2_carry_n_0,tmp_10_fu_210_p2_carry_n_1,tmp_10_fu_210_p2_carry_n_2,tmp_10_fu_210_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry_i_1_n_0,tmp_10_fu_210_p2_carry_i_2_n_0,tmp_10_fu_210_p2_carry_i_3_n_0,tmp_10_fu_210_p2_carry_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry_i_5_n_0,tmp_10_fu_210_p2_carry_i_6_n_0,tmp_10_fu_210_p2_carry_i_7_n_0,tmp_10_fu_210_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry__0
       (.CI(tmp_10_fu_210_p2_carry_n_0),
        .CO({tmp_10_fu_210_p2_carry__0_n_0,tmp_10_fu_210_p2_carry__0_n_1,tmp_10_fu_210_p2_carry__0_n_2,tmp_10_fu_210_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry__0_i_1_n_0,tmp_10_fu_210_p2_carry__0_i_2_n_0,tmp_10_fu_210_p2_carry__0_i_3_n_0,tmp_10_fu_210_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry__0_i_5_n_0,tmp_10_fu_210_p2_carry__0_i_6_n_0,tmp_10_fu_210_p2_carry__0_i_7_n_0,tmp_10_fu_210_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_1
       (.I0(tmp_s_fu_204_p2[14]),
        .I1(tmp_6_reg_401_reg_n_91),
        .I2(tmp_6_reg_401_reg_n_90),
        .I3(tmp_s_fu_204_p2[15]),
        .O(tmp_10_fu_210_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_2
       (.I0(tmp_s_fu_204_p2[12]),
        .I1(tmp_6_reg_401_reg_n_93),
        .I2(tmp_6_reg_401_reg_n_92),
        .I3(tmp_s_fu_204_p2[13]),
        .O(tmp_10_fu_210_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_3
       (.I0(tmp_s_fu_204_p2[10]),
        .I1(tmp_6_reg_401_reg_n_95),
        .I2(tmp_6_reg_401_reg_n_94),
        .I3(tmp_s_fu_204_p2[11]),
        .O(tmp_10_fu_210_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__0_i_4
       (.I0(tmp_s_fu_204_p2[8]),
        .I1(tmp_6_reg_401_reg_n_97),
        .I2(tmp_6_reg_401_reg_n_96),
        .I3(tmp_s_fu_204_p2[9]),
        .O(tmp_10_fu_210_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_5
       (.I0(tmp_s_fu_204_p2[14]),
        .I1(tmp_6_reg_401_reg_n_91),
        .I2(tmp_s_fu_204_p2[15]),
        .I3(tmp_6_reg_401_reg_n_90),
        .O(tmp_10_fu_210_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_6
       (.I0(tmp_s_fu_204_p2[12]),
        .I1(tmp_6_reg_401_reg_n_93),
        .I2(tmp_s_fu_204_p2[13]),
        .I3(tmp_6_reg_401_reg_n_92),
        .O(tmp_10_fu_210_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_7
       (.I0(tmp_s_fu_204_p2[10]),
        .I1(tmp_6_reg_401_reg_n_95),
        .I2(tmp_s_fu_204_p2[11]),
        .I3(tmp_6_reg_401_reg_n_94),
        .O(tmp_10_fu_210_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__0_i_8
       (.I0(tmp_s_fu_204_p2[8]),
        .I1(tmp_6_reg_401_reg_n_97),
        .I2(tmp_s_fu_204_p2[9]),
        .I3(tmp_6_reg_401_reg_n_96),
        .O(tmp_10_fu_210_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry__1
       (.CI(tmp_10_fu_210_p2_carry__0_n_0),
        .CO({tmp_10_fu_210_p2_carry__1_n_0,tmp_10_fu_210_p2_carry__1_n_1,tmp_10_fu_210_p2_carry__1_n_2,tmp_10_fu_210_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry__1_i_1_n_0,tmp_10_fu_210_p2_carry__1_i_2_n_0,tmp_10_fu_210_p2_carry__1_i_3_n_0,tmp_10_fu_210_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry__1_i_5_n_0,tmp_10_fu_210_p2_carry__1_i_6_n_0,tmp_10_fu_210_p2_carry__1_i_7_n_0,tmp_10_fu_210_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_1
       (.I0(tmp_s_fu_204_p2[22]),
        .I1(tmp_6_reg_401_reg_n_83),
        .I2(tmp_6_reg_401_reg_n_82),
        .I3(tmp_s_fu_204_p2[23]),
        .O(tmp_10_fu_210_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_2
       (.I0(tmp_s_fu_204_p2[20]),
        .I1(tmp_6_reg_401_reg_n_85),
        .I2(tmp_6_reg_401_reg_n_84),
        .I3(tmp_s_fu_204_p2[21]),
        .O(tmp_10_fu_210_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_3
       (.I0(tmp_s_fu_204_p2[18]),
        .I1(tmp_6_reg_401_reg_n_87),
        .I2(tmp_6_reg_401_reg_n_86),
        .I3(tmp_s_fu_204_p2[19]),
        .O(tmp_10_fu_210_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__1_i_4
       (.I0(tmp_s_fu_204_p2[16]),
        .I1(tmp_6_reg_401_reg_n_89),
        .I2(tmp_6_reg_401_reg_n_88),
        .I3(tmp_s_fu_204_p2[17]),
        .O(tmp_10_fu_210_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_5
       (.I0(tmp_s_fu_204_p2[22]),
        .I1(tmp_6_reg_401_reg_n_83),
        .I2(tmp_s_fu_204_p2[23]),
        .I3(tmp_6_reg_401_reg_n_82),
        .O(tmp_10_fu_210_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_6
       (.I0(tmp_s_fu_204_p2[20]),
        .I1(tmp_6_reg_401_reg_n_85),
        .I2(tmp_s_fu_204_p2[21]),
        .I3(tmp_6_reg_401_reg_n_84),
        .O(tmp_10_fu_210_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_7
       (.I0(tmp_s_fu_204_p2[18]),
        .I1(tmp_6_reg_401_reg_n_87),
        .I2(tmp_s_fu_204_p2[19]),
        .I3(tmp_6_reg_401_reg_n_86),
        .O(tmp_10_fu_210_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__1_i_8
       (.I0(tmp_s_fu_204_p2[16]),
        .I1(tmp_6_reg_401_reg_n_89),
        .I2(tmp_s_fu_204_p2[17]),
        .I3(tmp_6_reg_401_reg_n_88),
        .O(tmp_10_fu_210_p2_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_10_fu_210_p2_carry__2
       (.CI(tmp_10_fu_210_p2_carry__1_n_0),
        .CO({tmp_10_fu_210_p2,tmp_10_fu_210_p2_carry__2_n_1,tmp_10_fu_210_p2_carry__2_n_2,tmp_10_fu_210_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_210_p2_carry__2_i_1_n_0,tmp_10_fu_210_p2_carry__2_i_2_n_0,tmp_10_fu_210_p2_carry__2_i_3_n_0,tmp_10_fu_210_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_10_fu_210_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_210_p2_carry__2_i_5_n_0,tmp_10_fu_210_p2_carry__2_i_6_n_0,tmp_10_fu_210_p2_carry__2_i_7_n_0,tmp_10_fu_210_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_1
       (.I0(tmp_s_fu_204_p2[30]),
        .I1(tmp_6_reg_401_reg_n_75),
        .I2(tmp_s_fu_204_p2[31]),
        .I3(tmp_6_reg_401_reg_n_74),
        .O(tmp_10_fu_210_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_2
       (.I0(tmp_s_fu_204_p2[28]),
        .I1(tmp_6_reg_401_reg_n_77),
        .I2(tmp_6_reg_401_reg_n_76),
        .I3(tmp_s_fu_204_p2[29]),
        .O(tmp_10_fu_210_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_3
       (.I0(tmp_s_fu_204_p2[26]),
        .I1(tmp_6_reg_401_reg_n_79),
        .I2(tmp_6_reg_401_reg_n_78),
        .I3(tmp_s_fu_204_p2[27]),
        .O(tmp_10_fu_210_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry__2_i_4
       (.I0(tmp_s_fu_204_p2[24]),
        .I1(tmp_6_reg_401_reg_n_81),
        .I2(tmp_6_reg_401_reg_n_80),
        .I3(tmp_s_fu_204_p2[25]),
        .O(tmp_10_fu_210_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_5
       (.I0(tmp_s_fu_204_p2[30]),
        .I1(tmp_6_reg_401_reg_n_75),
        .I2(tmp_6_reg_401_reg_n_74),
        .I3(tmp_s_fu_204_p2[31]),
        .O(tmp_10_fu_210_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_6
       (.I0(tmp_s_fu_204_p2[28]),
        .I1(tmp_6_reg_401_reg_n_77),
        .I2(tmp_s_fu_204_p2[29]),
        .I3(tmp_6_reg_401_reg_n_76),
        .O(tmp_10_fu_210_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_7
       (.I0(tmp_s_fu_204_p2[26]),
        .I1(tmp_6_reg_401_reg_n_79),
        .I2(tmp_s_fu_204_p2[27]),
        .I3(tmp_6_reg_401_reg_n_78),
        .O(tmp_10_fu_210_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry__2_i_8
       (.I0(tmp_s_fu_204_p2[24]),
        .I1(tmp_6_reg_401_reg_n_81),
        .I2(tmp_s_fu_204_p2[25]),
        .I3(tmp_6_reg_401_reg_n_80),
        .O(tmp_10_fu_210_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry_i_1
       (.I0(tmp_s_fu_204_p2[6]),
        .I1(tmp_6_reg_401_reg_n_99),
        .I2(tmp_6_reg_401_reg_n_98),
        .I3(tmp_s_fu_204_p2[7]),
        .O(tmp_10_fu_210_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry_i_2
       (.I0(tmp_s_fu_204_p2[4]),
        .I1(tmp_6_reg_401_reg_n_101),
        .I2(tmp_6_reg_401_reg_n_100),
        .I3(tmp_s_fu_204_p2[5]),
        .O(tmp_10_fu_210_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_10_fu_210_p2_carry_i_3
       (.I0(tmp_s_fu_204_p2[2]),
        .I1(tmp_6_reg_401_reg_n_103),
        .I2(tmp_6_reg_401_reg_n_102),
        .I3(tmp_s_fu_204_p2[3]),
        .O(tmp_10_fu_210_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h04FF0004)) 
    tmp_10_fu_210_p2_carry_i_4
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(tmp_6_reg_401_reg_n_105),
        .I3(tmp_6_reg_401_reg_n_104),
        .I4(tmp_s_fu_204_p2[1]),
        .O(tmp_10_fu_210_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry_i_5
       (.I0(tmp_s_fu_204_p2[6]),
        .I1(tmp_6_reg_401_reg_n_99),
        .I2(tmp_s_fu_204_p2[7]),
        .I3(tmp_6_reg_401_reg_n_98),
        .O(tmp_10_fu_210_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry_i_6
       (.I0(tmp_s_fu_204_p2[4]),
        .I1(tmp_6_reg_401_reg_n_101),
        .I2(tmp_s_fu_204_p2[5]),
        .I3(tmp_6_reg_401_reg_n_100),
        .O(tmp_10_fu_210_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_10_fu_210_p2_carry_i_7
       (.I0(tmp_s_fu_204_p2[2]),
        .I1(tmp_6_reg_401_reg_n_103),
        .I2(tmp_s_fu_204_p2[3]),
        .I3(tmp_6_reg_401_reg_n_102),
        .O(tmp_10_fu_210_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    tmp_10_fu_210_p2_carry_i_8
       (.I0(\slv_reg6_reg[31] [0]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_6_reg_401_reg_n_105),
        .I3(tmp_s_fu_204_p2[1]),
        .I4(tmp_6_reg_401_reg_n_104),
        .O(tmp_10_fu_210_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[0]_i_1 
       (.I0(\slv_reg6_reg[31] [8]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[8]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_97),
        .O(ui_temp_new_fu_222_p3[8]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[10]_i_1 
       (.I0(\slv_reg6_reg[31] [18]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[18]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_87),
        .O(ui_temp_new_fu_222_p3[18]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[11]_i_1 
       (.I0(\slv_reg6_reg[31] [19]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[19]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_86),
        .O(ui_temp_new_fu_222_p3[19]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[12]_i_1 
       (.I0(\slv_reg6_reg[31] [20]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[20]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_85),
        .O(ui_temp_new_fu_222_p3[20]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[13]_i_1 
       (.I0(\slv_reg6_reg[31] [21]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[21]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_84),
        .O(ui_temp_new_fu_222_p3[21]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[14]_i_1 
       (.I0(\slv_reg6_reg[31] [22]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[22]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_83),
        .O(ui_temp_new_fu_222_p3[22]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[15]_i_1 
       (.I0(\slv_reg6_reg[31] [23]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[23]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_82),
        .O(ui_temp_new_fu_222_p3[23]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[1]_i_1 
       (.I0(\slv_reg6_reg[31] [9]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[9]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_96),
        .O(ui_temp_new_fu_222_p3[9]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [12]),
        .O(\tmp_11_reg_427[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [11]),
        .O(\tmp_11_reg_427[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [10]),
        .O(\tmp_11_reg_427[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[1]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [9]),
        .O(\tmp_11_reg_427[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[2]_i_1 
       (.I0(\slv_reg6_reg[31] [10]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[10]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_95),
        .O(ui_temp_new_fu_222_p3[10]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[3]_i_1 
       (.I0(\slv_reg6_reg[31] [11]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[11]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_94),
        .O(ui_temp_new_fu_222_p3[11]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[4]_i_1 
       (.I0(\slv_reg6_reg[31] [12]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[12]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_93),
        .O(ui_temp_new_fu_222_p3[12]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[5]_i_1 
       (.I0(\slv_reg6_reg[31] [13]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[13]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_92),
        .O(ui_temp_new_fu_222_p3[13]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [16]),
        .O(\tmp_11_reg_427[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [15]),
        .O(\tmp_11_reg_427[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [14]),
        .O(\tmp_11_reg_427[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[5]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [13]),
        .O(\tmp_11_reg_427[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[6]_i_1 
       (.I0(\slv_reg6_reg[31] [14]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[14]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_91),
        .O(ui_temp_new_fu_222_p3[14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[7]_i_1 
       (.I0(\slv_reg6_reg[31] [15]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[15]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_90),
        .O(ui_temp_new_fu_222_p3[15]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[8]_i_1 
       (.I0(\slv_reg6_reg[31] [16]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[16]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_89),
        .O(ui_temp_new_fu_222_p3[16]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \tmp_11_reg_427[9]_i_1 
       (.I0(\slv_reg6_reg[31] [17]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[17]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_88),
        .O(ui_temp_new_fu_222_p3[17]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [20]),
        .O(\tmp_11_reg_427[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [19]),
        .O(\tmp_11_reg_427[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [18]),
        .O(\tmp_11_reg_427[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_427[9]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [17]),
        .O(\tmp_11_reg_427[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[8]),
        .Q(tmp_11_reg_427[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[10] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[18]),
        .Q(tmp_11_reg_427[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[11] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[19]),
        .Q(tmp_11_reg_427[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[12] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[20]),
        .Q(tmp_11_reg_427[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[13] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[21]),
        .Q(tmp_11_reg_427[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[14] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[22]),
        .Q(tmp_11_reg_427[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[15] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[23]),
        .Q(tmp_11_reg_427[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[9]),
        .Q(tmp_11_reg_427[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_11_reg_427_reg[1]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[7]_i_2_n_0 ),
        .CO({\tmp_11_reg_427_reg[1]_i_2_n_0 ,\tmp_11_reg_427_reg[1]_i_2_n_1 ,\tmp_11_reg_427_reg[1]_i_2_n_2 ,\tmp_11_reg_427_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[12:9]),
        .S({\tmp_11_reg_427[1]_i_3_n_0 ,\tmp_11_reg_427[1]_i_4_n_0 ,\tmp_11_reg_427[1]_i_5_n_0 ,\tmp_11_reg_427[1]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[10]),
        .Q(tmp_11_reg_427[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[11]),
        .Q(tmp_11_reg_427[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[12]),
        .Q(tmp_11_reg_427[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[13]),
        .Q(tmp_11_reg_427[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_11_reg_427_reg[5]_i_2 
       (.CI(\tmp_11_reg_427_reg[1]_i_2_n_0 ),
        .CO({\tmp_11_reg_427_reg[5]_i_2_n_0 ,\tmp_11_reg_427_reg[5]_i_2_n_1 ,\tmp_11_reg_427_reg[5]_i_2_n_2 ,\tmp_11_reg_427_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[16:13]),
        .S({\tmp_11_reg_427[5]_i_3_n_0 ,\tmp_11_reg_427[5]_i_4_n_0 ,\tmp_11_reg_427[5]_i_5_n_0 ,\tmp_11_reg_427[5]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[14]),
        .Q(tmp_11_reg_427[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[15]),
        .Q(tmp_11_reg_427[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[8] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[16]),
        .Q(tmp_11_reg_427[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_11_reg_427_reg[9] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[17]),
        .Q(tmp_11_reg_427[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_11_reg_427_reg[9]_i_2 
       (.CI(\tmp_11_reg_427_reg[5]_i_2_n_0 ),
        .CO({\tmp_11_reg_427_reg[9]_i_2_n_0 ,\tmp_11_reg_427_reg[9]_i_2_n_1 ,\tmp_11_reg_427_reg[9]_i_2_n_2 ,\tmp_11_reg_427_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[20:17]),
        .S({\tmp_11_reg_427[9]_i_3_n_0 ,\tmp_11_reg_427[9]_i_4_n_0 ,\tmp_11_reg_427[9]_i_5_n_0 ,\tmp_11_reg_427[9]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_12_fu_262_p2_carry
       (.CI(1'b0),
        .CO({tmp_12_fu_262_p2_carry_n_0,tmp_12_fu_262_p2_carry_n_1,tmp_12_fu_262_p2_carry_n_2,tmp_12_fu_262_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_12_fu_262_p2_carry_i_1_n_0,tmp_12_fu_262_p2_carry_i_2_n_0,tmp_12_fu_262_p2_carry_i_3_n_0,tmp_12_fu_262_p2_carry_i_4_n_0}),
        .O(NLW_tmp_12_fu_262_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_12_fu_262_p2_carry_i_5_n_0,tmp_12_fu_262_p2_carry_i_6_n_0,tmp_12_fu_262_p2_carry_i_7_n_0,tmp_12_fu_262_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_12_fu_262_p2_carry__0
       (.CI(tmp_12_fu_262_p2_carry_n_0),
        .CO({tmp_12_fu_262_p2,tmp_12_fu_262_p2_carry__0_n_1,tmp_12_fu_262_p2_carry__0_n_2,tmp_12_fu_262_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_12_fu_262_p2_carry__0_i_1_n_0,tmp_12_fu_262_p2_carry__0_i_2_n_0,tmp_12_fu_262_p2_carry__0_i_3_n_0,tmp_12_fu_262_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_12_fu_262_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_12_fu_262_p2_carry__0_i_5_n_0,tmp_12_fu_262_p2_carry__0_i_6_n_0,tmp_12_fu_262_p2_carry__0_i_7_n_0,tmp_12_fu_262_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h0A0A2F02)) 
    tmp_12_fu_262_p2_carry__0_i_1
       (.I0(out_3_fu_258_p2[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(out_3_fu_258_p2[15]),
        .I3(\slv_reg4_reg[15] [15]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_12_fu_262_p2_carry__0_i_2
       (.I0(out_3_fu_258_p2[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(\slv_reg4_reg[15] [13]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[13]),
        .O(tmp_12_fu_262_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2F0002)) 
    tmp_12_fu_262_p2_carry__0_i_3
       (.I0(out_3_fu_258_p2[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(\slv_reg4_reg[15] [11]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[11]),
        .O(tmp_12_fu_262_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_12_fu_262_p2_carry__0_i_4
       (.I0(out_3_fu_258_p2[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(\slv_reg4_reg[15] [9]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[9]),
        .O(tmp_12_fu_262_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h00905509)) 
    tmp_12_fu_262_p2_carry__0_i_5
       (.I0(out_3_fu_258_p2[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[15]),
        .O(tmp_12_fu_262_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_12_fu_262_p2_carry__0_i_6
       (.I0(out_3_fu_258_p2[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(out_3_fu_258_p2[13]),
        .I3(\slv_reg4_reg[15] [13]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A0A9009)) 
    tmp_12_fu_262_p2_carry__0_i_7
       (.I0(out_3_fu_258_p2[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(out_3_fu_258_p2[11]),
        .I3(\slv_reg4_reg[15] [11]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_12_fu_262_p2_carry__0_i_8
       (.I0(out_3_fu_258_p2[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(out_3_fu_258_p2[9]),
        .I3(\slv_reg4_reg[15] [9]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_12_fu_262_p2_carry_i_1
       (.I0(out_3_fu_258_p2[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(\slv_reg4_reg[15] [7]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[7]),
        .O(tmp_12_fu_262_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hAA2F0002)) 
    tmp_12_fu_262_p2_carry_i_2
       (.I0(out_3_fu_258_p2[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(\slv_reg4_reg[15] [5]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[5]),
        .O(tmp_12_fu_262_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_12_fu_262_p2_carry_i_3
       (.I0(out_3_fu_258_p2[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(\slv_reg4_reg[15] [3]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[3]),
        .O(tmp_12_fu_262_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_12_fu_262_p2_carry_i_4
       (.I0(out_3_fu_258_p2[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(\slv_reg4_reg[15] [1]),
        .I3(\slv_reg0_reg[2]_rep__0 ),
        .I4(out_3_fu_258_p2[1]),
        .O(tmp_12_fu_262_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_12_fu_262_p2_carry_i_5
       (.I0(out_3_fu_258_p2[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(out_3_fu_258_p2[7]),
        .I3(\slv_reg4_reg[15] [7]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h50509009)) 
    tmp_12_fu_262_p2_carry_i_6
       (.I0(out_3_fu_258_p2[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(out_3_fu_258_p2[5]),
        .I3(\slv_reg4_reg[15] [5]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_12_fu_262_p2_carry_i_7
       (.I0(out_3_fu_258_p2[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(out_3_fu_258_p2[3]),
        .I3(\slv_reg4_reg[15] [3]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_12_fu_262_p2_carry_i_8
       (.I0(out_3_fu_258_p2[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(out_3_fu_258_p2[1]),
        .I3(\slv_reg4_reg[15] [1]),
        .I4(\slv_reg0_reg[2]_rep__0 ),
        .O(tmp_12_fu_262_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_13_fu_268_p2_carry
       (.CI(1'b0),
        .CO({tmp_13_fu_268_p2_carry_n_0,tmp_13_fu_268_p2_carry_n_1,tmp_13_fu_268_p2_carry_n_2,tmp_13_fu_268_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_268_p2_carry_i_1_n_0,tmp_13_fu_268_p2_carry_i_2_n_0,tmp_13_fu_268_p2_carry_i_3_n_0,tmp_13_fu_268_p2_carry_i_4_n_0}),
        .O(NLW_tmp_13_fu_268_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_268_p2_carry_i_5_n_0,tmp_13_fu_268_p2_carry_i_6_n_0,tmp_13_fu_268_p2_carry_i_7_n_0,tmp_13_fu_268_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_13_fu_268_p2_carry__0
       (.CI(tmp_13_fu_268_p2_carry_n_0),
        .CO({tmp_13_fu_268_p2,tmp_13_fu_268_p2_carry__0_n_1,tmp_13_fu_268_p2_carry__0_n_2,tmp_13_fu_268_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_268_p2_carry__0_i_1_n_0,tmp_13_fu_268_p2_carry__0_i_2_n_0,tmp_13_fu_268_p2_carry__0_i_3_n_0,tmp_13_fu_268_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_13_fu_268_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_268_p2_carry__0_i_5_n_0,tmp_13_fu_268_p2_carry__0_i_6_n_0,tmp_13_fu_268_p2_carry__0_i_7_n_0,tmp_13_fu_268_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h332F0002)) 
    tmp_13_fu_268_p2_carry__0_i_1
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(out_3_fu_258_p2[14]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[15]),
        .O(tmp_13_fu_268_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h3F3F2F02)) 
    tmp_13_fu_268_p2_carry__0_i_2
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(out_3_fu_258_p2[12]),
        .I2(out_3_fu_258_p2[13]),
        .I3(\slv_reg5_reg[15] [13]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_13_fu_268_p2_carry__0_i_3
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(out_3_fu_258_p2[10]),
        .I2(out_3_fu_258_p2[11]),
        .I3(\slv_reg5_reg[15] [11]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry__0_i_4
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(out_3_fu_258_p2[8]),
        .I2(out_3_fu_258_p2[9]),
        .I3(\slv_reg5_reg[15] [9]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hC0C09009)) 
    tmp_13_fu_268_p2_carry__0_i_5
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(out_3_fu_258_p2[14]),
        .I2(out_3_fu_258_p2[15]),
        .I3(\slv_reg5_reg[15] [15]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hCC900009)) 
    tmp_13_fu_268_p2_carry__0_i_6
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(out_3_fu_258_p2[12]),
        .I2(\slv_reg5_reg[15] [13]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[13]),
        .O(tmp_13_fu_268_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_13_fu_268_p2_carry__0_i_7
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(out_3_fu_258_p2[10]),
        .I2(\slv_reg5_reg[15] [11]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[11]),
        .O(tmp_13_fu_268_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry__0_i_8
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(out_3_fu_258_p2[8]),
        .I2(\slv_reg5_reg[15] [9]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[9]),
        .O(tmp_13_fu_268_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry_i_1
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(out_3_fu_258_p2[6]),
        .I2(out_3_fu_258_p2[7]),
        .I3(\slv_reg5_reg[15] [7]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_13_fu_268_p2_carry_i_2
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(out_3_fu_258_p2[4]),
        .I2(out_3_fu_258_p2[5]),
        .I3(\slv_reg5_reg[15] [5]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry_i_3
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(out_3_fu_258_p2[2]),
        .I2(out_3_fu_258_p2[3]),
        .I3(\slv_reg5_reg[15] [3]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_13_fu_268_p2_carry_i_4
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(out_3_fu_258_p2[0]),
        .I2(out_3_fu_258_p2[1]),
        .I3(\slv_reg5_reg[15] [1]),
        .I4(\slv_reg0_reg[2]_rep__1 ),
        .O(tmp_13_fu_268_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry_i_5
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(out_3_fu_258_p2[6]),
        .I2(\slv_reg5_reg[15] [7]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[7]),
        .O(tmp_13_fu_268_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_13_fu_268_p2_carry_i_6
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(out_3_fu_258_p2[4]),
        .I2(\slv_reg5_reg[15] [5]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[5]),
        .O(tmp_13_fu_268_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry_i_7
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(out_3_fu_258_p2[2]),
        .I2(\slv_reg5_reg[15] [3]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[3]),
        .O(tmp_13_fu_268_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_13_fu_268_p2_carry_i_8
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(out_3_fu_258_p2[0]),
        .I2(\slv_reg5_reg[15] [1]),
        .I3(\slv_reg0_reg[2]_rep__1 ),
        .I4(out_3_fu_258_p2[1]),
        .O(tmp_13_fu_268_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_3_fu_253_p2_carry
       (.CI(1'b0),
        .CO({tmp_3_fu_253_p2_carry_n_0,tmp_3_fu_253_p2_carry_n_1,tmp_3_fu_253_p2_carry_n_2,tmp_3_fu_253_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_3_fu_253_p2_carry_i_1_n_0,tmp_3_fu_253_p2_carry_i_2_n_0,tmp_3_fu_253_p2_carry_i_3_n_0,tmp_3_fu_253_p2_carry_i_4_n_0}),
        .O(NLW_tmp_3_fu_253_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_253_p2_carry_i_5_n_0,tmp_3_fu_253_p2_carry_i_6_n_0,tmp_3_fu_253_p2_carry_i_7_n_0,tmp_3_fu_253_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_3_fu_253_p2_carry__0
       (.CI(tmp_3_fu_253_p2_carry_n_0),
        .CO({tmp_3_fu_253_p2_carry__0_n_0,tmp_3_fu_253_p2_carry__0_n_1,tmp_3_fu_253_p2_carry__0_n_2,tmp_3_fu_253_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_3_fu_253_p2_carry__0_i_1_n_0,tmp_3_fu_253_p2_carry__0_i_2_n_0,tmp_3_fu_253_p2_carry__0_i_3_n_0,tmp_3_fu_253_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_3_fu_253_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_253_p2_carry__0_i_5_n_0,tmp_3_fu_253_p2_carry__0_i_6_n_0,tmp_3_fu_253_p2_carry__0_i_7_n_0,tmp_3_fu_253_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h3F3F2F02)) 
    tmp_3_fu_253_p2_carry__0_i_1
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(tmp_8_reg_410[14]),
        .I2(tmp_8_reg_410[15]),
        .I3(\slv_reg5_reg[15] [15]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h3F3F2F02)) 
    tmp_3_fu_253_p2_carry__0_i_2
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(tmp_8_reg_410[12]),
        .I2(tmp_8_reg_410[13]),
        .I3(\slv_reg5_reg[15] [13]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_3_fu_253_p2_carry__0_i_3
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(tmp_8_reg_410[10]),
        .I2(tmp_8_reg_410[11]),
        .I3(\slv_reg5_reg[15] [11]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry__0_i_4
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(tmp_8_reg_410[8]),
        .I2(tmp_8_reg_410[9]),
        .I3(\slv_reg5_reg[15] [9]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hCC900009)) 
    tmp_3_fu_253_p2_carry__0_i_5
       (.I0(\slv_reg5_reg[15] [14]),
        .I1(tmp_8_reg_410[14]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[15]),
        .O(tmp_3_fu_253_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hCC900009)) 
    tmp_3_fu_253_p2_carry__0_i_6
       (.I0(\slv_reg5_reg[15] [12]),
        .I1(tmp_8_reg_410[12]),
        .I2(\slv_reg5_reg[15] [13]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[13]),
        .O(tmp_3_fu_253_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_3_fu_253_p2_carry__0_i_7
       (.I0(\slv_reg5_reg[15] [10]),
        .I1(tmp_8_reg_410[10]),
        .I2(\slv_reg5_reg[15] [11]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[11]),
        .O(tmp_3_fu_253_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry__0_i_8
       (.I0(\slv_reg5_reg[15] [8]),
        .I1(tmp_8_reg_410[8]),
        .I2(\slv_reg5_reg[15] [9]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[9]),
        .O(tmp_3_fu_253_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_3_fu_253_p2_carry__1
       (.CI(tmp_3_fu_253_p2_carry__0_n_0),
        .CO({tmp_3_fu_253_p2,tmp_3_fu_253_p2_carry__1_n_1,tmp_3_fu_253_p2_carry__1_n_2,tmp_3_fu_253_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_3_fu_253_p2_carry__1_i_1_n_0,tmp_3_fu_253_p2_carry__1_i_2_n_0,tmp_3_fu_253_p2_carry__1_i_3_n_0,tmp_3_fu_253_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_3_fu_253_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_253_p2_carry__1_i_5_n_0,tmp_3_fu_253_p2_carry__1_i_6_n_0,tmp_3_fu_253_p2_carry__1_i_7_n_0,tmp_3_fu_253_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h5700)) 
    tmp_3_fu_253_p2_carry__1_i_1
       (.I0(tmp_8_reg_410[22]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[23]),
        .O(tmp_3_fu_253_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h7770)) 
    tmp_3_fu_253_p2_carry__1_i_2
       (.I0(tmp_8_reg_410[20]),
        .I1(tmp_8_reg_410[21]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h7770)) 
    tmp_3_fu_253_p2_carry__1_i_3
       (.I0(tmp_8_reg_410[18]),
        .I1(tmp_8_reg_410[19]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h7770)) 
    tmp_3_fu_253_p2_carry__1_i_4
       (.I0(tmp_8_reg_410[16]),
        .I1(tmp_8_reg_410[17]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8881)) 
    tmp_3_fu_253_p2_carry__1_i_5
       (.I0(tmp_8_reg_410[22]),
        .I1(tmp_8_reg_410[23]),
        .I2(\slv_reg5_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    tmp_3_fu_253_p2_carry__1_i_6
       (.I0(tmp_8_reg_410[20]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[21]),
        .O(tmp_3_fu_253_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    tmp_3_fu_253_p2_carry__1_i_7
       (.I0(tmp_8_reg_410[18]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[19]),
        .O(tmp_3_fu_253_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    tmp_3_fu_253_p2_carry__1_i_8
       (.I0(tmp_8_reg_410[16]),
        .I1(\slv_reg5_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[17]),
        .O(tmp_3_fu_253_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry_i_1
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(tmp_8_reg_410[6]),
        .I2(tmp_8_reg_410[7]),
        .I3(\slv_reg5_reg[15] [7]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F0F2F02)) 
    tmp_3_fu_253_p2_carry_i_2
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(tmp_8_reg_410[4]),
        .I2(tmp_8_reg_410[5]),
        .I3(\slv_reg5_reg[15] [5]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry_i_3
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(tmp_8_reg_410[2]),
        .I2(tmp_8_reg_410[3]),
        .I3(\slv_reg5_reg[15] [3]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002F02)) 
    tmp_3_fu_253_p2_carry_i_4
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(tmp_8_reg_410[0]),
        .I2(tmp_8_reg_410[1]),
        .I3(\slv_reg5_reg[15] [1]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_3_fu_253_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry_i_5
       (.I0(\slv_reg5_reg[15] [6]),
        .I1(tmp_8_reg_410[6]),
        .I2(\slv_reg5_reg[15] [7]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[7]),
        .O(tmp_3_fu_253_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h33900009)) 
    tmp_3_fu_253_p2_carry_i_6
       (.I0(\slv_reg5_reg[15] [4]),
        .I1(tmp_8_reg_410[4]),
        .I2(\slv_reg5_reg[15] [5]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[5]),
        .O(tmp_3_fu_253_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry_i_7
       (.I0(\slv_reg5_reg[15] [2]),
        .I1(tmp_8_reg_410[2]),
        .I2(\slv_reg5_reg[15] [3]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[3]),
        .O(tmp_3_fu_253_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    tmp_3_fu_253_p2_carry_i_8
       (.I0(\slv_reg5_reg[15] [0]),
        .I1(tmp_8_reg_410[0]),
        .I2(\slv_reg5_reg[15] [1]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[1]),
        .O(tmp_3_fu_253_p2_carry_i_8_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_reg_401_reg
       (.A({tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_2_n_0,tmp_6_reg_401_reg_i_3_n_0,tmp_6_reg_401_reg_i_4_n_0,tmp_6_reg_401_reg_i_5_n_0,tmp_6_reg_401_reg_i_6_n_0,tmp_6_reg_401_reg_i_7_n_0,tmp_6_reg_401_reg_i_8_n_0,tmp_6_reg_401_reg_i_9_n_0,tmp_6_reg_401_reg_i_10_n_0,tmp_6_reg_401_reg_i_11_n_0,tmp_6_reg_401_reg_i_12_n_0,tmp_6_reg_401_reg_i_13_n_0,tmp_6_reg_401_reg_i_14_n_0,tmp_6_reg_401_reg_i_15_n_0,tmp_6_reg_401_reg_i_16_n_0,tmp_6_reg_401_reg_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_reg_401_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\slv_reg1_reg[14] [15],\slv_reg1_reg[14] [15],\slv_reg1_reg[14] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_reg_401_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ui_temp_new_1_fu_325_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_reg_401_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_reg_401_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_6_reg_401_reg_0),
        .CEC(\sel_tmp7_reg_437[0]_i_1_n_0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp_1_reg_3960),
        .CLK(motor_s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_reg_401_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_reg_401_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_6_reg_401_reg_P_UNCONNECTED[47:32],tmp_6_reg_401_reg_n_74,tmp_6_reg_401_reg_n_75,tmp_6_reg_401_reg_n_76,tmp_6_reg_401_reg_n_77,tmp_6_reg_401_reg_n_78,tmp_6_reg_401_reg_n_79,tmp_6_reg_401_reg_n_80,tmp_6_reg_401_reg_n_81,tmp_6_reg_401_reg_n_82,tmp_6_reg_401_reg_n_83,tmp_6_reg_401_reg_n_84,tmp_6_reg_401_reg_n_85,tmp_6_reg_401_reg_n_86,tmp_6_reg_401_reg_n_87,tmp_6_reg_401_reg_n_88,tmp_6_reg_401_reg_n_89,tmp_6_reg_401_reg_n_90,tmp_6_reg_401_reg_n_91,tmp_6_reg_401_reg_n_92,tmp_6_reg_401_reg_n_93,tmp_6_reg_401_reg_n_94,tmp_6_reg_401_reg_n_95,tmp_6_reg_401_reg_n_96,tmp_6_reg_401_reg_n_97,tmp_6_reg_401_reg_n_98,tmp_6_reg_401_reg_n_99,tmp_6_reg_401_reg_n_100,tmp_6_reg_401_reg_n_101,tmp_6_reg_401_reg_n_102,tmp_6_reg_401_reg_n_103,tmp_6_reg_401_reg_n_104,tmp_6_reg_401_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_6_reg_401_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_reg_401_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_6_reg_401_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_reg_401_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    tmp_6_reg_401_reg_i_1
       (.I0(\slv_reg14_reg[0] ),
        .I1(\reg_calc_state_reg[1] ),
        .I2(\reg_calc_state_reg[0]_0 ),
        .O(tmp_6_reg_401_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_10
       (.I0(\slv_reg3_reg[15] [7]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_11
       (.I0(\slv_reg3_reg[15] [6]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_12
       (.I0(\slv_reg3_reg[15] [5]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_13
       (.I0(\slv_reg3_reg[15] [4]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_14
       (.I0(\slv_reg3_reg[15] [3]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_15
       (.I0(\slv_reg3_reg[15] [2]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_16
       (.I0(\slv_reg3_reg[15] [1]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_17
       (.I0(\slv_reg3_reg[15] [0]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_18
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_74),
        .I3(ui_temp_new_reg_421[31]),
        .O(ui_temp_new_1_fu_325_p3[31]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_19
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_75),
        .I3(ui_temp_new_reg_421[30]),
        .O(ui_temp_new_1_fu_325_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_2
       (.I0(\slv_reg3_reg[15] [15]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_20
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_76),
        .I3(ui_temp_new_reg_421[29]),
        .O(ui_temp_new_1_fu_325_p3[29]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_21
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_77),
        .I3(ui_temp_new_reg_421[28]),
        .O(ui_temp_new_1_fu_325_p3[28]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_22
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_78),
        .I3(ui_temp_new_reg_421[27]),
        .O(ui_temp_new_1_fu_325_p3[27]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_23
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_79),
        .I3(ui_temp_new_reg_421[26]),
        .O(ui_temp_new_1_fu_325_p3[26]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_24
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_80),
        .I3(ui_temp_new_reg_421[25]),
        .O(ui_temp_new_1_fu_325_p3[25]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_25
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_81),
        .I3(ui_temp_new_reg_421[24]),
        .O(ui_temp_new_1_fu_325_p3[24]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_26
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_82),
        .I3(tmp_11_reg_427[15]),
        .O(ui_temp_new_1_fu_325_p3[23]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_27
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_83),
        .I3(tmp_11_reg_427[14]),
        .O(ui_temp_new_1_fu_325_p3[22]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_28
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_84),
        .I3(tmp_11_reg_427[13]),
        .O(ui_temp_new_1_fu_325_p3[21]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_29
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_85),
        .I3(tmp_11_reg_427[12]),
        .O(ui_temp_new_1_fu_325_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_3
       (.I0(\slv_reg3_reg[15] [14]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_30
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_86),
        .I3(tmp_11_reg_427[11]),
        .O(ui_temp_new_1_fu_325_p3[19]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_31
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_87),
        .I3(tmp_11_reg_427[10]),
        .O(ui_temp_new_1_fu_325_p3[18]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_32
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_88),
        .I3(tmp_11_reg_427[9]),
        .O(ui_temp_new_1_fu_325_p3[17]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_33
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_89),
        .I3(tmp_11_reg_427[8]),
        .O(ui_temp_new_1_fu_325_p3[16]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_34
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_90),
        .I3(tmp_11_reg_427[7]),
        .O(ui_temp_new_1_fu_325_p3[15]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_35
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_91),
        .I3(tmp_11_reg_427[6]),
        .O(ui_temp_new_1_fu_325_p3[14]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_36
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_92),
        .I3(tmp_11_reg_427[5]),
        .O(ui_temp_new_1_fu_325_p3[13]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_37
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_93),
        .I3(tmp_11_reg_427[4]),
        .O(ui_temp_new_1_fu_325_p3[12]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_38
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_94),
        .I3(tmp_11_reg_427[3]),
        .O(ui_temp_new_1_fu_325_p3[11]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_39
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_95),
        .I3(tmp_11_reg_427[2]),
        .O(ui_temp_new_1_fu_325_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_4
       (.I0(\slv_reg3_reg[15] [13]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_40
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_96),
        .I3(tmp_11_reg_427[1]),
        .O(ui_temp_new_1_fu_325_p3[9]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_41
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_97),
        .I3(tmp_11_reg_427[0]),
        .O(ui_temp_new_1_fu_325_p3[8]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_42
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_98),
        .I3(ui_temp_new_reg_421[7]),
        .O(ui_temp_new_1_fu_325_p3[7]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_43
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_99),
        .I3(ui_temp_new_reg_421[6]),
        .O(ui_temp_new_1_fu_325_p3[6]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_44
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_100),
        .I3(ui_temp_new_reg_421[5]),
        .O(ui_temp_new_1_fu_325_p3[5]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_45
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_101),
        .I3(ui_temp_new_reg_421[4]),
        .O(ui_temp_new_1_fu_325_p3[4]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_46
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_102),
        .I3(ui_temp_new_reg_421[3]),
        .O(ui_temp_new_1_fu_325_p3[3]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_47
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_103),
        .I3(ui_temp_new_reg_421[2]),
        .O(ui_temp_new_1_fu_325_p3[2]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_48
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_104),
        .I3(ui_temp_new_reg_421[1]),
        .O(ui_temp_new_1_fu_325_p3[1]));
  LUT4 #(
    .INIT(16'hF1E0)) 
    tmp_6_reg_401_reg_i_49
       (.I0(tmp_3_fu_253_p2),
        .I1(tmp_9_fu_244_p2),
        .I2(tmp_6_reg_401_reg_n_105),
        .I3(ui_temp_new_reg_421[0]),
        .O(ui_temp_new_1_fu_325_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_5
       (.I0(\slv_reg3_reg[15] [12]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_6
       (.I0(\slv_reg3_reg[15] [11]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_7
       (.I0(\slv_reg3_reg[15] [10]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_8
       (.I0(\slv_reg3_reg[15] [9]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_401_reg_i_9
       (.I0(\slv_reg3_reg[15] [8]),
        .I1(\slv_reg0_reg[2]_rep ),
        .O(tmp_6_reg_401_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry
       (.CI(1'b0),
        .CO({tmp_7_fu_199_p2_carry_n_0,tmp_7_fu_199_p2_carry_n_1,tmp_7_fu_199_p2_carry_n_2,tmp_7_fu_199_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry_i_1_n_0,tmp_7_fu_199_p2_carry_i_2_n_0,tmp_7_fu_199_p2_carry_i_3_n_0,tmp_7_fu_199_p2_carry_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry_i_5_n_0,tmp_7_fu_199_p2_carry_i_6_n_0,tmp_7_fu_199_p2_carry_i_7_n_0,tmp_7_fu_199_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry__0
       (.CI(tmp_7_fu_199_p2_carry_n_0),
        .CO({tmp_7_fu_199_p2_carry__0_n_0,tmp_7_fu_199_p2_carry__0_n_1,tmp_7_fu_199_p2_carry__0_n_2,tmp_7_fu_199_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry__0_i_1_n_0,tmp_7_fu_199_p2_carry__0_i_2_n_0,tmp_7_fu_199_p2_carry__0_i_3_n_0,tmp_7_fu_199_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry__0_i_5_n_0,tmp_7_fu_199_p2_carry__0_i_6_n_0,tmp_7_fu_199_p2_carry__0_i_7_n_0,tmp_7_fu_199_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_1
       (.I0(tmp_6_reg_401_reg_n_91),
        .I1(\slv_reg6_reg[31] [14]),
        .I2(\slv_reg6_reg[31] [15]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_90),
        .O(tmp_7_fu_199_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_2
       (.I0(tmp_6_reg_401_reg_n_93),
        .I1(\slv_reg6_reg[31] [12]),
        .I2(\slv_reg6_reg[31] [13]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_92),
        .O(tmp_7_fu_199_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_3
       (.I0(tmp_6_reg_401_reg_n_95),
        .I1(\slv_reg6_reg[31] [10]),
        .I2(\slv_reg6_reg[31] [11]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_94),
        .O(tmp_7_fu_199_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__0_i_4
       (.I0(tmp_6_reg_401_reg_n_97),
        .I1(\slv_reg6_reg[31] [8]),
        .I2(\slv_reg6_reg[31] [9]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_96),
        .O(tmp_7_fu_199_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_5
       (.I0(tmp_6_reg_401_reg_n_91),
        .I1(\slv_reg6_reg[31] [14]),
        .I2(tmp_6_reg_401_reg_n_90),
        .I3(\slv_reg6_reg[31] [15]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_6
       (.I0(tmp_6_reg_401_reg_n_93),
        .I1(\slv_reg6_reg[31] [12]),
        .I2(tmp_6_reg_401_reg_n_92),
        .I3(\slv_reg6_reg[31] [13]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_7
       (.I0(tmp_6_reg_401_reg_n_95),
        .I1(\slv_reg6_reg[31] [10]),
        .I2(tmp_6_reg_401_reg_n_94),
        .I3(\slv_reg6_reg[31] [11]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__0_i_8
       (.I0(tmp_6_reg_401_reg_n_97),
        .I1(\slv_reg6_reg[31] [8]),
        .I2(tmp_6_reg_401_reg_n_96),
        .I3(\slv_reg6_reg[31] [9]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry__1
       (.CI(tmp_7_fu_199_p2_carry__0_n_0),
        .CO({tmp_7_fu_199_p2_carry__1_n_0,tmp_7_fu_199_p2_carry__1_n_1,tmp_7_fu_199_p2_carry__1_n_2,tmp_7_fu_199_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry__1_i_1_n_0,tmp_7_fu_199_p2_carry__1_i_2_n_0,tmp_7_fu_199_p2_carry__1_i_3_n_0,tmp_7_fu_199_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry__1_i_5_n_0,tmp_7_fu_199_p2_carry__1_i_6_n_0,tmp_7_fu_199_p2_carry__1_i_7_n_0,tmp_7_fu_199_p2_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_1
       (.I0(tmp_6_reg_401_reg_n_83),
        .I1(\slv_reg6_reg[31] [22]),
        .I2(\slv_reg6_reg[31] [23]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_82),
        .O(tmp_7_fu_199_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_2
       (.I0(tmp_6_reg_401_reg_n_85),
        .I1(\slv_reg6_reg[31] [20]),
        .I2(\slv_reg6_reg[31] [21]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_84),
        .O(tmp_7_fu_199_p2_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_3
       (.I0(tmp_6_reg_401_reg_n_87),
        .I1(\slv_reg6_reg[31] [18]),
        .I2(\slv_reg6_reg[31] [19]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_86),
        .O(tmp_7_fu_199_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__1_i_4
       (.I0(tmp_6_reg_401_reg_n_89),
        .I1(\slv_reg6_reg[31] [16]),
        .I2(\slv_reg6_reg[31] [17]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_88),
        .O(tmp_7_fu_199_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_5
       (.I0(tmp_6_reg_401_reg_n_83),
        .I1(\slv_reg6_reg[31] [22]),
        .I2(tmp_6_reg_401_reg_n_82),
        .I3(\slv_reg6_reg[31] [23]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_6
       (.I0(tmp_6_reg_401_reg_n_85),
        .I1(\slv_reg6_reg[31] [20]),
        .I2(tmp_6_reg_401_reg_n_84),
        .I3(\slv_reg6_reg[31] [21]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_7
       (.I0(tmp_6_reg_401_reg_n_87),
        .I1(\slv_reg6_reg[31] [18]),
        .I2(tmp_6_reg_401_reg_n_86),
        .I3(\slv_reg6_reg[31] [19]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__1_i_8
       (.I0(tmp_6_reg_401_reg_n_89),
        .I1(\slv_reg6_reg[31] [16]),
        .I2(tmp_6_reg_401_reg_n_88),
        .I3(\slv_reg6_reg[31] [17]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_7_fu_199_p2_carry__2
       (.CI(tmp_7_fu_199_p2_carry__1_n_0),
        .CO({tmp_7_fu_199_p2,tmp_7_fu_199_p2_carry__2_n_1,tmp_7_fu_199_p2_carry__2_n_2,tmp_7_fu_199_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_199_p2_carry__2_i_1_n_0,tmp_7_fu_199_p2_carry__2_i_2_n_0,tmp_7_fu_199_p2_carry__2_i_3_n_0,tmp_7_fu_199_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_7_fu_199_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_7_fu_199_p2_carry__2_i_5_n_0,tmp_7_fu_199_p2_carry__2_i_6_n_0,tmp_7_fu_199_p2_carry__2_i_7_n_0,tmp_7_fu_199_p2_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h0A0A2F02)) 
    tmp_7_fu_199_p2_carry__2_i_1
       (.I0(tmp_6_reg_401_reg_n_75),
        .I1(\slv_reg6_reg[31] [30]),
        .I2(tmp_6_reg_401_reg_n_74),
        .I3(\slv_reg6_reg[31] [31]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__2_i_2
       (.I0(tmp_6_reg_401_reg_n_77),
        .I1(\slv_reg6_reg[31] [28]),
        .I2(\slv_reg6_reg[31] [29]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_76),
        .O(tmp_7_fu_199_p2_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__2_i_3
       (.I0(tmp_6_reg_401_reg_n_79),
        .I1(\slv_reg6_reg[31] [26]),
        .I2(\slv_reg6_reg[31] [27]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_78),
        .O(tmp_7_fu_199_p2_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry__2_i_4
       (.I0(tmp_6_reg_401_reg_n_81),
        .I1(\slv_reg6_reg[31] [24]),
        .I2(\slv_reg6_reg[31] [25]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_80),
        .O(tmp_7_fu_199_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00905509)) 
    tmp_7_fu_199_p2_carry__2_i_5
       (.I0(tmp_6_reg_401_reg_n_75),
        .I1(\slv_reg6_reg[31] [30]),
        .I2(\slv_reg6_reg[31] [31]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_74),
        .O(tmp_7_fu_199_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__2_i_6
       (.I0(tmp_6_reg_401_reg_n_77),
        .I1(\slv_reg6_reg[31] [28]),
        .I2(tmp_6_reg_401_reg_n_76),
        .I3(\slv_reg6_reg[31] [29]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__2_i_7
       (.I0(tmp_6_reg_401_reg_n_79),
        .I1(\slv_reg6_reg[31] [26]),
        .I2(tmp_6_reg_401_reg_n_78),
        .I3(\slv_reg6_reg[31] [27]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry__2_i_8
       (.I0(tmp_6_reg_401_reg_n_81),
        .I1(\slv_reg6_reg[31] [24]),
        .I2(tmp_6_reg_401_reg_n_80),
        .I3(\slv_reg6_reg[31] [25]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_1
       (.I0(tmp_6_reg_401_reg_n_99),
        .I1(\slv_reg6_reg[31] [6]),
        .I2(\slv_reg6_reg[31] [7]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_98),
        .O(tmp_7_fu_199_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_2
       (.I0(tmp_6_reg_401_reg_n_101),
        .I1(\slv_reg6_reg[31] [4]),
        .I2(\slv_reg6_reg[31] [5]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_100),
        .O(tmp_7_fu_199_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_3
       (.I0(tmp_6_reg_401_reg_n_103),
        .I1(\slv_reg6_reg[31] [2]),
        .I2(\slv_reg6_reg[31] [3]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_102),
        .O(tmp_7_fu_199_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_7_fu_199_p2_carry_i_4
       (.I0(tmp_6_reg_401_reg_n_105),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(\slv_reg6_reg[31] [1]),
        .I3(\slv_reg0_reg[2]_rep ),
        .I4(tmp_6_reg_401_reg_n_104),
        .O(tmp_7_fu_199_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_5
       (.I0(tmp_6_reg_401_reg_n_99),
        .I1(\slv_reg6_reg[31] [6]),
        .I2(tmp_6_reg_401_reg_n_98),
        .I3(\slv_reg6_reg[31] [7]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_6
       (.I0(tmp_6_reg_401_reg_n_101),
        .I1(\slv_reg6_reg[31] [4]),
        .I2(tmp_6_reg_401_reg_n_100),
        .I3(\slv_reg6_reg[31] [5]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_7
       (.I0(tmp_6_reg_401_reg_n_103),
        .I1(\slv_reg6_reg[31] [2]),
        .I2(tmp_6_reg_401_reg_n_102),
        .I3(\slv_reg6_reg[31] [3]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_7_fu_199_p2_carry_i_8
       (.I0(tmp_6_reg_401_reg_n_105),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(tmp_6_reg_401_reg_n_104),
        .I3(\slv_reg6_reg[31] [1]),
        .I4(\slv_reg0_reg[2]_rep ),
        .O(tmp_7_fu_199_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_9_fu_244_p2_carry
       (.CI(1'b0),
        .CO({tmp_9_fu_244_p2_carry_n_0,tmp_9_fu_244_p2_carry_n_1,tmp_9_fu_244_p2_carry_n_2,tmp_9_fu_244_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_244_p2_carry_i_1_n_0,tmp_9_fu_244_p2_carry_i_2_n_0,tmp_9_fu_244_p2_carry_i_3_n_0,tmp_9_fu_244_p2_carry_i_4_n_0}),
        .O(NLW_tmp_9_fu_244_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_244_p2_carry_i_5_n_0,tmp_9_fu_244_p2_carry_i_6_n_0,tmp_9_fu_244_p2_carry_i_7_n_0,tmp_9_fu_244_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_9_fu_244_p2_carry__0
       (.CI(tmp_9_fu_244_p2_carry_n_0),
        .CO({tmp_9_fu_244_p2_carry__0_n_0,tmp_9_fu_244_p2_carry__0_n_1,tmp_9_fu_244_p2_carry__0_n_2,tmp_9_fu_244_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_244_p2_carry__0_i_1_n_0,tmp_9_fu_244_p2_carry__0_i_2_n_0,tmp_9_fu_244_p2_carry__0_i_3_n_0,tmp_9_fu_244_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_9_fu_244_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_244_p2_carry__0_i_5_n_0,tmp_9_fu_244_p2_carry__0_i_6_n_0,tmp_9_fu_244_p2_carry__0_i_7_n_0,tmp_9_fu_244_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry__0_i_1
       (.I0(tmp_8_reg_410[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[15]),
        .O(tmp_9_fu_244_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry__0_i_2
       (.I0(tmp_8_reg_410[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(\slv_reg4_reg[15] [13]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[13]),
        .O(tmp_9_fu_244_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2F0002)) 
    tmp_9_fu_244_p2_carry__0_i_3
       (.I0(tmp_8_reg_410[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(\slv_reg4_reg[15] [11]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[11]),
        .O(tmp_9_fu_244_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_9_fu_244_p2_carry__0_i_4
       (.I0(tmp_8_reg_410[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(\slv_reg4_reg[15] [9]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[9]),
        .O(tmp_9_fu_244_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry__0_i_5
       (.I0(tmp_8_reg_410[14]),
        .I1(\slv_reg4_reg[15] [14]),
        .I2(tmp_8_reg_410[15]),
        .I3(\slv_reg4_reg[15] [15]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry__0_i_6
       (.I0(tmp_8_reg_410[12]),
        .I1(\slv_reg4_reg[15] [12]),
        .I2(tmp_8_reg_410[13]),
        .I3(\slv_reg4_reg[15] [13]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h0A0A9009)) 
    tmp_9_fu_244_p2_carry__0_i_7
       (.I0(tmp_8_reg_410[10]),
        .I1(\slv_reg4_reg[15] [10]),
        .I2(tmp_8_reg_410[11]),
        .I3(\slv_reg4_reg[15] [11]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_9_fu_244_p2_carry__0_i_8
       (.I0(tmp_8_reg_410[8]),
        .I1(\slv_reg4_reg[15] [8]),
        .I2(tmp_8_reg_410[9]),
        .I3(\slv_reg4_reg[15] [9]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_9_fu_244_p2_carry__1
       (.CI(tmp_9_fu_244_p2_carry__0_n_0),
        .CO({tmp_9_fu_244_p2,tmp_9_fu_244_p2_carry__1_n_1,tmp_9_fu_244_p2_carry__1_n_2,tmp_9_fu_244_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_244_p2_carry__1_i_1_n_0,tmp_9_fu_244_p2_carry__1_i_2_n_0,tmp_9_fu_244_p2_carry__1_i_3_n_0,tmp_9_fu_244_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_9_fu_244_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_244_p2_carry__1_i_5_n_0,tmp_9_fu_244_p2_carry__1_i_6_n_0,tmp_9_fu_244_p2_carry__1_i_7_n_0,tmp_9_fu_244_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2232)) 
    tmp_9_fu_244_p2_carry__1_i_1
       (.I0(tmp_8_reg_410[22]),
        .I1(tmp_8_reg_410[23]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hF3A2)) 
    tmp_9_fu_244_p2_carry__1_i_2
       (.I0(tmp_8_reg_410[20]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[21]),
        .O(tmp_9_fu_244_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hF3A2)) 
    tmp_9_fu_244_p2_carry__1_i_3
       (.I0(tmp_8_reg_410[18]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[19]),
        .O(tmp_9_fu_244_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hF3A2)) 
    tmp_9_fu_244_p2_carry__1_i_4
       (.I0(tmp_8_reg_410[16]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[17]),
        .O(tmp_9_fu_244_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    tmp_9_fu_244_p2_carry__1_i_5
       (.I0(tmp_8_reg_410[22]),
        .I1(\slv_reg4_reg[15] [15]),
        .I2(\slv_reg0_reg[2] [2]),
        .I3(tmp_8_reg_410[23]),
        .O(tmp_9_fu_244_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h1181)) 
    tmp_9_fu_244_p2_carry__1_i_6
       (.I0(tmp_8_reg_410[20]),
        .I1(tmp_8_reg_410[21]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h1181)) 
    tmp_9_fu_244_p2_carry__1_i_7
       (.I0(tmp_8_reg_410[18]),
        .I1(tmp_8_reg_410[19]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h1181)) 
    tmp_9_fu_244_p2_carry__1_i_8
       (.I0(tmp_8_reg_410[16]),
        .I1(tmp_8_reg_410[17]),
        .I2(\slv_reg4_reg[15] [15]),
        .I3(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h002F0002)) 
    tmp_9_fu_244_p2_carry_i_1
       (.I0(tmp_8_reg_410[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(\slv_reg4_reg[15] [7]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[7]),
        .O(tmp_9_fu_244_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hAA2F0002)) 
    tmp_9_fu_244_p2_carry_i_2
       (.I0(tmp_8_reg_410[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(\slv_reg4_reg[15] [5]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[5]),
        .O(tmp_9_fu_244_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry_i_3
       (.I0(tmp_8_reg_410[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(\slv_reg4_reg[15] [3]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[3]),
        .O(tmp_9_fu_244_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_9_fu_244_p2_carry_i_4
       (.I0(tmp_8_reg_410[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(\slv_reg4_reg[15] [1]),
        .I3(\slv_reg0_reg[2] [2]),
        .I4(tmp_8_reg_410[1]),
        .O(tmp_9_fu_244_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA0A09009)) 
    tmp_9_fu_244_p2_carry_i_5
       (.I0(tmp_8_reg_410[6]),
        .I1(\slv_reg4_reg[15] [6]),
        .I2(tmp_8_reg_410[7]),
        .I3(\slv_reg4_reg[15] [7]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h50509009)) 
    tmp_9_fu_244_p2_carry_i_6
       (.I0(tmp_8_reg_410[4]),
        .I1(\slv_reg4_reg[15] [4]),
        .I2(tmp_8_reg_410[5]),
        .I3(\slv_reg4_reg[15] [5]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry_i_7
       (.I0(tmp_8_reg_410[2]),
        .I1(\slv_reg4_reg[15] [2]),
        .I2(tmp_8_reg_410[3]),
        .I3(\slv_reg4_reg[15] [3]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h05059009)) 
    tmp_9_fu_244_p2_carry_i_8
       (.I0(tmp_8_reg_410[0]),
        .I1(\slv_reg4_reg[15] [0]),
        .I2(tmp_8_reg_410[1]),
        .I3(\slv_reg4_reg[15] [1]),
        .I4(\slv_reg0_reg[2] [2]),
        .O(tmp_9_fu_244_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h0C5D0C08)) 
    \ui_temp_new_reg_421[0]_i_1 
       (.I0(tmp_7_fu_199_p2),
        .I1(\slv_reg6_reg[31] [0]),
        .I2(\slv_reg0_reg[2]_rep ),
        .I3(tmp_10_fu_210_p2),
        .I4(tmp_6_reg_401_reg_n_105),
        .O(ui_temp_new_fu_222_p3[0]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[1]_i_1 
       (.I0(\slv_reg6_reg[31] [1]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[1]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_104),
        .O(ui_temp_new_fu_222_p3[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[24]_i_1 
       (.I0(\slv_reg6_reg[31] [24]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[24]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_81),
        .O(ui_temp_new_fu_222_p3[24]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [24]),
        .O(\ui_temp_new_reg_421[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [23]),
        .O(\ui_temp_new_reg_421[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [22]),
        .O(\ui_temp_new_reg_421[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[24]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [21]),
        .O(\ui_temp_new_reg_421[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[25]_i_1 
       (.I0(\slv_reg6_reg[31] [25]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[25]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_80),
        .O(ui_temp_new_fu_222_p3[25]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[26]_i_1 
       (.I0(\slv_reg6_reg[31] [26]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[26]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_79),
        .O(ui_temp_new_fu_222_p3[26]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[27]_i_1 
       (.I0(\slv_reg6_reg[31] [27]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[27]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_78),
        .O(ui_temp_new_fu_222_p3[27]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[28]_i_1 
       (.I0(\slv_reg6_reg[31] [28]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[28]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_77),
        .O(ui_temp_new_fu_222_p3[28]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [28]),
        .O(\ui_temp_new_reg_421[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [27]),
        .O(\ui_temp_new_reg_421[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [26]),
        .O(\ui_temp_new_reg_421[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[28]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [25]),
        .O(\ui_temp_new_reg_421[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[29]_i_1 
       (.I0(\slv_reg6_reg[31] [29]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[29]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_76),
        .O(ui_temp_new_fu_222_p3[29]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[2]_i_1 
       (.I0(\slv_reg6_reg[31] [2]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[2]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_103),
        .O(ui_temp_new_fu_222_p3[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[30]_i_1 
       (.I0(\slv_reg6_reg[31] [30]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[30]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_75),
        .O(ui_temp_new_fu_222_p3[30]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[31]_i_1 
       (.I0(\slv_reg6_reg[31] [31]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[31]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_74),
        .O(ui_temp_new_fu_222_p3[31]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[31]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [31]),
        .O(\ui_temp_new_reg_421[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[31]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [30]),
        .O(\ui_temp_new_reg_421[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[31]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [29]),
        .O(\ui_temp_new_reg_421[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[3]_i_1 
       (.I0(\slv_reg6_reg[31] [3]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[3]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_102),
        .O(ui_temp_new_fu_222_p3[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[4]_i_1 
       (.I0(\slv_reg6_reg[31] [4]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[4]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_101),
        .O(ui_temp_new_fu_222_p3[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [0]),
        .O(\ui_temp_new_reg_421[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [4]),
        .O(\ui_temp_new_reg_421[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [3]),
        .O(\ui_temp_new_reg_421[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [2]),
        .O(\ui_temp_new_reg_421[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[4]_i_7 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [1]),
        .O(\ui_temp_new_reg_421[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[5]_i_1 
       (.I0(\slv_reg6_reg[31] [5]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[5]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_100),
        .O(ui_temp_new_fu_222_p3[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[6]_i_1 
       (.I0(\slv_reg6_reg[31] [6]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[6]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_99),
        .O(ui_temp_new_fu_222_p3[6]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ui_temp_new_reg_421[7]_i_1 
       (.I0(\slv_reg6_reg[31] [7]),
        .I1(\slv_reg0_reg[2]_rep ),
        .I2(tmp_7_fu_199_p2),
        .I3(tmp_s_fu_204_p2[7]),
        .I4(tmp_10_fu_210_p2),
        .I5(tmp_6_reg_401_reg_n_98),
        .O(ui_temp_new_fu_222_p3[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_3 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [8]),
        .O(\ui_temp_new_reg_421[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_4 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [7]),
        .O(\ui_temp_new_reg_421[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_5 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [6]),
        .O(\ui_temp_new_reg_421[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ui_temp_new_reg_421[7]_i_6 
       (.I0(\slv_reg0_reg[2]_rep ),
        .I1(\slv_reg6_reg[31] [5]),
        .O(\ui_temp_new_reg_421[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[0] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[0]),
        .Q(ui_temp_new_reg_421[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[1] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[1]),
        .Q(ui_temp_new_reg_421[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[24] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[24]),
        .Q(ui_temp_new_reg_421[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[24]_i_2 
       (.CI(\tmp_11_reg_427_reg[9]_i_2_n_0 ),
        .CO({\ui_temp_new_reg_421_reg[24]_i_2_n_0 ,\ui_temp_new_reg_421_reg[24]_i_2_n_1 ,\ui_temp_new_reg_421_reg[24]_i_2_n_2 ,\ui_temp_new_reg_421_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[24:21]),
        .S({\ui_temp_new_reg_421[24]_i_3_n_0 ,\ui_temp_new_reg_421[24]_i_4_n_0 ,\ui_temp_new_reg_421[24]_i_5_n_0 ,\ui_temp_new_reg_421[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[25] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[25]),
        .Q(ui_temp_new_reg_421[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[26] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[26]),
        .Q(ui_temp_new_reg_421[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[27] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[27]),
        .Q(ui_temp_new_reg_421[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[28] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[28]),
        .Q(ui_temp_new_reg_421[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[28]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[24]_i_2_n_0 ),
        .CO({\ui_temp_new_reg_421_reg[28]_i_2_n_0 ,\ui_temp_new_reg_421_reg[28]_i_2_n_1 ,\ui_temp_new_reg_421_reg[28]_i_2_n_2 ,\ui_temp_new_reg_421_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[28:25]),
        .S({\ui_temp_new_reg_421[28]_i_3_n_0 ,\ui_temp_new_reg_421[28]_i_4_n_0 ,\ui_temp_new_reg_421[28]_i_5_n_0 ,\ui_temp_new_reg_421[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[29] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[29]),
        .Q(ui_temp_new_reg_421[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[2] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[2]),
        .Q(ui_temp_new_reg_421[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[30] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[30]),
        .Q(ui_temp_new_reg_421[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[31] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[31]),
        .Q(ui_temp_new_reg_421[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[31]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[28]_i_2_n_0 ),
        .CO({\NLW_ui_temp_new_reg_421_reg[31]_i_2_CO_UNCONNECTED [3:2],\ui_temp_new_reg_421_reg[31]_i_2_n_2 ,\ui_temp_new_reg_421_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ui_temp_new_reg_421_reg[31]_i_2_O_UNCONNECTED [3],tmp_s_fu_204_p2[31:29]}),
        .S({1'b0,\ui_temp_new_reg_421[31]_i_3_n_0 ,\ui_temp_new_reg_421[31]_i_4_n_0 ,\ui_temp_new_reg_421[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[3] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[3]),
        .Q(ui_temp_new_reg_421[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[4] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[4]),
        .Q(ui_temp_new_reg_421[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ui_temp_new_reg_421_reg[4]_i_2_n_0 ,\ui_temp_new_reg_421_reg[4]_i_2_n_1 ,\ui_temp_new_reg_421_reg[4]_i_2_n_2 ,\ui_temp_new_reg_421_reg[4]_i_2_n_3 }),
        .CYINIT(\ui_temp_new_reg_421[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[4:1]),
        .S({\ui_temp_new_reg_421[4]_i_4_n_0 ,\ui_temp_new_reg_421[4]_i_5_n_0 ,\ui_temp_new_reg_421[4]_i_6_n_0 ,\ui_temp_new_reg_421[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[5] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[5]),
        .Q(ui_temp_new_reg_421[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[6] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[6]),
        .Q(ui_temp_new_reg_421[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ui_temp_new_reg_421_reg[7] 
       (.C(motor_s_axi_aclk),
        .CE(up_temp_fu_174_p2_i_2_n_0),
        .D(ui_temp_new_fu_222_p3[7]),
        .Q(ui_temp_new_reg_421[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ui_temp_new_reg_421_reg[7]_i_2 
       (.CI(\ui_temp_new_reg_421_reg[4]_i_2_n_0 ),
        .CO({\ui_temp_new_reg_421_reg[7]_i_2_n_0 ,\ui_temp_new_reg_421_reg[7]_i_2_n_1 ,\ui_temp_new_reg_421_reg[7]_i_2_n_2 ,\ui_temp_new_reg_421_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_204_p2[8:5]),
        .S({\ui_temp_new_reg_421[7]_i_3_n_0 ,\ui_temp_new_reg_421[7]_i_4_n_0 ,\ui_temp_new_reg_421[7]_i_5_n_0 ,\ui_temp_new_reg_421[7]_i_6_n_0 }));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    up_temp_fu_174_p2
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_up_temp_fu_174_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_up_temp_fu_174_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_up_temp_fu_174_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_up_temp_fu_174_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_1_reg_3960),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(up_temp_fu_174_p2_i_2_n_0),
        .CLK(motor_s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_up_temp_fu_174_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_up_temp_fu_174_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_up_temp_fu_174_p2_P_UNCONNECTED[47:32],tmp_8_reg_410,up_temp_fu_174_p2_n_98,up_temp_fu_174_p2_n_99,up_temp_fu_174_p2_n_100,up_temp_fu_174_p2_n_101,up_temp_fu_174_p2_n_102,up_temp_fu_174_p2_n_103,up_temp_fu_174_p2_n_104,up_temp_fu_174_p2_n_105}),
        .PATTERNBDETECT(NLW_up_temp_fu_174_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_up_temp_fu_174_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_up_temp_fu_174_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_up_temp_fu_174_p2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h10)) 
    up_temp_fu_174_p2_i_1
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .I2(reg_pid_start),
        .O(tmp_1_reg_3960));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_19
       (.I0(\slv_reg2_reg[15] [15]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_2
       (.I0(ap_CS_fsm[0]),
        .I1(ap_CS_fsm[1]),
        .O(up_temp_fu_174_p2_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_20
       (.I0(\slv_reg2_reg[15] [14]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_21
       (.I0(\slv_reg2_reg[15] [13]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_22
       (.I0(\slv_reg2_reg[15] [12]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_23
       (.I0(\slv_reg2_reg[15] [11]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_24
       (.I0(\slv_reg2_reg[15] [10]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_25
       (.I0(\slv_reg2_reg[15] [9]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'hE)) 
    up_temp_fu_174_p2_i_26
       (.I0(\slv_reg2_reg[15] [8]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_27
       (.I0(\slv_reg2_reg[15] [7]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_28
       (.I0(\slv_reg2_reg[15] [6]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_29
       (.I0(\slv_reg2_reg[15] [5]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_30
       (.I0(\slv_reg2_reg[15] [4]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_31
       (.I0(\slv_reg2_reg[15] [3]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_32
       (.I0(\slv_reg2_reg[15] [2]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_33
       (.I0(\slv_reg2_reg[15] [1]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    up_temp_fu_174_p2_i_34
       (.I0(\slv_reg2_reg[15] [0]),
        .I1(\slv_reg0_reg[2] [2]),
        .O(A[0]));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
module proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  (* equivalent_register_removal = "no" *) output [0:0]bus_struct_reset;
  (* equivalent_register_removal = "no" *) output [0:0]peripheral_reset;
  (* equivalent_register_removal = "no" *) output [0:0]interconnect_aresetn;
  (* equivalent_register_removal = "no" *) output [0:0]peripheral_aresetn;

  wire Core;
  wire SEQ_n_3;
  wire SEQ_n_4;
  wire aux_reset_in;
  wire bsr;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire pr;
  wire slowest_sync_clk;

  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \BSR_OUT_DFF[0].bus_struct_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr),
        .Q(bus_struct_reset),
        .R(1'b0));
  lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \PR_OUT_DFF[0].peripheral_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr),
        .Q(peripheral_reset),
        .R(1'b0));
  sequence_psr SEQ
       (.\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] (SEQ_n_3),
        .\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] (SEQ_n_4),
        .Core(Core),
        .bsr(bsr),
        .lpf_int(lpf_int),
        .pr(pr),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    mb_reset_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core),
        .Q(mb_reset),
        .R(1'b0));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "TRUE" *) 
(* C_FCLK_CLK1_BUF = "TRUE" *) (* C_FCLK_CLK2_BUF = "FALSE" *) (* C_FCLK_CLK3_BUF = "FALSE" *) 
(* C_GP0_EN_MODIFIABLE_TXN = "0" *) (* C_GP1_EN_MODIFIABLE_TXN = "0" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
(* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
(* C_NUM_F2P_INTR_INPUTS = "2" *) (* C_PACKAGE_NAME = "clg400" *) (* C_PS7_SI_REV = "PRODUCTION" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
(* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) 
(* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "1" *) (* C_USE_M_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_HP0 = "0" *) (* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "0" *) 
(* C_USE_S_AXI_HP3 = "0" *) (* HW_HANDOFF = "system_processing_system7_0_1.hwdef" *) (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={3} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={8} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={I2C} ioStandard={} bidis={1} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={UART} ioStandard={} bidis={0} ioBank={} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) 
(* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [1:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [1:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [1:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]M_AXI_GP1_ARCACHE;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]M_AXI_GP1_AWCACHE;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire [3:0]SDIO0_DATA_T_n;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire [3:0]SDIO1_DATA_T_n;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [63:0]gpio_out_t_n;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(gpio_out_t_n[0]),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(gpio_out_t_n[10]),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(gpio_out_t_n[11]),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(gpio_out_t_n[12]),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(gpio_out_t_n[13]),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(gpio_out_t_n[14]),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(gpio_out_t_n[15]),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(gpio_out_t_n[16]),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(gpio_out_t_n[17]),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(gpio_out_t_n[18]),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(gpio_out_t_n[19]),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(gpio_out_t_n[1]),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(gpio_out_t_n[20]),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(gpio_out_t_n[21]),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(gpio_out_t_n[22]),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(gpio_out_t_n[23]),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(gpio_out_t_n[24]),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(gpio_out_t_n[25]),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(gpio_out_t_n[26]),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(gpio_out_t_n[27]),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(gpio_out_t_n[28]),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(gpio_out_t_n[29]),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(gpio_out_t_n[2]),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(gpio_out_t_n[30]),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(gpio_out_t_n[31]),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(gpio_out_t_n[32]),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(gpio_out_t_n[33]),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(gpio_out_t_n[34]),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(gpio_out_t_n[35]),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(gpio_out_t_n[36]),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(gpio_out_t_n[37]),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(gpio_out_t_n[38]),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(gpio_out_t_n[39]),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(gpio_out_t_n[3]),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(gpio_out_t_n[40]),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(gpio_out_t_n[41]),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(gpio_out_t_n[42]),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(gpio_out_t_n[43]),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(gpio_out_t_n[44]),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(gpio_out_t_n[45]),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(gpio_out_t_n[46]),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(gpio_out_t_n[47]),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(gpio_out_t_n[48]),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(gpio_out_t_n[49]),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(gpio_out_t_n[4]),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(gpio_out_t_n[50]),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(gpio_out_t_n[51]),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(gpio_out_t_n[52]),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(gpio_out_t_n[53]),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(gpio_out_t_n[54]),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(gpio_out_t_n[55]),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[56]_INST_0 
       (.I0(gpio_out_t_n[56]),
        .O(GPIO_T[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[57]_INST_0 
       (.I0(gpio_out_t_n[57]),
        .O(GPIO_T[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[58]_INST_0 
       (.I0(gpio_out_t_n[58]),
        .O(GPIO_T[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[59]_INST_0 
       (.I0(gpio_out_t_n[59]),
        .O(GPIO_T[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(gpio_out_t_n[5]),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[60]_INST_0 
       (.I0(gpio_out_t_n[60]),
        .O(GPIO_T[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[61]_INST_0 
       (.I0(gpio_out_t_n[61]),
        .O(GPIO_T[61]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[62]_INST_0 
       (.I0(gpio_out_t_n[62]),
        .O(GPIO_T[62]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[63]_INST_0 
       (.I0(gpio_out_t_n[63]),
        .O(GPIO_T[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(gpio_out_t_n[6]),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(gpio_out_t_n[7]),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(gpio_out_t_n[8]),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(gpio_out_t_n[9]),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* box_type = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(gpio_out_t_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(SDIO0_DATA_T_n),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN(SDIO1_DATA_T_n),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(M_AXI_GP0_ARCACHE),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(M_AXI_GP0_AWCACHE),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(M_AXI_GP1_ARCACHE),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(M_AXI_GP1_AWCACHE),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(SDIO0_DATA_T_n[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(SDIO0_DATA_T_n[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(SDIO0_DATA_T_n[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(SDIO0_DATA_T_n[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(SDIO1_DATA_T_n[0]),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(SDIO1_DATA_T_n[1]),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(SDIO1_DATA_T_n[2]),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(SDIO1_DATA_T_n[3]),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  (* box_type = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered[0]),
        .O(FCLK_CLK0));
  (* box_type = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_1.FCLK_CLK_1_BUFG 
       (.I(FCLK_CLK_unbuffered[1]),
        .O(FCLK_CLK1));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

module s00_couplers_imp_IK3G2O
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awprot;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wvalid;
  output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arprot;
  output m_axi_arvalid;
  output m_axi_rready;
  input S00_ACLK;
  input S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rvalid;

  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_awready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;

  (* CHECK_LICENSE_TYPE = "system_auto_pc_0,axi_protocol_converter_v2_1_12_axi_protocol_converter,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_protocol_converter_v2_1_12_axi_protocol_converter,Vivado 2017.1" *) 
  system_auto_pc_0 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(s_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(s_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

module sequence_psr
   (Core,
    bsr,
    pr,
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ,
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ,
    lpf_int,
    slowest_sync_clk);
  output Core;
  output bsr;
  output pr;
  output \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ;
  output \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  input lpf_int;
  input slowest_sync_clk;

  wire \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ;
  wire \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  wire Core;
  wire Core_i_1_n_0;
  wire bsr;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1 
       (.I0(bsr),
        .O(\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1 
       (.I0(pr),
        .O(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(Core),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(Core),
        .S(lpf_int));
  upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  LUT4 #(
    .INIT(16'h0804)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(bsr),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(bsr),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h8040)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt[4]),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt_en),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(Core),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0210)) 
    pr_dec0
       (.I0(seq_cnt[0]),
        .I1(seq_cnt[1]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt_en),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h1080)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[5]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(pr),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(pr),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

module servo
   (servo,
    Q,
    \slv_reg1_reg[11] ,
    clk_1m);
  output [1:0]servo;
  input [11:0]Q;
  input [11:0]\slv_reg1_reg[11] ;
  input clk_1m;

  wire [11:0]Q;
  wire clk_1m;
  wire [14:0]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[12]_i_2_n_0 ;
  wire \cnt[12]_i_3_n_0 ;
  wire \cnt[12]_i_4_n_0 ;
  wire \cnt[12]_i_5_n_0 ;
  wire \cnt[14]_i_1_n_0 ;
  wire \cnt[14]_i_3_n_0 ;
  wire \cnt[14]_i_4_n_0 ;
  wire \cnt[14]_i_5_n_0 ;
  wire \cnt[14]_i_6_n_0 ;
  wire \cnt[14]_i_7_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire \cnt[4]_i_5_n_0 ;
  wire \cnt[8]_i_2_n_0 ;
  wire \cnt[8]_i_3_n_0 ;
  wire \cnt[8]_i_4_n_0 ;
  wire \cnt[8]_i_5_n_0 ;
  wire \cnt_reg[12]_i_1_n_0 ;
  wire \cnt_reg[12]_i_1_n_1 ;
  wire \cnt_reg[12]_i_1_n_2 ;
  wire \cnt_reg[12]_i_1_n_3 ;
  wire \cnt_reg[12]_i_1_n_4 ;
  wire \cnt_reg[12]_i_1_n_5 ;
  wire \cnt_reg[12]_i_1_n_6 ;
  wire \cnt_reg[12]_i_1_n_7 ;
  wire \cnt_reg[14]_i_2_n_3 ;
  wire \cnt_reg[14]_i_2_n_6 ;
  wire \cnt_reg[14]_i_2_n_7 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_1 ;
  wire \cnt_reg[4]_i_1_n_2 ;
  wire \cnt_reg[4]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_0 ;
  wire \cnt_reg[8]_i_1_n_1 ;
  wire \cnt_reg[8]_i_1_n_2 ;
  wire \cnt_reg[8]_i_1_n_3 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire pwm_out0_carry__0_i_1_n_0;
  wire pwm_out0_carry__0_i_2_n_0;
  wire pwm_out0_carry__0_i_3_n_0;
  wire pwm_out0_carry__0_i_4_n_0;
  wire pwm_out0_carry__0_i_5_n_0;
  wire pwm_out0_carry__0_i_6_n_0;
  wire pwm_out0_carry__0_n_1;
  wire pwm_out0_carry__0_n_2;
  wire pwm_out0_carry__0_n_3;
  wire pwm_out0_carry_i_1_n_0;
  wire pwm_out0_carry_i_2_n_0;
  wire pwm_out0_carry_i_3_n_0;
  wire pwm_out0_carry_i_4_n_0;
  wire pwm_out0_carry_i_5_n_0;
  wire pwm_out0_carry_i_6_n_0;
  wire pwm_out0_carry_i_7_n_0;
  wire pwm_out0_carry_i_8_n_0;
  wire pwm_out0_carry_n_0;
  wire pwm_out0_carry_n_1;
  wire pwm_out0_carry_n_2;
  wire pwm_out0_carry_n_3;
  wire \pwm_out0_inferred__0/i__carry__0_n_1 ;
  wire \pwm_out0_inferred__0/i__carry__0_n_2 ;
  wire \pwm_out0_inferred__0/i__carry__0_n_3 ;
  wire \pwm_out0_inferred__0/i__carry_n_0 ;
  wire \pwm_out0_inferred__0/i__carry_n_1 ;
  wire \pwm_out0_inferred__0/i__carry_n_2 ;
  wire \pwm_out0_inferred__0/i__carry_n_3 ;
  wire [1:0]servo;
  wire [11:0]\slv_reg1_reg[11] ;
  wire [3:1]\NLW_cnt_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_pwm_out0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pwm_out0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_pwm_out0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_pwm_out0_inferred__0/i__carry__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1 
       (.I0(cnt[0]),
        .O(\cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_2 
       (.I0(cnt[12]),
        .O(\cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_3 
       (.I0(cnt[11]),
        .O(\cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_4 
       (.I0(cnt[10]),
        .O(\cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_5 
       (.I0(cnt[9]),
        .O(\cnt[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cnt[14]_i_1 
       (.I0(\cnt[14]_i_3_n_0 ),
        .I1(cnt[12]),
        .I2(cnt[14]),
        .I3(cnt[4]),
        .I4(\cnt[14]_i_4_n_0 ),
        .I5(\cnt[14]_i_5_n_0 ),
        .O(\cnt[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnt[14]_i_3 
       (.I0(cnt[11]),
        .I1(cnt[0]),
        .I2(cnt[9]),
        .I3(cnt[10]),
        .O(\cnt[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt[14]_i_4 
       (.I0(cnt[6]),
        .I1(cnt[5]),
        .I2(cnt[8]),
        .I3(cnt[7]),
        .O(\cnt[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \cnt[14]_i_5 
       (.I0(cnt[2]),
        .I1(cnt[1]),
        .I2(cnt[3]),
        .I3(cnt[13]),
        .O(\cnt[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[14]_i_6 
       (.I0(cnt[14]),
        .O(\cnt[14]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[14]_i_7 
       (.I0(cnt[13]),
        .O(\cnt[14]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_2 
       (.I0(cnt[4]),
        .O(\cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_3 
       (.I0(cnt[3]),
        .O(\cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_4 
       (.I0(cnt[2]),
        .O(\cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_5 
       (.I0(cnt[1]),
        .O(\cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_2 
       (.I0(cnt[8]),
        .O(\cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_3 
       (.I0(cnt[7]),
        .O(\cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_4 
       (.I0(cnt[6]),
        .O(\cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_5 
       (.I0(cnt[5]),
        .O(\cnt[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(cnt[0]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_6 ),
        .Q(cnt[10]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_5 ),
        .Q(cnt[11]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_4 ),
        .Q(cnt[12]),
        .R(\cnt[14]_i_1_n_0 ));
  CARRY4 \cnt_reg[12]_i_1 
       (.CI(\cnt_reg[8]_i_1_n_0 ),
        .CO({\cnt_reg[12]_i_1_n_0 ,\cnt_reg[12]_i_1_n_1 ,\cnt_reg[12]_i_1_n_2 ,\cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_1_n_4 ,\cnt_reg[12]_i_1_n_5 ,\cnt_reg[12]_i_1_n_6 ,\cnt_reg[12]_i_1_n_7 }),
        .S({\cnt[12]_i_2_n_0 ,\cnt[12]_i_3_n_0 ,\cnt[12]_i_4_n_0 ,\cnt[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[14]_i_2_n_7 ),
        .Q(cnt[13]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[14]_i_2_n_6 ),
        .Q(cnt[14]),
        .R(\cnt[14]_i_1_n_0 ));
  CARRY4 \cnt_reg[14]_i_2 
       (.CI(\cnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_cnt_reg[14]_i_2_CO_UNCONNECTED [3:1],\cnt_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_reg[14]_i_2_O_UNCONNECTED [3:2],\cnt_reg[14]_i_2_n_6 ,\cnt_reg[14]_i_2_n_7 }),
        .S({1'b0,1'b0,\cnt[14]_i_6_n_0 ,\cnt[14]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(cnt[1]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(cnt[2]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(cnt[3]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(cnt[4]),
        .R(\cnt[14]_i_1_n_0 ));
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cnt_reg[4]_i_1_n_0 ,\cnt_reg[4]_i_1_n_1 ,\cnt_reg[4]_i_1_n_2 ,\cnt_reg[4]_i_1_n_3 }),
        .CYINIT(cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S({\cnt[4]_i_2_n_0 ,\cnt[4]_i_3_n_0 ,\cnt[4]_i_4_n_0 ,\cnt[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(cnt[5]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(cnt[6]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(cnt[7]),
        .R(\cnt[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(cnt[8]),
        .R(\cnt[14]_i_1_n_0 ));
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\cnt_reg[8]_i_1_n_0 ,\cnt_reg[8]_i_1_n_1 ,\cnt_reg[8]_i_1_n_2 ,\cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S({\cnt[8]_i_2_n_0 ,\cnt[8]_i_3_n_0 ,\cnt[8]_i_4_n_0 ,\cnt[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(clk_1m),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_7 ),
        .Q(cnt[9]),
        .R(\cnt[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1
       (.I0(\slv_reg1_reg[11] [10]),
        .I1(cnt[10]),
        .I2(cnt[11]),
        .I3(\slv_reg1_reg[11] [11]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(\slv_reg1_reg[11] [8]),
        .I1(cnt[8]),
        .I2(cnt[9]),
        .I3(\slv_reg1_reg[11] [9]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(cnt[14]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4
       (.I0(cnt[12]),
        .I1(cnt[13]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(\slv_reg1_reg[11] [10]),
        .I1(cnt[10]),
        .I2(\slv_reg1_reg[11] [11]),
        .I3(cnt[11]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(\slv_reg1_reg[11] [8]),
        .I1(cnt[8]),
        .I2(\slv_reg1_reg[11] [9]),
        .I3(cnt[9]),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(\slv_reg1_reg[11] [6]),
        .I1(cnt[6]),
        .I2(cnt[7]),
        .I3(\slv_reg1_reg[11] [7]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(\slv_reg1_reg[11] [4]),
        .I1(cnt[4]),
        .I2(cnt[5]),
        .I3(\slv_reg1_reg[11] [5]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(\slv_reg1_reg[11] [2]),
        .I1(cnt[2]),
        .I2(cnt[3]),
        .I3(\slv_reg1_reg[11] [3]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(\slv_reg1_reg[11] [0]),
        .I1(cnt[0]),
        .I2(cnt[1]),
        .I3(\slv_reg1_reg[11] [1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(\slv_reg1_reg[11] [6]),
        .I1(cnt[6]),
        .I2(\slv_reg1_reg[11] [7]),
        .I3(cnt[7]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(\slv_reg1_reg[11] [4]),
        .I1(cnt[4]),
        .I2(\slv_reg1_reg[11] [5]),
        .I3(cnt[5]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(\slv_reg1_reg[11] [2]),
        .I1(cnt[2]),
        .I2(\slv_reg1_reg[11] [3]),
        .I3(cnt[3]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(\slv_reg1_reg[11] [0]),
        .I1(cnt[0]),
        .I2(\slv_reg1_reg[11] [1]),
        .I3(cnt[1]),
        .O(i__carry_i_8_n_0));
  CARRY4 pwm_out0_carry
       (.CI(1'b0),
        .CO({pwm_out0_carry_n_0,pwm_out0_carry_n_1,pwm_out0_carry_n_2,pwm_out0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({pwm_out0_carry_i_1_n_0,pwm_out0_carry_i_2_n_0,pwm_out0_carry_i_3_n_0,pwm_out0_carry_i_4_n_0}),
        .O(NLW_pwm_out0_carry_O_UNCONNECTED[3:0]),
        .S({pwm_out0_carry_i_5_n_0,pwm_out0_carry_i_6_n_0,pwm_out0_carry_i_7_n_0,pwm_out0_carry_i_8_n_0}));
  CARRY4 pwm_out0_carry__0
       (.CI(pwm_out0_carry_n_0),
        .CO({servo[0],pwm_out0_carry__0_n_1,pwm_out0_carry__0_n_2,pwm_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pwm_out0_carry__0_i_1_n_0,pwm_out0_carry__0_i_2_n_0}),
        .O(NLW_pwm_out0_carry__0_O_UNCONNECTED[3:0]),
        .S({pwm_out0_carry__0_i_3_n_0,pwm_out0_carry__0_i_4_n_0,pwm_out0_carry__0_i_5_n_0,pwm_out0_carry__0_i_6_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_1
       (.I0(Q[10]),
        .I1(cnt[10]),
        .I2(cnt[11]),
        .I3(Q[11]),
        .O(pwm_out0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry__0_i_2
       (.I0(Q[8]),
        .I1(cnt[8]),
        .I2(cnt[9]),
        .I3(Q[9]),
        .O(pwm_out0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pwm_out0_carry__0_i_3
       (.I0(cnt[14]),
        .O(pwm_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    pwm_out0_carry__0_i_4
       (.I0(cnt[12]),
        .I1(cnt[13]),
        .O(pwm_out0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_5
       (.I0(Q[10]),
        .I1(cnt[10]),
        .I2(Q[11]),
        .I3(cnt[11]),
        .O(pwm_out0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry__0_i_6
       (.I0(Q[8]),
        .I1(cnt[8]),
        .I2(Q[9]),
        .I3(cnt[9]),
        .O(pwm_out0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_1
       (.I0(Q[6]),
        .I1(cnt[6]),
        .I2(cnt[7]),
        .I3(Q[7]),
        .O(pwm_out0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_2
       (.I0(Q[4]),
        .I1(cnt[4]),
        .I2(cnt[5]),
        .I3(Q[5]),
        .O(pwm_out0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_3
       (.I0(Q[2]),
        .I1(cnt[2]),
        .I2(cnt[3]),
        .I3(Q[3]),
        .O(pwm_out0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pwm_out0_carry_i_4
       (.I0(Q[0]),
        .I1(cnt[0]),
        .I2(cnt[1]),
        .I3(Q[1]),
        .O(pwm_out0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_5
       (.I0(Q[6]),
        .I1(cnt[6]),
        .I2(Q[7]),
        .I3(cnt[7]),
        .O(pwm_out0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_6
       (.I0(Q[4]),
        .I1(cnt[4]),
        .I2(Q[5]),
        .I3(cnt[5]),
        .O(pwm_out0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_7
       (.I0(Q[2]),
        .I1(cnt[2]),
        .I2(Q[3]),
        .I3(cnt[3]),
        .O(pwm_out0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pwm_out0_carry_i_8
       (.I0(Q[0]),
        .I1(cnt[0]),
        .I2(Q[1]),
        .I3(cnt[1]),
        .O(pwm_out0_carry_i_8_n_0));
  CARRY4 \pwm_out0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\pwm_out0_inferred__0/i__carry_n_0 ,\pwm_out0_inferred__0/i__carry_n_1 ,\pwm_out0_inferred__0/i__carry_n_2 ,\pwm_out0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .O(\NLW_pwm_out0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \pwm_out0_inferred__0/i__carry__0 
       (.CI(\pwm_out0_inferred__0/i__carry_n_0 ),
        .CO({servo[1],\pwm_out0_inferred__0/i__carry__0_n_1 ,\pwm_out0_inferred__0/i__carry__0_n_2 ,\pwm_out0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}),
        .O(\NLW_pwm_out0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0}));
endmodule

module slave_attachment
   (bus2ip_rnw_i_reg_0,
    \Dual.gpio2_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    E,
    Q,
    \Dual.gpio2_Data_Out_reg[0] ,
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ,
    D,
    \Dual.gpio_OE_reg[0] ,
    \Dual.gpio_Data_Out_reg[0] ,
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ,
    Read_Reg_Rst,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO2_DBus_i,
    GPIO_DBus_i,
    s_axi_aresetn,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    s_axi_wdata,
    \ip2bus_data_i_D1_reg[24] );
  output bus2ip_rnw_i_reg_0;
  output \Dual.gpio2_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  output \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ;
  output [7:0]D;
  output [0:0]\Dual.gpio_OE_reg[0] ;
  output [0:0]\Dual.gpio_Data_Out_reg[0] ;
  output \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ;
  output Read_Reg_Rst;
  output [7:0]\Dual.gpio_Data_Out_reg[0]_0 ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input s_axi_bready;
  input s_axi_rready;
  input [2:0]s_axi_awaddr;
  input [2:0]s_axi_araddr;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [5:0]GPIO2_DBus_i;
  input [7:0]GPIO_DBus_i;
  input s_axi_aresetn;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [7:0]s_axi_wdata;
  input [7:0]\ip2bus_data_i_D1_reg[24] ;

  wire [7:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ;
  wire [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  wire \Dual.gpio2_OE_reg[0] ;
  wire [0:0]\Dual.gpio_Data_Out_reg[0] ;
  wire [7:0]\Dual.gpio_Data_Out_reg[0]_0 ;
  wire [0:0]\Dual.gpio_OE_reg[0] ;
  wire [0:0]E;
  wire [5:0]GPIO2_DBus_i;
  wire [7:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire [0:0]Q;
  wire Read_Reg_Rst;
  wire [0:5]bus2ip_addr;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_rnw_i06_out;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire gpio_xferAck_Reg;
  wire [7:0]\ip2bus_data_i_D1_reg[24] ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [1:0]p_0_out;
  wire [3:0]plusOp;
  wire rst_i_1_n_0;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire s_axi_rready;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  address_decoder I_DECODER
       (.D(D),
        .\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] (\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[24] ),
        .\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] (\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[26] ),
        .\Dual.gpio2_Data_Out_reg[0] (\Dual.gpio2_Data_Out_reg[0] ),
        .\Dual.gpio_Data_Out_reg[0] (\Dual.gpio_Data_Out_reg[0] ),
        .\Dual.gpio_Data_Out_reg[0]_0 (\Dual.gpio_Data_Out_reg[0]_0 ),
        .\Dual.gpio_OE_reg[0] (\Dual.gpio_OE_reg[0] ),
        .E(E),
        .GPIO2_DBus_i(GPIO2_DBus_i),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .Read_Reg_Rst(Read_Reg_Rst),
        .\bus2ip_addr_i_reg[8] ({bus2ip_addr[0],bus2ip_addr[5],Q}),
        .bus2ip_rnw_i_reg(\Dual.gpio2_OE_reg[0] ),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .rst_reg(bus2ip_rnw_i_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .start2(start2));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[2]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Q),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(bus2ip_addr[5]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[8]_i_1_n_0 ),
        .Q(bus2ip_addr[0]),
        .R(bus2ip_rnw_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h02)) 
    bus2ip_rnw_i_i_1
       (.I0(s_axi_arvalid),
        .I1(state[0]),
        .I2(state[1]),
        .O(bus2ip_rnw_i06_out));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(bus2ip_rnw_i06_out),
        .Q(\Dual.gpio2_OE_reg[0] ),
        .R(bus2ip_rnw_i_reg_0));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\state[1]_i_2_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(bus2ip_rnw_i_reg_0));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    is_write_i_1
       (.I0(state[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(is_write));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(bus2ip_rnw_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(rst_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_i_1_n_0),
        .Q(bus2ip_rnw_i_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(bus2ip_rnw_i_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(s_axi_rdata_i));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [0]),
        .Q(s_axi_rdata[0]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [1]),
        .Q(s_axi_rdata[1]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [2]),
        .Q(s_axi_rdata[2]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [3]),
        .Q(s_axi_rdata[3]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [4]),
        .Q(s_axi_rdata[4]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [5]),
        .Q(s_axi_rdata[5]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [6]),
        .Q(s_axi_rdata[6]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[24] [7]),
        .Q(s_axi_rdata[7]),
        .R(bus2ip_rnw_i_reg_0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(bus2ip_rnw_i_reg_0));
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[0]),
        .I4(state[1]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(bus2ip_rnw_i_reg_0));
  LUT5 #(
    .INIT(32'h0FFFAACC)) 
    \state[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I1(s_axi_arvalid),
        .I2(\state[1]_i_2_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h2E2E2E2ECCCCFFCC)) 
    \state[1]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(state[1]),
        .I2(\state[1]_i_2_n_0 ),
        .I3(\state[1]_i_3_n_0 ),
        .I4(s_axi_arvalid),
        .I5(state[0]),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(\state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_3 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(bus2ip_rnw_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(bus2ip_rnw_i_reg_0));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module slave_attachment_12
   (SR,
    bus2ip_rnw,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    s_axi_rdata,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \Not_Dual.gpio_OE_reg[0] ,
    s_axi_aclk,
    s_axi_wdata,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    gpio_io_o,
    gpio_io_t,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    ip2bus_data_i_D1,
    s_axi_araddr,
    s_axi_awaddr,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1);
  output SR;
  output bus2ip_rnw;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [0:0]s_axi_rdata;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \Not_Dual.gpio_Data_Out_reg[0] ;
  output \Not_Dual.gpio_OE_reg[0] ;
  input s_axi_aclk;
  input [1:0]s_axi_wdata;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [0:0]ip2bus_data_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;

  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \Not_Dual.gpio_Data_Out_reg[0] ;
  wire \Not_Dual.gpio_OE_reg[0] ;
  wire SR;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw;
  wire bus2ip_rnw_i06_out;
  wire clear;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire [0:0]ip2bus_data_i_D1;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [1:0]p_0_out;
  wire p_1_in;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [0:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [1:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;
  wire \state[1]_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  address_decoder_13 I_DECODER
       (.\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] (\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .\Not_Dual.gpio_Data_Out_reg[0] (\Not_Dual.gpio_Data_Out_reg[0] ),
        .\Not_Dual.gpio_OE_reg[0] (\Not_Dual.gpio_OE_reg[0] ),
        .Q({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .start2_reg(start2));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(bus2ip_addr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(bus2ip_addr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(bus2ip_addr[0]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h10)) 
    bus2ip_rnw_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .O(bus2ip_rnw_i06_out));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(bus2ip_rnw_i06_out),
        .Q(bus2ip_rnw),
        .R(SR));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(state1__2),
        .I2(state[0]),
        .I3(state[1]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(SR));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    is_write_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .I4(state[0]),
        .I5(state[1]),
        .O(is_write));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(ip2bus_data_i_D1),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rdata),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .O(p_0_out[0]));
  LUT5 #(
    .INIT(32'h5FFC50FC)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(\state[1]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_3 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module slave_attachment_9
   (SR,
    \Dual.gpio_Data_Out_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    Q,
    \Dual.gpio_OE_reg[0] ,
    \Dual.gpio2_Data_Out_reg[0] ,
    \Dual.gpio2_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    p_0_in22_in,
    p_0_in24_in,
    \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ,
    \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ,
    D,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    GPIO_DBus_i,
    GPIO2_DBus_i,
    \ip2bus_data_i_D1_reg[28] );
  output SR;
  output \Dual.gpio_Data_Out_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [1:0]Q;
  output [0:0]\Dual.gpio_OE_reg[0] ;
  output [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  output [0:0]\Dual.gpio2_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output p_0_in22_in;
  output p_0_in24_in;
  output \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  output \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ;
  output [3:0]D;
  output [3:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [3:0]GPIO_DBus_i;
  input [3:0]GPIO2_DBus_i;
  input [3:0]\ip2bus_data_i_D1_reg[28] ;

  wire [3:0]D;
  wire \Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  wire \Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ;
  wire [0:0]\Dual.gpio2_Data_Out_reg[0] ;
  wire [0:0]\Dual.gpio2_OE_reg[0] ;
  wire \Dual.gpio_Data_Out_reg[0] ;
  wire [0:0]\Dual.gpio_OE_reg[0] ;
  wire [0:0]E;
  wire [3:0]GPIO2_DBus_i;
  wire [3:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire [1:0]Q;
  wire SR;
  wire [0:0]bus2ip_addr;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i06_out;
  wire clear;
  wire gpio_xferAck_Reg;
  wire [3:0]\ip2bus_data_i_D1_reg[28] ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire [1:0]p_0_out;
  wire p_1_in;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [3:0]s_axi_rdata;
  wire \s_axi_rdata_i[3]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;
  wire \state[1]_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  address_decoder_10 I_DECODER
       (.D(D),
        .\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] (\Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ),
        .\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] (\Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg[31] ),
        .\Dual.gpio2_Data_Out_reg[0] (\Dual.gpio2_Data_Out_reg[0] ),
        .\Dual.gpio2_OE_reg[0] (\Dual.gpio2_OE_reg[0] ),
        .\Dual.gpio_OE_reg[0] (\Dual.gpio_OE_reg[0] ),
        .E(E),
        .GPIO2_DBus_i(GPIO2_DBus_i),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] (\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .Q({bus2ip_addr,Q}),
        .bus2ip_rnw_i_reg(\Dual.gpio_Data_Out_reg[0] ),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in24_in(p_0_in24_in),
        .rst_reg(SR),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .start2_reg(start2));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(bus2ip_addr),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h10)) 
    bus2ip_rnw_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .O(bus2ip_rnw_i06_out));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(bus2ip_rnw_i06_out),
        .Q(\Dual.gpio_Data_Out_reg[0] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(state1__2),
        .I2(state[0]),
        .I3(state[1]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(SR));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    is_write_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .I4(state[0]),
        .I5(state[1]),
        .O(is_write));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\s_axi_rdata_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .O(p_0_out[0]));
  LUT5 #(
    .INIT(32'h5FFC50FC)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(\state[1]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_3 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module slave_attachment__parameterized0
   (\ip2bus_data_i_D1_reg[0] ,
    \Not_Dual.gpio_OE_reg[0] ,
    \Not_Dual.gpio_Data_Out_reg[4] ,
    \ip_irpt_enable_reg_reg[0] ,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    D,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ,
    GPIO_DBus_i,
    E,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \ip2bus_data_i_D1_reg[0]_0 ,
    intr2bus_rdack0,
    irpt_rdack,
    irpt_wrack,
    interrupt_wrce_strb,
    Read_Reg_Rst,
    \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ,
    intr_rd_ce_or_reduce,
    \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ,
    intr_wr_ce_or_reduce,
    \ip_irpt_enable_reg_reg[0]_0 ,
    ipif_glbl_irpt_enable_reg_reg,
    s_axi_rdata,
    bus2ip_reset,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wdata,
    gpio_io_t,
    Q,
    p_0_in,
    irpt_rdack_d1,
    irpt_wrack_d1,
    ip2bus_data,
    p_3_in,
    p_1_in,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2Bus_RdAck_intr_reg_hole_d1,
    ip2Bus_WrAck_intr_reg_hole_d1,
    \ip2bus_data_i_D1_reg[0]_1 );
  output \ip2bus_data_i_D1_reg[0] ;
  output \Not_Dual.gpio_OE_reg[0] ;
  output \Not_Dual.gpio_Data_Out_reg[4] ;
  output \ip_irpt_enable_reg_reg[0] ;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [4:0]D;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ;
  output \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ;
  output [0:0]GPIO_DBus_i;
  output [0:0]E;
  output [0:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  output [1:0]\ip2bus_data_i_D1_reg[0]_0 ;
  output intr2bus_rdack0;
  output irpt_rdack;
  output irpt_wrack;
  output interrupt_wrce_strb;
  output Read_Reg_Rst;
  output \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ;
  output intr_rd_ce_or_reduce;
  output \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ;
  output intr_wr_ce_or_reduce;
  output \ip_irpt_enable_reg_reg[0]_0 ;
  output ipif_glbl_irpt_enable_reg_reg;
  output [5:0]s_axi_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input s_axi_bready;
  input s_axi_rready;
  input [6:0]s_axi_awaddr;
  input [6:0]s_axi_araddr;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [9:0]s_axi_wdata;
  input [4:0]gpio_io_t;
  input [4:0]Q;
  input [0:0]p_0_in;
  input irpt_rdack_d1;
  input irpt_wrack_d1;
  input [0:0]ip2bus_data;
  input [0:0]p_3_in;
  input [0:0]p_1_in;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input ip2Bus_RdAck_intr_reg_hole_d1;
  input ip2Bus_WrAck_intr_reg_hole_d1;
  input [5:0]\ip2bus_data_i_D1_reg[0]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ;
  wire \INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ;
  wire [0:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  wire \Not_Dual.gpio_Data_Out_reg[4] ;
  wire \Not_Dual.gpio_OE_reg[0] ;
  wire [4:0]Q;
  wire Read_Reg_Rst;
  wire [0:6]bus2ip_addr;
  wire bus2ip_reset;
  wire bus2ip_rnw_i06_out;
  wire clear;
  wire [4:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire interrupt_wrce_strb;
  wire intr2bus_rdack0;
  wire intr_rd_ce_or_reduce;
  wire intr_wr_ce_or_reduce;
  wire ip2Bus_RdAck_intr_reg_hole_d1;
  wire ip2Bus_WrAck_intr_reg_hole_d1;
  wire [0:0]ip2bus_data;
  wire \ip2bus_data_i_D1_reg[0] ;
  wire [1:0]\ip2bus_data_i_D1_reg[0]_0 ;
  wire [5:0]\ip2bus_data_i_D1_reg[0]_1 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire \ip_irpt_enable_reg_reg[0] ;
  wire \ip_irpt_enable_reg_reg[0]_0 ;
  wire ipif_glbl_irpt_enable_reg_reg;
  wire irpt_rdack;
  wire irpt_rdack_d1;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [0:0]p_0_in;
  wire [1:0]p_0_out__0;
  wire [0:0]p_1_in;
  wire [8:2]p_1_in__0;
  wire [0:0]p_3_in;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [5:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire s_axi_rready;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  address_decoder__parameterized0 I_DECODER
       (.D(D),
        .E(E),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg (\INTR_CTRLR_GEN.ip2Bus_RdAck_intr_reg_hole_reg ),
        .\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg (\INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[28] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[29] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[30] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] (\Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[31] ),
        .\Not_Dual.gpio_Data_In_reg[0] (Q),
        .\Not_Dual.gpio_Data_Out_reg[0] (\Not_Dual.gpio_Data_Out_reg[0] ),
        .\Not_Dual.gpio_Data_Out_reg[4] (\Not_Dual.gpio_Data_Out_reg[4] ),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .Read_Reg_Rst(Read_Reg_Rst),
        .\bus2ip_addr_i_reg[8] ({bus2ip_addr[0],bus2ip_addr[1],bus2ip_addr[2],bus2ip_addr[3],bus2ip_addr[4],bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw_i_reg(\Not_Dual.gpio_OE_reg[0] ),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .interrupt_wrce_strb(interrupt_wrce_strb),
        .intr2bus_rdack0(intr2bus_rdack0),
        .intr_rd_ce_or_reduce(intr_rd_ce_or_reduce),
        .intr_wr_ce_or_reduce(intr_wr_ce_or_reduce),
        .ip2Bus_RdAck_intr_reg_hole_d1(ip2Bus_RdAck_intr_reg_hole_d1),
        .ip2Bus_WrAck_intr_reg_hole_d1(ip2Bus_WrAck_intr_reg_hole_d1),
        .ip2bus_data(ip2bus_data),
        .\ip2bus_data_i_D1_reg[0] (\ip2bus_data_i_D1_reg[0] ),
        .\ip2bus_data_i_D1_reg[0]_0 (\ip2bus_data_i_D1_reg[0]_0 ),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .\ip_irpt_enable_reg_reg[0] (\ip_irpt_enable_reg_reg[0] ),
        .\ip_irpt_enable_reg_reg[0]_0 (\ip_irpt_enable_reg_reg[0]_0 ),
        .ipif_glbl_irpt_enable_reg_reg(ipif_glbl_irpt_enable_reg_reg),
        .irpt_rdack(irpt_rdack),
        .irpt_rdack_d1(irpt_rdack_d1),
        .irpt_wrack(irpt_wrack),
        .irpt_wrack_d1(irpt_wrack_d1),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .start2(start2));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[1]),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[2]),
        .O(p_1_in__0[4]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[3]),
        .O(p_1_in__0[5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[4]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[5]),
        .O(p_1_in__0[7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[6]),
        .O(p_1_in__0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[2]),
        .Q(bus2ip_addr[6]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[3]),
        .Q(bus2ip_addr[5]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[4]),
        .Q(bus2ip_addr[4]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[5]),
        .Q(bus2ip_addr[3]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[6]),
        .Q(bus2ip_addr[2]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[7]),
        .Q(bus2ip_addr[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(p_1_in__0[8]),
        .Q(bus2ip_addr[0]),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h02)) 
    bus2ip_rnw_i_i_1
       (.I0(s_axi_arvalid),
        .I1(state[0]),
        .I2(state[1]),
        .O(bus2ip_rnw_i06_out));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(bus2ip_rnw_i06_out),
        .Q(\Not_Dual.gpio_OE_reg[0] ),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\state[1]_i_2_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    is_write_i_1
       (.I0(state[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(is_write));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(bus2ip_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(s_axi_rdata_i));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[0]_1 [0]),
        .Q(s_axi_rdata[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[0]_1 [1]),
        .Q(s_axi_rdata[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[0]_1 [2]),
        .Q(s_axi_rdata[2]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[0]_1 [5]),
        .Q(s_axi_rdata[5]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[0]_1 [3]),
        .Q(s_axi_rdata[3]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\ip2bus_data_i_D1_reg[0]_1 [4]),
        .Q(s_axi_rdata[4]),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[0]),
        .I4(state[1]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h0FFFAACC)) 
    \state[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(s_axi_arvalid),
        .I2(\state[1]_i_2_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(p_0_out__0[0]));
  LUT6 #(
    .INIT(64'h2E2E2E2ECCCCFFCC)) 
    \state[1]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .I1(state[1]),
        .I2(\state[1]_i_2_n_0 ),
        .I3(\state[1]_i_3_n_0 ),
        .I4(s_axi_arvalid),
        .I5(state[0]),
        .O(p_0_out__0[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(\state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_3 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out__0[0]),
        .Q(state[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out__0[1]),
        .Q(state[1]),
        .R(bus2ip_reset));
endmodule

(* HW_HANDOFF = "system.hwdef" *) 
module system
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    JA_tri_i,
    JA_tri_o,
    JA_tri_t,
    JB_tri_i,
    JB_tri_o,
    JB_tri_t,
    L_f,
    L_r,
    R_f,
    R_r,
    UART_0_rxd,
    UART_0_txd,
    echo,
    gpio_rtl_0_tri_i,
    gpio_rtl_0_tri_o,
    gpio_rtl_0_tri_t,
    gpio_rtl_tri_i,
    gpio_rtl_tri_o,
    gpio_rtl_tri_t,
    optical_tri_i,
    servo,
    trig_288b_0,
    trig_288b_1,
    trig_288b_2);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  input [7:0]JA_tri_i;
  output [7:0]JA_tri_o;
  output [7:0]JA_tri_t;
  input [5:0]JB_tri_i;
  output [5:0]JB_tri_o;
  output [5:0]JB_tri_t;
  output [1:0]L_f;
  output [1:0]L_r;
  output [1:0]R_f;
  output [1:0]R_r;
  input UART_0_rxd;
  output UART_0_txd;
  input [2:0]echo;
  input [3:0]gpio_rtl_0_tri_i;
  output [3:0]gpio_rtl_0_tri_o;
  output [3:0]gpio_rtl_0_tri_t;
  input [3:0]gpio_rtl_tri_i;
  output [3:0]gpio_rtl_tri_o;
  output [3:0]gpio_rtl_tri_t;
  input [4:0]optical_tri_i;
  output [1:0]servo;
  output trig_288b_0;
  output trig_288b_1;
  output trig_288b_2;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [7:0]JA_tri_i;
  wire [7:0]JA_tri_o;
  wire [7:0]JA_tri_t;
  wire [5:0]JB_tri_i;
  wire [5:0]JB_tri_o;
  wire [5:0]JB_tri_t;
  wire [1:0]L_f;
  wire [1:0]L_r;
  wire [1:0]Motor_Ctrl_L_out_w_m;
  wire [1:0]Motor_Ctrl_R_out_w_m;
  wire [1:0]R_f;
  wire [1:0]R_r;
  wire Stop_Ctrl_gpio_io_o;
  wire UART_0_rxd;
  wire UART_0_txd;
  wire [2:0]echo;
  wire [3:0]gpio_rtl_0_tri_i;
  wire [3:0]gpio_rtl_0_tri_o;
  wire [3:0]gpio_rtl_0_tri_t;
  wire [3:0]gpio_rtl_tri_i;
  wire [3:0]gpio_rtl_tri_o;
  wire [3:0]gpio_rtl_tri_t;
  wire optical_ip2intc_irpt;
  wire [4:0]optical_tri_i;
  wire processing_system7_0_FCLK_CLK1;
  wire processing_system7_0_FCLK_CLK2;
  wire processing_system7_0_FCLK_RESET0_N;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [8:0]processing_system7_0_axi_periph_M00_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M00_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M00_AXI_ARVALID;
  wire [8:0]processing_system7_0_axi_periph_M00_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M00_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M00_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M00_AXI_BRESP;
  wire processing_system7_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_RDATA;
  wire processing_system7_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M00_AXI_RRESP;
  wire processing_system7_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M00_AXI_WDATA;
  wire processing_system7_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M00_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M00_AXI_WVALID;
  wire [5:0]processing_system7_0_axi_periph_M01_AXI_ARADDR;
  wire [2:0]processing_system7_0_axi_periph_M01_AXI_ARPROT;
  wire processing_system7_0_axi_periph_M01_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M01_AXI_ARVALID;
  wire [5:0]processing_system7_0_axi_periph_M01_AXI_AWADDR;
  wire [2:0]processing_system7_0_axi_periph_M01_AXI_AWPROT;
  wire processing_system7_0_axi_periph_M01_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M01_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M01_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M01_AXI_BRESP;
  wire processing_system7_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M01_AXI_RDATA;
  wire processing_system7_0_axi_periph_M01_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M01_AXI_RRESP;
  wire processing_system7_0_axi_periph_M01_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M01_AXI_WDATA;
  wire processing_system7_0_axi_periph_M01_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M01_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M01_AXI_WVALID;
  wire [5:0]processing_system7_0_axi_periph_M02_AXI_ARADDR;
  wire [2:0]processing_system7_0_axi_periph_M02_AXI_ARPROT;
  wire processing_system7_0_axi_periph_M02_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M02_AXI_ARVALID;
  wire [5:0]processing_system7_0_axi_periph_M02_AXI_AWADDR;
  wire [2:0]processing_system7_0_axi_periph_M02_AXI_AWPROT;
  wire processing_system7_0_axi_periph_M02_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M02_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M02_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M02_AXI_BRESP;
  wire processing_system7_0_axi_periph_M02_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M02_AXI_RDATA;
  wire processing_system7_0_axi_periph_M02_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M02_AXI_RRESP;
  wire processing_system7_0_axi_periph_M02_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M02_AXI_WDATA;
  wire processing_system7_0_axi_periph_M02_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M02_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M02_AXI_WVALID;
  wire [3:0]processing_system7_0_axi_periph_M03_AXI_ARADDR;
  wire [2:0]processing_system7_0_axi_periph_M03_AXI_ARPROT;
  wire processing_system7_0_axi_periph_M03_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M03_AXI_ARVALID;
  wire [3:0]processing_system7_0_axi_periph_M03_AXI_AWADDR;
  wire [2:0]processing_system7_0_axi_periph_M03_AXI_AWPROT;
  wire processing_system7_0_axi_periph_M03_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M03_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M03_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M03_AXI_BRESP;
  wire processing_system7_0_axi_periph_M03_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M03_AXI_RDATA;
  wire processing_system7_0_axi_periph_M03_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M03_AXI_RRESP;
  wire processing_system7_0_axi_periph_M03_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M03_AXI_WDATA;
  wire processing_system7_0_axi_periph_M03_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M03_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M03_AXI_WVALID;
  wire [8:0]processing_system7_0_axi_periph_M04_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M04_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M04_AXI_ARVALID;
  wire [8:0]processing_system7_0_axi_periph_M04_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M04_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M04_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M04_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M04_AXI_BRESP;
  wire processing_system7_0_axi_periph_M04_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M04_AXI_RDATA;
  wire processing_system7_0_axi_periph_M04_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M04_AXI_RRESP;
  wire processing_system7_0_axi_periph_M04_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M04_AXI_WDATA;
  wire processing_system7_0_axi_periph_M04_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M04_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M04_AXI_WVALID;
  wire [3:0]processing_system7_0_axi_periph_M05_AXI_ARADDR;
  wire [2:0]processing_system7_0_axi_periph_M05_AXI_ARPROT;
  wire processing_system7_0_axi_periph_M05_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M05_AXI_ARVALID;
  wire [3:0]processing_system7_0_axi_periph_M05_AXI_AWADDR;
  wire [2:0]processing_system7_0_axi_periph_M05_AXI_AWPROT;
  wire processing_system7_0_axi_periph_M05_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M05_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M05_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M05_AXI_BRESP;
  wire processing_system7_0_axi_periph_M05_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M05_AXI_RDATA;
  wire processing_system7_0_axi_periph_M05_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M05_AXI_RRESP;
  wire processing_system7_0_axi_periph_M05_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M05_AXI_WDATA;
  wire processing_system7_0_axi_periph_M05_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M05_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M05_AXI_WVALID;
  wire [8:0]processing_system7_0_axi_periph_M06_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M06_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M06_AXI_ARVALID;
  wire [8:0]processing_system7_0_axi_periph_M06_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M06_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M06_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M06_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M06_AXI_BRESP;
  wire processing_system7_0_axi_periph_M06_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M06_AXI_RDATA;
  wire processing_system7_0_axi_periph_M06_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M06_AXI_RRESP;
  wire processing_system7_0_axi_periph_M06_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M06_AXI_WDATA;
  wire processing_system7_0_axi_periph_M06_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M06_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M06_AXI_WVALID;
  wire [8:0]processing_system7_0_axi_periph_M07_AXI_ARADDR;
  wire processing_system7_0_axi_periph_M07_AXI_ARREADY;
  wire processing_system7_0_axi_periph_M07_AXI_ARVALID;
  wire [8:0]processing_system7_0_axi_periph_M07_AXI_AWADDR;
  wire processing_system7_0_axi_periph_M07_AXI_AWREADY;
  wire processing_system7_0_axi_periph_M07_AXI_AWVALID;
  wire processing_system7_0_axi_periph_M07_AXI_BREADY;
  wire [1:0]processing_system7_0_axi_periph_M07_AXI_BRESP;
  wire processing_system7_0_axi_periph_M07_AXI_BVALID;
  wire [31:0]processing_system7_0_axi_periph_M07_AXI_RDATA;
  wire processing_system7_0_axi_periph_M07_AXI_RREADY;
  wire [1:0]processing_system7_0_axi_periph_M07_AXI_RRESP;
  wire processing_system7_0_axi_periph_M07_AXI_RVALID;
  wire [31:0]processing_system7_0_axi_periph_M07_AXI_WDATA;
  wire processing_system7_0_axi_periph_M07_AXI_WREADY;
  wire [3:0]processing_system7_0_axi_periph_M07_AXI_WSTRB;
  wire processing_system7_0_axi_periph_M07_AXI_WVALID;
  wire rst_processing_system7_0_100M_interconnect_aresetn;
  wire rst_processing_system7_0_100M_peripheral_aresetn;
  wire [1:0]servo;
  wire trig_288b_2;
  wire ultrasonic_0_interrupt;
  wire [1:0]xlconcat_0_dout;
  wire xlconstant_0_dout;
  wire xlslice_0_Dout;
  wire NLW_Motor_Ctrl_L_out_w_PWM_UNCONNECTED;
  wire NLW_Motor_Ctrl_L_out_w_PWMdir_UNCONNECTED;
  wire NLW_Motor_Ctrl_R_out_w_PWM_UNCONNECTED;
  wire NLW_Motor_Ctrl_R_out_w_PWMdir_UNCONNECTED;
  wire [15:0]NLW_c_counter_binary_0_Q_UNCONNECTED;
  wire NLW_processing_system7_0_I2C0_SCL_O_UNCONNECTED;
  wire NLW_processing_system7_0_I2C0_SCL_T_UNCONNECTED;
  wire NLW_processing_system7_0_I2C0_SDA_O_UNCONNECTED;
  wire NLW_processing_system7_0_I2C0_SDA_T_UNCONNECTED;
  wire NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M00_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED;
  wire [31:6]NLW_processing_system7_0_axi_periph_M01_AXI_araddr_UNCONNECTED;
  wire [31:6]NLW_processing_system7_0_axi_periph_M01_AXI_awaddr_UNCONNECTED;
  wire [31:6]NLW_processing_system7_0_axi_periph_M02_AXI_araddr_UNCONNECTED;
  wire [31:6]NLW_processing_system7_0_axi_periph_M02_AXI_awaddr_UNCONNECTED;
  wire [31:4]NLW_processing_system7_0_axi_periph_M03_AXI_araddr_UNCONNECTED;
  wire [31:4]NLW_processing_system7_0_axi_periph_M03_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M04_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M04_AXI_awaddr_UNCONNECTED;
  wire [31:4]NLW_processing_system7_0_axi_periph_M05_AXI_araddr_UNCONNECTED;
  wire [31:4]NLW_processing_system7_0_axi_periph_M05_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M06_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M06_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M07_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_processing_system7_0_axi_periph_M07_AXI_awaddr_UNCONNECTED;
  wire NLW_rst_processing_system7_0_100M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_100M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_100M_peripheral_reset_UNCONNECTED;

  assign trig_288b_0 = trig_288b_2;
  assign trig_288b_1 = trig_288b_2;
  (* CHECK_LICENSE_TYPE = "system_Motor_Ctrl_L_0,Motor_Ctrl_v1_1,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "Motor_Ctrl_v1_1,Vivado 2017.1" *) 
  system_Motor_Ctrl_L_0 Motor_Ctrl_L
       (.in_phA(xlconstant_0_dout),
        .in_phB(xlconstant_0_dout),
        .in_stop_ctrl(Stop_Ctrl_gpio_io_o),
        .motor_s_axi_aclk(processing_system7_0_FCLK_CLK1),
        .motor_s_axi_araddr(processing_system7_0_axi_periph_M01_AXI_ARADDR),
        .motor_s_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .motor_s_axi_arprot(processing_system7_0_axi_periph_M01_AXI_ARPROT),
        .motor_s_axi_arready(processing_system7_0_axi_periph_M01_AXI_ARREADY),
        .motor_s_axi_arvalid(processing_system7_0_axi_periph_M01_AXI_ARVALID),
        .motor_s_axi_awaddr(processing_system7_0_axi_periph_M01_AXI_AWADDR),
        .motor_s_axi_awprot(processing_system7_0_axi_periph_M01_AXI_AWPROT),
        .motor_s_axi_awready(processing_system7_0_axi_periph_M01_AXI_AWREADY),
        .motor_s_axi_awvalid(processing_system7_0_axi_periph_M01_AXI_AWVALID),
        .motor_s_axi_bready(processing_system7_0_axi_periph_M01_AXI_BREADY),
        .motor_s_axi_bresp(processing_system7_0_axi_periph_M01_AXI_BRESP),
        .motor_s_axi_bvalid(processing_system7_0_axi_periph_M01_AXI_BVALID),
        .motor_s_axi_rdata(processing_system7_0_axi_periph_M01_AXI_RDATA),
        .motor_s_axi_rready(processing_system7_0_axi_periph_M01_AXI_RREADY),
        .motor_s_axi_rresp(processing_system7_0_axi_periph_M01_AXI_RRESP),
        .motor_s_axi_rvalid(processing_system7_0_axi_periph_M01_AXI_RVALID),
        .motor_s_axi_wdata(processing_system7_0_axi_periph_M01_AXI_WDATA),
        .motor_s_axi_wready(processing_system7_0_axi_periph_M01_AXI_WREADY),
        .motor_s_axi_wstrb(processing_system7_0_axi_periph_M01_AXI_WSTRB),
        .motor_s_axi_wvalid(processing_system7_0_axi_periph_M01_AXI_WVALID),
        .out_w_PWM(NLW_Motor_Ctrl_L_out_w_PWM_UNCONNECTED),
        .out_w_PWMdir(NLW_Motor_Ctrl_L_out_w_PWMdir_UNCONNECTED),
        .out_w_m(Motor_Ctrl_L_out_w_m));
  (* CHECK_LICENSE_TYPE = "system_Motor_Ctrl_R_0,Motor_Ctrl_v1_1,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "Motor_Ctrl_v1_1,Vivado 2017.1" *) 
  system_Motor_Ctrl_R_0 Motor_Ctrl_R
       (.in_phA(xlconstant_0_dout),
        .in_phB(xlconstant_0_dout),
        .in_stop_ctrl(Stop_Ctrl_gpio_io_o),
        .motor_s_axi_aclk(processing_system7_0_FCLK_CLK1),
        .motor_s_axi_araddr(processing_system7_0_axi_periph_M02_AXI_ARADDR),
        .motor_s_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .motor_s_axi_arprot(processing_system7_0_axi_periph_M02_AXI_ARPROT),
        .motor_s_axi_arready(processing_system7_0_axi_periph_M02_AXI_ARREADY),
        .motor_s_axi_arvalid(processing_system7_0_axi_periph_M02_AXI_ARVALID),
        .motor_s_axi_awaddr(processing_system7_0_axi_periph_M02_AXI_AWADDR),
        .motor_s_axi_awprot(processing_system7_0_axi_periph_M02_AXI_AWPROT),
        .motor_s_axi_awready(processing_system7_0_axi_periph_M02_AXI_AWREADY),
        .motor_s_axi_awvalid(processing_system7_0_axi_periph_M02_AXI_AWVALID),
        .motor_s_axi_bready(processing_system7_0_axi_periph_M02_AXI_BREADY),
        .motor_s_axi_bresp(processing_system7_0_axi_periph_M02_AXI_BRESP),
        .motor_s_axi_bvalid(processing_system7_0_axi_periph_M02_AXI_BVALID),
        .motor_s_axi_rdata(processing_system7_0_axi_periph_M02_AXI_RDATA),
        .motor_s_axi_rready(processing_system7_0_axi_periph_M02_AXI_RREADY),
        .motor_s_axi_rresp(processing_system7_0_axi_periph_M02_AXI_RRESP),
        .motor_s_axi_rvalid(processing_system7_0_axi_periph_M02_AXI_RVALID),
        .motor_s_axi_wdata(processing_system7_0_axi_periph_M02_AXI_WDATA),
        .motor_s_axi_wready(processing_system7_0_axi_periph_M02_AXI_WREADY),
        .motor_s_axi_wstrb(processing_system7_0_axi_periph_M02_AXI_WSTRB),
        .motor_s_axi_wvalid(processing_system7_0_axi_periph_M02_AXI_WVALID),
        .out_w_PWM(NLW_Motor_Ctrl_R_out_w_PWM_UNCONNECTED),
        .out_w_PWMdir(NLW_Motor_Ctrl_R_out_w_PWMdir_UNCONNECTED),
        .out_w_m(Motor_Ctrl_R_out_w_m));
  (* CHECK_LICENSE_TYPE = "system_axi_gpio_2_0,axi_gpio,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
  system_axi_gpio_2_0 Stop_Ctrl
       (.gpio_io_o(Stop_Ctrl_gpio_io_o),
        .s_axi_aclk(processing_system7_0_FCLK_CLK1),
        .s_axi_araddr(processing_system7_0_axi_periph_M07_AXI_ARADDR),
        .s_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s_axi_arready(processing_system7_0_axi_periph_M07_AXI_ARREADY),
        .s_axi_arvalid(processing_system7_0_axi_periph_M07_AXI_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_M07_AXI_AWADDR),
        .s_axi_awready(processing_system7_0_axi_periph_M07_AXI_AWREADY),
        .s_axi_awvalid(processing_system7_0_axi_periph_M07_AXI_AWVALID),
        .s_axi_bready(processing_system7_0_axi_periph_M07_AXI_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_M07_AXI_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_M07_AXI_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_M07_AXI_RDATA),
        .s_axi_rready(processing_system7_0_axi_periph_M07_AXI_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_M07_AXI_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_M07_AXI_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_M07_AXI_WDATA),
        .s_axi_wready(processing_system7_0_axi_periph_M07_AXI_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_M07_AXI_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_M07_AXI_WVALID));
  (* CHECK_LICENSE_TYPE = "system_axi_gpio_0_0,axi_gpio,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
  system_axi_gpio_0_0 axi_gpio_0
       (.gpio2_io_i(gpio_rtl_0_tri_i),
        .gpio2_io_o(gpio_rtl_0_tri_o),
        .gpio2_io_t(gpio_rtl_0_tri_t),
        .gpio_io_i(gpio_rtl_tri_i),
        .gpio_io_o(gpio_rtl_tri_o),
        .gpio_io_t(gpio_rtl_tri_t),
        .s_axi_aclk(processing_system7_0_FCLK_CLK1),
        .s_axi_araddr(processing_system7_0_axi_periph_M00_AXI_ARADDR),
        .s_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s_axi_arready(processing_system7_0_axi_periph_M00_AXI_ARREADY),
        .s_axi_arvalid(processing_system7_0_axi_periph_M00_AXI_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_M00_AXI_AWADDR),
        .s_axi_awready(processing_system7_0_axi_periph_M00_AXI_AWREADY),
        .s_axi_awvalid(processing_system7_0_axi_periph_M00_AXI_AWVALID),
        .s_axi_bready(processing_system7_0_axi_periph_M00_AXI_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_M00_AXI_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_M00_AXI_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_M00_AXI_RDATA),
        .s_axi_rready(processing_system7_0_axi_periph_M00_AXI_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_M00_AXI_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_M00_AXI_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_M00_AXI_WDATA),
        .s_axi_wready(processing_system7_0_axi_periph_M00_AXI_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_M00_AXI_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_M00_AXI_WVALID));
  (* CHECK_LICENSE_TYPE = "system_axi_gpio_1_1,axi_gpio,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
  system_axi_gpio_1_1 axi_gpio_1
       (.gpio2_io_i(JB_tri_i),
        .gpio2_io_o(JB_tri_o),
        .gpio2_io_t(JB_tri_t),
        .gpio_io_i(JA_tri_i),
        .gpio_io_o(JA_tri_o),
        .gpio_io_t(JA_tri_t),
        .s_axi_aclk(processing_system7_0_FCLK_CLK1),
        .s_axi_araddr(processing_system7_0_axi_periph_M06_AXI_ARADDR),
        .s_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s_axi_arready(processing_system7_0_axi_periph_M06_AXI_ARREADY),
        .s_axi_arvalid(processing_system7_0_axi_periph_M06_AXI_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_M06_AXI_AWADDR),
        .s_axi_awready(processing_system7_0_axi_periph_M06_AXI_AWREADY),
        .s_axi_awvalid(processing_system7_0_axi_periph_M06_AXI_AWVALID),
        .s_axi_bready(processing_system7_0_axi_periph_M06_AXI_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_M06_AXI_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_M06_AXI_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_M06_AXI_RDATA),
        .s_axi_rready(processing_system7_0_axi_periph_M06_AXI_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_M06_AXI_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_M06_AXI_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_M06_AXI_WDATA),
        .s_axi_wready(processing_system7_0_axi_periph_M06_AXI_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_M06_AXI_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_M06_AXI_WVALID));
  (* CHECK_LICENSE_TYPE = "system_c_counter_binary_0_0,c_counter_binary_v12_0_10,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "c_counter_binary_v12_0_10,Vivado 2017.1" *) 
  system_c_counter_binary_0_0 c_counter_binary_0
       (.CLK(processing_system7_0_FCLK_CLK2),
        .Q(NLW_c_counter_binary_0_Q_UNCONNECTED[15:0]),
        .THRESH0(xlslice_0_Dout));
  (* CHECK_LICENSE_TYPE = "system_c_shift_ram_0_0,c_shift_ram_v12_0_10,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
  system_c_shift_ram_0_0 c_shift_ram_l_f
       (.CLK(xlslice_0_Dout),
        .D(Motor_Ctrl_L_out_w_m),
        .Q(L_f));
  (* CHECK_LICENSE_TYPE = "system_c_shift_ram_0_1,c_shift_ram_v12_0_10,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
  system_c_shift_ram_0_1 c_shift_ram_l_r
       (.CLK(xlslice_0_Dout),
        .D(Motor_Ctrl_L_out_w_m),
        .Q(L_r));
  (* CHECK_LICENSE_TYPE = "system_c_shift_ram_1_0,c_shift_ram_v12_0_10,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
  system_c_shift_ram_1_0 c_shift_ram_r_f
       (.CLK(xlslice_0_Dout),
        .D(Motor_Ctrl_R_out_w_m),
        .Q(R_f));
  (* CHECK_LICENSE_TYPE = "system_c_shift_ram_r_f_0,c_shift_ram_v12_0_10,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
  system_c_shift_ram_r_f_0 c_shift_ram_r_r
       (.CLK(xlslice_0_Dout),
        .D(Motor_Ctrl_R_out_w_m),
        .Q(R_r));
  (* CHECK_LICENSE_TYPE = "system_optical_0,axi_gpio,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
  system_optical_0 optical
       (.gpio_io_i(optical_tri_i),
        .ip2intc_irpt(optical_ip2intc_irpt),
        .s_axi_aclk(processing_system7_0_FCLK_CLK1),
        .s_axi_araddr(processing_system7_0_axi_periph_M04_AXI_ARADDR),
        .s_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s_axi_arready(processing_system7_0_axi_periph_M04_AXI_ARREADY),
        .s_axi_arvalid(processing_system7_0_axi_periph_M04_AXI_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_M04_AXI_AWADDR),
        .s_axi_awready(processing_system7_0_axi_periph_M04_AXI_AWREADY),
        .s_axi_awvalid(processing_system7_0_axi_periph_M04_AXI_AWVALID),
        .s_axi_bready(processing_system7_0_axi_periph_M04_AXI_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_M04_AXI_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_M04_AXI_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_M04_AXI_RDATA),
        .s_axi_rready(processing_system7_0_axi_periph_M04_AXI_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_M04_AXI_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_M04_AXI_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_M04_AXI_WDATA),
        .s_axi_wready(processing_system7_0_axi_periph_M04_AXI_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_M04_AXI_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_M04_AXI_WVALID));
  (* CHECK_LICENSE_TYPE = "system_processing_system7_0_1,processing_system7_v5_5_processing_system7,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2017.1" *) 
  system_processing_system7_0_1 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(processing_system7_0_FCLK_CLK1),
        .FCLK_CLK1(processing_system7_0_FCLK_CLK2),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_processing_system7_0_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_processing_system7_0_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_processing_system7_0_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_processing_system7_0_I2C0_SDA_T_UNCONNECTED),
        .IRQ_F2P(xlconcat_0_dout),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK1),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .UART0_RX(UART_0_rxd),
        .UART0_TX(UART_0_txd),
        .USB0_PORT_INDCTL(NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED));
  system_processing_system7_0_axi_periph_0 processing_system7_0_axi_periph
       (.ACLK(processing_system7_0_FCLK_CLK1),
        .ARESETN(rst_processing_system7_0_100M_interconnect_aresetn),
        .M00_ACLK(processing_system7_0_FCLK_CLK1),
        .M00_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M00_AXI_araddr({NLW_processing_system7_0_axi_periph_M00_AXI_araddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M00_AXI_ARADDR}),
        .M00_AXI_arready(processing_system7_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(processing_system7_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr({NLW_processing_system7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M00_AXI_AWADDR}),
        .M00_AXI_awready(processing_system7_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(processing_system7_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(processing_system7_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(processing_system7_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(processing_system7_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(processing_system7_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(processing_system7_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(processing_system7_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(processing_system7_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(processing_system7_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(processing_system7_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(processing_system7_0_axi_periph_M00_AXI_WSTRB),
        .M00_AXI_wvalid(processing_system7_0_axi_periph_M00_AXI_WVALID),
        .M01_ACLK(processing_system7_0_FCLK_CLK1),
        .M01_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M01_AXI_araddr({NLW_processing_system7_0_axi_periph_M01_AXI_araddr_UNCONNECTED[31:6],processing_system7_0_axi_periph_M01_AXI_ARADDR}),
        .M01_AXI_arprot(processing_system7_0_axi_periph_M01_AXI_ARPROT),
        .M01_AXI_arready(processing_system7_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(processing_system7_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr({NLW_processing_system7_0_axi_periph_M01_AXI_awaddr_UNCONNECTED[31:6],processing_system7_0_axi_periph_M01_AXI_AWADDR}),
        .M01_AXI_awprot(processing_system7_0_axi_periph_M01_AXI_AWPROT),
        .M01_AXI_awready(processing_system7_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(processing_system7_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(processing_system7_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(processing_system7_0_axi_periph_M01_AXI_BRESP),
        .M01_AXI_bvalid(processing_system7_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata(processing_system7_0_axi_periph_M01_AXI_RDATA),
        .M01_AXI_rready(processing_system7_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(processing_system7_0_axi_periph_M01_AXI_RRESP),
        .M01_AXI_rvalid(processing_system7_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata(processing_system7_0_axi_periph_M01_AXI_WDATA),
        .M01_AXI_wready(processing_system7_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(processing_system7_0_axi_periph_M01_AXI_WSTRB),
        .M01_AXI_wvalid(processing_system7_0_axi_periph_M01_AXI_WVALID),
        .M02_ACLK(processing_system7_0_FCLK_CLK1),
        .M02_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M02_AXI_araddr({NLW_processing_system7_0_axi_periph_M02_AXI_araddr_UNCONNECTED[31:6],processing_system7_0_axi_periph_M02_AXI_ARADDR}),
        .M02_AXI_arprot(processing_system7_0_axi_periph_M02_AXI_ARPROT),
        .M02_AXI_arready(processing_system7_0_axi_periph_M02_AXI_ARREADY),
        .M02_AXI_arvalid(processing_system7_0_axi_periph_M02_AXI_ARVALID),
        .M02_AXI_awaddr({NLW_processing_system7_0_axi_periph_M02_AXI_awaddr_UNCONNECTED[31:6],processing_system7_0_axi_periph_M02_AXI_AWADDR}),
        .M02_AXI_awprot(processing_system7_0_axi_periph_M02_AXI_AWPROT),
        .M02_AXI_awready(processing_system7_0_axi_periph_M02_AXI_AWREADY),
        .M02_AXI_awvalid(processing_system7_0_axi_periph_M02_AXI_AWVALID),
        .M02_AXI_bready(processing_system7_0_axi_periph_M02_AXI_BREADY),
        .M02_AXI_bresp(processing_system7_0_axi_periph_M02_AXI_BRESP),
        .M02_AXI_bvalid(processing_system7_0_axi_periph_M02_AXI_BVALID),
        .M02_AXI_rdata(processing_system7_0_axi_periph_M02_AXI_RDATA),
        .M02_AXI_rready(processing_system7_0_axi_periph_M02_AXI_RREADY),
        .M02_AXI_rresp(processing_system7_0_axi_periph_M02_AXI_RRESP),
        .M02_AXI_rvalid(processing_system7_0_axi_periph_M02_AXI_RVALID),
        .M02_AXI_wdata(processing_system7_0_axi_periph_M02_AXI_WDATA),
        .M02_AXI_wready(processing_system7_0_axi_periph_M02_AXI_WREADY),
        .M02_AXI_wstrb(processing_system7_0_axi_periph_M02_AXI_WSTRB),
        .M02_AXI_wvalid(processing_system7_0_axi_periph_M02_AXI_WVALID),
        .M03_ACLK(processing_system7_0_FCLK_CLK1),
        .M03_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M03_AXI_araddr({NLW_processing_system7_0_axi_periph_M03_AXI_araddr_UNCONNECTED[31:4],processing_system7_0_axi_periph_M03_AXI_ARADDR}),
        .M03_AXI_arprot(processing_system7_0_axi_periph_M03_AXI_ARPROT),
        .M03_AXI_arready(processing_system7_0_axi_periph_M03_AXI_ARREADY),
        .M03_AXI_arvalid(processing_system7_0_axi_periph_M03_AXI_ARVALID),
        .M03_AXI_awaddr({NLW_processing_system7_0_axi_periph_M03_AXI_awaddr_UNCONNECTED[31:4],processing_system7_0_axi_periph_M03_AXI_AWADDR}),
        .M03_AXI_awprot(processing_system7_0_axi_periph_M03_AXI_AWPROT),
        .M03_AXI_awready(processing_system7_0_axi_periph_M03_AXI_AWREADY),
        .M03_AXI_awvalid(processing_system7_0_axi_periph_M03_AXI_AWVALID),
        .M03_AXI_bready(processing_system7_0_axi_periph_M03_AXI_BREADY),
        .M03_AXI_bresp(processing_system7_0_axi_periph_M03_AXI_BRESP),
        .M03_AXI_bvalid(processing_system7_0_axi_periph_M03_AXI_BVALID),
        .M03_AXI_rdata(processing_system7_0_axi_periph_M03_AXI_RDATA),
        .M03_AXI_rready(processing_system7_0_axi_periph_M03_AXI_RREADY),
        .M03_AXI_rresp(processing_system7_0_axi_periph_M03_AXI_RRESP),
        .M03_AXI_rvalid(processing_system7_0_axi_periph_M03_AXI_RVALID),
        .M03_AXI_wdata(processing_system7_0_axi_periph_M03_AXI_WDATA),
        .M03_AXI_wready(processing_system7_0_axi_periph_M03_AXI_WREADY),
        .M03_AXI_wstrb(processing_system7_0_axi_periph_M03_AXI_WSTRB),
        .M03_AXI_wvalid(processing_system7_0_axi_periph_M03_AXI_WVALID),
        .M04_ACLK(processing_system7_0_FCLK_CLK1),
        .M04_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M04_AXI_araddr({NLW_processing_system7_0_axi_periph_M04_AXI_araddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M04_AXI_ARADDR}),
        .M04_AXI_arready(processing_system7_0_axi_periph_M04_AXI_ARREADY),
        .M04_AXI_arvalid(processing_system7_0_axi_periph_M04_AXI_ARVALID),
        .M04_AXI_awaddr({NLW_processing_system7_0_axi_periph_M04_AXI_awaddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M04_AXI_AWADDR}),
        .M04_AXI_awready(processing_system7_0_axi_periph_M04_AXI_AWREADY),
        .M04_AXI_awvalid(processing_system7_0_axi_periph_M04_AXI_AWVALID),
        .M04_AXI_bready(processing_system7_0_axi_periph_M04_AXI_BREADY),
        .M04_AXI_bresp(processing_system7_0_axi_periph_M04_AXI_BRESP),
        .M04_AXI_bvalid(processing_system7_0_axi_periph_M04_AXI_BVALID),
        .M04_AXI_rdata(processing_system7_0_axi_periph_M04_AXI_RDATA),
        .M04_AXI_rready(processing_system7_0_axi_periph_M04_AXI_RREADY),
        .M04_AXI_rresp(processing_system7_0_axi_periph_M04_AXI_RRESP),
        .M04_AXI_rvalid(processing_system7_0_axi_periph_M04_AXI_RVALID),
        .M04_AXI_wdata(processing_system7_0_axi_periph_M04_AXI_WDATA),
        .M04_AXI_wready(processing_system7_0_axi_periph_M04_AXI_WREADY),
        .M04_AXI_wstrb(processing_system7_0_axi_periph_M04_AXI_WSTRB),
        .M04_AXI_wvalid(processing_system7_0_axi_periph_M04_AXI_WVALID),
        .M05_ACLK(processing_system7_0_FCLK_CLK1),
        .M05_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M05_AXI_araddr({NLW_processing_system7_0_axi_periph_M05_AXI_araddr_UNCONNECTED[31:4],processing_system7_0_axi_periph_M05_AXI_ARADDR}),
        .M05_AXI_arprot(processing_system7_0_axi_periph_M05_AXI_ARPROT),
        .M05_AXI_arready(processing_system7_0_axi_periph_M05_AXI_ARREADY),
        .M05_AXI_arvalid(processing_system7_0_axi_periph_M05_AXI_ARVALID),
        .M05_AXI_awaddr({NLW_processing_system7_0_axi_periph_M05_AXI_awaddr_UNCONNECTED[31:4],processing_system7_0_axi_periph_M05_AXI_AWADDR}),
        .M05_AXI_awprot(processing_system7_0_axi_periph_M05_AXI_AWPROT),
        .M05_AXI_awready(processing_system7_0_axi_periph_M05_AXI_AWREADY),
        .M05_AXI_awvalid(processing_system7_0_axi_periph_M05_AXI_AWVALID),
        .M05_AXI_bready(processing_system7_0_axi_periph_M05_AXI_BREADY),
        .M05_AXI_bresp(processing_system7_0_axi_periph_M05_AXI_BRESP),
        .M05_AXI_bvalid(processing_system7_0_axi_periph_M05_AXI_BVALID),
        .M05_AXI_rdata(processing_system7_0_axi_periph_M05_AXI_RDATA),
        .M05_AXI_rready(processing_system7_0_axi_periph_M05_AXI_RREADY),
        .M05_AXI_rresp(processing_system7_0_axi_periph_M05_AXI_RRESP),
        .M05_AXI_rvalid(processing_system7_0_axi_periph_M05_AXI_RVALID),
        .M05_AXI_wdata(processing_system7_0_axi_periph_M05_AXI_WDATA),
        .M05_AXI_wready(processing_system7_0_axi_periph_M05_AXI_WREADY),
        .M05_AXI_wstrb(processing_system7_0_axi_periph_M05_AXI_WSTRB),
        .M05_AXI_wvalid(processing_system7_0_axi_periph_M05_AXI_WVALID),
        .M06_ACLK(processing_system7_0_FCLK_CLK1),
        .M06_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M06_AXI_araddr({NLW_processing_system7_0_axi_periph_M06_AXI_araddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M06_AXI_ARADDR}),
        .M06_AXI_arready(processing_system7_0_axi_periph_M06_AXI_ARREADY),
        .M06_AXI_arvalid(processing_system7_0_axi_periph_M06_AXI_ARVALID),
        .M06_AXI_awaddr({NLW_processing_system7_0_axi_periph_M06_AXI_awaddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M06_AXI_AWADDR}),
        .M06_AXI_awready(processing_system7_0_axi_periph_M06_AXI_AWREADY),
        .M06_AXI_awvalid(processing_system7_0_axi_periph_M06_AXI_AWVALID),
        .M06_AXI_bready(processing_system7_0_axi_periph_M06_AXI_BREADY),
        .M06_AXI_bresp(processing_system7_0_axi_periph_M06_AXI_BRESP),
        .M06_AXI_bvalid(processing_system7_0_axi_periph_M06_AXI_BVALID),
        .M06_AXI_rdata(processing_system7_0_axi_periph_M06_AXI_RDATA),
        .M06_AXI_rready(processing_system7_0_axi_periph_M06_AXI_RREADY),
        .M06_AXI_rresp(processing_system7_0_axi_periph_M06_AXI_RRESP),
        .M06_AXI_rvalid(processing_system7_0_axi_periph_M06_AXI_RVALID),
        .M06_AXI_wdata(processing_system7_0_axi_periph_M06_AXI_WDATA),
        .M06_AXI_wready(processing_system7_0_axi_periph_M06_AXI_WREADY),
        .M06_AXI_wstrb(processing_system7_0_axi_periph_M06_AXI_WSTRB),
        .M06_AXI_wvalid(processing_system7_0_axi_periph_M06_AXI_WVALID),
        .M07_ACLK(processing_system7_0_FCLK_CLK1),
        .M07_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .M07_AXI_araddr({NLW_processing_system7_0_axi_periph_M07_AXI_araddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M07_AXI_ARADDR}),
        .M07_AXI_arready(processing_system7_0_axi_periph_M07_AXI_ARREADY),
        .M07_AXI_arvalid(processing_system7_0_axi_periph_M07_AXI_ARVALID),
        .M07_AXI_awaddr({NLW_processing_system7_0_axi_periph_M07_AXI_awaddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_M07_AXI_AWADDR}),
        .M07_AXI_awready(processing_system7_0_axi_periph_M07_AXI_AWREADY),
        .M07_AXI_awvalid(processing_system7_0_axi_periph_M07_AXI_AWVALID),
        .M07_AXI_bready(processing_system7_0_axi_periph_M07_AXI_BREADY),
        .M07_AXI_bresp(processing_system7_0_axi_periph_M07_AXI_BRESP),
        .M07_AXI_bvalid(processing_system7_0_axi_periph_M07_AXI_BVALID),
        .M07_AXI_rdata(processing_system7_0_axi_periph_M07_AXI_RDATA),
        .M07_AXI_rready(processing_system7_0_axi_periph_M07_AXI_RREADY),
        .M07_AXI_rresp(processing_system7_0_axi_periph_M07_AXI_RRESP),
        .M07_AXI_rvalid(processing_system7_0_axi_periph_M07_AXI_RVALID),
        .M07_AXI_wdata(processing_system7_0_axi_periph_M07_AXI_WDATA),
        .M07_AXI_wready(processing_system7_0_axi_periph_M07_AXI_WREADY),
        .M07_AXI_wstrb(processing_system7_0_axi_periph_M07_AXI_WSTRB),
        .M07_AXI_wvalid(processing_system7_0_axi_periph_M07_AXI_WVALID),
        .S00_ACLK(processing_system7_0_FCLK_CLK1),
        .S00_ARESETN(rst_processing_system7_0_100M_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  (* CHECK_LICENSE_TYPE = "system_rst_processing_system7_0_100M_0,proc_sys_reset,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "proc_sys_reset,Vivado 2017.1" *) 
  system_rst_processing_system7_0_100M_0 rst_processing_system7_0_100M
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_rst_processing_system7_0_100M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N),
        .interconnect_aresetn(rst_processing_system7_0_100M_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_rst_processing_system7_0_100M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .peripheral_reset(NLW_rst_processing_system7_0_100M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK1));
  (* CHECK_LICENSE_TYPE = "system_ultrasonic_0_0,ultrasonic_v1_0,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "ultrasonic_v1_0,Vivado 2017.1" *) 
  system_ultrasonic_0_0 ultrasonic_0
       (.echo(echo),
        .interrupt(ultrasonic_0_interrupt),
        .s00_axi_aclk(processing_system7_0_FCLK_CLK1),
        .s00_axi_araddr(processing_system7_0_axi_periph_M03_AXI_ARADDR),
        .s00_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s00_axi_arprot(processing_system7_0_axi_periph_M03_AXI_ARPROT),
        .s00_axi_arready(processing_system7_0_axi_periph_M03_AXI_ARREADY),
        .s00_axi_arvalid(processing_system7_0_axi_periph_M03_AXI_ARVALID),
        .s00_axi_awaddr(processing_system7_0_axi_periph_M03_AXI_AWADDR),
        .s00_axi_awprot(processing_system7_0_axi_periph_M03_AXI_AWPROT),
        .s00_axi_awready(processing_system7_0_axi_periph_M03_AXI_AWREADY),
        .s00_axi_awvalid(processing_system7_0_axi_periph_M03_AXI_AWVALID),
        .s00_axi_bready(processing_system7_0_axi_periph_M03_AXI_BREADY),
        .s00_axi_bresp(processing_system7_0_axi_periph_M03_AXI_BRESP),
        .s00_axi_bvalid(processing_system7_0_axi_periph_M03_AXI_BVALID),
        .s00_axi_rdata(processing_system7_0_axi_periph_M03_AXI_RDATA),
        .s00_axi_rready(processing_system7_0_axi_periph_M03_AXI_RREADY),
        .s00_axi_rresp(processing_system7_0_axi_periph_M03_AXI_RRESP),
        .s00_axi_rvalid(processing_system7_0_axi_periph_M03_AXI_RVALID),
        .s00_axi_wdata(processing_system7_0_axi_periph_M03_AXI_WDATA),
        .s00_axi_wready(processing_system7_0_axi_periph_M03_AXI_WREADY),
        .s00_axi_wstrb(processing_system7_0_axi_periph_M03_AXI_WSTRB),
        .s00_axi_wvalid(processing_system7_0_axi_periph_M03_AXI_WVALID),
        .trig(trig_288b_2));
  (* CHECK_LICENSE_TYPE = "system_xlconcat_0_0,xlconcat_v2_1_1_xlconcat,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconcat_v2_1_1_xlconcat,Vivado 2017.1" *) 
  system_xlconcat_0_0 xlconcat_0
       (.In0(optical_ip2intc_irpt),
        .In1(ultrasonic_0_interrupt),
        .dout(xlconcat_0_dout));
  (* CHECK_LICENSE_TYPE = "system_xlconstant_0_0,xlconstant_v1_1_3_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_3_xlconstant,Vivado 2017.1" *) 
  system_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
  (* CHECK_LICENSE_TYPE = "system_zcar_servo_v1_0_0_0,zcar_servo_v1_0,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "zcar_servo_v1_0,Vivado 2017.1" *) 
  system_zcar_servo_v1_0_0_0 zcar_servo_v1_0_0
       (.s00_axi_aclk(processing_system7_0_FCLK_CLK1),
        .s00_axi_araddr(processing_system7_0_axi_periph_M05_AXI_ARADDR),
        .s00_axi_aresetn(rst_processing_system7_0_100M_peripheral_aresetn),
        .s00_axi_arprot(processing_system7_0_axi_periph_M05_AXI_ARPROT),
        .s00_axi_arready(processing_system7_0_axi_periph_M05_AXI_ARREADY),
        .s00_axi_arvalid(processing_system7_0_axi_periph_M05_AXI_ARVALID),
        .s00_axi_awaddr(processing_system7_0_axi_periph_M05_AXI_AWADDR),
        .s00_axi_awprot(processing_system7_0_axi_periph_M05_AXI_AWPROT),
        .s00_axi_awready(processing_system7_0_axi_periph_M05_AXI_AWREADY),
        .s00_axi_awvalid(processing_system7_0_axi_periph_M05_AXI_AWVALID),
        .s00_axi_bready(processing_system7_0_axi_periph_M05_AXI_BREADY),
        .s00_axi_bresp(processing_system7_0_axi_periph_M05_AXI_BRESP),
        .s00_axi_bvalid(processing_system7_0_axi_periph_M05_AXI_BVALID),
        .s00_axi_rdata(processing_system7_0_axi_periph_M05_AXI_RDATA),
        .s00_axi_rready(processing_system7_0_axi_periph_M05_AXI_RREADY),
        .s00_axi_rresp(processing_system7_0_axi_periph_M05_AXI_RRESP),
        .s00_axi_rvalid(processing_system7_0_axi_periph_M05_AXI_RVALID),
        .s00_axi_wdata(processing_system7_0_axi_periph_M05_AXI_WDATA),
        .s00_axi_wready(processing_system7_0_axi_periph_M05_AXI_WREADY),
        .s00_axi_wstrb(processing_system7_0_axi_periph_M05_AXI_WSTRB),
        .s00_axi_wvalid(processing_system7_0_axi_periph_M05_AXI_WVALID),
        .servo(servo));
endmodule

(* CHECK_LICENSE_TYPE = "system_Motor_Ctrl_L_0,Motor_Ctrl_v1_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "Motor_Ctrl_v1_1,Vivado 2017.1" *) 
module system_Motor_Ctrl_L_0
   (in_phA,
    in_phB,
    in_stop_ctrl,
    out_w_m,
    out_w_PWMdir,
    out_w_PWM,
    motor_s_axi_aclk,
    motor_s_axi_aresetn,
    motor_s_axi_awaddr,
    motor_s_axi_awprot,
    motor_s_axi_awvalid,
    motor_s_axi_awready,
    motor_s_axi_wdata,
    motor_s_axi_wstrb,
    motor_s_axi_wvalid,
    motor_s_axi_wready,
    motor_s_axi_bresp,
    motor_s_axi_bvalid,
    motor_s_axi_bready,
    motor_s_axi_araddr,
    motor_s_axi_arprot,
    motor_s_axi_arvalid,
    motor_s_axi_arready,
    motor_s_axi_rdata,
    motor_s_axi_rresp,
    motor_s_axi_rvalid,
    motor_s_axi_rready);
  input in_phA;
  input in_phB;
  input in_stop_ctrl;
  output [1:0]out_w_m;
  output out_w_PWMdir;
  output out_w_PWM;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 Motor_S_AXI_CLK CLK" *) input motor_s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 Motor_S_AXI_RST RST" *) input motor_s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWADDR" *) input [5:0]motor_s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWPROT" *) input [2:0]motor_s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWVALID" *) input motor_s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWREADY" *) output motor_s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WDATA" *) input [31:0]motor_s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WSTRB" *) input [3:0]motor_s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WVALID" *) input motor_s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WREADY" *) output motor_s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI BRESP" *) output [1:0]motor_s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI BVALID" *) output motor_s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI BREADY" *) input motor_s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARADDR" *) input [5:0]motor_s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARPROT" *) input [2:0]motor_s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARVALID" *) input motor_s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARREADY" *) output motor_s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RDATA" *) output [31:0]motor_s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RRESP" *) output [1:0]motor_s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RVALID" *) output motor_s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RREADY" *) input motor_s_axi_rready;

  wire \<const0> ;
  wire [15:0]\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 ;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire inst_n_7;
  wire motor_s_axi_aclk;
  wire [5:0]motor_s_axi_araddr;
  wire motor_s_axi_aresetn;
  wire motor_s_axi_arready;
  wire motor_s_axi_arvalid;
  wire [5:0]motor_s_axi_awaddr;
  wire motor_s_axi_awready;
  wire motor_s_axi_awvalid;
  wire motor_s_axi_bready;
  wire motor_s_axi_bvalid;
  wire [31:0]motor_s_axi_rdata;
  wire motor_s_axi_rready;
  wire motor_s_axi_rvalid;
  wire [31:0]motor_s_axi_wdata;
  wire motor_s_axi_wready;
  wire [3:0]motor_s_axi_wstrb;
  wire motor_s_axi_wvalid;
  wire out_w_PWM;
  wire out_w_PWMdir;
  wire [1:0]out_w_m;
  wire up_temp_fu_174_p2_i_10_n_0;
  wire up_temp_fu_174_p2_i_11_n_0;
  wire up_temp_fu_174_p2_i_12_n_0;
  wire up_temp_fu_174_p2_i_13_n_0;
  wire up_temp_fu_174_p2_i_14_n_0;
  wire up_temp_fu_174_p2_i_15_n_0;
  wire up_temp_fu_174_p2_i_16_n_0;
  wire up_temp_fu_174_p2_i_17_n_0;
  wire up_temp_fu_174_p2_i_18_n_0;
  wire up_temp_fu_174_p2_i_3_n_0;
  wire up_temp_fu_174_p2_i_4_n_0;
  wire up_temp_fu_174_p2_i_5_n_0;
  wire up_temp_fu_174_p2_i_6_n_0;
  wire up_temp_fu_174_p2_i_7_n_0;
  wire up_temp_fu_174_p2_i_8_n_0;
  wire up_temp_fu_174_p2_i_9_n_0;

  assign motor_s_axi_bresp[1] = \<const0> ;
  assign motor_s_axi_bresp[0] = \<const0> ;
  assign motor_s_axi_rresp[1] = \<const0> ;
  assign motor_s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  Motor_Ctrl_v1_1_14 inst
       (.B({up_temp_fu_174_p2_i_3_n_0,up_temp_fu_174_p2_i_4_n_0,up_temp_fu_174_p2_i_5_n_0,up_temp_fu_174_p2_i_6_n_0,up_temp_fu_174_p2_i_7_n_0,up_temp_fu_174_p2_i_8_n_0,up_temp_fu_174_p2_i_9_n_0,up_temp_fu_174_p2_i_10_n_0,up_temp_fu_174_p2_i_11_n_0,up_temp_fu_174_p2_i_12_n_0,up_temp_fu_174_p2_i_13_n_0,up_temp_fu_174_p2_i_14_n_0,up_temp_fu_174_p2_i_15_n_0,up_temp_fu_174_p2_i_16_n_0,up_temp_fu_174_p2_i_17_n_0,up_temp_fu_174_p2_i_18_n_0}),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .motor_s_axi_araddr(motor_s_axi_araddr[5:2]),
        .motor_s_axi_aresetn(motor_s_axi_aresetn),
        .motor_s_axi_arready(motor_s_axi_arready),
        .motor_s_axi_arvalid(motor_s_axi_arvalid),
        .motor_s_axi_awaddr(motor_s_axi_awaddr[5:2]),
        .motor_s_axi_awready(motor_s_axi_awready),
        .motor_s_axi_awvalid(motor_s_axi_awvalid),
        .motor_s_axi_bready(motor_s_axi_bready),
        .motor_s_axi_bvalid(motor_s_axi_bvalid),
        .motor_s_axi_rdata(motor_s_axi_rdata),
        .motor_s_axi_rready(motor_s_axi_rready),
        .motor_s_axi_rvalid(motor_s_axi_rvalid),
        .motor_s_axi_wdata(motor_s_axi_wdata),
        .motor_s_axi_wready(motor_s_axi_wready),
        .motor_s_axi_wstrb(motor_s_axi_wstrb),
        .motor_s_axi_wvalid(motor_s_axi_wvalid),
        .out_reg_PWMdir_reg(out_w_PWMdir),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .reg_err0(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 ),
        .tmp_6_reg_401_reg(inst_n_7));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_10
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [8]),
        .Q(up_temp_fu_174_p2_i_10_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_11
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [7]),
        .Q(up_temp_fu_174_p2_i_11_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_12
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [6]),
        .Q(up_temp_fu_174_p2_i_12_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_13
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [5]),
        .Q(up_temp_fu_174_p2_i_13_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_14
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [4]),
        .Q(up_temp_fu_174_p2_i_14_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_15
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [3]),
        .Q(up_temp_fu_174_p2_i_15_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_16
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [2]),
        .Q(up_temp_fu_174_p2_i_16_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_17
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [1]),
        .Q(up_temp_fu_174_p2_i_17_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_18
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [0]),
        .Q(up_temp_fu_174_p2_i_18_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_3
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [15]),
        .Q(up_temp_fu_174_p2_i_3_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_4
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [14]),
        .Q(up_temp_fu_174_p2_i_4_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_5
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [13]),
        .Q(up_temp_fu_174_p2_i_5_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_6
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [12]),
        .Q(up_temp_fu_174_p2_i_6_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_7
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [11]),
        .Q(up_temp_fu_174_p2_i_7_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_8
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [10]),
        .Q(up_temp_fu_174_p2_i_8_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_9
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [9]),
        .Q(up_temp_fu_174_p2_i_9_n_0),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_Motor_Ctrl_R_0,Motor_Ctrl_v1_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "Motor_Ctrl_v1_1,Vivado 2017.1" *) 
module system_Motor_Ctrl_R_0
   (in_phA,
    in_phB,
    in_stop_ctrl,
    out_w_m,
    out_w_PWMdir,
    out_w_PWM,
    motor_s_axi_aclk,
    motor_s_axi_aresetn,
    motor_s_axi_awaddr,
    motor_s_axi_awprot,
    motor_s_axi_awvalid,
    motor_s_axi_awready,
    motor_s_axi_wdata,
    motor_s_axi_wstrb,
    motor_s_axi_wvalid,
    motor_s_axi_wready,
    motor_s_axi_bresp,
    motor_s_axi_bvalid,
    motor_s_axi_bready,
    motor_s_axi_araddr,
    motor_s_axi_arprot,
    motor_s_axi_arvalid,
    motor_s_axi_arready,
    motor_s_axi_rdata,
    motor_s_axi_rresp,
    motor_s_axi_rvalid,
    motor_s_axi_rready);
  input in_phA;
  input in_phB;
  input in_stop_ctrl;
  output [1:0]out_w_m;
  output out_w_PWMdir;
  output out_w_PWM;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 Motor_S_AXI_CLK CLK" *) input motor_s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 Motor_S_AXI_RST RST" *) input motor_s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWADDR" *) input [5:0]motor_s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWPROT" *) input [2:0]motor_s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWVALID" *) input motor_s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI AWREADY" *) output motor_s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WDATA" *) input [31:0]motor_s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WSTRB" *) input [3:0]motor_s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WVALID" *) input motor_s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI WREADY" *) output motor_s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI BRESP" *) output [1:0]motor_s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI BVALID" *) output motor_s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI BREADY" *) input motor_s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARADDR" *) input [5:0]motor_s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARPROT" *) input [2:0]motor_s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARVALID" *) input motor_s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI ARREADY" *) output motor_s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RDATA" *) output [31:0]motor_s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RRESP" *) output [1:0]motor_s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RVALID" *) output motor_s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 Motor_S_AXI RREADY" *) input motor_s_axi_rready;

  wire \<const0> ;
  wire [15:0]\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 ;
  wire in_phA;
  wire in_phB;
  wire in_stop_ctrl;
  wire inst_n_7;
  wire motor_s_axi_aclk;
  wire [5:0]motor_s_axi_araddr;
  wire motor_s_axi_aresetn;
  wire motor_s_axi_arready;
  wire motor_s_axi_arvalid;
  wire [5:0]motor_s_axi_awaddr;
  wire motor_s_axi_awready;
  wire motor_s_axi_awvalid;
  wire motor_s_axi_bready;
  wire motor_s_axi_bvalid;
  wire [31:0]motor_s_axi_rdata;
  wire motor_s_axi_rready;
  wire motor_s_axi_rvalid;
  wire [31:0]motor_s_axi_wdata;
  wire motor_s_axi_wready;
  wire [3:0]motor_s_axi_wstrb;
  wire motor_s_axi_wvalid;
  wire out_w_PWM;
  wire out_w_PWMdir;
  wire [1:0]out_w_m;
  wire up_temp_fu_174_p2_i_10_n_0;
  wire up_temp_fu_174_p2_i_11_n_0;
  wire up_temp_fu_174_p2_i_12_n_0;
  wire up_temp_fu_174_p2_i_13_n_0;
  wire up_temp_fu_174_p2_i_14_n_0;
  wire up_temp_fu_174_p2_i_15_n_0;
  wire up_temp_fu_174_p2_i_16_n_0;
  wire up_temp_fu_174_p2_i_17_n_0;
  wire up_temp_fu_174_p2_i_18_n_0;
  wire up_temp_fu_174_p2_i_3_n_0;
  wire up_temp_fu_174_p2_i_4_n_0;
  wire up_temp_fu_174_p2_i_5_n_0;
  wire up_temp_fu_174_p2_i_6_n_0;
  wire up_temp_fu_174_p2_i_7_n_0;
  wire up_temp_fu_174_p2_i_8_n_0;
  wire up_temp_fu_174_p2_i_9_n_0;

  assign motor_s_axi_bresp[1] = \<const0> ;
  assign motor_s_axi_bresp[0] = \<const0> ;
  assign motor_s_axi_rresp[1] = \<const0> ;
  assign motor_s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  Motor_Ctrl_v1_1 inst
       (.B({up_temp_fu_174_p2_i_3_n_0,up_temp_fu_174_p2_i_4_n_0,up_temp_fu_174_p2_i_5_n_0,up_temp_fu_174_p2_i_6_n_0,up_temp_fu_174_p2_i_7_n_0,up_temp_fu_174_p2_i_8_n_0,up_temp_fu_174_p2_i_9_n_0,up_temp_fu_174_p2_i_10_n_0,up_temp_fu_174_p2_i_11_n_0,up_temp_fu_174_p2_i_12_n_0,up_temp_fu_174_p2_i_13_n_0,up_temp_fu_174_p2_i_14_n_0,up_temp_fu_174_p2_i_15_n_0,up_temp_fu_174_p2_i_16_n_0,up_temp_fu_174_p2_i_17_n_0,up_temp_fu_174_p2_i_18_n_0}),
        .in_phA(in_phA),
        .in_phB(in_phB),
        .in_stop_ctrl(in_stop_ctrl),
        .motor_s_axi_aclk(motor_s_axi_aclk),
        .motor_s_axi_araddr(motor_s_axi_araddr[5:2]),
        .motor_s_axi_aresetn(motor_s_axi_aresetn),
        .motor_s_axi_arready(motor_s_axi_arready),
        .motor_s_axi_arvalid(motor_s_axi_arvalid),
        .motor_s_axi_awaddr(motor_s_axi_awaddr[5:2]),
        .motor_s_axi_awready(motor_s_axi_awready),
        .motor_s_axi_awvalid(motor_s_axi_awvalid),
        .motor_s_axi_bready(motor_s_axi_bready),
        .motor_s_axi_bvalid(motor_s_axi_bvalid),
        .motor_s_axi_rdata(motor_s_axi_rdata),
        .motor_s_axi_rready(motor_s_axi_rready),
        .motor_s_axi_rvalid(motor_s_axi_rvalid),
        .motor_s_axi_wdata(motor_s_axi_wdata),
        .motor_s_axi_wready(motor_s_axi_wready),
        .motor_s_axi_wstrb(motor_s_axi_wstrb),
        .motor_s_axi_wvalid(motor_s_axi_wvalid),
        .out_reg_PWMdir_reg(out_w_PWMdir),
        .out_w_PWM(out_w_PWM),
        .out_w_m(out_w_m),
        .reg_err0(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 ),
        .tmp_6_reg_401_reg(inst_n_7));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_10
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [8]),
        .Q(up_temp_fu_174_p2_i_10_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_11
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [7]),
        .Q(up_temp_fu_174_p2_i_11_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_12
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [6]),
        .Q(up_temp_fu_174_p2_i_12_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_13
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [5]),
        .Q(up_temp_fu_174_p2_i_13_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_14
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [4]),
        .Q(up_temp_fu_174_p2_i_14_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_15
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [3]),
        .Q(up_temp_fu_174_p2_i_15_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_16
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [2]),
        .Q(up_temp_fu_174_p2_i_16_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_17
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [1]),
        .Q(up_temp_fu_174_p2_i_17_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_18
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [0]),
        .Q(up_temp_fu_174_p2_i_18_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_3
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [15]),
        .Q(up_temp_fu_174_p2_i_3_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_4
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [14]),
        .Q(up_temp_fu_174_p2_i_4_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_5
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [13]),
        .Q(up_temp_fu_174_p2_i_5_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_6
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [12]),
        .Q(up_temp_fu_174_p2_i_6_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_7
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [11]),
        .Q(up_temp_fu_174_p2_i_7_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_8
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [10]),
        .Q(up_temp_fu_174_p2_i_8_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_temp_fu_174_p2_i_9
       (.C(motor_s_axi_aclk),
        .CE(inst_n_7),
        .D(\Motor_Ctrl_v1_1_Motor_S_AXI_inst/Motor_Controller_inst0/reg_err0 [9]),
        .Q(up_temp_fu_174_p2_i_9_n_0),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_auto_pc_0,axi_protocol_converter_v2_1_12_axi_protocol_converter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_protocol_converter_v2_1_12_axi_protocol_converter,Vivado 2017.1" *) 
module system_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_wready = m_axi_wready;
  axi_protocol_converter_v2_1_12_axi_protocol_converter inst
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gen_no_arbiter.m_amesg_i_reg[48] ({m_axi_arprot,m_axi_araddr[31:12]}),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .\skid_buffer_reg[61] ({s_axi_bid,s_axi_bresp}),
        .\skid_buffer_reg[61]_0 ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_gpio_0_0,axi_gpio,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
module system_axi_gpio_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) input [3:0]gpio_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [3:0]gpio_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_T" *) output [3:0]gpio_io_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_I" *) input [3:0]gpio2_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_O" *) output [3:0]gpio2_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_T" *) output [3:0]gpio2_io_t;

  wire [3:0]gpio2_io_i;
  wire [3:0]gpio2_io_o;
  wire [3:0]gpio2_io_t;
  wire [3:0]gpio_io_i;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "4" *) 
  (* C_GPIO_WIDTH = "4" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  axi_gpio__parameterized1 U0
       (.gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_gpio_1_1,axi_gpio,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
module system_axi_gpio_1_1
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) input [7:0]gpio_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [7:0]gpio_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_T" *) output [7:0]gpio_io_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_I" *) input [5:0]gpio2_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_O" *) output [5:0]gpio2_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_T" *) output [5:0]gpio2_io_t;

  wire [5:0]gpio2_io_i;
  wire [5:0]gpio2_io_o;
  wire [5:0]gpio2_io_t;
  wire [7:0]gpio_io_i;
  wire [7:0]gpio_io_o;
  wire [7:0]gpio_io_t;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "6" *) 
  (* C_GPIO_WIDTH = "8" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  axi_gpio__parameterized3 U0
       (.gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_gpio_2_0,axi_gpio,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
module system_axi_gpio_2_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [0:0]gpio_io_o;

  wire [0:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "1" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "32" *) 
  (* C_GPIO_WIDTH = "1" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  axi_gpio U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i(1'b0),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "system_c_counter_binary_0_0,c_counter_binary_v12_0_10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_counter_binary_v12_0_10,Vivado 2017.1" *) 
module system_c_counter_binary_0_0
   (CLK,
    THRESH0,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 thresh0_intf DATA" *) output THRESH0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) output [15:0]Q;

  wire CLK;
  wire [15:0]Q;
  wire THRESH0;

  (* C_AINIT_VAL = "0" *) 
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_thresh0 = "1" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_thresh0_value = "1" *) 
  c_counter_binary_v12_0_10 U0
       (.CE(1'b1),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0),
        .THRESH0(THRESH0),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "system_c_shift_ram_0_0,c_shift_ram_v12_0_10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
module system_c_shift_ram_0_0
   (D,
    CLK,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) input [1:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "50" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10 U0
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_c_shift_ram_0_1,c_shift_ram_v12_0_10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
module system_c_shift_ram_0_1
   (D,
    CLK,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) input [1:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "100" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10__parameterized1 U0
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_c_shift_ram_1_0,c_shift_ram_v12_0_10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
module system_c_shift_ram_1_0
   (D,
    CLK,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) input [1:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "150" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10__parameterized3 U0
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_c_shift_ram_r_f_0,c_shift_ram_v12_0_10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_10,Vivado 2017.1" *) 
module system_c_shift_ram_r_f_0
   (D,
    CLK,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) input [1:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "200" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10__parameterized5 U0
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_optical_0,axi_gpio,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_gpio,Vivado 2017.1" *) 
module system_optical_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IP2INTC_IRQ INTERRUPT" *) output ip2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) input [4:0]gpio_io_i;

  wire [4:0]gpio_io_i;
  wire ip2intc_irpt;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [4:0]NLW_U0_gpio_io_o_UNCONNECTED;
  wire [4:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "1" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "32" *) 
  (* C_GPIO_WIDTH = "5" *) 
  (* C_INTERRUPT_PRESENT = "1" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  axi_gpio__parameterized5 U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(NLW_U0_gpio_io_o_UNCONNECTED[4:0]),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[4:0]),
        .ip2intc_irpt(ip2intc_irpt),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "system_processing_system7_0_1,processing_system7_v5_5_processing_system7,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2017.1" *) 
module system_processing_system7_0_1
   (I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    UART0_TX,
    UART0_RX,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    IRQ_F2P,
    FCLK_CLK0,
    FCLK_CLK1,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC_0 SDA_I" *) input I2C0_SDA_I;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC_0 SDA_O" *) output I2C0_SDA_O;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC_0 SDA_T" *) output I2C0_SDA_T;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC_0 SCL_I" *) input I2C0_SCL_I;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC_0 SCL_O" *) output I2C0_SCL_O;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC_0 SCL_T" *) output I2C0_SCL_T;
  (* X_INTERFACE_INFO = "xilinx.com:interface:uart:1.0 UART_0 TxD" *) output UART0_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:uart:1.0 UART_0 RxD" *) input UART0_RX;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL" *) output [1:0]USB0_PORT_INDCTL;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT" *) output USB0_VBUS_PWRSELECT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT" *) input USB0_VBUS_PWRFAULT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) input M_AXI_GP0_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) input [31:0]M_AXI_GP0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ_F2P INTERRUPT" *) input [1:0]IRQ_F2P;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) output FCLK_CLK0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 FCLK_CLK1 CLK" *) output FCLK_CLK1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) output FCLK_RESET0_N;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_DQS;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_RESET0_N;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire [1:0]IRQ_F2P;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire UART0_RX;
  wire UART0_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "TRUE" *) 
  (* C_FCLK_CLK1_BUF = "TRUE" *) 
  (* C_FCLK_CLK2_BUF = "FALSE" *) 
  (* C_FCLK_CLK3_BUF = "FALSE" *) 
  (* C_GP0_EN_MODIFIABLE_TXN = "0" *) 
  (* C_GP1_EN_MODIFIABLE_TXN = "0" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "2" *) 
  (* C_PACKAGE_NAME = "clg400" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "system_processing_system7_0_1.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={3} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={8} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={I2C} ioStandard={} bidis={1} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={UART} ioStandard={} bidis={0} ioBank={} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(FCLK_CLK1),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(I2C0_SCL_I),
        .I2C0_SCL_O(I2C0_SCL_O),
        .I2C0_SCL_T(I2C0_SCL_T),
        .I2C0_SDA_I(I2C0_SDA_I),
        .I2C0_SDA_O(I2C0_SDA_O),
        .I2C0_SDA_T(I2C0_SDA_T),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(IRQ_F2P),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(UART0_RX),
        .UART0_TX(UART0_TX),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(USB0_PORT_INDCTL),
        .USB0_VBUS_PWRFAULT(USB0_VBUS_PWRFAULT),
        .USB0_VBUS_PWRSELECT(USB0_VBUS_PWRSELECT),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

module system_processing_system7_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arprot,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awprot,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arprot,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awprot,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_ACLK,
    M04_ARESETN,
    M04_AXI_araddr,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_ACLK,
    M05_ARESETN,
    M05_AXI_araddr,
    M05_AXI_arprot,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awprot,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_ACLK,
    M06_ARESETN,
    M06_AXI_araddr,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    M07_ACLK,
    M07_ARESETN,
    M07_AXI_araddr,
    M07_AXI_arready,
    M07_AXI_arvalid,
    M07_AXI_awaddr,
    M07_AXI_awready,
    M07_AXI_awvalid,
    M07_AXI_bready,
    M07_AXI_bresp,
    M07_AXI_bvalid,
    M07_AXI_rdata,
    M07_AXI_rready,
    M07_AXI_rresp,
    M07_AXI_rvalid,
    M07_AXI_wdata,
    M07_AXI_wready,
    M07_AXI_wstrb,
    M07_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input M03_ACLK;
  input M03_ARESETN;
  output [31:0]M03_AXI_araddr;
  output [2:0]M03_AXI_arprot;
  input [0:0]M03_AXI_arready;
  output [0:0]M03_AXI_arvalid;
  output [31:0]M03_AXI_awaddr;
  output [2:0]M03_AXI_awprot;
  input [0:0]M03_AXI_awready;
  output [0:0]M03_AXI_awvalid;
  output [0:0]M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input [0:0]M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output [0:0]M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input [0:0]M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input [0:0]M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output [0:0]M03_AXI_wvalid;
  input M04_ACLK;
  input M04_ARESETN;
  output [31:0]M04_AXI_araddr;
  input [0:0]M04_AXI_arready;
  output [0:0]M04_AXI_arvalid;
  output [31:0]M04_AXI_awaddr;
  input [0:0]M04_AXI_awready;
  output [0:0]M04_AXI_awvalid;
  output [0:0]M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input [0:0]M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output [0:0]M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input [0:0]M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input [0:0]M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output [0:0]M04_AXI_wvalid;
  input M05_ACLK;
  input M05_ARESETN;
  output [31:0]M05_AXI_araddr;
  output [2:0]M05_AXI_arprot;
  input [0:0]M05_AXI_arready;
  output [0:0]M05_AXI_arvalid;
  output [31:0]M05_AXI_awaddr;
  output [2:0]M05_AXI_awprot;
  input [0:0]M05_AXI_awready;
  output [0:0]M05_AXI_awvalid;
  output [0:0]M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input [0:0]M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output [0:0]M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input [0:0]M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input [0:0]M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output [0:0]M05_AXI_wvalid;
  input M06_ACLK;
  input M06_ARESETN;
  output [31:0]M06_AXI_araddr;
  input [0:0]M06_AXI_arready;
  output [0:0]M06_AXI_arvalid;
  output [31:0]M06_AXI_awaddr;
  input [0:0]M06_AXI_awready;
  output [0:0]M06_AXI_awvalid;
  output [0:0]M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input [0:0]M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output [0:0]M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input [0:0]M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input [0:0]M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output [0:0]M06_AXI_wvalid;
  input M07_ACLK;
  input M07_ARESETN;
  output [31:0]M07_AXI_araddr;
  input M07_AXI_arready;
  output M07_AXI_arvalid;
  output [31:0]M07_AXI_awaddr;
  input M07_AXI_awready;
  output M07_AXI_awvalid;
  output M07_AXI_bready;
  input [1:0]M07_AXI_bresp;
  input M07_AXI_bvalid;
  input [31:0]M07_AXI_rdata;
  output M07_AXI_rready;
  input [1:0]M07_AXI_rresp;
  input M07_AXI_rvalid;
  output [31:0]M07_AXI_wdata;
  input M07_AXI_wready;
  output [3:0]M07_AXI_wstrb;
  output M07_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire ARESETN;
  wire [31:0]M00_AXI_araddr;
  wire [0:0]M00_AXI_arready;
  wire [0:0]M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [0:0]M00_AXI_awready;
  wire [0:0]M00_AXI_awvalid;
  wire [0:0]M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire [0:0]M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire [0:0]M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire [0:0]M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire [0:0]M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire [0:0]M00_AXI_wvalid;
  wire [31:0]M01_AXI_araddr;
  wire [2:0]M01_AXI_arprot;
  wire M01_AXI_arready;
  wire M01_AXI_arvalid;
  wire [31:0]M01_AXI_awaddr;
  wire [2:0]M01_AXI_awprot;
  wire M01_AXI_awready;
  wire M01_AXI_awvalid;
  wire M01_AXI_bready;
  wire [1:0]M01_AXI_bresp;
  wire M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire M01_AXI_rready;
  wire [1:0]M01_AXI_rresp;
  wire M01_AXI_rvalid;
  wire [31:0]M01_AXI_wdata;
  wire M01_AXI_wready;
  wire [3:0]M01_AXI_wstrb;
  wire M01_AXI_wvalid;
  wire [31:0]M02_AXI_araddr;
  wire [2:0]M02_AXI_arprot;
  wire M02_AXI_arready;
  wire M02_AXI_arvalid;
  wire [31:0]M02_AXI_awaddr;
  wire [2:0]M02_AXI_awprot;
  wire M02_AXI_awready;
  wire M02_AXI_awvalid;
  wire M02_AXI_bready;
  wire [1:0]M02_AXI_bresp;
  wire M02_AXI_bvalid;
  wire [31:0]M02_AXI_rdata;
  wire M02_AXI_rready;
  wire [1:0]M02_AXI_rresp;
  wire M02_AXI_rvalid;
  wire [31:0]M02_AXI_wdata;
  wire M02_AXI_wready;
  wire [3:0]M02_AXI_wstrb;
  wire M02_AXI_wvalid;
  wire [31:0]M03_AXI_araddr;
  wire [2:0]M03_AXI_arprot;
  wire [0:0]M03_AXI_arready;
  wire [0:0]M03_AXI_arvalid;
  wire [31:0]M03_AXI_awaddr;
  wire [2:0]M03_AXI_awprot;
  wire [0:0]M03_AXI_awready;
  wire [0:0]M03_AXI_awvalid;
  wire [0:0]M03_AXI_bready;
  wire [1:0]M03_AXI_bresp;
  wire [0:0]M03_AXI_bvalid;
  wire [31:0]M03_AXI_rdata;
  wire [0:0]M03_AXI_rready;
  wire [1:0]M03_AXI_rresp;
  wire [0:0]M03_AXI_rvalid;
  wire [31:0]M03_AXI_wdata;
  wire [0:0]M03_AXI_wready;
  wire [3:0]M03_AXI_wstrb;
  wire [0:0]M03_AXI_wvalid;
  wire [31:0]M04_AXI_araddr;
  wire [0:0]M04_AXI_arready;
  wire [0:0]M04_AXI_arvalid;
  wire [31:0]M04_AXI_awaddr;
  wire [0:0]M04_AXI_awready;
  wire [0:0]M04_AXI_awvalid;
  wire [0:0]M04_AXI_bready;
  wire [1:0]M04_AXI_bresp;
  wire [0:0]M04_AXI_bvalid;
  wire [31:0]M04_AXI_rdata;
  wire [0:0]M04_AXI_rready;
  wire [1:0]M04_AXI_rresp;
  wire [0:0]M04_AXI_rvalid;
  wire [31:0]M04_AXI_wdata;
  wire [0:0]M04_AXI_wready;
  wire [3:0]M04_AXI_wstrb;
  wire [0:0]M04_AXI_wvalid;
  wire [31:0]M05_AXI_araddr;
  wire [2:0]M05_AXI_arprot;
  wire [0:0]M05_AXI_arready;
  wire [0:0]M05_AXI_arvalid;
  wire [31:0]M05_AXI_awaddr;
  wire [2:0]M05_AXI_awprot;
  wire [0:0]M05_AXI_awready;
  wire [0:0]M05_AXI_awvalid;
  wire [0:0]M05_AXI_bready;
  wire [1:0]M05_AXI_bresp;
  wire [0:0]M05_AXI_bvalid;
  wire [31:0]M05_AXI_rdata;
  wire [0:0]M05_AXI_rready;
  wire [1:0]M05_AXI_rresp;
  wire [0:0]M05_AXI_rvalid;
  wire [31:0]M05_AXI_wdata;
  wire [0:0]M05_AXI_wready;
  wire [3:0]M05_AXI_wstrb;
  wire [0:0]M05_AXI_wvalid;
  wire [31:0]M06_AXI_araddr;
  wire [0:0]M06_AXI_arready;
  wire [0:0]M06_AXI_arvalid;
  wire [31:0]M06_AXI_awaddr;
  wire [0:0]M06_AXI_awready;
  wire [0:0]M06_AXI_awvalid;
  wire [0:0]M06_AXI_bready;
  wire [1:0]M06_AXI_bresp;
  wire [0:0]M06_AXI_bvalid;
  wire [31:0]M06_AXI_rdata;
  wire [0:0]M06_AXI_rready;
  wire [1:0]M06_AXI_rresp;
  wire [0:0]M06_AXI_rvalid;
  wire [31:0]M06_AXI_wdata;
  wire [0:0]M06_AXI_wready;
  wire [3:0]M06_AXI_wstrb;
  wire [0:0]M06_AXI_wvalid;
  wire [31:0]M07_AXI_araddr;
  wire M07_AXI_arready;
  wire M07_AXI_arvalid;
  wire [31:0]M07_AXI_awaddr;
  wire M07_AXI_awready;
  wire M07_AXI_awvalid;
  wire M07_AXI_bready;
  wire [1:0]M07_AXI_bresp;
  wire M07_AXI_bvalid;
  wire [31:0]M07_AXI_rdata;
  wire M07_AXI_rready;
  wire [1:0]M07_AXI_rresp;
  wire M07_AXI_rvalid;
  wire [31:0]M07_AXI_wdata;
  wire M07_AXI_wready;
  wire [3:0]M07_AXI_wstrb;
  wire M07_AXI_wvalid;
  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [23:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [23:0]NLW_xbar_m_axi_awprot_UNCONNECTED;

  s00_couplers_imp_IK3G2O s00_couplers
       (.S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .m_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .m_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .m_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .m_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .m_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .m_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .m_axi_bready(s00_couplers_to_xbar_BREADY),
        .m_axi_rready(s00_couplers_to_xbar_RREADY),
        .m_axi_wdata(s00_couplers_to_xbar_WDATA),
        .m_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .m_axi_wvalid(s00_couplers_to_xbar_WVALID),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wready(s00_couplers_to_xbar_WREADY));
  (* CHECK_LICENSE_TYPE = "system_xbar_0,axi_crossbar_v2_1_13_axi_crossbar,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_crossbar_v2_1_13_axi_crossbar,Vivado 2017.1" *) 
  system_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({M07_AXI_araddr,M06_AXI_araddr,M05_AXI_araddr,M04_AXI_araddr,M03_AXI_araddr,M02_AXI_araddr,M01_AXI_araddr,M00_AXI_araddr}),
        .m_axi_arprot({NLW_xbar_m_axi_arprot_UNCONNECTED[23:18],M05_AXI_arprot,NLW_xbar_m_axi_arprot_UNCONNECTED[14:12],M03_AXI_arprot,M02_AXI_arprot,M01_AXI_arprot,NLW_xbar_m_axi_arprot_UNCONNECTED[2:0]}),
        .m_axi_arready({M07_AXI_arready,M06_AXI_arready,M05_AXI_arready,M04_AXI_arready,M03_AXI_arready,M02_AXI_arready,M01_AXI_arready,M00_AXI_arready}),
        .m_axi_arvalid({M07_AXI_arvalid,M06_AXI_arvalid,M05_AXI_arvalid,M04_AXI_arvalid,M03_AXI_arvalid,M02_AXI_arvalid,M01_AXI_arvalid,M00_AXI_arvalid}),
        .m_axi_awaddr({M07_AXI_awaddr,M06_AXI_awaddr,M05_AXI_awaddr,M04_AXI_awaddr,M03_AXI_awaddr,M02_AXI_awaddr,M01_AXI_awaddr,M00_AXI_awaddr}),
        .m_axi_awprot({NLW_xbar_m_axi_awprot_UNCONNECTED[23:18],M05_AXI_awprot,NLW_xbar_m_axi_awprot_UNCONNECTED[14:12],M03_AXI_awprot,M02_AXI_awprot,M01_AXI_awprot,NLW_xbar_m_axi_awprot_UNCONNECTED[2:0]}),
        .m_axi_awready({M07_AXI_awready,M06_AXI_awready,M05_AXI_awready,M04_AXI_awready,M03_AXI_awready,M02_AXI_awready,M01_AXI_awready,M00_AXI_awready}),
        .m_axi_awvalid({M07_AXI_awvalid,M06_AXI_awvalid,M05_AXI_awvalid,M04_AXI_awvalid,M03_AXI_awvalid,M02_AXI_awvalid,M01_AXI_awvalid,M00_AXI_awvalid}),
        .m_axi_bready({M07_AXI_bready,M06_AXI_bready,M05_AXI_bready,M04_AXI_bready,M03_AXI_bready,M02_AXI_bready,M01_AXI_bready,M00_AXI_bready}),
        .m_axi_bresp({M07_AXI_bresp,M06_AXI_bresp,M05_AXI_bresp,M04_AXI_bresp,M03_AXI_bresp,M02_AXI_bresp,M01_AXI_bresp,M00_AXI_bresp}),
        .m_axi_bvalid({M07_AXI_bvalid,M06_AXI_bvalid,M05_AXI_bvalid,M04_AXI_bvalid,M03_AXI_bvalid,M02_AXI_bvalid,M01_AXI_bvalid,M00_AXI_bvalid}),
        .m_axi_rdata({M07_AXI_rdata,M06_AXI_rdata,M05_AXI_rdata,M04_AXI_rdata,M03_AXI_rdata,M02_AXI_rdata,M01_AXI_rdata,M00_AXI_rdata}),
        .m_axi_rready({M07_AXI_rready,M06_AXI_rready,M05_AXI_rready,M04_AXI_rready,M03_AXI_rready,M02_AXI_rready,M01_AXI_rready,M00_AXI_rready}),
        .m_axi_rresp({M07_AXI_rresp,M06_AXI_rresp,M05_AXI_rresp,M04_AXI_rresp,M03_AXI_rresp,M02_AXI_rresp,M01_AXI_rresp,M00_AXI_rresp}),
        .m_axi_rvalid({M07_AXI_rvalid,M06_AXI_rvalid,M05_AXI_rvalid,M04_AXI_rvalid,M03_AXI_rvalid,M02_AXI_rvalid,M01_AXI_rvalid,M00_AXI_rvalid}),
        .m_axi_wdata({M07_AXI_wdata,M06_AXI_wdata,M05_AXI_wdata,M04_AXI_wdata,M03_AXI_wdata,M02_AXI_wdata,M01_AXI_wdata,M00_AXI_wdata}),
        .m_axi_wready({M07_AXI_wready,M06_AXI_wready,M05_AXI_wready,M04_AXI_wready,M03_AXI_wready,M02_AXI_wready,M01_AXI_wready,M00_AXI_wready}),
        .m_axi_wstrb({M07_AXI_wstrb,M06_AXI_wstrb,M05_AXI_wstrb,M04_AXI_wstrb,M03_AXI_wstrb,M02_AXI_wstrb,M01_AXI_wstrb,M00_AXI_wstrb}),
        .m_axi_wvalid({M07_AXI_wvalid,M06_AXI_wvalid,M05_AXI_wvalid,M04_AXI_wvalid,M03_AXI_wvalid,M02_AXI_wvalid,M01_AXI_wvalid,M00_AXI_wvalid}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

(* CHECK_LICENSE_TYPE = "system_rst_processing_system7_0_100M_0,proc_sys_reset,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "proc_sys_reset,Vivado 2017.1" *) 
module system_rst_processing_system7_0_100M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  proc_sys_reset U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* CHECK_LICENSE_TYPE = "system_ultrasonic_0_0,ultrasonic_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ultrasonic_v1_0,Vivado 2017.1" *) 
module system_ultrasonic_0_0
   (trig,
    echo,
    interrupt,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  output trig;
  input [2:0]echo;
  output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire [2:0]echo;
  wire interrupt;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire trig;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  ultrasonic_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .echo(echo),
        .interrupt(interrupt),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .trig(trig));
endmodule

(* NotValidForBitStream *)
module system_wrapper
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    L_f,
    L_r,
    R_f,
    R_r,
    UART_0_rxd,
    UART_0_txd,
    echo,
    gpio_rtl_0_tri_io,
    gpio_rtl_tri_io,
    ja_tri_io,
    jb_tri_io,
    optical_tri_i,
    servo,
    trig_288b_0,
    trig_288b_1,
    trig_288b_2);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  output [1:0]L_f;
  output [1:0]L_r;
  output [1:0]R_f;
  output [1:0]R_r;
  input UART_0_rxd;
  output UART_0_txd;
  input [2:0]echo;
  inout [3:0]gpio_rtl_0_tri_io;
  inout [3:0]gpio_rtl_tri_io;
  inout [7:0]ja_tri_io;
  inout [5:0]jb_tri_io;
  input [4:0]optical_tri_i;
  output [1:0]servo;
  output trig_288b_0;
  output trig_288b_1;
  output trig_288b_2;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [1:0]L_f;
  wire [1:0]L_f_OBUF;
  wire [1:0]L_r;
  wire [1:0]L_r_OBUF;
  wire [1:0]R_f;
  wire [1:0]R_f_OBUF;
  wire [1:0]R_r;
  wire [1:0]R_r_OBUF;
  wire UART_0_rxd;
  wire UART_0_rxd_IBUF;
  wire UART_0_txd;
  wire UART_0_txd_OBUF;
  wire [2:0]echo;
  wire [2:0]echo_IBUF;
  wire gpio_rtl_0_tri_i_0;
  wire gpio_rtl_0_tri_i_1;
  wire gpio_rtl_0_tri_i_2;
  wire gpio_rtl_0_tri_i_3;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [3:0]gpio_rtl_0_tri_io;
  wire gpio_rtl_0_tri_o_0;
  wire gpio_rtl_0_tri_o_1;
  wire gpio_rtl_0_tri_o_2;
  wire gpio_rtl_0_tri_o_3;
  wire gpio_rtl_0_tri_t_0;
  wire gpio_rtl_0_tri_t_1;
  wire gpio_rtl_0_tri_t_2;
  wire gpio_rtl_0_tri_t_3;
  wire gpio_rtl_tri_i_0;
  wire gpio_rtl_tri_i_1;
  wire gpio_rtl_tri_i_2;
  wire gpio_rtl_tri_i_3;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [3:0]gpio_rtl_tri_io;
  wire gpio_rtl_tri_o_0;
  wire gpio_rtl_tri_o_1;
  wire gpio_rtl_tri_o_2;
  wire gpio_rtl_tri_o_3;
  wire gpio_rtl_tri_t_0;
  wire gpio_rtl_tri_t_1;
  wire gpio_rtl_tri_t_2;
  wire gpio_rtl_tri_t_3;
  wire ja_tri_i_0;
  wire ja_tri_i_1;
  wire ja_tri_i_2;
  wire ja_tri_i_3;
  wire ja_tri_i_4;
  wire ja_tri_i_5;
  wire ja_tri_i_6;
  wire ja_tri_i_7;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [7:0]ja_tri_io;
  wire ja_tri_o_0;
  wire ja_tri_o_1;
  wire ja_tri_o_2;
  wire ja_tri_o_3;
  wire ja_tri_o_4;
  wire ja_tri_o_5;
  wire ja_tri_o_6;
  wire ja_tri_o_7;
  wire ja_tri_t_0;
  wire ja_tri_t_1;
  wire ja_tri_t_2;
  wire ja_tri_t_3;
  wire ja_tri_t_4;
  wire ja_tri_t_5;
  wire ja_tri_t_6;
  wire ja_tri_t_7;
  wire jb_tri_i_0;
  wire jb_tri_i_1;
  wire jb_tri_i_2;
  wire jb_tri_i_3;
  wire jb_tri_i_4;
  wire jb_tri_i_5;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [5:0]jb_tri_io;
  wire jb_tri_o_0;
  wire jb_tri_o_1;
  wire jb_tri_o_2;
  wire jb_tri_o_3;
  wire jb_tri_o_4;
  wire jb_tri_o_5;
  wire jb_tri_t_0;
  wire jb_tri_t_1;
  wire jb_tri_t_2;
  wire jb_tri_t_3;
  wire jb_tri_t_4;
  wire jb_tri_t_5;
  wire [4:0]optical_tri_i;
  wire [4:0]optical_tri_i_IBUF;
  wire [1:0]servo;
  wire [1:0]servo_OBUF;
  wire trig_288b_0;
  wire trig_288b_0_OBUF;
  wire trig_288b_1;
  wire trig_288b_1_OBUF;
  wire trig_288b_2;
  wire trig_288b_2_OBUF;
PULLUP pullup_FIXED_IO_mio_1
       (.O(FIXED_IO_mio[1]));

initial begin
 $sdf_annotate("system_wrapper_time_synth.sdf",,,,"tool_control");
end
  OBUF \L_f_OBUF[0]_inst 
       (.I(L_f_OBUF[0]),
        .O(L_f[0]));
  OBUF \L_f_OBUF[1]_inst 
       (.I(L_f_OBUF[1]),
        .O(L_f[1]));
  OBUF \L_r_OBUF[0]_inst 
       (.I(L_r_OBUF[0]),
        .O(L_r[0]));
  OBUF \L_r_OBUF[1]_inst 
       (.I(L_r_OBUF[1]),
        .O(L_r[1]));
  OBUF \R_f_OBUF[0]_inst 
       (.I(R_f_OBUF[0]),
        .O(R_f[0]));
  OBUF \R_f_OBUF[1]_inst 
       (.I(R_f_OBUF[1]),
        .O(R_f[1]));
  OBUF \R_r_OBUF[0]_inst 
       (.I(R_r_OBUF[0]),
        .O(R_r[0]));
  OBUF \R_r_OBUF[1]_inst 
       (.I(R_r_OBUF[1]),
        .O(R_r[1]));
  IBUF UART_0_rxd_IBUF_inst
       (.I(UART_0_rxd),
        .O(UART_0_rxd_IBUF));
  OBUF UART_0_txd_OBUF_inst
       (.I(UART_0_txd_OBUF),
        .O(UART_0_txd));
  IBUF \echo_IBUF[0]_inst 
       (.I(echo[0]),
        .O(echo_IBUF[0]));
  IBUF \echo_IBUF[1]_inst 
       (.I(echo[1]),
        .O(echo_IBUF[1]));
  IBUF \echo_IBUF[2]_inst 
       (.I(echo[2]),
        .O(echo_IBUF[2]));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_UNIQ_BASE_ gpio_rtl_0_tri_iobuf_0
       (.I(gpio_rtl_0_tri_o_0),
        .IO(gpio_rtl_0_tri_io[0]),
        .O(gpio_rtl_0_tri_i_0),
        .T(gpio_rtl_0_tri_t_0));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD1 gpio_rtl_0_tri_iobuf_1
       (.I(gpio_rtl_0_tri_o_1),
        .IO(gpio_rtl_0_tri_io[1]),
        .O(gpio_rtl_0_tri_i_1),
        .T(gpio_rtl_0_tri_t_1));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD2 gpio_rtl_0_tri_iobuf_2
       (.I(gpio_rtl_0_tri_o_2),
        .IO(gpio_rtl_0_tri_io[2]),
        .O(gpio_rtl_0_tri_i_2),
        .T(gpio_rtl_0_tri_t_2));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD3 gpio_rtl_0_tri_iobuf_3
       (.I(gpio_rtl_0_tri_o_3),
        .IO(gpio_rtl_0_tri_io[3]),
        .O(gpio_rtl_0_tri_i_3),
        .T(gpio_rtl_0_tri_t_3));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD4 gpio_rtl_tri_iobuf_0
       (.I(gpio_rtl_tri_o_0),
        .IO(gpio_rtl_tri_io[0]),
        .O(gpio_rtl_tri_i_0),
        .T(gpio_rtl_tri_t_0));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD5 gpio_rtl_tri_iobuf_1
       (.I(gpio_rtl_tri_o_1),
        .IO(gpio_rtl_tri_io[1]),
        .O(gpio_rtl_tri_i_1),
        .T(gpio_rtl_tri_t_1));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD6 gpio_rtl_tri_iobuf_2
       (.I(gpio_rtl_tri_o_2),
        .IO(gpio_rtl_tri_io[2]),
        .O(gpio_rtl_tri_i_2),
        .T(gpio_rtl_tri_t_2));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD7 gpio_rtl_tri_iobuf_3
       (.I(gpio_rtl_tri_o_3),
        .IO(gpio_rtl_tri_io[3]),
        .O(gpio_rtl_tri_i_3),
        .T(gpio_rtl_tri_t_3));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD8 ja_tri_iobuf_0
       (.I(ja_tri_o_0),
        .IO(ja_tri_io[0]),
        .O(ja_tri_i_0),
        .T(ja_tri_t_0));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD9 ja_tri_iobuf_1
       (.I(ja_tri_o_1),
        .IO(ja_tri_io[1]),
        .O(ja_tri_i_1),
        .T(ja_tri_t_1));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD10 ja_tri_iobuf_2
       (.I(ja_tri_o_2),
        .IO(ja_tri_io[2]),
        .O(ja_tri_i_2),
        .T(ja_tri_t_2));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD11 ja_tri_iobuf_3
       (.I(ja_tri_o_3),
        .IO(ja_tri_io[3]),
        .O(ja_tri_i_3),
        .T(ja_tri_t_3));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD12 ja_tri_iobuf_4
       (.I(ja_tri_o_4),
        .IO(ja_tri_io[4]),
        .O(ja_tri_i_4),
        .T(ja_tri_t_4));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD13 ja_tri_iobuf_5
       (.I(ja_tri_o_5),
        .IO(ja_tri_io[5]),
        .O(ja_tri_i_5),
        .T(ja_tri_t_5));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD14 ja_tri_iobuf_6
       (.I(ja_tri_o_6),
        .IO(ja_tri_io[6]),
        .O(ja_tri_i_6),
        .T(ja_tri_t_6));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD15 ja_tri_iobuf_7
       (.I(ja_tri_o_7),
        .IO(ja_tri_io[7]),
        .O(ja_tri_i_7),
        .T(ja_tri_t_7));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD16 jb_tri_iobuf_0
       (.I(jb_tri_o_0),
        .IO(jb_tri_io[0]),
        .O(jb_tri_i_0),
        .T(jb_tri_t_0));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD17 jb_tri_iobuf_1
       (.I(jb_tri_o_1),
        .IO(jb_tri_io[1]),
        .O(jb_tri_i_1),
        .T(jb_tri_t_1));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD18 jb_tri_iobuf_2
       (.I(jb_tri_o_2),
        .IO(jb_tri_io[2]),
        .O(jb_tri_i_2),
        .T(jb_tri_t_2));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD19 jb_tri_iobuf_3
       (.I(jb_tri_o_3),
        .IO(jb_tri_io[3]),
        .O(jb_tri_i_3),
        .T(jb_tri_t_3));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD20 jb_tri_iobuf_4
       (.I(jb_tri_o_4),
        .IO(jb_tri_io[4]),
        .O(jb_tri_i_4),
        .T(jb_tri_t_4));
  (* IOSTANDARD = "DEFAULT" *) 
  (* box_type = "PRIMITIVE" *) 
  IOBUF_HD21 jb_tri_iobuf_5
       (.I(jb_tri_o_5),
        .IO(jb_tri_io[5]),
        .O(jb_tri_i_5),
        .T(jb_tri_t_5));
  IBUF \optical_tri_i_IBUF[0]_inst 
       (.I(optical_tri_i[0]),
        .O(optical_tri_i_IBUF[0]));
  IBUF \optical_tri_i_IBUF[1]_inst 
       (.I(optical_tri_i[1]),
        .O(optical_tri_i_IBUF[1]));
  IBUF \optical_tri_i_IBUF[2]_inst 
       (.I(optical_tri_i[2]),
        .O(optical_tri_i_IBUF[2]));
  IBUF \optical_tri_i_IBUF[3]_inst 
       (.I(optical_tri_i[3]),
        .O(optical_tri_i_IBUF[3]));
  IBUF \optical_tri_i_IBUF[4]_inst 
       (.I(optical_tri_i[4]),
        .O(optical_tri_i_IBUF[4]));
  OBUF \servo_OBUF[0]_inst 
       (.I(servo_OBUF[0]),
        .O(servo[0]));
  OBUF \servo_OBUF[1]_inst 
       (.I(servo_OBUF[1]),
        .O(servo[1]));
  (* HW_HANDOFF = "system.hwdef" *) 
  system system_i
       (.DDR_addr(DDR_addr),
        .DDR_ba(DDR_ba),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm),
        .DDR_dq(DDR_dq),
        .DDR_dqs_n(DDR_dqs_n),
        .DDR_dqs_p(DDR_dqs_p),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
        .JA_tri_i({ja_tri_i_7,ja_tri_i_6,ja_tri_i_5,ja_tri_i_4,ja_tri_i_3,ja_tri_i_2,ja_tri_i_1,ja_tri_i_0}),
        .JA_tri_o({ja_tri_o_7,ja_tri_o_6,ja_tri_o_5,ja_tri_o_4,ja_tri_o_3,ja_tri_o_2,ja_tri_o_1,ja_tri_o_0}),
        .JA_tri_t({ja_tri_t_7,ja_tri_t_6,ja_tri_t_5,ja_tri_t_4,ja_tri_t_3,ja_tri_t_2,ja_tri_t_1,ja_tri_t_0}),
        .JB_tri_i({jb_tri_i_5,jb_tri_i_4,jb_tri_i_3,jb_tri_i_2,jb_tri_i_1,jb_tri_i_0}),
        .JB_tri_o({jb_tri_o_5,jb_tri_o_4,jb_tri_o_3,jb_tri_o_2,jb_tri_o_1,jb_tri_o_0}),
        .JB_tri_t({jb_tri_t_5,jb_tri_t_4,jb_tri_t_3,jb_tri_t_2,jb_tri_t_1,jb_tri_t_0}),
        .L_f(L_f_OBUF),
        .L_r(L_r_OBUF),
        .R_f(R_f_OBUF),
        .R_r(R_r_OBUF),
        .UART_0_rxd(UART_0_rxd_IBUF),
        .UART_0_txd(UART_0_txd_OBUF),
        .echo(echo_IBUF),
        .gpio_rtl_0_tri_i({gpio_rtl_0_tri_i_3,gpio_rtl_0_tri_i_2,gpio_rtl_0_tri_i_1,gpio_rtl_0_tri_i_0}),
        .gpio_rtl_0_tri_o({gpio_rtl_0_tri_o_3,gpio_rtl_0_tri_o_2,gpio_rtl_0_tri_o_1,gpio_rtl_0_tri_o_0}),
        .gpio_rtl_0_tri_t({gpio_rtl_0_tri_t_3,gpio_rtl_0_tri_t_2,gpio_rtl_0_tri_t_1,gpio_rtl_0_tri_t_0}),
        .gpio_rtl_tri_i({gpio_rtl_tri_i_3,gpio_rtl_tri_i_2,gpio_rtl_tri_i_1,gpio_rtl_tri_i_0}),
        .gpio_rtl_tri_o({gpio_rtl_tri_o_3,gpio_rtl_tri_o_2,gpio_rtl_tri_o_1,gpio_rtl_tri_o_0}),
        .gpio_rtl_tri_t({gpio_rtl_tri_t_3,gpio_rtl_tri_t_2,gpio_rtl_tri_t_1,gpio_rtl_tri_t_0}),
        .optical_tri_i(optical_tri_i_IBUF),
        .servo(servo_OBUF),
        .trig_288b_0(trig_288b_0_OBUF),
        .trig_288b_1(trig_288b_1_OBUF),
        .trig_288b_2(trig_288b_2_OBUF));
  OBUF trig_288b_0_OBUF_inst
       (.I(trig_288b_0_OBUF),
        .O(trig_288b_0));
  OBUF trig_288b_1_OBUF_inst
       (.I(trig_288b_1_OBUF),
        .O(trig_288b_1));
  OBUF trig_288b_2_OBUF_inst
       (.I(trig_288b_2_OBUF),
        .O(trig_288b_2));
endmodule

(* CHECK_LICENSE_TYPE = "system_xbar_0,axi_crossbar_v2_1_13_axi_crossbar,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_crossbar_v2_1_13_axi_crossbar,Vivado 2017.1" *) 
module system_xbar_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input [0:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI AWADDR [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI AWADDR [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI AWADDR [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI AWADDR [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI AWADDR [31:0] [223:192], xilinx.com:interface:aximm:1.0 M07_AXI AWADDR [31:0] [255:224]" *) output [255:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI AWPROT [2:0] [8:6], xilinx.com:interface:aximm:1.0 M03_AXI AWPROT [2:0] [11:9], xilinx.com:interface:aximm:1.0 M04_AXI AWPROT [2:0] [14:12], xilinx.com:interface:aximm:1.0 M05_AXI AWPROT [2:0] [17:15], xilinx.com:interface:aximm:1.0 M06_AXI AWPROT [2:0] [20:18], xilinx.com:interface:aximm:1.0 M07_AXI AWPROT [2:0] [23:21]" *) output [23:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI AWVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI AWVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI AWVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI AWVALID [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI AWVALID [0:0] [7:7]" *) output [7:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI AWREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI AWREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI AWREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI AWREADY [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI AWREADY [0:0] [7:7]" *) input [7:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI WDATA [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI WDATA [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI WDATA [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI WDATA [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI WDATA [31:0] [223:192], xilinx.com:interface:aximm:1.0 M07_AXI WDATA [31:0] [255:224]" *) output [255:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4], xilinx.com:interface:aximm:1.0 M02_AXI WSTRB [3:0] [11:8], xilinx.com:interface:aximm:1.0 M03_AXI WSTRB [3:0] [15:12], xilinx.com:interface:aximm:1.0 M04_AXI WSTRB [3:0] [19:16], xilinx.com:interface:aximm:1.0 M05_AXI WSTRB [3:0] [23:20], xilinx.com:interface:aximm:1.0 M06_AXI WSTRB [3:0] [27:24], xilinx.com:interface:aximm:1.0 M07_AXI WSTRB [3:0] [31:28]" *) output [31:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI WVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI WVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI WVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI WVALID [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI WVALID [0:0] [7:7]" *) output [7:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI WREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI WREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI WREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI WREADY [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI WREADY [0:0] [7:7]" *) input [7:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI BRESP [1:0] [5:4], xilinx.com:interface:aximm:1.0 M03_AXI BRESP [1:0] [7:6], xilinx.com:interface:aximm:1.0 M04_AXI BRESP [1:0] [9:8], xilinx.com:interface:aximm:1.0 M05_AXI BRESP [1:0] [11:10], xilinx.com:interface:aximm:1.0 M06_AXI BRESP [1:0] [13:12], xilinx.com:interface:aximm:1.0 M07_AXI BRESP [1:0] [15:14]" *) input [15:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI BVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI BVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI BVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI BVALID [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI BVALID [0:0] [7:7]" *) input [7:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI BREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI BREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI BREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI BREADY [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI BREADY [0:0] [7:7]" *) output [7:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI ARADDR [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI ARADDR [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI ARADDR [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI ARADDR [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI ARADDR [31:0] [223:192], xilinx.com:interface:aximm:1.0 M07_AXI ARADDR [31:0] [255:224]" *) output [255:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI ARPROT [2:0] [8:6], xilinx.com:interface:aximm:1.0 M03_AXI ARPROT [2:0] [11:9], xilinx.com:interface:aximm:1.0 M04_AXI ARPROT [2:0] [14:12], xilinx.com:interface:aximm:1.0 M05_AXI ARPROT [2:0] [17:15], xilinx.com:interface:aximm:1.0 M06_AXI ARPROT [2:0] [20:18], xilinx.com:interface:aximm:1.0 M07_AXI ARPROT [2:0] [23:21]" *) output [23:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI ARVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI ARVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI ARVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI ARVALID [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI ARVALID [0:0] [7:7]" *) output [7:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI ARREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI ARREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI ARREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI ARREADY [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI ARREADY [0:0] [7:7]" *) input [7:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI RDATA [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI RDATA [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI RDATA [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI RDATA [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI RDATA [31:0] [223:192], xilinx.com:interface:aximm:1.0 M07_AXI RDATA [31:0] [255:224]" *) input [255:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI RRESP [1:0] [5:4], xilinx.com:interface:aximm:1.0 M03_AXI RRESP [1:0] [7:6], xilinx.com:interface:aximm:1.0 M04_AXI RRESP [1:0] [9:8], xilinx.com:interface:aximm:1.0 M05_AXI RRESP [1:0] [11:10], xilinx.com:interface:aximm:1.0 M06_AXI RRESP [1:0] [13:12], xilinx.com:interface:aximm:1.0 M07_AXI RRESP [1:0] [15:14]" *) input [15:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI RVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI RVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI RVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI RVALID [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI RVALID [0:0] [7:7]" *) input [7:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI RREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI RREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI RREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI RREADY [0:0] [6:6], xilinx.com:interface:aximm:1.0 M07_AXI RREADY [0:0] [7:7]" *) output [7:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [11:0]\^m_axi_araddr ;
  wire [2:0]\^m_axi_arprot ;
  wire [7:0]m_axi_arready;
  wire [7:0]m_axi_arvalid;
  wire [255:236]\^m_axi_awaddr ;
  wire [7:0]m_axi_awready;
  wire [7:0]m_axi_awvalid;
  wire [7:0]m_axi_bready;
  wire [15:0]m_axi_bresp;
  wire [7:0]m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire [7:0]m_axi_rready;
  wire [15:0]m_axi_rresp;
  wire [7:0]m_axi_rvalid;
  wire [7:0]m_axi_wready;
  wire [7:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[255:236] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[235:224] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[223:204] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[203:192] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[191:172] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[171:160] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[159:140] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[139:128] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[127:108] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[107:96] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[95:76] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[75:64] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[63:44] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[43:32] = \^m_axi_araddr [11:0];
  assign m_axi_araddr[31:12] = \^m_axi_awaddr [255:236];
  assign m_axi_araddr[11:0] = \^m_axi_araddr [11:0];
  assign m_axi_arprot[23:21] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[20:18] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[17:15] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[14:12] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[11:9] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_awaddr[255:236] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[235:224] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[223:204] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[203:192] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[191:172] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[171:160] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[159:140] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[139:128] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[127:108] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[107:96] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[95:76] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[75:64] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[63:44] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[43:32] = \^m_axi_araddr [11:0];
  assign m_axi_awaddr[31:12] = \^m_axi_awaddr [255:236];
  assign m_axi_awaddr[11:0] = \^m_axi_araddr [11:0];
  assign m_axi_awprot[23:21] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[20:18] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[17:15] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[14:12] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[11:9] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_wdata[255:224] = s_axi_wdata;
  assign m_axi_wdata[223:192] = s_axi_wdata;
  assign m_axi_wdata[191:160] = s_axi_wdata;
  assign m_axi_wdata[159:128] = s_axi_wdata;
  assign m_axi_wdata[127:96] = s_axi_wdata;
  assign m_axi_wdata[95:64] = s_axi_wdata;
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[31:28] = s_axi_wstrb;
  assign m_axi_wstrb[27:24] = s_axi_wstrb;
  assign m_axi_wstrb[23:20] = s_axi_wstrb;
  assign m_axi_wstrb[19:16] = s_axi_wstrb;
  assign m_axi_wstrb[15:12] = s_axi_wstrb;
  assign m_axi_wstrb[11:8] = s_axi_wstrb;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  axi_crossbar_v2_1_13_axi_crossbar inst
       (.Q({\^m_axi_arprot ,\^m_axi_awaddr ,\^m_axi_araddr }),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[31] ({s_axi_rdata,s_axi_rresp}));
endmodule

(* CHECK_LICENSE_TYPE = "system_xlconcat_0_0,xlconcat_v2_1_1_xlconcat,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconcat_v2_1_1_xlconcat,Vivado 2017.1" *) 
module system_xlconcat_0_0
   (In0,
    In1,
    dout);
  input [0:0]In0;
  input [0:0]In1;
  output [1:0]dout;

  wire [0:0]In0;
  wire [0:0]In1;

  assign dout[1] = In1;
  assign dout[0] = In0;
endmodule

(* CHECK_LICENSE_TYPE = "system_xlconstant_0_0,xlconstant_v1_1_3_xlconstant,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconstant_v1_1_3_xlconstant,Vivado 2017.1" *) 
module system_xlconstant_0_0
   (dout);
  output [0:0]dout;

  wire \<const0> ;

  assign dout[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "system_zcar_servo_v1_0_0_0,zcar_servo_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "zcar_servo_v1_0,Vivado 2017.1" *) 
module system_zcar_servo_v1_0_0_0
   (servo,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  output [1:0]servo;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s00_axi_signal_clock CLK" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s00_axi_signal_reset RST" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [1:0]servo;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zcar_servo_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .servo(servo));
endmodule

module trig
   (trig,
    \cnt_reg[0]_0 ,
    \slv_reg0_reg[0] ,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn,
    \slv_reg0_reg[0]_0 ,
    slv_reg0,
    s00_axi_wdata);
  output trig;
  output \cnt_reg[0]_0 ;
  output \slv_reg0_reg[0] ;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input \slv_reg0_reg[0]_0 ;
  input [0:0]slv_reg0;
  input [0:0]s00_axi_wdata;

  wire [0:0]SR;
  wire \cnt[0]_i_1__3_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[0]_i_6_n_0 ;
  wire \cnt[12]_i_2_n_0 ;
  wire \cnt[12]_i_3_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire \cnt[4]_i_5_n_0 ;
  wire \cnt[8]_i_2_n_0 ;
  wire \cnt[8]_i_3_n_0 ;
  wire \cnt[8]_i_4_n_0 ;
  wire \cnt[8]_i_5_n_0 ;
  wire [13:4]cnt_reg;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[0]_i_2_n_0 ;
  wire \cnt_reg[0]_i_2_n_1 ;
  wire \cnt_reg[0]_i_2_n_2 ;
  wire \cnt_reg[0]_i_2_n_3 ;
  wire \cnt_reg[0]_i_2_n_4 ;
  wire \cnt_reg[0]_i_2_n_5 ;
  wire \cnt_reg[0]_i_2_n_6 ;
  wire \cnt_reg[0]_i_2_n_7 ;
  wire \cnt_reg[12]_i_1_n_3 ;
  wire \cnt_reg[12]_i_1_n_6 ;
  wire \cnt_reg[12]_i_1_n_7 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_1 ;
  wire \cnt_reg[4]_i_1_n_2 ;
  wire \cnt_reg[4]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_0 ;
  wire \cnt_reg[8]_i_1_n_1 ;
  wire \cnt_reg[8]_i_1_n_2 ;
  wire \cnt_reg[8]_i_1_n_3 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_wdata;
  wire [0:0]slv_reg0;
  wire \slv_reg0_reg[0] ;
  wire \slv_reg0_reg[0]_0 ;
  wire trig;
  wire trig_i_2_n_0;
  wire trig_i_3_n_0;
  wire trig_i_4_n_0;
  wire triging_i_1_n_0;
  wire [3:1]\NLW_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2F)) 
    \cnt[0]_i_1__3 
       (.I0(\cnt_reg[0]_0 ),
        .I1(trig_i_2_n_0),
        .I2(s00_axi_aresetn),
        .O(\cnt[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[0]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .O(\cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[0]_i_4 
       (.I0(\cnt_reg_n_0_[2] ),
        .O(\cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[0]_i_5 
       (.I0(\cnt_reg_n_0_[1] ),
        .O(\cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_6 
       (.I0(\cnt_reg_n_0_[0] ),
        .O(\cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_2 
       (.I0(cnt_reg[13]),
        .O(\cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[12]_i_3 
       (.I0(cnt_reg[12]),
        .O(\cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_2 
       (.I0(cnt_reg[7]),
        .O(\cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_3 
       (.I0(cnt_reg[6]),
        .O(\cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_4 
       (.I0(cnt_reg[5]),
        .O(\cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[4]_i_5 
       (.I0(cnt_reg[4]),
        .O(\cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_2 
       (.I0(cnt_reg[11]),
        .O(\cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_3 
       (.I0(cnt_reg[10]),
        .O(\cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_4 
       (.I0(cnt_reg[9]),
        .O(\cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cnt[8]_i_5 
       (.I0(cnt_reg[8]),
        .O(\cnt[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[0]_i_2_n_7 ),
        .Q(\cnt_reg_n_0_[0] ),
        .R(\cnt[0]_i_1__3_n_0 ));
  CARRY4 \cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cnt_reg[0]_i_2_n_0 ,\cnt_reg[0]_i_2_n_1 ,\cnt_reg[0]_i_2_n_2 ,\cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cnt_reg[0]_i_2_n_4 ,\cnt_reg[0]_i_2_n_5 ,\cnt_reg[0]_i_2_n_6 ,\cnt_reg[0]_i_2_n_7 }),
        .S({\cnt[0]_i_3_n_0 ,\cnt[0]_i_4_n_0 ,\cnt[0]_i_5_n_0 ,\cnt[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(cnt_reg[10]),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(cnt_reg[11]),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[12]_i_1_n_7 ),
        .Q(cnt_reg[12]),
        .R(\cnt[0]_i_1__3_n_0 ));
  CARRY4 \cnt_reg[12]_i_1 
       (.CI(\cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_cnt_reg[12]_i_1_CO_UNCONNECTED [3:1],\cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_reg[12]_i_1_O_UNCONNECTED [3:2],\cnt_reg[12]_i_1_n_6 ,\cnt_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\cnt[12]_i_2_n_0 ,\cnt[12]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[12]_i_1_n_6 ),
        .Q(cnt_reg[13]),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[0]_i_2_n_6 ),
        .Q(\cnt_reg_n_0_[1] ),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[0]_i_2_n_5 ),
        .Q(\cnt_reg_n_0_[2] ),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[0]_i_2_n_4 ),
        .Q(\cnt_reg_n_0_[3] ),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(cnt_reg[4]),
        .R(\cnt[0]_i_1__3_n_0 ));
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(\cnt_reg[0]_i_2_n_0 ),
        .CO({\cnt_reg[4]_i_1_n_0 ,\cnt_reg[4]_i_1_n_1 ,\cnt_reg[4]_i_1_n_2 ,\cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S({\cnt[4]_i_2_n_0 ,\cnt[4]_i_3_n_0 ,\cnt[4]_i_4_n_0 ,\cnt[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(cnt_reg[5]),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(cnt_reg[6]),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(cnt_reg[7]),
        .R(\cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(cnt_reg[8]),
        .R(\cnt[0]_i_1__3_n_0 ));
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\cnt_reg[8]_i_1_n_0 ,\cnt_reg[8]_i_1_n_1 ,\cnt_reg[8]_i_1_n_2 ,\cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S({\cnt[8]_i_2_n_0 ,\cnt[8]_i_3_n_0 ,\cnt[8]_i_4_n_0 ,\cnt[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(cnt_reg[9]),
        .R(\cnt[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \slv_reg0[0]_i_1 
       (.I0(\slv_reg0_reg[0]_0 ),
        .I1(slv_reg0),
        .I2(s00_axi_wdata),
        .I3(s00_axi_aresetn),
        .I4(\cnt_reg[0]_0 ),
        .O(\slv_reg0_reg[0] ));
  LUT5 #(
    .INIT(32'h0000BFFF)) 
    trig_i_2
       (.I0(trig_i_3_n_0),
        .I1(cnt_reg[7]),
        .I2(cnt_reg[6]),
        .I3(cnt_reg[10]),
        .I4(trig_i_4_n_0),
        .O(trig_i_2_n_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    trig_i_3
       (.I0(cnt_reg[5]),
        .I1(cnt_reg[4]),
        .I2(cnt_reg[8]),
        .I3(cnt_reg[9]),
        .O(trig_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    trig_i_4
       (.I0(cnt_reg[12]),
        .I1(cnt_reg[11]),
        .I2(cnt_reg[13]),
        .O(trig_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    trig_reg
       (.C(s00_axi_aclk),
        .CE(\cnt_reg[0]_0 ),
        .D(trig_i_2_n_0),
        .Q(trig),
        .R(SR));
  LUT3 #(
    .INIT(8'hD8)) 
    triging_i_1
       (.I0(\cnt_reg[0]_0 ),
        .I1(trig_i_2_n_0),
        .I2(\slv_reg0_reg[0]_0 ),
        .O(triging_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    triging_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(triging_i_1_n_0),
        .Q(\cnt_reg[0]_0 ),
        .R(SR));
endmodule

module ultrasonic_v1_0
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    trig,
    s00_axi_rdata,
    interrupt,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    echo,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output trig;
  output [31:0]s00_axi_rdata;
  output interrupt;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [2:0]echo;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire cnt_start_i_1__0_n_0;
  wire cnt_start_i_1__1_n_0;
  wire cnt_start_i_1_n_0;
  wire done_1;
  wire done_2;
  wire done_i_1__0_n_0;
  wire done_i_1__1_n_0;
  wire done_i_1_n_0;
  wire [2:0]echo;
  wire interrupt;
  wire \label[0].echo_inst/done0_out ;
  wire \label[1].echo_inst/done0_out ;
  wire \label[2].echo_inst/done0_out ;
  wire [0:0]p_2_in__2;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire trig;
  wire triging;
  wire ultrasonic_v1_0_S00_AXI_inst_n_10;
  wire ultrasonic_v1_0_S00_AXI_inst_n_6;
  wire ultrasonic_v1_0_S00_AXI_inst_n_8;

  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rready),
        .I3(s00_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h32)) 
    cnt_start_i_1
       (.I0(triging),
        .I1(\label[0].echo_inst/done0_out ),
        .I2(ultrasonic_v1_0_S00_AXI_inst_n_6),
        .O(cnt_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h32)) 
    cnt_start_i_1__0
       (.I0(triging),
        .I1(\label[1].echo_inst/done0_out ),
        .I2(ultrasonic_v1_0_S00_AXI_inst_n_8),
        .O(cnt_start_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h32)) 
    cnt_start_i_1__1
       (.I0(triging),
        .I1(\label[2].echo_inst/done0_out ),
        .I2(ultrasonic_v1_0_S00_AXI_inst_n_10),
        .O(cnt_start_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    done_i_1
       (.I0(triging),
        .I1(\label[0].echo_inst/done0_out ),
        .I2(p_2_in__2),
        .O(done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    done_i_1__0
       (.I0(triging),
        .I1(\label[1].echo_inst/done0_out ),
        .I2(done_1),
        .O(done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    done_i_1__1
       (.I0(triging),
        .I1(\label[2].echo_inst/done0_out ),
        .I2(done_2),
        .O(done_i_1__1_n_0));
  ultrasonic_v1_0_S00_AXI ultrasonic_v1_0_S00_AXI_inst
       (.E(\label[0].echo_inst/done0_out ),
        .axi_arready_reg_0(S_AXI_ARREADY),
        .axi_arready_reg_1(axi_rvalid_i_1_n_0),
        .axi_awready_reg_0(S_AXI_AWREADY),
        .axi_awready_reg_1(axi_bvalid_i_1_n_0),
        .axi_wready_reg_0(S_AXI_WREADY),
        .\cnt_reg[0] (ultrasonic_v1_0_S00_AXI_inst_n_6),
        .\cnt_reg[0]_0 (ultrasonic_v1_0_S00_AXI_inst_n_8),
        .\cnt_reg[0]_1 (ultrasonic_v1_0_S00_AXI_inst_n_10),
        .done_1(done_1),
        .done_2(done_2),
        .echo(echo),
        .interrupt(interrupt),
        .p_2_in__2(p_2_in__2),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .trig(trig),
        .triging(triging),
        .triging_reg(cnt_start_i_1_n_0),
        .triging_reg_0(done_i_1_n_0),
        .triging_reg_1(cnt_start_i_1__0_n_0),
        .triging_reg_2(done_i_1__0_n_0),
        .triging_reg_3(cnt_start_i_1__1_n_0),
        .triging_reg_4(done_i_1__1_n_0),
        .\value_reg[0] (\label[1].echo_inst/done0_out ),
        .\value_reg[0]_0 (\label[2].echo_inst/done0_out ));
endmodule

module ultrasonic_v1_0_S00_AXI
   (trig,
    triging,
    axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s00_axi_rvalid,
    \cnt_reg[0] ,
    p_2_in__2,
    \cnt_reg[0]_0 ,
    done_1,
    \cnt_reg[0]_1 ,
    done_2,
    s00_axi_bvalid,
    E,
    \value_reg[0] ,
    \value_reg[0]_0 ,
    s00_axi_rdata,
    interrupt,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_arvalid,
    triging_reg,
    triging_reg_0,
    triging_reg_1,
    triging_reg_2,
    triging_reg_3,
    triging_reg_4,
    axi_awready_reg_1,
    axi_arready_reg_1,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    echo,
    s00_axi_wstrb);
  output trig;
  output triging;
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_rvalid;
  output \cnt_reg[0] ;
  output [0:0]p_2_in__2;
  output \cnt_reg[0]_0 ;
  output done_1;
  output \cnt_reg[0]_1 ;
  output done_2;
  output s00_axi_bvalid;
  output [0:0]E;
  output [0:0]\value_reg[0] ;
  output [0:0]\value_reg[0]_0 ;
  output [31:0]s00_axi_rdata;
  output interrupt;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input triging_reg;
  input triging_reg_0;
  input triging_reg_1;
  input triging_reg_2;
  input triging_reg_3;
  input triging_reg_4;
  input axi_awready_reg_1;
  input axi_arready_reg_1;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [2:0]echo;
  input [3:0]s00_axi_wstrb;

  wire [0:0]E;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready_i_1_n_0;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready_i_1_n_0;
  wire axi_awready_reg_0;
  wire axi_awready_reg_1;
  wire \axi_rdata[0]_i_1_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[1]_i_1_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[2]_i_1_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[31]_i_1_n_0 ;
  wire \axi_rdata[3]_i_1_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[8]_i_1_n_0 ;
  wire \axi_rdata[9]_i_1_n_0 ;
  wire axi_wready_i_1_n_0;
  wire axi_wready_reg_0;
  wire \cnt_reg[0] ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[0]_1 ;
  wire [2:0]de_echo;
  wire done_1;
  wire done_2;
  wire [2:0]echo;
  wire interrupt;
  wire \label[0].echo_inst_n_10 ;
  wire \label[0].echo_inst_n_11 ;
  wire \label[0].echo_inst_n_12 ;
  wire \label[0].echo_inst_n_13 ;
  wire \label[0].echo_inst_n_14 ;
  wire \label[0].echo_inst_n_15 ;
  wire \label[0].echo_inst_n_16 ;
  wire \label[0].echo_inst_n_17 ;
  wire \label[0].echo_inst_n_18 ;
  wire \label[0].echo_inst_n_19 ;
  wire \label[0].echo_inst_n_2 ;
  wire \label[0].echo_inst_n_20 ;
  wire \label[0].echo_inst_n_21 ;
  wire \label[0].echo_inst_n_22 ;
  wire \label[0].echo_inst_n_23 ;
  wire \label[0].echo_inst_n_24 ;
  wire \label[0].echo_inst_n_25 ;
  wire \label[0].echo_inst_n_26 ;
  wire \label[0].echo_inst_n_27 ;
  wire \label[0].echo_inst_n_28 ;
  wire \label[0].echo_inst_n_29 ;
  wire \label[0].echo_inst_n_3 ;
  wire \label[0].echo_inst_n_30 ;
  wire \label[0].echo_inst_n_31 ;
  wire \label[0].echo_inst_n_32 ;
  wire \label[0].echo_inst_n_33 ;
  wire \label[0].echo_inst_n_34 ;
  wire \label[0].echo_inst_n_35 ;
  wire \label[0].echo_inst_n_36 ;
  wire \label[0].echo_inst_n_37 ;
  wire \label[0].echo_inst_n_38 ;
  wire \label[0].echo_inst_n_4 ;
  wire \label[0].echo_inst_n_5 ;
  wire \label[0].echo_inst_n_6 ;
  wire \label[0].echo_inst_n_7 ;
  wire \label[0].echo_inst_n_8 ;
  wire \label[0].echo_inst_n_9 ;
  wire \label[1].echo_inst_n_10 ;
  wire \label[1].echo_inst_n_11 ;
  wire \label[1].echo_inst_n_12 ;
  wire \label[1].echo_inst_n_13 ;
  wire \label[1].echo_inst_n_14 ;
  wire \label[1].echo_inst_n_15 ;
  wire \label[1].echo_inst_n_16 ;
  wire \label[1].echo_inst_n_17 ;
  wire \label[1].echo_inst_n_18 ;
  wire \label[1].echo_inst_n_19 ;
  wire \label[1].echo_inst_n_2 ;
  wire \label[1].echo_inst_n_20 ;
  wire \label[1].echo_inst_n_21 ;
  wire \label[1].echo_inst_n_22 ;
  wire \label[1].echo_inst_n_23 ;
  wire \label[1].echo_inst_n_24 ;
  wire \label[1].echo_inst_n_25 ;
  wire \label[1].echo_inst_n_26 ;
  wire \label[1].echo_inst_n_27 ;
  wire \label[1].echo_inst_n_28 ;
  wire \label[1].echo_inst_n_29 ;
  wire \label[1].echo_inst_n_3 ;
  wire \label[1].echo_inst_n_30 ;
  wire \label[1].echo_inst_n_31 ;
  wire \label[1].echo_inst_n_32 ;
  wire \label[1].echo_inst_n_33 ;
  wire \label[1].echo_inst_n_34 ;
  wire \label[1].echo_inst_n_35 ;
  wire \label[1].echo_inst_n_36 ;
  wire \label[1].echo_inst_n_37 ;
  wire \label[1].echo_inst_n_38 ;
  wire \label[1].echo_inst_n_4 ;
  wire \label[1].echo_inst_n_5 ;
  wire \label[1].echo_inst_n_6 ;
  wire \label[1].echo_inst_n_7 ;
  wire \label[1].echo_inst_n_8 ;
  wire \label[1].echo_inst_n_9 ;
  wire \label[2].echo_inst_n_1 ;
  wire \label[2].echo_inst_n_3 ;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire p_1_in2_in;
  wire [1:1]p_2_in;
  wire [1:1]p_2_in__0;
  wire [1:1]p_2_in__1;
  wire [0:0]p_2_in__2;
  wire [31:0]p_2_in__3;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:3]slv_reg0;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire [31:0]slv_reg2;
  wire [31:0]slv_reg3;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire trig;
  wire trig_inst_n_2;
  wire triging;
  wire triging_reg;
  wire triging_reg_0;
  wire triging_reg_1;
  wire triging_reg_2;
  wire triging_reg_3;
  wire triging_reg_4;
  wire [0:0]\value_reg[0] ;
  wire [0:0]\value_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(\label[2].echo_inst_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(axi_arready_reg_0),
        .R(\label[2].echo_inst_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_awready_reg_0),
        .I4(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_awready_reg_0),
        .I4(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(\label[2].echo_inst_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .O(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_1_n_0),
        .Q(axi_awready_reg_0),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_reg_1),
        .Q(s00_axi_bvalid),
        .R(\label[2].echo_inst_n_1 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(slv_reg2[0]),
        .I2(\slv_reg0_reg_n_0_[0] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[0]),
        .O(\axi_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg2[10]),
        .I2(\slv_reg0_reg_n_0_[10] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[10]),
        .O(\axi_rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[11]_i_1 
       (.I0(\slv_reg0_reg_n_0_[11] ),
        .I1(slv_reg1[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[11]),
        .O(\axi_rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[12]_i_1 
       (.I0(\slv_reg0_reg_n_0_[12] ),
        .I1(slv_reg1[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[12]),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[13]_i_1 
       (.I0(\slv_reg0_reg_n_0_[13] ),
        .I1(slv_reg1[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[13]),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg2[14]),
        .I2(\slv_reg0_reg_n_0_[14] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[14]),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg2[15]),
        .I2(\slv_reg0_reg_n_0_[15] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[15]),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \axi_rdata[16]_i_1 
       (.I0(\slv_reg0_reg_n_0_[16] ),
        .I1(slv_reg1[16]),
        .I2(slv_reg2[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg3[16]),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg2[17]),
        .I2(\slv_reg0_reg_n_0_[17] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[17]),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg2[18]),
        .I2(\slv_reg0_reg_n_0_[18] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[18]),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[19]_i_1 
       (.I0(\slv_reg0_reg_n_0_[19] ),
        .I1(slv_reg1[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[19]),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[1]_i_1 
       (.I0(p_1_in2_in),
        .I1(slv_reg1[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[1]),
        .O(\axi_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[20]_i_1 
       (.I0(\slv_reg0_reg_n_0_[20] ),
        .I1(slv_reg1[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[20]),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[21]_i_1 
       (.I0(\slv_reg0_reg_n_0_[21] ),
        .I1(slv_reg1[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[21]),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg2[22]),
        .I2(\slv_reg0_reg_n_0_[22] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[22]),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg2[23]),
        .I2(\slv_reg0_reg_n_0_[23] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[23]),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \axi_rdata[24]_i_1 
       (.I0(\slv_reg0_reg_n_0_[24] ),
        .I1(slv_reg1[24]),
        .I2(slv_reg2[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg3[24]),
        .O(\axi_rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg2[25]),
        .I2(\slv_reg0_reg_n_0_[25] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[25]),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg2[26]),
        .I2(\slv_reg0_reg_n_0_[26] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[26]),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[27]_i_1 
       (.I0(\slv_reg0_reg_n_0_[27] ),
        .I1(slv_reg1[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[27]),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[28]_i_1 
       (.I0(\slv_reg0_reg_n_0_[28] ),
        .I1(slv_reg1[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[28]),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[29]_i_1 
       (.I0(\slv_reg0_reg_n_0_[29] ),
        .I1(slv_reg1[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[29]),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(slv_reg2[2]),
        .I2(\slv_reg0_reg_n_0_[2] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[2]),
        .O(\axi_rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg2[30]),
        .I2(\slv_reg0_reg_n_0_[30] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[30]),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \axi_rdata[31]_i_1 
       (.I0(\slv_reg0_reg_n_0_[31] ),
        .I1(slv_reg1[31]),
        .I2(slv_reg2[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg3[31]),
        .O(\axi_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[3]_i_1 
       (.I0(\slv_reg0_reg_n_0_[3] ),
        .I1(slv_reg1[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[3]),
        .O(\axi_rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[4]_i_1 
       (.I0(\slv_reg0_reg_n_0_[4] ),
        .I1(slv_reg1[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[4]),
        .O(\axi_rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \axi_rdata[5]_i_1 
       (.I0(\slv_reg0_reg_n_0_[5] ),
        .I1(slv_reg1[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg2[5]),
        .O(\axi_rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(slv_reg2[6]),
        .I2(\slv_reg0_reg_n_0_[6] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[6]),
        .O(\axi_rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(slv_reg2[7]),
        .I2(\slv_reg0_reg_n_0_[7] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[7]),
        .O(\axi_rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \axi_rdata[8]_i_1 
       (.I0(\slv_reg0_reg_n_0_[8] ),
        .I1(slv_reg1[8]),
        .I2(slv_reg2[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg3[8]),
        .O(\axi_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(slv_reg2[9]),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg3[9]),
        .O(\axi_rdata[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[0]_i_1_n_0 ),
        .Q(s00_axi_rdata[0]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(s00_axi_rdata[10]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(s00_axi_rdata[11]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s00_axi_rdata[12]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s00_axi_rdata[13]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s00_axi_rdata[14]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s00_axi_rdata[15]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(s00_axi_rdata[16]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(s00_axi_rdata[17]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(s00_axi_rdata[18]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(s00_axi_rdata[19]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[1]_i_1_n_0 ),
        .Q(s00_axi_rdata[1]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(s00_axi_rdata[20]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(s00_axi_rdata[21]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(s00_axi_rdata[22]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(s00_axi_rdata[23]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(s00_axi_rdata[24]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(s00_axi_rdata[25]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(s00_axi_rdata[26]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(s00_axi_rdata[27]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(s00_axi_rdata[28]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(s00_axi_rdata[29]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[2]_i_1_n_0 ),
        .Q(s00_axi_rdata[2]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(s00_axi_rdata[30]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[31]_i_1_n_0 ),
        .Q(s00_axi_rdata[31]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[3]_i_1_n_0 ),
        .Q(s00_axi_rdata[3]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(s00_axi_rdata[4]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(s00_axi_rdata[5]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(s00_axi_rdata[6]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(s00_axi_rdata[7]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[8]_i_1_n_0 ),
        .Q(s00_axi_rdata[8]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[9]_i_1_n_0 ),
        .Q(s00_axi_rdata[9]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_reg_1),
        .Q(s00_axi_rvalid),
        .R(\label[2].echo_inst_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .O(axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(axi_wready_reg_0),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \done_pre_reg[0] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_aresetn),
        .D(p_2_in__2),
        .Q(p_2_in__1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \done_pre_reg[1] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_aresetn),
        .D(done_1),
        .Q(p_2_in__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \done_pre_reg[2] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_aresetn),
        .D(done_2),
        .Q(p_2_in),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    interrupt_INST_0
       (.I0(\slv_reg0_reg_n_0_[2] ),
        .I1(p_1_in2_in),
        .I2(\slv_reg0_reg_n_0_[3] ),
        .O(interrupt));
  echo \label[0].echo_inst 
       (.D(p_2_in__2),
        .E({\label[0].echo_inst_n_3 ,\label[0].echo_inst_n_4 ,\label[0].echo_inst_n_5 ,\label[0].echo_inst_n_6 }),
        .Q(de_echo[0]),
        .SR(\label[2].echo_inst_n_1 ),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\done_pre_reg[0] (p_2_in__1),
        .p_0_in(p_0_in),
        .p_1_in2_in(p_1_in2_in),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .slv_reg0(slv_reg0[3]),
        .\slv_reg0_reg[1] (\label[0].echo_inst_n_2 ),
        .\slv_reg1_reg[31] ({\label[0].echo_inst_n_7 ,\label[0].echo_inst_n_8 ,\label[0].echo_inst_n_9 ,\label[0].echo_inst_n_10 ,\label[0].echo_inst_n_11 ,\label[0].echo_inst_n_12 ,\label[0].echo_inst_n_13 ,\label[0].echo_inst_n_14 ,\label[0].echo_inst_n_15 ,\label[0].echo_inst_n_16 ,\label[0].echo_inst_n_17 ,\label[0].echo_inst_n_18 ,\label[0].echo_inst_n_19 ,\label[0].echo_inst_n_20 ,\label[0].echo_inst_n_21 ,\label[0].echo_inst_n_22 ,\label[0].echo_inst_n_23 ,\label[0].echo_inst_n_24 ,\label[0].echo_inst_n_25 ,\label[0].echo_inst_n_26 ,\label[0].echo_inst_n_27 ,\label[0].echo_inst_n_28 ,\label[0].echo_inst_n_29 ,\label[0].echo_inst_n_30 ,\label[0].echo_inst_n_31 ,\label[0].echo_inst_n_32 ,\label[0].echo_inst_n_33 ,\label[0].echo_inst_n_34 ,\label[0].echo_inst_n_35 ,\label[0].echo_inst_n_36 ,\label[0].echo_inst_n_37 ,\label[0].echo_inst_n_38 }),
        .slv_reg_wren__0(slv_reg_wren__0),
        .triging_reg(triging_reg),
        .triging_reg_0(triging_reg_0),
        .\value_reg[0]_0 (E));
  echo_0 \label[1].echo_inst 
       (.D(done_1),
        .E({\label[1].echo_inst_n_3 ,\label[1].echo_inst_n_4 ,\label[1].echo_inst_n_5 ,\label[1].echo_inst_n_6 }),
        .Q(de_echo[1]),
        .SR(\label[2].echo_inst_n_1 ),
        .\cnt_reg[0]_0 (\cnt_reg[0]_0 ),
        .\done_pre_reg[1] (p_2_in__0),
        .p_0_in(p_0_in),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .slv_reg0(slv_reg0[3]),
        .\slv_reg0_reg[2] (\label[1].echo_inst_n_2 ),
        .\slv_reg0_reg[2]_0 (\slv_reg0_reg_n_0_[2] ),
        .\slv_reg2_reg[31] ({\label[1].echo_inst_n_7 ,\label[1].echo_inst_n_8 ,\label[1].echo_inst_n_9 ,\label[1].echo_inst_n_10 ,\label[1].echo_inst_n_11 ,\label[1].echo_inst_n_12 ,\label[1].echo_inst_n_13 ,\label[1].echo_inst_n_14 ,\label[1].echo_inst_n_15 ,\label[1].echo_inst_n_16 ,\label[1].echo_inst_n_17 ,\label[1].echo_inst_n_18 ,\label[1].echo_inst_n_19 ,\label[1].echo_inst_n_20 ,\label[1].echo_inst_n_21 ,\label[1].echo_inst_n_22 ,\label[1].echo_inst_n_23 ,\label[1].echo_inst_n_24 ,\label[1].echo_inst_n_25 ,\label[1].echo_inst_n_26 ,\label[1].echo_inst_n_27 ,\label[1].echo_inst_n_28 ,\label[1].echo_inst_n_29 ,\label[1].echo_inst_n_30 ,\label[1].echo_inst_n_31 ,\label[1].echo_inst_n_32 ,\label[1].echo_inst_n_33 ,\label[1].echo_inst_n_34 ,\label[1].echo_inst_n_35 ,\label[1].echo_inst_n_36 ,\label[1].echo_inst_n_37 ,\label[1].echo_inst_n_38 }),
        .slv_reg_wren__0(slv_reg_wren__0),
        .triging_reg(triging_reg_1),
        .triging_reg_0(triging_reg_2),
        .\value_reg[0]_0 (\value_reg[0] ));
  echo_1 \label[2].echo_inst 
       (.D(done_2),
        .E({p_1_in[31],p_1_in[23],p_1_in[15],p_1_in[7]}),
        .Q(de_echo[2]),
        .SR(\label[2].echo_inst_n_1 ),
        .\cnt_reg[0]_0 (\cnt_reg[0]_1 ),
        .\done_pre_reg[2] (p_2_in),
        .p_0_in(p_0_in),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .slv_reg0(slv_reg0[3]),
        .\slv_reg0_reg[3] (\label[2].echo_inst_n_3 ),
        .\slv_reg0_reg[3]_0 (\slv_reg0_reg_n_0_[3] ),
        .\slv_reg3_reg[31] (p_2_in__3),
        .slv_reg_wren__0(slv_reg_wren__0),
        .triging_reg(triging_reg_3),
        .triging_reg_0(triging_reg_4),
        .\value_reg[0]_0 (\value_reg[0]_0 ));
  debounce nolabel_line464
       (.Q(de_echo),
        .echo(echo),
        .s00_axi_aclk(s00_axi_aclk));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(slv_reg0[15]));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(slv_reg0[23]));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(slv_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h0020)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(slv_reg0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(trig_inst_n_2),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\label[0].echo_inst_n_2 ),
        .Q(p_1_in2_in),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\label[1].echo_inst_n_2 ),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[31]),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\label[2].echo_inst_n_3 ),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[3]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[3]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[3]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[3]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg0[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_38 ),
        .Q(slv_reg1[0]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_28 ),
        .Q(slv_reg1[10]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_27 ),
        .Q(slv_reg1[11]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_26 ),
        .Q(slv_reg1[12]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_25 ),
        .Q(slv_reg1[13]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_24 ),
        .Q(slv_reg1[14]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_23 ),
        .Q(slv_reg1[15]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_22 ),
        .Q(slv_reg1[16]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_21 ),
        .Q(slv_reg1[17]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_20 ),
        .Q(slv_reg1[18]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_19 ),
        .Q(slv_reg1[19]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_37 ),
        .Q(slv_reg1[1]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_18 ),
        .Q(slv_reg1[20]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_17 ),
        .Q(slv_reg1[21]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_16 ),
        .Q(slv_reg1[22]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_4 ),
        .D(\label[0].echo_inst_n_15 ),
        .Q(slv_reg1[23]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_14 ),
        .Q(slv_reg1[24]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_13 ),
        .Q(slv_reg1[25]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_12 ),
        .Q(slv_reg1[26]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_11 ),
        .Q(slv_reg1[27]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_10 ),
        .Q(slv_reg1[28]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_9 ),
        .Q(slv_reg1[29]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_36 ),
        .Q(slv_reg1[2]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_8 ),
        .Q(slv_reg1[30]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_3 ),
        .D(\label[0].echo_inst_n_7 ),
        .Q(slv_reg1[31]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_35 ),
        .Q(slv_reg1[3]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_34 ),
        .Q(slv_reg1[4]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_33 ),
        .Q(slv_reg1[5]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_32 ),
        .Q(slv_reg1[6]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_6 ),
        .D(\label[0].echo_inst_n_31 ),
        .Q(slv_reg1[7]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_30 ),
        .Q(slv_reg1[8]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\label[0].echo_inst_n_5 ),
        .D(\label[0].echo_inst_n_29 ),
        .Q(slv_reg1[9]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_38 ),
        .Q(slv_reg2[0]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_28 ),
        .Q(slv_reg2[10]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_27 ),
        .Q(slv_reg2[11]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_26 ),
        .Q(slv_reg2[12]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_25 ),
        .Q(slv_reg2[13]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_24 ),
        .Q(slv_reg2[14]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_23 ),
        .Q(slv_reg2[15]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_22 ),
        .Q(slv_reg2[16]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_21 ),
        .Q(slv_reg2[17]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_20 ),
        .Q(slv_reg2[18]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_19 ),
        .Q(slv_reg2[19]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_37 ),
        .Q(slv_reg2[1]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_18 ),
        .Q(slv_reg2[20]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_17 ),
        .Q(slv_reg2[21]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_16 ),
        .Q(slv_reg2[22]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_4 ),
        .D(\label[1].echo_inst_n_15 ),
        .Q(slv_reg2[23]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_14 ),
        .Q(slv_reg2[24]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_13 ),
        .Q(slv_reg2[25]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_12 ),
        .Q(slv_reg2[26]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_11 ),
        .Q(slv_reg2[27]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_10 ),
        .Q(slv_reg2[28]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_9 ),
        .Q(slv_reg2[29]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_36 ),
        .Q(slv_reg2[2]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_8 ),
        .Q(slv_reg2[30]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_3 ),
        .D(\label[1].echo_inst_n_7 ),
        .Q(slv_reg2[31]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_35 ),
        .Q(slv_reg2[3]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_34 ),
        .Q(slv_reg2[4]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_33 ),
        .Q(slv_reg2[5]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_32 ),
        .Q(slv_reg2[6]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_6 ),
        .D(\label[1].echo_inst_n_31 ),
        .Q(slv_reg2[7]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_30 ),
        .Q(slv_reg2[8]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\label[1].echo_inst_n_5 ),
        .D(\label[1].echo_inst_n_29 ),
        .Q(slv_reg2[9]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[0]),
        .Q(slv_reg3[0]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[10]),
        .Q(slv_reg3[10]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[11]),
        .Q(slv_reg3[11]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[12]),
        .Q(slv_reg3[12]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[13]),
        .Q(slv_reg3[13]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[14]),
        .Q(slv_reg3[14]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[15]),
        .Q(slv_reg3[15]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[16]),
        .Q(slv_reg3[16]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[17]),
        .Q(slv_reg3[17]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[18]),
        .Q(slv_reg3[18]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[19]),
        .Q(slv_reg3[19]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[1]),
        .Q(slv_reg3[1]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[20]),
        .Q(slv_reg3[20]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[21]),
        .Q(slv_reg3[21]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[22]),
        .Q(slv_reg3[22]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(p_2_in__3[23]),
        .Q(slv_reg3[23]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[24]),
        .Q(slv_reg3[24]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[25]),
        .Q(slv_reg3[25]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[26]),
        .Q(slv_reg3[26]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[27]),
        .Q(slv_reg3[27]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[28]),
        .Q(slv_reg3[28]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[29]),
        .Q(slv_reg3[29]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[2]),
        .Q(slv_reg3[2]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[30]),
        .Q(slv_reg3[30]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(p_2_in__3[31]),
        .Q(slv_reg3[31]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[3]),
        .Q(slv_reg3[3]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[4]),
        .Q(slv_reg3[4]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[5]),
        .Q(slv_reg3[5]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[6]),
        .Q(slv_reg3[6]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(p_2_in__3[7]),
        .Q(slv_reg3[7]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[8]),
        .Q(slv_reg3[8]),
        .R(\label[2].echo_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(p_2_in__3[9]),
        .Q(slv_reg3[9]),
        .R(\label[2].echo_inst_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
  trig trig_inst
       (.SR(\label[2].echo_inst_n_1 ),
        .\cnt_reg[0]_0 (triging),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_wdata(s00_axi_wdata[0]),
        .slv_reg0(slv_reg0[3]),
        .\slv_reg0_reg[0] (trig_inst_n_2),
        .\slv_reg0_reg[0]_0 (\slv_reg0_reg_n_0_[0] ),
        .trig(trig));
endmodule

module upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

module zcar_servo_v1_0
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    servo,
    s00_axi_bvalid,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_araddr,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output [1:0]servo;
  output s00_axi_bvalid;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_araddr;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [1:0]servo;

  zcar_servo_v1_0_S00_AXI zcar_servo_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .servo(servo));
endmodule

module zcar_servo_v1_0_S00_AXI
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    servo,
    s00_axi_bvalid,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_araddr,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output [1:0]servo;
  output s00_axi_bvalid;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_araddr;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready_i_1_n_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2_n_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_1_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[1]_i_1_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[2]_i_1_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[31]_i_1_n_0 ;
  wire \axi_rdata[3]_i_1_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[8]_i_1_n_0 ;
  wire \axi_rdata[9]_i_1_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready_i_1_n_0;
  wire clk_1m;
  wire [1:0]p_0_in;
  wire [11:0]pwm_duty0;
  wire [11:0]pwm_duty1;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [1:0]servo;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[12] ;
  wire \slv_reg1_reg_n_0_[13] ;
  wire \slv_reg1_reg_n_0_[14] ;
  wire \slv_reg1_reg_n_0_[15] ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;

  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(S_AXI_AWREADY),
        .I4(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(S_AXI_AWREADY),
        .I4(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(pwm_duty1[0]),
        .I1(pwm_duty0[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(\axi_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(pwm_duty1[10]),
        .I1(pwm_duty0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(\axi_rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(pwm_duty1[11]),
        .I1(pwm_duty0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(\axi_rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(\slv_reg1_reg_n_0_[12] ),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(\slv_reg1_reg_n_0_[13] ),
        .I1(\slv_reg0_reg_n_0_[13] ),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(\slv_reg1_reg_n_0_[14] ),
        .I1(\slv_reg0_reg_n_0_[14] ),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(\slv_reg1_reg_n_0_[15] ),
        .I1(\slv_reg0_reg_n_0_[15] ),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(\slv_reg1_reg_n_0_[16] ),
        .I1(\slv_reg0_reg_n_0_[16] ),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(\slv_reg1_reg_n_0_[17] ),
        .I1(\slv_reg0_reg_n_0_[17] ),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(\slv_reg1_reg_n_0_[18] ),
        .I1(\slv_reg0_reg_n_0_[18] ),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(\slv_reg1_reg_n_0_[19] ),
        .I1(\slv_reg0_reg_n_0_[19] ),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(pwm_duty1[1]),
        .I1(pwm_duty0[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(\axi_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(\slv_reg1_reg_n_0_[20] ),
        .I1(\slv_reg0_reg_n_0_[20] ),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(\slv_reg1_reg_n_0_[21] ),
        .I1(\slv_reg0_reg_n_0_[21] ),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(\slv_reg1_reg_n_0_[22] ),
        .I1(\slv_reg0_reg_n_0_[22] ),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(\slv_reg1_reg_n_0_[23] ),
        .I1(\slv_reg0_reg_n_0_[23] ),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(\slv_reg1_reg_n_0_[24] ),
        .I1(\slv_reg0_reg_n_0_[24] ),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(\axi_rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(\slv_reg1_reg_n_0_[25] ),
        .I1(\slv_reg0_reg_n_0_[25] ),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(\slv_reg1_reg_n_0_[26] ),
        .I1(\slv_reg0_reg_n_0_[26] ),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(\slv_reg1_reg_n_0_[27] ),
        .I1(\slv_reg0_reg_n_0_[27] ),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(\slv_reg1_reg_n_0_[28] ),
        .I1(\slv_reg0_reg_n_0_[28] ),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(\slv_reg1_reg_n_0_[29] ),
        .I1(\slv_reg0_reg_n_0_[29] ),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(pwm_duty1[2]),
        .I1(pwm_duty0[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(\axi_rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(\slv_reg1_reg_n_0_[30] ),
        .I1(\slv_reg0_reg_n_0_[30] ),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_1 
       (.I0(\slv_reg1_reg_n_0_[31] ),
        .I1(\slv_reg0_reg_n_0_[31] ),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(\axi_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(pwm_duty1[3]),
        .I1(pwm_duty0[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(\axi_rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(pwm_duty1[4]),
        .I1(pwm_duty0[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(\axi_rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(pwm_duty1[5]),
        .I1(pwm_duty0[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(\axi_rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(pwm_duty1[6]),
        .I1(pwm_duty0[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(\axi_rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(pwm_duty1[7]),
        .I1(pwm_duty0[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(\axi_rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(pwm_duty1[8]),
        .I1(pwm_duty0[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(\axi_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(pwm_duty1[9]),
        .I1(pwm_duty0[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(\axi_rdata[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[0]_i_1_n_0 ),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[1]_i_1_n_0 ),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[2]_i_1_n_0 ),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[31]_i_1_n_0 ),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[3]_i_1_n_0 ),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[8]_i_1_n_0 ),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[9]_i_1_n_0 ),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rready),
        .I3(s00_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  clk_div servo_clk
       (.clk_1m(clk_1m),
        .s00_axi_aclk(s00_axi_aclk));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(pwm_duty0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(pwm_duty0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(pwm_duty0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(pwm_duty0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(pwm_duty0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(pwm_duty0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(pwm_duty0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(pwm_duty0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(pwm_duty0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(pwm_duty0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(pwm_duty0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(pwm_duty0[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(pwm_duty1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(pwm_duty1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(pwm_duty1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg1_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg1_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg1_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg1_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(pwm_duty1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(pwm_duty1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(pwm_duty1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(pwm_duty1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(pwm_duty1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(pwm_duty1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(pwm_duty1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(pwm_duty1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(pwm_duty1[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_2 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
  servo uArm_servo
       (.Q(pwm_duty0),
        .clk_1m(clk_1m),
        .servo(servo),
        .\slv_reg1_reg[11] (pwm_duty1));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "1" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) (* C_LOAD_LOW = "0" *) 
(* C_RESTRICT_COUNT = "0" *) (* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) 
(* C_THRESH0_VALUE = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "16" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module c_counter_binary_v12_0_10
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [15:0]L;
  output THRESH0;
  output [15:0]Q;

  wire CLK;
  wire [15:0]Q;
  wire THRESH0;

  (* C_AINIT_VAL = "0" *) 
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_thresh0 = "1" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_thresh0_value = "1" *) 
  c_counter_binary_v12_0_10_viv i_synth
       (.CE(1'b0),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0),
        .THRESH0(THRESH0),
        .UP(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "50" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "no_coe_file_loaded" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "0" *) (* C_REG_LAST_BIT = "1" *) 
(* C_SHIFT_TYPE = "0" *) (* C_SINIT_VAL = "00" *) (* C_VERBOSITY = "0" *) 
(* C_WIDTH = "2" *) (* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* c_sync_enable = "0" *) (* c_sync_priority = "1" *) 
module c_shift_ram_v12_0_10
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [1:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "50" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10_viv i_synth
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b0),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "100" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "no_coe_file_loaded" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "0" *) (* C_REG_LAST_BIT = "1" *) 
(* C_SHIFT_TYPE = "0" *) (* C_SINIT_VAL = "00" *) (* C_VERBOSITY = "0" *) 
(* C_WIDTH = "2" *) (* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* ORIG_REF_NAME = "c_shift_ram_v12_0_10" *) (* c_sync_enable = "0" *) (* c_sync_priority = "1" *) 
module c_shift_ram_v12_0_10__parameterized1
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [1:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "100" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10_viv__parameterized1 i_synth
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b0),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "150" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "no_coe_file_loaded" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "0" *) (* C_REG_LAST_BIT = "1" *) 
(* C_SHIFT_TYPE = "0" *) (* C_SINIT_VAL = "00" *) (* C_VERBOSITY = "0" *) 
(* C_WIDTH = "2" *) (* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* ORIG_REF_NAME = "c_shift_ram_v12_0_10" *) (* c_sync_enable = "0" *) (* c_sync_priority = "1" *) 
module c_shift_ram_v12_0_10__parameterized3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [1:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "150" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10_viv__parameterized3 i_synth
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b0),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "200" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "no_coe_file_loaded" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "0" *) (* C_REG_LAST_BIT = "1" *) 
(* C_SHIFT_TYPE = "0" *) (* C_SINIT_VAL = "00" *) (* C_VERBOSITY = "0" *) 
(* C_WIDTH = "2" *) (* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* ORIG_REF_NAME = "c_shift_ram_v12_0_10" *) (* c_sync_enable = "0" *) (* c_sync_priority = "1" *) 
module c_shift_ram_v12_0_10__parameterized5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [1:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [1:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;

  (* C_AINIT_VAL = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_SINIT_VAL = "00" *) 
  (* C_SYNC_ENABLE = "0" *) 
  (* C_SYNC_PRIORITY = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "2" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "200" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_last_bit = "1" *) 
  (* c_shift_type = "0" *) 
  c_shift_ram_v12_0_10_viv__parameterized5 i_synth
       (.A({1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b0),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
ZxTZQ0UsS9HXL+cye8KhDHq6JjsRKdBbt7/23hG3Xv4lTOl0WgHvvGUXhuq0kWEjqS5VCl4O7cYh
glsyN2zZsA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
D0MQ3ley4npGPCDj0uKNvxx120GglLBAwtK6OmuXlvAVN0AR4gZjPv9jfdRnj/KJCxgkNVaqUWhg
Egx0h1ObNRySsfchKqdWJxVp84ELTdz8SOdcwsqw3WYcma/EKO0xmVG+Dj5kh3SGzvvfDaBktFb4
bK3AFZY/+Kz6WaLMycE=

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Ib/FxVN0ZG+ayfRlBompcRYBpl17xB6BG0jS3s3PNdG6pBxEZq6Py/W4j+7qAMV4uf9WBeBuwU2q
HYo5rMUEYE6wZf9jBnW23+A53JEyx5cXbckxSK688vZaeemF9wCkbeVwfHM8QNbLc51/qzlRZboH
l7C4B2YP6+l44fhzNYY=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ws6JMsAbE3g94lwYREcMoC/8x4NmofYlfb9uHUEoOTvERSt6NSyR1yiG91nsEU3XfNhOQ7b/Wo+P
aa5UrHOplosBwW9O/BOPM9kStFRQfGsf8m20FxpwLUQdlNgNMPZvmEcAaEc+pN3iwPyX09CoU7cW
ox6RnElk1MI4OWVFf77mW8j6e1VlWO+Vc8LKoTynKGAP5hC4BYHQd27IInXzGdz1oVD4Bam4x0/H
sYLHZCISnOa94Q3CL6ay9xgNR41rtS98WTAttjEyFf8ILmaeESW6M4dGV3+EcdfBNzrTTc1nF75N
HxzYnCBLVG6X9yHlNRAwFRouHTyObDyWadNJzQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jKxqwTVbU6wQlQsyUl5EyNEaloyZKqOqnKP/oSoo8BbsW9jgw2GEmYOdPZbHNARjlp9P52Yzd3cJ
LczzuDU2cV2yn10WPFG38hLnucATA1ff0e8/mPzfxBEbAOPlzTkUFRukOc0zmo/tLK6cZvcaoRPu
DUI30FqzbS3M/o8XdN6yN2QOFivgXW0Xh8ycmXVtjktsm6ElnG31EW/2LkwLAyVftpL7G7j6nMnt
e+d+eKFIoGrxVI+7fida/LT0yaOYHWQh3rAG4GvE+2lORv2wy78727ZIirWNnQu8oy5qQcf7LAqd
e4MLtleFAxEV9eZP09SJZUSUNMj8waYaAU3w8A==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
w06/xQMdplxMd/DX9rImvuDEyUujJNZ5bclIgCUEQ3II7s7VZNfFQwqshU6852btDf1ThZcwb360
Io2jAnYs7UKM/nRMb56sYLBX4Y1+ufAYkpkHIcZcRICnnnvtYZ47grVBHrUfGA/xC7v/201YnNS0
c/L8l8Caa3RS8dR3ZckJnLnQOdimwEUdrhOFCxXNaVvcB1qFzyeB0qRxY/SqYktIcK0cf245rT6J
ycbkjnMIhAqvfqKdgoqIvgkkVe5grJuoukmw5uvFNcNJJ4EbH5xxoUZnl8pXhFueD3O6JeklVONo
/UZlkoZ7Ymk1otUl6y3wzaGnG8SCVGGtrmKfXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="base64", line_length=76, bytes=256)
`pragma protect key_block
epIi3J84yGj5WIvFdXZAo2+nGZMdZkVWtf66zMQuQaJBCwH7xMYn+fRt9taa63HtS6SG1grycJZK
9+LoGf9Fk35ZfAPJD+9ElQ8maLCylTqPonah0/3x+x9EGfQQJ34TXWuarzqNsN8g9c338cf6Cq4F
ve+dlApHwWYSFMnDBxK14ga0/SCeCBTEhU0/Y80MQd121D6vptCC3Oi9bOYou1C4A/pCIET6K4IX
+FPDvOjJM0lxEwQBZWe0dZiBuolKbLiuGCDwNadDM18oBQImhhhmAlrqf+wAT+boig+TPpKckFP6
1GTNnUcz0XXnpdaJtvTb8BlQO6RbhFRHTr2Mng==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="base64", line_length=76, bytes=256)
`pragma protect key_block
qyedxw/YOMLgh5y6N7IhsI7+FwnA3FQZx5D/TqRzsXbcYs1kVMwwRhxo6FkiTyV3SPdMbZwzSGwv
jXrKsS6Y6hlGMOjgczFJD2ex4vi/5OVX76uLk9xDOMJ/RDt4L0PZMFkj2AIUq19juZlFSQpVqm+w
ufAFOgKfd+sQcHO/aXAmdt5sJVAyTTuqQZebrkcVyK09N6unCGXSO2r7ODg8GKMScIuLAtG6GXjW
dRgdFK/qX6ccn1meLiBnyk91Ueh2NWnxv8M9ecD6+6lxzDNaFLHHIzJxIp8WFcl1IDf+KTYNZMSj
3ob1PVZTg50C08JRgoTwEIT3A8aRyExnlWY12w==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 51984)
`pragma protect data_block
ArJ+uUxv+vyEac1LqK+tAEiOt66lqNyHl0ChvuAA/OtUf1qJkl5ZHc2TRquVI/D+1WOEj/SLzP5P
kF24EmCfhHaRLZdqDQsGuRUFt/OoILsjkLfweGuqaQHVxAhIqx0FpuAhZRBYSKb90bFq1vmujHl1
DsRlEq2kLc7QX6bAK/t91zzrHjyfdhqCL9CoxX23AT/MTCJqewjdxYTd0273z76IRCazSMktddrg
hYjeTMXKNN6mwt7EKlQrlsSu3Q6+U7iTFxogkf2pxx7G1kW5h7GHHhDdQZXnDE0KXt5WFuEhuM5+
242VH4lNDworN/LhKWPWDFfp0qOpaCS5X0pq/dYepPExFrJv9LJEqh8xakWaCM4huS517MrVtMdL
jJXBkj5G2W9544HXTxOiQLM3NJrxlVIMacjhyjhL30/HVO6tQTlenlojrqgCDPPRYps4ed7UwMnT
FxfweLlIpPImQI1DBvN0cxGfE0bXxsK4QTrHIbqYozR9xWpnudXAMCUYd2EpSSLe2n6ys/LC3P5O
KGgHvWxa9r3wvbygoha82DKkZuoJ+KEp5aN9T7EV1z8JH14YKXy9zFncX0VV1gbxw7bYNZIdGKTh
/mraD6EToqius65GOTB64CsSPMq56++8UfApbKrgSJKxoT14XNdhIGfQlymNJuGz2tdzmR+Ctxoa
oqNYeesoRnM6lRKuA+mPtVHXGXTODJAHDvHipF6vUxLnQxfePOfPkd1vd3V8XxN5A+tg8S3BnApA
2I0oNekXau3KhSlGPkr8Iit19MoH/GSU18rUNwyB840yeAcgeHtWDZ0tvFkEtDDWAX4LLyIrTtia
y1dtVHN47XR6v/F2L9YPi/nboXwoYtncW5MBqKuhwZSSXmazO60kpdisgXxzQqYYCrvFbKysjqtC
RU2We4wX5UwcwVpe6Xo7FJ5uvzSY4ufpNlLFPvpNwzMmaPFEhbmeJrlgQTCmk1hGPjIK2x5tc4MU
uzjYjkeYVrCzTI20cmN5WdTHva01K40sEev5uafzMpTPGaFZD70hqPZVplG5qoq+wKGTovgB9wLD
ZgWO6lvUCw8NtuzhXVmqLuRiQiAO4kwBVnI4EmS+50cRLbkAmrsr6ryLBqRLGmUQEWdCRLaOHNiY
LRNM+r5i2Avz8IjnpsWKbUFSRePNGWFxZkT/ijtCAQGd41lbn7lVaJhvJ9MncINYYMrVnbPyPjqQ
VfdB/TCdmHSX0oBOGuKEgkuQo1cruXD/HfTEcywWvqoeQSNNLAHqCrIn30j9rUBafoxtC4yqA1vx
cRz9OJajPK0tF/z1TYOgZhY+2noHWDkrpkKa6kRqclUKIRyzjp12+xJVCX5hqjzJFBJ2MLqLKivs
Mve3TOcJRdrxtEdET0cKiKIbuoxqezMqEobol0fKrpwGi+LP3Q1ldpAOfgAN5rMVUeFhX1k/xfrW
VZvyQD/QUo3rCGccGX7C/pGc//bTN9UD9Atir43lsRBySwNZmPkN8vXUiuoXslWVur/hu9N313HH
50W4cGA9KXKGPjvlXnWKru8YDaGJtQw/hT1GfDIfYJvIW/7dgL3oRKdrnfPrreHdeS8eV/KBcjRe
EJtIJw6A4Jh489+/GcL2VY9M0KqxUM0hwNxApABT+vbHrgusmdxgyMj0J0ZkcgjbcAnk2L2D+Isn
9Ok5CZoebvYPn2j9OXkUy6rEtNou+Zg8auHPeKEays6UmAndkxwnkYd2kh3tHJtwGYUn4835xiR7
ZH4BCXecWHcv6I7WJHqjKfwDJuIcuMSolWTtyGN5Xs2AFExarUkYsb48+S6sBeGrGfw2DPd+q1+2
JNKmaYtIluDSA9fYMuLZEJyrSDnBD16MGIRIQRkL5CLyVZ3UdO/310ExkaXdWajOttGC9KOzqv9W
SD90QW0vUHLfTHom/J/9qDSoCYfZHeaOUdWNy2E0yMve3yBtehva4MADgRwgyp9d2fPWcVMfBYxy
t5lStOu7PCZofqVln8vfy1TxFpySbz5mcGLyyCkuVbfcN+rJrrCVV8u0iAXltlqMgFPiWwvWhwia
IHL2RW3zbGdldGB27RgDgfYW4Rpzt8S2sxQ2Ecca7dqiQs9Uf1A8EULAUxb41DM6o5sGn0xAcFg9
Bx8rJiD0apPHIJ+zWSCRnVd2PbMAXqGM5xyBQPLsVgncEL5UeFwIAZvKwwDrzxDfTgbL3+cWNyit
t9AjitT0K4S1E5VguxG5mEJhImQ0I/VaAoIQmpItdCYjslY6yCooDRIoKtj7uFgzJQPAAR9aPmb8
OhFcK7BzslC/JIe0p7jLyWFvDcOjZT9D9x+9U5mzUd+/+lVPP4+jCyXsbbGg79T6uLmhl11v34gk
B0gjBE5xgprhQ7oWxn/dRs5szFEkovz8cVzO2oA2n7CQMXnMVMqd0w48JHVIMJIXV/KaEBKpasud
kT1c2WaYstMEHCTVmYuDHs3xG4gfs9hTg2Ka6Y9KXdWtaW5uvPwdF+1sRTlvAXb2z9RyiViVXbWo
pw6/7hYH8vFwingTSn0e6jF/5YJMqeXL6BJi0RiqJ+SclB15vRSC4xGNTq3FB7KyeKk+zIfanS/d
cMJeIRHhJrEJ236X0R+PpH+TTMIxr/xLfTacupepo3qwUZ2d9MEasg071zpncyulAn0uVimz0Wmw
EjSL3RwUpKNizRUNJ0LTbcw9SiSf+BSDMr5uj+8HeFqLIqHUXSPWp977nMQ+5hJQWoy76qJf0UAC
vUaVxCi3V1cUl3DCr2KQKWLbgYCpg8l+DBonXruoLKLZm0WFJjLtNShpnjGP8Gpr7iggNDHR/rOX
VFlvGdw7XJAhKMwknUvLlewITegSNyR3vrsJg/YbkeBH98DKhO/bzl/YfJaUxHqCBoqiL8c5Lcvs
w3us5w2RMLWFi35pxq6sGCidw7g72ENjelcyzSBu+p7U+x+FkEpSmjrRjBCEvEKwXXA83twDjcT8
PHQqnA+TaeSPYFth1oTVlbrXb01vqfpakWRaw5h3tV8KCieENsoor7zVeXv1HeETT6MkVnk43KAu
8cPaozON25DbC6PlxmoFJJgPXmOAAMG64vrVfJpac4QJ8L1eQC4OgfuZi629o3syVZIl0HY2LoKe
BYLBFqv46pQUNCGoai2xOWBdTXv8gDQZUxpk0BkKCO6XJzlkwB2i1ywIW8EaZKO36mHzDL6LdBDi
B2a18rE3h8htiEYHheSUWOGRxGhx0SLbadWygHQQr51dsMdh2wciKnNiNykb/dRQULeKQBgC6a/F
VUBuWR3x8q9KZ0kTUPABbb3+ECbobDYRg19VHEHdr3uknHQKWzyxi2ZDLLBsb3Wd9GPjOHpsuLUg
GBvic/j1RQSZcCwAPTun6NA3obVrtuvMO1HQeqvNDlp1LDQ7ELRmYulJA8jjQEoAHXfjs/bEp6Eg
dT56/TX1KN5xycUee3dJgs1FqMPXKWBvcmRRidiyL+qfeyVveDS+zq3TF4lnk+1ytnaDqRc6jyaM
orxoIMfeqXVqjqV3716zmeAq92h7u3qRMbYdE+nXzBfrlEzNaxulg5tuB+fdSd/k0y0fH7/nilbZ
uHUkIjq9/j6CqaFGzcYDE7HtsRU5tUo85k6xXxCUXdziwxh5gBth9I8e8Hj9Zdui4cr5hwA65jvd
bPl6aVxn++xBEouwAUr4mNSLZ8pse1ndsNHJM/wdvqu6YlFEYuNHdakqHLB1EMPMhUAnnjjfuqMF
cAcYfxOm/1kyx07Q3BUW6QfhCzqj5WQTSGX6hUblitsIvbamQyKdp3LfMgBbR9r+XMZs7WUXaC2V
KvCYZfoLmsENi/b13iHEvF0/0bpc4u8xHFrAtV3vsnH1GFMJyPs+nX9mqRoQDfD0oCfjGrNXdcPU
+zLcA193eQG9FdQKyemCUbbGoxEb4eeSJWec0iSQv4sETMDKy2DXXk8I/QqU2u6y/WqA7YrxCHNs
CYIhbGV0S4cTMd0mIgC+7nVOSlxjQBitca8EmjJ7V6HsHFC0tQZg2m94bslNOT0g26T8UShBPUM9
sNWhufcHAvxf2Q55ztt4LDkC5RF1W/5oIVJWg3RJ0ag1Q7P8bH3dvs8IHdwpHfgGvMrfXWhfP/z9
m5tRmhBBGmyJteYI0Txr9pa7BiCEuKS5mG0JyKES0hyOWByz7YxyNvJRJaQ2HOi6wl0poFpp024O
eIkfqXR3+PTfKtqNsvld40xFOppmsRaiIA2UTjZ3DivZ8OtivZm87jhqnVx2YQ1X41oXYr9GYAgq
TxmDVFeOmCaXaHv+x+LH9qB1hQbLI5YgR++6ZnxWhNDsb44XSO7HN5vK0UJBndRszWvOVSkCona4
aXZ6ewYDH7gOmhEtC1b/TNyx/SJuZHy9lZwyP7AkKqwUD4XavkL9TUYOU5y399Qug14WMZkEc343
wk+HniOWFOdndsLD10YcKabF8hCIfLOW7KLFyWWUGraqk4R8sMZgvQVaT+WDXdA+mU05Y/QRodyR
xbrqjsXQUvxbwaYbsDaKdhDUcVhahebz/S9Mr/EJIyBQnyP+87uFZVs/y0Yd06+rfqeTupKaxMSF
uZgFbasrfGo6hksfd2XhauuK7OQE93lG1YyaSI5epeMNMEUPnWhNRLCv92uQKKkuyy6Mbc9wn6LR
U/Ust6M56A4ruwLV0ez1y7SfcXytnf7LfAFzytcJ8q5E1kvNo3JVRZqMfv6MI7PbgjV2Y4fhk3Jj
jz52xRlM+WfUGy1KHa/WmpcIyieJ0W5d1No/PASj02xfETefIz1pPZL9QxcUIU7i77qRyOaBNh+V
8rU5cr31c93Mj/88PROnC6dDO3IgG1ZB/vmvxykYLfV7yA8UyLBeZY0Jh2YxxQaUsN/qrTjQ21S7
73TDFQ/Zwzylo3z9wFnmX1rXWAq3fiQJ24Kg4s2D6JCsdUaMUcnPwr2vDoCSMKWw8o0No4wyFRMa
P/qR4OjQoLNYiMbZoXpnGjHEoeQZOgnohcij4aOSd0/NWdTD4QEKuYh9UFAh7F0tg0ej6k1WaiMW
nhPcFMAYOVg3eK7408bexbkwLUHrCSYY4feLVCjzQazx241u6G/TOXAiEApZmzIbyWOkWrTRFohf
MQSbR2B/NV96e7+GUL/jaWRshSapJexOdQE6fmwAvONLjwJzXb7x3godbOaqTbURhwK5U1dsPp4e
3Ujvk7LFuxcAvegMUHaMfEXEWaEfrQpn6pZULFydb0bXkO3MJzkZY235G1vRMomGb0PKAYgU3amL
Uur2PMGFpmVGiL/tFwUrhipyzjDq/UsRX+sP5GcQ8opS1M0C/Uhpr2XFw/4V017KvlhRPxHd8Tk4
heyuiGDmGnaMYk1xLepTLUlwPes8GRpH2M4S03ICRMco0XWOYeCVi90nBozlFpwIIR+W8bi5zKaF
DPodH/CWxp9MMVr1Mg/hYnC8wPLDATNdoyLbBF5U8VoipBPHgngcY/O+Gyk7P3anXQ9GaTbB6ikf
ataH/Kx8lvEVyoniWbj61mLSQ0NDY7e99qMzLVS6z49I1UuKvC8M/RQlmAxXTHaMv93m/YGlPuEG
bCj71L9sR+W81IF8AxdFMOIwD/37q0Ji/G3eA5Tk7tzu01QI95nsQkuJdT0mmv7fItQI4KeHdG/t
eMADrBKGXnFhRo442qs93IY9eGgcm/QhtMP0EShjkMCbKIZFeoDGY5I5DhTTO5Cz/pLIbkCiPQHE
twd5EdG7DHJ8DD4O2UjyfR8TrDYnLcuSFOaJDHlIdT+qUlOTKIPwUzmxakj47h3VKcPi/JgDGKn7
klHdDg6fFfCxKVHrTfL5cNKt1t424/+KXg9ICqgjkobnAwvtMWgrwoAXTK7rrbHBK/nNUJylyD9v
bOf+I76biUUGfDerwil05oMNWm1I0mqAX2llZDKGpQpADydI7+qdI714/rQ+TOaGascLEQoTxL67
K4YbosVHJbC1M6LPmOgN9rS0eatdxqP4TiKxOAElckfIvdslY0E9seQ2qm171Dn/MBtlypQT9N7z
TDZtUjcPo2bfk8YRUV+CUvmuc56tsqxHfG9EjoenZJqx+vBBO2hBFaP4avzQIutr4CEjyBW6ngk2
q3ZzgpwvbTLOJS93ugTPfA2+5RlXJZz0d1UlZgRPoYi6UfyzujfgvSOYudXQaLgC/uPUO4kLuCCQ
/BSRViEy2EeH7mJK3acSKrYne3D8Zhw8cKbrmMxF3Z0P2ntmJH0u/aAvNs7iqIx0fBlSA/sLNF3x
P7wdZfpUN5Vs2eSd1CSs1rJcPQZ1CYyvMFgN1Iru9bWKPbTTR0KZZ35b6vCPSbuReKJVQs56oVWe
cubxeTxF9oVfo8HAMNSIC6B9P95/XvqWCVKRvc7euc8oKalUXOK/A/gZliKlH6BITuULP/ftS4U/
ulnjfnZ7zHBZ2HczKCuXpgvWxwqAaOW3ZdsesmgL+JeYU7jKB6FFJuGx+lIr4PzlueHAE4P3paqE
b+jFK/H6AYypjxYOiWlmTINxj4qWWUNT7jqt+kIwxV56A7LkboTDL2vocTBoJkUie0tgK8Ld4yex
2zebQnHYeiFVtI8sM5hKTEIUivY3RxnuPIAq03J88YsIeIvpe2p4CLuo5FXJl9IFDYvKlmcX186/
JnbUaS7kBmUx9Psjf1Yo4lk18Vbh4YThJgN2u0Mo7HDyhlzWoi3nZFe/Q0+H35XmMq/rBqMSVVTt
RVGrJ1bvl+4Y7IuYORsLPmbFclaVXTn4ehsxxqhajXrWkY7u544PTF2XldKhX0Ui0h6kjDiCk83F
CSLReONm85YJOpY+1LeBPxIXQhAu0+j6y3J0wIU48iS2Dw7pWUQOgQpPThCB1gJo/nodbtiVEWS0
mihguLNPGHuWXkC7pEgkvRBAuto9b2tWJeEA7svVPANiangJGOpKiQ0xbcY/TILmqBoiLSy1bUxU
lr9XlTsH5qf4CnsK1DbJxKR7qhsjToza2bdRIGY89aNnWUxPZE9YKhnNg6jIvHOmVMy7zzGYiwG8
RkKd48gJMZC88dvWY8nEBwqTt9FHGwPyf/WASQBnfxqGstK8Pcce8R8yRt5dOeXT231HwgG1vDky
QYkH0gm0ayijoLVZY8YdYk2HtmZEStKh63GH0bgt8Q0v6lwvJ5BkAVBnHLF1AkTMAkChCRzGLadO
yb1DFolxJ7DzDMVaugFN3mctOsYwKjbs2eQdurTO7Xeoj0NbpNiaX5BawdPojy5EmBypOurCVxcK
C6KXDWFw8OGwZtlm+KZisNtsEaNV283PBQZrWm3Nfl/UFE0H0OgmogAOylhA7xKFLtlCNFriHJ6y
KOyWbB8vb73nKIUymv8ce5w6wpa15F2ytT5oSjX9Wk6on1ipcaQ7BIOm6YaB8pcXQNU+6WxPLeN8
iAFEjjwr4XeMY/reblx7EfML9VcOvlyLcOGVgbtgAnhwcdafFuRR9WDXYy3/XcLxEGFDLoPQ+HS+
m0zubxJ+UiMBtUKTrp+M9ZCJCBr9DkiWDTSotJwoGOU7mZzMiRK7rXSM/Omi9EvzFpppqyyJhj/w
aFqMMUOzvNGkIRh85CQ3ENT0zwBhgCVL0rQn9DxnEbXfNprfgQ8lxWI0Y4EwMPpK4IePviNKyxxd
8YVJ5zLxE0n08xAtl29GM/Y+0Pw2PJnvgXTd7APW/8cQvgYe8VYJmW7Tc2D+RogKak9UgfRNzhfu
qnRvjTUuBqX79pRKTzYQHYMNEd1RW0aswAOqBb5DwDu+fJofsWP1oKm63zsQOLwJAxO9fMmxlaq7
1ghZ0YshvaYwo93tdXphso8exqVODFiKU+8+K2+oS7yMmw3vLyPdm+gIF+qi9V/CQ/w5lbq7TJyS
lRu1GDBtOpd4PcFqpsvpstXGnZaZV+i5U0Ef3VaNPdbqyKMASikSG4awQQnv8Q/sYXHESADZwB0z
FyWAoKnwly8GIehT5+H0cUwi96pxxhiG3B3TZ+KAZN+qtH1BLoefKTm7Zd0WyOHFOWBX07XmDn2S
HvZOtuihtAwgnFB3Ss6gosHGh6F4zqErR5Wz5z4DVh1azr2OHq8xGr/43UWDeMpXjXxgqKBC7FQv
eBNqiS+1Au+NyDMIHU7mXil4odpaiJOqebUCLGq1tbBLHEPNYeQCjH4d/6nME7FjE9mIDjbc047V
7tYjL2fqFk+7hWwiSy1VgX7k60YBH1HEKEXtXaFpYJVjwAbk+jCRch1NK/hIfdM4HSQTowgKj9Bu
DGvHNwmAoLls6leLgLeFR2EKooW2kPTX3iMEbdIVM2G97X4LbHE08RAcP2AmKcQRRm8THsegqdVw
Kdhj29oLNEONqK9UZ+i+X1nTjjkPvtPR9AI+YLjnTBGbNSOIg+wHGjuHWBecAN63fax3Wv06J98I
nnLJOeBwXDTGGjbAG0K0Lm7KV+RSbUyZj+63LNKad6T0DhwwsxXOmnPviIN8ylBaPS8NsUiKywmF
B5CO/hhRsoYg35arRTQFvP+DNzuQwRD4upTc3V8G+KrJQ71qYIsOPy7MY/+oy84cfqXB34P6PTSe
vdZQqo46Sj/BdUbg3XvG+7J9Q3TDqfcUfw6Ppl4Vm+cQ1u1TZTBhrhKWhz/Bl/ovQxUraOTqNFQv
xpPng4JxyX2fYesB0sKofK9gic1n36lyKTqeOnlAlOvmxHquFGWXV88zMRKf9yuczsCDGU5kxBsZ
mUnKlwG9zbZiNyS5SASnQwF4KfiVC6bJogWlpPI6Py6g123G12LovyOjjaqR3BdGRHa6ChyWFokl
wpOcqoTYHXnRBPEALcd+1DiQzGpRECDA3A79OJp0stnNqNbRsLYxuE7zyzWKkZyO9wHL5Rs50T3E
7oEo1ZD0ezCwSbLO77PiDhksb/xtZMDc1KIRQdEAndpiBjNmGQJHSllOZJafQ0+PscCT6t9UnXjD
k0wEfhkBZ6S8lsRLSeneDZwfae6wS+S59krEm53MOzHPcb7bhTg2aota/SKbu/nq19B6t48WtNu/
MRVjsylXzG9kZfK/CB213Yr2z045whGugWArf6H1NyVuLgYDOAE4NkoRxMSFozLRlwVCWv9R69sg
xaHASQNLQgzhgbbB+8+4XtRuW9mBI4kkz+kaudly4dbwdTZTAZlvzttM2L610ofVW1aa1ii8wuoy
cAbsp3c1U2PHfgSbu5MBQMJh02/y5abXlT5DmzrLLkeD2IPxegSv8YU0p2xlPrFRABsVN4GCZk4z
ZHuLVBf9y0X1kCeg2WaHk/WAnbLh8ay0LZrmCcqfws03nD5fHQFcHTDWMoiGmIpreF3ml3HSKE+X
sIyeLXab4i6q59nFAu9C77gQyIdZRGV+Vxwxzr70Gr4A+VDGHT5XgklzvTkCSqMm6lVJQtkRJ379
01OziqeBvHGwE2meflOpHsjE+PP9HIiWyo3eskOu83Grmai7/FuR3hhZZQlppZCzE7NlypkoKjF2
1aCd7PA5EAtv5MX/w/iaicSfU2hO+VKpvcI9T1uPoGqwcXvZilqSn7+x1MSXSL8Yqop5Jh89QuPi
e1eDs9OgUTrMgzNsRp7buCE3EIRIid3r7f4mgNl/OM5wdkd55qg7HnBLhjzvNSgLgf8pE2VNIwbO
nJjOwffDKKN1d8vDZjQAFyAkBhr4XGPMI2e+UgmFoPjdmE8sKgIETErcll8FWKP6/yxdkWhT6RZQ
0ksEKwF6jWwOu2K1D6nNumcaB4eoFl678TDrN1kTqFWY6ag4IVk7PPSSTfX5db5DeXDJ4/f/PDhh
AZadu/GeCx/7AZBfFATe+RlDiw+p0dyRco4IRjtahxhfgtkm1OXStSYVUf9sF2KPqS3bOolvrtXR
ff4XF6KY5AB4ehX6m0njUvOXTvdk1dbhYs/xXHM6/7Zfw42qHF1NNmm8Ri3xMH9UBjfzMPiCHGcs
FmFdsPH3dSBrIPkpJPePmO+Y+wHEI1GFsxAbPBoofrP9RfVPg5VDTD3eQw2EU1YvzYiPurI0zyXd
Yp+K1h0oiZhEz/crZxeElU/hsRgB1USPuU86iPxOl+xlWhdMg75/MJAywIkuRPzYYr5iqmsqj9pf
dM9FbfKF4rFdzV8jtE+67wCc/VoNhjsT19AGK/ZlWD5k3wmciOsiDkEZke92LFYP5hMGbThHjAAv
HVgHR9pwNfS34PI+NBf8yjT63+j0dI6DR8B03NtRw4fr09GFwl4fyKh+kb3F6lBUPstdUglsKefB
VAUnvBpB2DFE0cRUS5vcL3loelskIlQDNT8ofqLfnop28g5v5M24HSMp2tBRzO2QZ8DNI/ETXUpw
C4rGQH1lloBTmI7T1isAAorLLWlHR9jri52kzKWopFaygCYWkmlceHartJBibry1Mn2LeVWlE6QN
dMCk/Cgpq6FtOfnnvn34d3jZV+YiGUgMxAz0YO62XomzWnG/qSuTud72L8iPrEXgfO8U78Rj1Fa6
7zFDmp5KEG7wXb5rIWMqkN4mkXpd1mQh5TWONBniNKgzbk+68ADc9W+haqU6lfZt7z8fyXrxqH+v
jvNapqvKuJPDHEGuGBwCIIV2dJQonSwlgPSLjB18FuP0QKZ77z7KIa7iw6OF5o1K5Kvue9Tix6TE
PL/2JsXB+jc4DunNSy6UOjCT8MmmR4027v8EUUAgr+DsMDolEiGmbfFgjnIQiNtQj1+wWqhXBYEG
CgjT1/3sUvFd8jTBFAJRczjnx8OvT7kLfZyKuAfR2xZRRENiyc5XyHlB6fzOJxuuk8g64v2bubSI
TV8vpp+sPskQxgLOpbcCobm4fBU8QhYmlCMTIbC5rOgatO+pw1tx2YQ4Eu3TGccqr31R+IpeFB4n
X804WNNVJPu8Ew3uKTEYmifvOX+vY0jjs9c9UKA2aJP1Yrag9V6ENfVjpVBLV8gy359dkFhvhHDm
IjAvbnIdrNkULBGmxdOx+FcmKeDQVYm5gPSdBQnEiOzKwwKcFOj4/SHfCQBIaEHI5Ccj0tI+yKXj
eE/HQ0HYUt64j4gz18B5hkGg5PKhLdg2lZEiMJeH6QkeGrWn7ZYcMGIUVDng7k50Ohkg4JNwJ/Vb
nXSjDfeqlHlnKDRaxY2DFBt2bjjtUJ/jXatoAxcSUNRPsFK50k6EQ5OEgyqq0ks1+GAQJLlxHTyk
PQLuDMVgGFNVVAVC73Pc6B33jS6spaLpeZnOyhgrHh9InA1Vmu/sS0/3vDKqs5XfYO5Mp3uet8RI
W8Jd8Lez8XvhL79SWZ1H3UFxJb69zlR6D7Fbk2cHnD8zGw3xbSaK94yp03co6UMD/JvntvZb2dpW
9zeygwZP6/MA9C1YVoWRjvAATnayR+1c3cEysrotQrS8LJYr9CEzhyDUOYiTKOQI09LMn503/hHN
uu6DoL28AmRF6HZKZmBvRZYdMX2OEo/FsvwdkzvskhLo6ccPjaQCi5FxAnZWukqYQS3IYryWUiV7
nvcvkk3NTAX6VsGUlPfI5yzYWRfLQ0y75pwVAzKt5Icu+n9+o0Yqw62nlpbJA18OZ4Ib1ISMtggW
y5InXJn6LW3hyYfWpVM3bEs5qAukbaZTNrvc/vbn4oyubi1T2ljuM5b8XUIU7XdprXUsQhAPWMlg
QSws6YEndxZ30FFl8ukpRRZPJ5mIXfnpxUTHVdpwX1KIHr22voyP9H8rbLw9Th+cMawHtnmrGBBy
NNzHo/Y+J/0XxkxQ9Oo4h+/wzQ4HfsguVRUjqFzaHZWW9GR+IKRsN9ZsYT+vY4eR7aXpiDnLBKY+
nHjNKxtKC6IGqhcvy6MPX3TBG/2qVq3UvFbqlxZ/IxEpjCxJseDNYRJ+8DuSdB3FIAiIglZIR78p
o0SrlTGUJmtr/m2aaG9O2ybDHewP99l4hvIEiQvLjPN5GkDm+pDAj07vAuUbS+EPgUp9x9wuMBnp
bGNuclhhneZe/Hjio9Coyot4CNngFqPFXXvbIq8focHkLlN9/nBjKJlM9pGaq0w44G4CQozN+hXF
mNp2sjf/s10zRJnFJr+ZYruvLkgVwxgdh20o3+C+84OVpE+DMLcsAEUEkL9MACf0B9lgfDHYvaPm
SPsDQ2TQ9HJpknOthCQhJS1/lYD6IEcLsJNbn0b0NDXcnb8MXVYtroB1ll//SSWLBYjz6HRvQn0k
eDWoEOZFzCZa7FB25FhT/ZdIKtU8Dn7mnFnn9bxdg4z3lJqVY3B3QI/nkGjFL0jiTztP9HeCTS5E
wEvbkY98isPMUUoT1bJLNVER5OPrxZWg6fFR5E4DSA1d6qJXcPh18rEPtS5Mrju5xVDZ3e7izwAp
JZ0Cc6LfbJRwn77rqV/rUPSnrqhp5p43uPfpUIvhSvvN/4/S5vvnosfYUZN24S1jdzhvIdgwCqQ+
HT3O5ymkcM/hK1OMCF71a1HUGmXX5cnCMyrq1bmwKtpIkDdfuwpdND24tqt0F6Ekvkwhwt10P2aE
j/+WX449hhCdwhpall2UMgv3QoyysGn28KiOEZSkKS9mbrwU8JuysF2w/MW6d9f9OwWSV4a3lK96
u91QZa+cJSVhbgCAObb/hJ7KmiCuObywBaZHtWTQGnxo7xrd6BkjuFmn/Egwhjh6+C3yg//7CQcF
iFPsePAO4VVyFOpnHka3j/vV0htOQ1k88YuIWSUPH95P4jyNohNC2g6AEP+x7YG5Gz6xrXr3aF8Y
zbwGwZRRl7MF292hbtgHLwW0wdmic8g546I1JlkdzYbpVzyZQmE+eqOAIevtLlX3+6lbtVJcf158
a+AHajJAeAyplZk0017g+9EHuHSW+u99zIgZ3K68gSwe5ldxP6aOULJxZkg8z/MmwXuib1fwykxA
zEXvdK9sZvHAY1K8REP/sZ1IQE3pMClyj8JasHFH374Ma7oFENRlSFFSVDcsaWgdEqPDR5C35JZp
TCdfJGGeeQ8Sb10rG32GUnHcX1YyYF7SRcH4Q6MBskPwboZGygdY0B7e5ozN5h2sxELLQw0J9r14
4HwLAqufZr8eKQ9DdsLEH+Ly0X87uMoumQl+ne4ToxCYth2aR9E5RJ0VsiiSEcas72ULs0v6rYQV
Cg/e5bxxGB7oBPhp79PeRVunVTDdaxk6bbUmnt1/GxhuBUpmb05MuyvxtN42fkKWnvswhHE+Mywl
V0Qg4oR7V0Ds7KmvWFGkC/ecMFHW26/FYmCJy/vYKtJRw0lk/3QmEFX7NzbM8lB0YD6fpwcUf48y
fm3fn6rCBDoe0OXm5A7U3A5Mk63aVnngdl0PxpzU7ELGSEdyzQhhn+P1ssYjv886r4Hkr2SUEG1e
fnypZJtu9B4yV6xh0mkZMmfhgUB3RnUQ3T8e5TsaXe3fhPsobalNpDysjFY7wOe7/YImuXZmP66V
KBfbQlLRmmoBDlVo1v9Pg8y4oSH6lxdNMJsg2EH9DrnHLqhHquqCLjpgP/v2xuucqYMVFDbe++5+
fqtip8msyiiae/0e/oF9+QwB3BNBj8mXYyMURXTxxrIqktyGx/lVtEjm4D40QEwibjxTqqq8EVki
ZWnuWHjARPu56RMwyOYhqj9MJfzMNZfFuMdCsAdi0dZtzERPfhZ7wZIWQCt3wyV+sMc+7V7kFNBV
blnoiZMk86Ch6v/0/lJwTsfuitsmf5zs8ajPtFgbH/J91J+52jS9e2gEEOC1G2+fNjJvhC/NNHSm
JlqX011nQiseq6uLglz15sx9UzNXOzQ17zsQEaE9Rbn46EPshut+Ow7vf9UtCuuir6N9NpfNaz/t
NwxZJpdaoQL34Kd7JQM9gqrPmKe1c0TDeMDrPqAIDAxOMkSZGD1/n/XlrKZMNRUoQiRuHi68Q9Vd
M/Fzrjt7Xkw+NLwmzmaYP8K6AwlEPohXQKJoEnmXZOEnAdKjofH16e4x67Fq5ootezqY/HCSLFkX
DDTC/fyIhmdYzgzJY+snb7YJsRLVKPZEtTrOmr/TZU+gElQ/5U2v3kMjEfCjcQdqONH6ZtJwr7YD
3fJP4rJ5aGJGKatixvugv5/TeWJVabkuw84OwvTtdvG7brGj8WLcIF7Do+tREnA9CiGGhs5Vtk7m
p03FoXZ1KhgYiQLuCG6mcUllEUgEW4R3leH0dpTqK4Jfxrlh9SsSF8O3z54vw8CGLJ58/2pQAU4h
iz6YDxrUaumkbCsOFvm9sgOJo+46KxvCCUhn2j2xSpdikLtFr+ny9RhXP/cVHquvu5ujW4RCt7RR
+rHEjZ+g11e0xnDAitD0RISg3PUirjwXUKb7p2aMevV4gvX+UcHWR/Aneb0xI75PnWkvVF07BRdL
I4Em6hrADn8zNsranVJkJOPpoysMlJbV3IXrP9kbdBJqrEqREJB/qwDS/t4OUEXnfTRQ8krPgV1W
07lrdUG6bDp+jxTJIakLfCgSsqs4BU6bH0fyZkWzbF0wXjrkLp7sqkbHKUrvtRxR70TLFSl1zjHH
vLdH9MQ4GvYxLmqg8aJbivt3TH+iKRztZEHp+/rINUI/frgSZFOR16Pgo7BDp17BfCU/lEDAFeHz
zp8Yb0vIGsQJiazuk1UJTAVb4aUwl5sxykrlxiuJDvoIAuq68pJQ/gFmdSeP463ZQ55e5h/YY0cZ
mA+dgNyCoXfWSa90FOOEKVwP5dQaoN8fENS94jglccQ8V0PGCn+aW9tgTpHE1xIa9FhavlR1sb2y
cKNM5XAz9MXpqGtOP5MSkAvgZf5yIeMMx5cP4jr2ZzUpPJX+jIJhLxwruXElB5S6UAV658gLnWqE
1Y4ZnzB1OKWn/4+0igYCsUeVEdfss0M3wURJJ5yLPVLKhDd1q6EhVmv9wHKj08dPNa8SWmrL/QVb
1BQDqMfd3Zn6AbP84eklskFtd15cuq7dRSTyqd7oFFD4mSw/B0Dfhdft0x85Zzx5HAP7Xk3uBqUC
g/pxVd5tQKMStPL1KKeLoguS9wQgXkjVzxHeAqHQu8YeME986fcWYa9Qj44LyOZPc2XXoltK/wzO
tNoZV1ESa4ap6uIkumpW0+Wy4kUneZ5pndCNQSwoKhr4Oo9bEEWyLyRNOMFY5fXRc9r30VyMRjxN
w2YBPddCDXA3F0HIdv34Af6aRGfloHT871FdjV3K1SU5tT+Wi9bL6WZTY+7ZQORZ7yERxAQyKk3H
2MiMxapVpU+AtFggSbgP8RrkBbzHWjENMJhK/LL9RFYamYtU8w2ZmuNN93oLTE8XkhDgvelq33Cb
bPXBn0O4lUKsn4BYuOwdAbCxggySiTE26OMFqG4Diz+2+9pWl4oaz5CK+ML4zlJsciy97lUVQL6i
SSEnGbI2e+nLNg3U4Z3efMNgiFCcnZleGm3xQ7IDOuiXLzwR74D+Wuq1BF9+4FeF3g0VNJqZvXAG
rI6UQEvE+n10ru47jc3/1NbqwpwiBEPAcYc36kXLL1z/42qOPLkj6/2Z5qdzRklAqisC9r+CpLzX
uao6fJWlFmTwlWBLoPhaaMdoj41NqSFb8LzXvRlTzV+RfXMvVGS3Mi4LkXGOQhNFW0SsHr34WMaL
DkzE9Wm7hwaSJ12LXkJH5kyHBO4OwZokYOhfHAwmWPhEk9oKBET6yfsXjE8bRA7f2+YHtlqPmxij
Zoj5tq1V2s4TG3bmV2mrtOJHQyDPtQ79okSHY2YIfjiYM/QPcBy3h2zXq2V2OxaGRzL/WaC/pdft
+3B9nk1JNINX9b1f74GvYQx/EYwBpNjRabHrt3YsN7YWaum5qLdwADJjs8fZVAq9T/vRl+jQMrR2
k7TsNHcyh06CvOPedUJknl2bp0xuz3srXOwD6WCaOvFR41Y2C50psrMvbj4ISw2rbG4v144TcWEO
9/17jOM0c1u36VEWweeFYM2egRzUaZup9WwJHExeao0j674oPntDZKtUZVyBSv6nShnIzDnxhEyA
Y7rZKDG2UnBES6aTGVXV+AX6ncooYIm1UTEzt2R/tpirjRez+a4XCKtq6xR7mnjjlHP41MwkNzIa
IL/M2TzqpNAmAJvIF/H6YJ5XOS5n0J0Sz0nd6W4XxN/yAScuJMgGF0OazO0b7dLREs87qMu1b/qj
0auD1JqTVk8IujKhLhm8/xwVy8cO6g53vxy3CBwLvAMHu21RPyUWY4wRsIfehn0s20Qcd8LrdTbm
pEYiF+4eZCEawg2SAxciNdDrm87ORh24nakCDovu3NFQbMO1rm9LFER40eNL1USWsf3yTXBW8j6n
HlegdNky2DbnAInqGlYUOBMl6RNP7Ez/3yPilo7IVO68eOnJz2lLXdALDMym2lW6UyGUm7DtfSAd
lZBanwnTNmLAbHwGUUpyivuFys8nVOruGLfLnYZ7SHSokBv4CDUzbJ71bAyjkgIuMMc82UsZwdNI
b8CjKB63cb+RcEWsMA9UV7uXpodOem0KbTkFgKkO7xqGoEFGiJ7nckb0hiU2S65+ync10snHetb1
d/4a2wr6nT5Evhz0I39KEsUy0Qhwbn4O0L+jaXim726n6hJXPlZvGnArlLiZGSfLHwBQnpz2KOwd
T/Lh2JQ6rYYlagJKoAz7pMURUvPgfpj6YINJwSx4qqVIvgth1qGku0K0tNrFN34V0Nf3N9sKEBKU
BFbqHviNTELbUxGYlUPUkCkUQs6Q2ZMzf2V6biez+zc4BOk2iuc9pXnNR8Ery0X9Kk6ZPdLQk+uD
9oHMLJiHH63DqG8iUHTCJXAQtKRkJQ5hdK4zvNr9hOxOrToLq35xtVyjShOttaLw1BeU3krIa/0p
FOr6AuihSaUqaQ0bKTMUFm2OUVfTmIR1j6dvlx7KiJpLE6DmvUejx9DUqA6HphxN3ezmxWF/AhLH
df26pnwn/CGAOf8GddXSK/abCJBFdrlVnAukIYse16ZJUlwjNmSijjMwTu3Moh2aqIY+Bz8sVlcX
2GGB/5Zreq5zy4GfqAnxQ+hVvmPBIUu2k10wllkz3bDs6Dd4EsG1vmfO65KQsRHe9OmLRmGXIgpR
XOTzmPBP4+U8WfHpSibW43zoOeIQ1BnZdQacYGaM+7aTAkGjzbAkubz6KQpGGr/SJh3Vn03g0TBn
1OuwOfYR+sgxFlcWTIQRrqrUZwV+gjbbQSmx9XWZ1p/6RIyx9+ocutLS7bVc6mgZ2oYcYe5sp/Xq
XlQiq3P86KFeYfAhr7HK7j4PzxDdNaQQisF5KYX4rash+TMLZgMtdi8oGhYwnDBx9nmNQlOr5ooK
1kIegPT7R8ITgSzqszK/Xbn9qjviFf9D9tLHsqyUMeDh2fq5Thp7NUAOuapfbtZTOzi6o9bMyqqF
SpbjQvBCbeI6WCMczb/yw8NpleF0atBb/6YVdCvpiyMc9JOexdbXg727a2y5yEUL5a/PN2cDrv1d
DWA/Vt3WQpFfrkX5hb9/0jSa/gcPmspS3VCZfdM+EHVLjmUKHRybbKB7mHsyxyFqI1y0G6aQq4LH
4ovJYe6/w7cT8I/9KG+BxAEktrFU0hgBKnR3WxRiOh7PJ0UHWGa3wLE9VH1tVv+G3LfUBOiU/lwa
3EP+BXV1hR+TgkmnsHfMLraCq38jHkUdN+ZXjYlV2hG3BvKBWWoEDYUEMc8vMsp1nvoMch84cbHL
pWUdN6oiGLUATNzpuSw+r635hfUyXihTkwT8HAUH0dXUnjhkJPBB00SQkGU4tyLj6UIDMZJtG3Lj
maJ1yCyqlxqA960ZBaZ1XAeVcn9ZthGeYx2v0UdYinhS9Bzv8OuMG2fKp+jvbFjK633KBrK6nQRq
BljhuFGgRMF2z5WspiWcACMO1XAQz+HtnUUmRz3B6aiMQk21FG2zGhzKV9EUe2vVSl6MU+Oj+WPA
poaPWQShshOCWK4fHSsUsjhuWFcK35jgL1DoYdLA1U0W7qd5TCxEct1d0ALP4p8E5uFG+9KGbsem
VAhQ0cuz9P1sm5h8c2bho1UM9XnUWs6J8EW1sG0k5C2dy5nt9WGDxYhWZYIVPfNYvzfoCmkEdvxP
66acBOlsQcSg6RFaFqJZHaCh/lSNX72/k3J0cCyzz+x46iM5RGS6wnDblpCxE/ifZJWDpix72Lji
NqjT0B4D3QVsVQb4xj+KNJjPv6rjq6oe6pCMc/zh45NYtgAs6ieQJ/BcDruWuf0RxuVftKPgwVSm
iWmlF8DG97iti5uDj3XxNvSMi38qWQdh6c3WenXgq97MII8Lys3rTwuMFgmSoJyxej4GX2muM5TS
83osFy5gUCgyn2VLdiw9Ilc9oiqnxrLdfbRX7bRwDCpNWYShzTeomAwzzCHVXi5nUD9Vx/FIbnzD
9W1YWUIAaowGGl7PFkGKrOcbYlimsFJInX7QruczYQ1FKYGJsZ8tVBrSlJis4/S82QySePu4dy+F
cemgi64jtu6TAVY5pRx5pGBOsAn+5367qanHnn++FRmFCKsXZ8NblAzLXXC/9FrzM4eHd9M/dNfx
OAYx/ak2OKnA0pxE8466RtKr5yUT6Roe8mjXbkooU48cRm4opGlKmJPJTKLSqCaCwvHe6TS68wwJ
jxQsfisw7DJmSrNAReO7mgmn5BlR+C0lw3Rs/KYiMCi3udmRFIKSldQkZqKJHd6uXM9F84yb3TR+
pk7//eEXiLKIKNnlmvYlv2rF+T7zNeBM/wllHCsD0vobj3gh/v83VKg9lZSjsJOsWA5IoM/xgYWu
AADexIOzPeu9mZ9OLj6fpZlIPmsEQSOu8bw8ODyPnq8T+yvMNtHMq+PWwWOtssVJItozjkXpoBsz
IzQzeaXT73tARL7mPw8Iotoic/Pcy62fkRkqdWVbNz4w0r8wRlK27cvK8XKDDfmAoZ0t20bFep5l
KDHi5LhoWtNleAqHIEqOkkcmTHxDk7GuKll3kco97l5JcbVUAzWNbyHsJqhYrK3mNxxSCV68vWcQ
TacuExdWH8wdotXUI+sDdxyFjxBGsxs9gVmN8xxI+1oM/L8vncdUaDG7nJLuTCdTfbFiejqesWpb
TtUdn0TTIlF0EyPQqRPQUhJb91u3estgQIzWa5MCr6RKu2OPCdnrr6Vu6hFUD0ARvXE4G+T8cUOS
Lf6RBnjfrn2kAci0KzlaIlO/t8Edl4Weg0QLjNns5Siqnbk7tCwPCJy50+OI7qLegb2S4yXsTIvd
50W21ClJSUX8+FEQYse+TPAneOYgQwavRe8zg3+LuNb9yapbqEGndegslKJsoja6HAR/S//ViCb3
syG2w/1RawyBCnIj2AdTfpLWZ0DPQf2nufMzeY24qzdto1lzwrmlCtjCu6T3cI04dHOY0mpDgYAN
Du6vfulBStlHZh/HIwoKnRke/Fh/c9h/8SIfIYMZQo81L9n+0sURqgSZeJDXhR0XMST8e+UT52Pi
8gcdI2eiIJ8G+SG4xsfFNNOFXNLfMNHYw3nxegYKuHCVoeogn8hQ7zcbZJ4qzwgCD7FFe6lnfE51
3QISPH2CaMQ/Lvg40nrKEh3PL+vbA+fvNGSmUU6ZwVHYLixl3ZKywAZ8jKzvYWgX/1ZP2njsy8Pa
JG15zmexFdORyc6RKH1B0yRzgNfCf+OrZ+OsLi8JCrVKKv/h613RztUwYs+/AOsUwYhr00x1jClB
BCp8L1PLUeKujZGW/aaXQM4hv3+l4KrT3K1oUiIym5Nglk0E6j8s7NV/wmQRo5axf8pk4mcH3C2n
3bw7I/eUNCDVhV8ENgSwv8amJQ7iMUmrVIVQSe7RXvF4QOrqGqSzr6W/s0HpnOptAOhEXXFNSoo+
GyvUI/Y7BPINI4zslw9AZCHnnRFMjL0UB5lWlY2qgm1m0ruqKiWOqza07t3c2QQYDTRYjY6TSVsZ
Hcx9/6sA5tf09N7d0H9o64CZslyU6s2uX0L17AZ5YcI7yierKevEWEuK6A4Mkl5x8Wo6pZNu8RPp
iyoxPvrGq/MrqL9/9NcODM2gIahfZzAgwQ0+TFMvmJIK51SQLoXJj1NWGSQzMzfNdZbFNOyxq4dY
qF2xpQG7UKEN+X+bFDCIC7isRpUSZM4yjiRx/I5ItXtPCI+73rbFjL3/6ZNgMqZOH3XdcMKRmm66
UmjbcYY4JLSokjP/HZ63QuJr0xfgnETPvnkWCGZhXfpZM+OcSgoqOBO978ciDQWIAZ9u6atwgT2O
ycjJONgLFwZjOOfMWia1nAuy5fWuqQKN0FcSs/A59qvKw5bC8P+abdcCCZvqCCzgd3/RQFlHVXsN
bkOUIXKY1kEtBCfx0sEDPHIayHnxbBeYV0DhIODtMeH3UYHWBP1GcEZQnkI1X1w8AqzAbtwSO+bv
KeGtpLamZSjpFHtcS9HWK+NSD8izBR3/8teMCf4q+eLSJYWrHa85PmUy/qk0pKFxdjDtOzSFrVgM
ZTqWdoEEuhTI/yTGHQrBB4QLedjiuJ+OX4GncT5MGZYk61wbtAFid1VUnaJ7C3HeMEOjtKMTogzF
/GIZhDPgBsuVEgLIj5NjCSyeiHpuGMuhyrIPQ3O3xlXU9h7RPIXfCOThKHZ7I7t7ql5bYAyu8sZ4
JAt45fVPW1zFXfryBA/2tcWtYGr78ugweQFBgJOq5EXqh1PaRcR6g5CN262gSoCbg1RswdhVqxdF
DWNteFmWoAWtLWmXw0y9X0H8PW7kIeol+BU8AEDIcl5JnlCUKGLPXagRsfZmjagGZidKFPLFdzip
k7SOWSaPc4lrIRWRLa5DPz/9KZnPV99mT0ZeJMa67H5/pK8M2LBohijR2wxwvP/1CPKgLNwfJc0j
YtefEWfiBgn47dwxpGu3JHdTk0h8Mgx8T7P3jp7JpsC2Kt6ncPlc0BmcLBnPYy/9hP2IAeLxbdCm
u4WwapNQdG7n9/Rxpf/0J5FBflZMAAZynw2k9wjfXT8QO2DuMo5m8lpXOVwC52Y+5AMj5o7UDn/z
YtbDiBvngHle7PZA291U8IoGH2AXbqLAEsFnQ+4Vg0AtvNZl+u0NwUBjDmAyd3vboxY2e47ot1qI
6iM2WQzRzJU5fhGHoGNICS/KKqP0s4yf9ehsKA98wFzPz5w9VmbCu4IRXk11Pmq+SHMX9OCCTSgQ
0wtIpAi5rUuEujzn5hK8IOQLMrkHST31d73mN8XU3jjUCJYehaTIjmDiywqUN3fnz+FWfYZVJ34T
R8sa3MvMaO2hgVtvb5VnVG+iSBCbHVjePOk3kzkZP3qrYJZ+OeuToNVYVdDOEQKl+Px55QTEqA3f
FpDPWU6mMpC5sjsCw3ZbuHmToNTMZ+ejXzMemw2UnkvLGzL7vX9dZ7YffbeAX3eF4kpbeI1UY1Yx
hKb4SzVPcFDh/l/zzeh/+u19PN3hiE+uvlVklXDhn+w/gHgzEjfpJV97+2R56VdUsf8wlPMwVb0E
cVxajwXj+ugz8S5J31u/QB3pepc3LGH8Q709uyaO6o453ExG8EF+7ie7dvLsVbzbj0Gxkyv9snKb
BbvfWeLv8eYd+rMiUf38oYdTdsabD743sC9i/DI+Q7EW4W5aDJdAJ27HS5Xbv9iNvw3aeMTwF8DW
K44xxZbNevBQJ0/vWpxB2NgSJkzZTzIwTbJg/4fCtClPNLSwBPj7ZG312P7dRWfgjaRx7pK7MNFj
bSZy84KoOo/rlD6Mgi/D77qjkHa3w8BuisDCej8KWcsF+6Mkb6alb0BzuflQEUwuASPX3H73IJZe
jWOhKmQCunmOtvspqvs8a8dMYgD+UaQbJS/l4G9qivsJTY9UEsfeWXy4QdhHd1Sk4TMO3cOTFaIh
ENFidB3XtfmYpqOawhpwFe5p6TbSUaVCbtnC5DK0rq2kbHYDm08U+L77cCLOcxhgFqm8ey6qWeve
VQZIuWF5mYMM3zea9t3EE6QtgZSAMePF39whzKA8n8JifsryVzVy4GFxczvo1xxbtu8WmJcT96y6
hXtp7rkFepOwfKU4qkuJJD7leXZdT9NJijrP2ZEDWFUJg4VOVqop2jGLQNbNCjkSHZ+YkyzcrPpb
2Zkvd0RIvdWzPw367034SMZnP/p1QkcFuQ6K2lne2D7qHrbSlS+YmR6LYQMZ77SJP0neaUU3JuCO
WU3YjyM7UkZoF2MCE/xPbFpugE1m5sBpvF5cC+kRDbtKTh5tnCefpH7NFvDydCck12j8fz9LKowf
FwGeBu0AQ+WcADEeGA85PlXynsShw/rlZ7XmI2Xbks+uB0dvcMVgN3wrhqh2IZ9h0V7LDw+oBswv
1LqdGpOfF6L3wAJW3LCHjOBK4GO5pWiNCU7nciwdN7AB84isSM26IrMGZPJ4fKEh4vqw9wS0qZQK
wca/zWVoAxVtzteVPHxW8+ZaYgukeGpg03gTemfaSzXLIIxYb4Drxxxp18nv4r/X38L/C0w9833L
6WgOdXuIml8ic3hezD9IcG/Q+gljh/pNdTI5PJHIDq5XMnhryXHBwbbhvYzn6X7vG5x+Igutuqmx
WszdkPkTP16KG3z1T/Kr3Pt4vjrxY4/g1ZjOryCrzubf+aB4RN7XlKtfKYF7D6ao2YJIhuHuOgXH
QcNjlen8MEuAXpXHxgvPESZ0YfuXiCYf7/FqnsDw1JP+jTNhvYXKkwS5dMzcJSh40m8wTBhvXpA+
d8qb+rhZ01Z+NeUhUEWBC0CPKUipebbQuQtAPGA6AMqevlrWZ6lF0mlZVit2dqomV/7h4kDvTFf4
c7obvNSe7EMaXYB8TJpc8c/dSFXji0MxxEhDEMgo4uNo1Ck5a6QDJLHP96vXYF8vw0vsc23gY/15
a5oYPKvtBuLL7+msV2wBPR4ZD8iDrMkRGGhTli9b43/5eUOJeMyvzqKbw4W9VwOXsIpne3ct17G8
1N2T2Hc3ZdwN3ph9UBF3M1ubzxxgrt2u31MT8kpa1wQIBfvJmsdaB7KVVclZfEP+pQlGCeC1AdPE
iTpvO7ROv/vqYfzm7mjg7pd2Qq/OFjvOIcrdXP7sKcMKx8eThKziNd9h4dpKbqoQ4qfcka0mz93y
z1TH/BUtLP70T/YHzYLHvCIg3ojbL2ZTvSwI8MI51k4F+e2QHrzRH1zgyH8OFa5zoN40b1WvdsBw
F+LuyjaQ1ff7JXzfcOddBAUXF/czthOisjPQgyzF0bE/FizmfdViGH/E5NQJKBN9PI3IoHgc9Loe
BEJxvSnW6JD71YzelGwJPdrCnLpLRZy7488K0kzzpc9y+XBZIPTyuN3bIk5/0uaOn8UhUDICmzW1
4y42xl8XATraU+AgXEE2EKSud94hGvU8a/OruTH9zFosLAdJKJ3iAV1DtYNKl1OACGphayf0I+8Z
aVcq1OFjd5tpH+e20vEYE2hRiWuM9sJo8rHj0dDbvRGytv+PZQOT085zmTry+6oRNbh6HBZjp3AS
Z/cdFuNNMdOW1VapQ7B0NJdaLIbIgHyomVkrR1HRKJRdB5yBxQQqs3txdP2quzrfoDsna1ySORhz
xOOxQy1H7W9Ym/cQ81tRnAcLHUuabb8iYfdoG5S+OIC1JVIkw3HlwgAjQ5rrW73lgxxH6b6RwwSP
goKNg1WW1MekEpJtveam8WxXZwRHge7Io8W4hy1RI+EN8oY+bwOrIPdU1o+ZhfxjXZkXYd3gxRKE
Mcc5wdIusE3lr5wC/VUNTxGc2DHLhszrstw7pc2ztBfukd9nV4kF7Y/3Psd10ZyMP+FPw9yIJK9O
VVTO7n5hdjLuS6A10uLIde6PxXbC7kCwHc5/W8unmwqQX/XsenNyVbWqLejR8JduZHrTXZcu63xc
d7ZP4CBX0X0QE1cPM+sRHC/IyKKFjT1KvuqTK+2MXea8AoeTzPIDwli8Ze/gjbLKjoLGVnUPgQ3Y
Pk0lne0C2e5ylw/1V2iGnnl05eM0PYusbDWz/mBVj4A1wxSu4vRU/NSfyZHdUOiU3l814Qo0PAup
UfcjxNjHl20Fj/XR+tWepjk12WyL+3O1O5cDmxyHI4faWkLmiF2jZLgwg6VVjqPVTmjBFdRNkLXt
TgJ2b7lfLjo4MbfT7uKOeMnvLYf8pYSfZ1Woefrmr+1ygKvd/mXIJHMD+S7zYfcX6tmhUv8eQ+JU
8MAGIntqWa77j21JgCyC+dGoLr7nqtixXrgi+Pyy8/9VH6vMW7gv+UswCcSS8/iY+gIt5MaGBPAx
Ve/PCnFgjSDfaGDRxsLzoJ2kF+3m9VR4mefolfJ5ignl1cGP44+7YBEEhYGKRj8Q637NKsirPKzr
R/gwwQfR+fWoltu2BCn83jXkrXm0gYjJRsyrXqy1DnhY++KNVCw9VGiTScmM4ng5eoOey0tG5Izg
9F6adgQxEEkbRzHJ/zq7cR1hXzTqzgjUmUXMDCIoNmlOjoV8sfI6IQdaa2zCF7IofVyHgNXvCFPg
Om2RKYwx4iCp6MbpIvlWxO07Si7D3ewEtYMuLIUha3a9COmJUQvDaFL11EIsv2vgxgNpUJpqRdrF
Y720pQNkXsm7V850VWviarCtxXUYUYaaaauJJbkdTSwysjeQ7rTXNKPyzqrWZuHpInO5Yq4RIWnp
3cEY3eaBMxbppS9ODJw9IFG5s4cNvJ4Isxq2JEQNM86KEDk19Ov3j5fCTUlKPz2CLO4/RVDG8a2A
1w3EzwX3lvS1l7kA8cDataZ+PSCM10xQc0DGbZh6ciPcl5q3fWTjkI7ou0zo1KkKsaId102MppbX
eZUwL9gKb2f062UvXlweAEkTQMiiZwjR+CJ53Wn6G1I11ZedZjE31V4gqUdbXl+AVVQ3Wcnrb1go
zEvr5yTZ+YsLTRJlZ83Rd4AEcU5xF4NxcYZ0J59ii5lMI6RRGiIN+kVXRzfXk3rBa2Km03C2W5qo
i7pqjpLfLgBOOqCASZ+4ocZsDQMR1ZwUeEub+T/Sdi1qgw05PIlodD5ps8TUvQrglFqPNn602TSz
g2NeuTa5OXgk2fGu+T5Te0VSV9ZTqdwnd/jmkeAoatAuw4IDNeU8NR2RDIzY1b3+IKkSCp5Wi78W
g/Vamp/OXtdPiZ97TxZIecCd6ICXnSzS/u3x3HYfPVi0kz/07Ab4TD+Au/LPbOvF7jsuIu2Tp3Iq
k6d8XvUH2du+VX7ihABvct6AcicUG3cEcqFT/pL9cU1/gWB9o9JIiHkqQo1ShDUJ94DfAXDXwJCP
qDZybdrtEV1pVJtZIXOZ7zoEM1C1daHt0IMCC+mI/dCc64gBbvO4uamRGTHPmZgfY6UdmofX8Cec
nbcBLdl2x2kG4lCv0YWf28fyvDeDcjRtqm4H3ns8QSeUpqNWa+tK2r6Pk49UyGQgmWxRIc6ulcDJ
012L8oZU/8ZbU9+wCytMjpCQGweQX5UDGOH32IfJGKP3dufFoUITf1OBVN0PfRhjXjEjDibP40di
9Cc8m5isWWT7qN2BMZI+imW3U1pXqJB6fEHfcA0DkNFbqyMdvgEn90SBpMTDximrs8fzXG2HrzE5
JdqNJARGUIZ1OeNVaCknAQVUGHRxaucqJ9/c/xj5/c07Umhjqkt2SpKpo9rNeEMJOZQxzutLX0Vc
LwOl5TtIM0fCEypiKw/gve64dm6kDCDFpEwTtwrGDQM6zgI/1uijfeM96MjjhAZDyqEHHU3lRo9z
bHTKakq4FrYuM3tA2LCIMUVND5bkJja2kxMi82WCJRph0N6r/8fJGip9qOErPuWT41Ud6jMtFIbz
aU+f1lZMK2Jxu79HX7WHY/ucDZ4Pgf8dUCIMK9/Xd9AKZJ74ecW5Wx2X7r4pqRD/Ty7SpIiYA8Ia
NHuzIInc7s5xksj6LKhF8luc6bRZqZj36DnpQi0bAqNKKXAFtfj0oKd2VESr6wjjxxu3xjUBmeZz
q0r6DjELrPffHVs+mosGOnCMZrLnOR0P5kCGR7p5Zi2gfqK9ZNqe1kw0RG3qtJmERHsW9OPmRq8+
ArUhm5HuUK8oZFTAQIY6CySQ1Bd4lZXBVXtSOk6DXvw1+JbCtde0tL0AugqEO/D1XqkMMrkxYf0w
hxrfyV3C8bGAGWbh5gfUrEhgRxclpLC7yiOhSrdcwoRi14X6nuFiDzG/WQu/wDREBY41+SklPLoK
1mHbn8hxys0lpJj19S8+tWzKu7F+5HrKVOc2qP/j+WzrQOzzRsEeuJlKilklfKAl6ydFFnPEhhfY
P9+4fja7pzdEr+DjhgglluZbTtS78DLlTa1WbuhD4ZtaDXXE6qprtjrdavMzWq6hCYNeJYff6WwZ
5gkOmT8hg1i73RJ+O9QvE/WHSO/qf8cUyTJBKo75mJC6WQkwvqsxrAsyIRykc9+zYgkTSvJuALF4
4+Z5auCY2Emo5In7dV2qa+Cbw3IJkF4OEluEOifRZPROARNsUeA1dlgcxtTfpOKWn9HtAGnhMJk1
ygq1R2K2NXhodz2Z83S68IeeKdoETv2kTLtOK78cBQhuXNN0CU06nnx3grGJlMsNnZ+z8SorEgMD
WIXMhZJ8KMY3vwwj8cC47oIV0vnQDN+3Cdond2aP+8fC112c4KqbS6qHRNmzY3jd2y1ymAUJfQ7m
6mN/kwzyd3MHga+5UIM+CZq9PnLhI2+j5wBvdehuKHpuGL1w0is0m1NaoEhpPU4dXBLnLVb8pCdg
GZtgrn1ixNGSwq/pJsPLXd+2E2Gf85cjr8+C2yqCArFeKAB22/7JvbfbLFXd+98RjOdd+GPCr6so
Ohm2AltXmhCmTX9IQVZmLaWuVA2ay8u/JbdfzldsS8PJA0jEAFxFxZswsnI31YWLJX7qEWQSs1iu
2kJdcjtpJxGtjEWbMI23sUhedASkY2MUFXaNfkQeHowGqevhYj9FlcuY3uY7wrHwsJZLD4PxDlGJ
c7GzviBDOsIDNeUeoqvDW6Iw00ydl3Q5kghCybNf5Kx1ktxrpnPEXAw3Yp3MwNQAii1osFIAbhsg
xGV2QgY2MQz2FAvbwAXkMs3g30VcaVwM8SBqhh0uK3WnAZ9NS9eLTl3eHK7C/rIC1oOedXg3wlnv
hwaiMfyBAIDLrnspvF95ebUov0HRYDeM1QJ5xq7rUhDFS/mnPKFa2mE3BARN4pzGNvjLkQO+MME9
AQMB5XonNVy1L6KcZQtOqlYI2KFu8gtvA4eFkLOWtA4U3mNYSMUxgwVHB0/exvXWuXs1kIxv/YMw
CzQ8+cqdiPEhPXLhLd4iUjCRGGN4mpmDrPsFamCuR9okpHWac9WXYfKHEMC46dR0SPCvhXi2ZUWj
jn1n7tnVRS4ODZhr18ql66VAYga5mtnkmUbdLYF/e42zYhjs9nVNcyji1ZL8o4tdUk3Vo+AINbJC
x9KkZy+glRKGONXWhpmP8/jpKX120dUnnkTiummusMAmzYLvN2E+eRi9mgAjSaooD4zGdX2T0HhN
PFFNJxV0qaeSmCn8qOzRmCrvIoWikPqKOQC1fOExoCQpICd/wtVjnan0sIRvn4mjVNse4uoNiCAc
fd+AhTGh4skPPB3C1JIlY7VXH3fBIeAdI3BZV8UH7yJwYWgc/KLrKmS4ACIpesvvC7ECibOjWG8W
I7+ipe8BwzJ/KPAVFUyvlcRnCMgCgqsTRj7gmTDKoWDwIBTSySFP4aHKrIyGvaivh8NhLdzNZ3rp
6VUp7nrMSDgK3eYeSyYGYBxNvfN1DsZjbasLKlLZZ3H0Wv9p5WLTVu/zeA9LgOgh3KE4kymxI4Gi
CWEx7FJnli67RML94TIC2MEuTC96gUt2IPU7kfEU+ed4+X2YfHvLoIb6ZWYFuj7p7ZIvbcaQ7Sbu
v8Hk6imy4EJcCWR9TLAVzCmnMQOEX+hjCe6Ivr0bsXNheLJZGZIE1pS7IcBSlaSCRvPW6ntHFd7N
vtClSyq41SZanqDvOfgPhJuZD1QbThc6S3P1Yv2BZUHzWsH26qCXdZ7A+tEcPrzg6PpFMvL7IUi2
QFATlttJbqSrv/pzb34RAHtRV3VTpUfYXeXxG+H+7L3TK7tlOI8F2OCmgbIxtZqNXF4dMdGD47v8
MVBXH4qBtb12k5E7tdzaml/uPLX58JwduhvZAea7R7lOWsUlzpbxy71Vd5EDEIUtNFdZDHCYFCXJ
yNBFMycYfA0iKe4zVsA/S/mDQBkpgOoBHkbEEs9V6cXn4/E1RpuPD7apWGXYljRtUB+WWjSIt2U1
a7haujAQrTUyvcLQBEFPLKdj/7vrxpUkJqJ7XFKfiDs1b/1LDTOT/0sfzVLBGf2zHvN/H4wD/s7r
aqJS5UyiL/LVm6z9JkVgkY9JvveOeuJRrfJp8dz/MVSlPX0YQrXtj8gcbSp0r1jG7LBv231ipQ8D
sc3iElodFr11Yhgm7BYQZYt6+VDDFYQ0wA0kPUs//AVqzrjvEUnhf1yAjtDzzcJIcsgUy3eyRpLL
Wz8rUP8ihuY+VBSckFLgbM+j1Kk1Sqeo8B5Jfz1ha6BQjVa8C4G5/SUQRlff5dlDs8W2yDAYOfxk
8b05lD4l0fHz0QFp1YDnubCpfscAJDJtv3vUU4RCmqMDD/jN14ceCGISjsVxXv/7N1PCQUxOoCf+
4RnAaiN/2TRliYCIsJr6KMkZWMH0zdEhP7FoCoB8L9fXXeWcdfwpUun6egyJxxXo/Q1NEIZ/tM/w
UXRZG+rpUGLoVnWosmsj2I2zDbMQ9djwHDZREoBfyua53BC6rzUss3kC8Buu2fb1tIJK3Wjy6AX5
qlwwVNu2pMgAm8j2cNGUY9R0R5EFR9t6DMAPBjJOCSBjbOte6Zpm47/FSgRT693UQW1hyJQ+g5Yr
Vnnl7zkyqvwWE25UT0SbIqZRLY27IOWrGnkMsvjAlbTh5rsxIrvK7kiEgaDU8gdGr2YQWjXc9izf
g8ma1Lissg4A62q508VJkW+1bberQSPb8uIwtXLUG2DYCfbUUxfAbdiJdC1i7+cOeF/iK2HrfAcC
y3c+5LOwDJUNqnQIQbv6xq5chwerrTTEkztgs/PvDDjPFFc1n1WMI3Omc4QqYmQZlOiV3CVbZ7F6
lO7kAYtdHzKaDj7GhhuIjLOjmVquTzStRXz5Csm0a836kxic/OHrSkSlNLySL2LxP44BvZg5lmsQ
T0WoY3+vnFgN9b7oEZ7tWuF2UKD90jBfq8gDy5WgvDVQ3MkMw0MbJ4XZSknd2U8HNNLChS+v2xqN
j3Z4D4fewezm28TPfqm2guWC7kVYK/9zOwKmKBxEWk2ISJzWAU0imoX2bIEtoSmyZnpdEBzbhB2q
Eq2NuJBENcqRN9XdPwyokwBq3LZKG2Jmvg1W5QQ7OVZQCmveuZh0ws/sA0KD6jRmVn9tI41uiAiw
/KsqFDPulFSOYST3DFnskjSSt8CbYyiRurkC+u5HFOEHhmDUJJgH+dDSZiu9Qe6jAxV9refh5/+i
Q72ZU3T1B7hLHBDTnyhw5R9AlRn4wyypRpqQNR7P7xQMjvh7TVGGrmU3JOILo4Etg+wLqXEfipdz
uAz4P/NbncJ20m96zox4Z0QmlxdWJUDU5jmSBPwyiuUe3B+ALWsVe36GS5/1deJMNrnhOuCm2bQz
Z2KA8n6NZMWv6Y/TAhwb9zBlYnmYylgt5nlapKnDxeAuHAq/gNnmm5DuE9hYnisv72gEHJZVDQZn
XAI9B3lMtUtXITFDdrMQBA+pAw7PhtERwLWKQEjKr1PKhagBJbrkl/TTqB/4YNAw9inqf1rVBY+3
2ZT7lp93KZq34c0QYoYQFuYBFwkyPD8maWHPBc9664zw8LzAKXPDICiZF6HuGzp9016kpiK2sycH
rsx0AP+fcetpO6ofRKM+LaEEE17nAecUvaiwFagGc1ue4bGplevkrMHmwNEOGiR53qXRieGpxNz+
OSdxN3gvMlwIOqowW8ZbBkF0LzTxVZavWBfnZbICVoIThuSTcsHpuSILcks86dxdIZ56ENO+rKjo
wmR0+gZlBgp+U0QPjccHzEc5IPt+J/zw7pAEatZTdVdwK8s5EdxMuTcSMuolEi+iUozbe1ROKg6o
7XWVo6rWEAKII/8BVZ6uOGXSDowtdMuof7hxKPsE+3SOPgFDtisfXQXD/+J0TC6wVE5iQHhDvey6
T+ZMOeP8XwQ74hQ3WH36YdVQ3lZvSZLmTWvMqqbwBzW8oydvPeTphfB1CtfbltbFDoQFF9lMd9+i
90AKGPSmAR0pxlP1zrvFZGuccNIlaNCZnHZGNHMmuegN/aJPsAW0oOQsUoGIXBOYov0zhct6LDaH
l6jrGbPEdWKrVmHCxBpA2LwovvG04P0ECl0vKXelif5ItTGXjwweDnXx53NGd1rAMEL4LU8uwe6B
HI+I6FfhlC9L0o7XQ0W2ffcyFA8XFk1J7IbzzQ7AqESu4jPSHCjQYRUmIPGb/uWOmaUUK3gt99DG
r76WxMB3hgMyJhrGoIfW2PHL42ju0wim+q7PiUjB4M7cRy8/hu6Yy7i2PQbdxe+Pw9xbd2kfRRyl
lmDaEJoj2a0jET/fB6VfsI+UmzlbVieg+r74+MAYubvGcdh2+YOOBPUQNBNvTIBZ7RgqQjcNotxa
FE+NTK6+peU/KcgUQrppYVSNsXy4vPdYIIDfsR3+4Mt3hDXKkpv7ug2jmvHGV+Id9oYDNDemR5l3
A1qSoyIpJBKwmuXK0GwuT5MYlBPe1ipv5U6PxAplzrVmZ20SWNtMTul+TKTRlRUSxHb+Mvp1VbMT
pVvyEV8Sd8saVDB02AkpgfHZv5fFi8e5F6/KyCTqHQbPv5ZqKeKzfZaBElvlKwtDvvlf0MHdmpoI
wCOl8aBL5l73ubX1o+JNvPOT2Jv7m7/ADuZPwraHp9W1ZdpvoRl2nbKJH526IF7zPR+AXKpOGrFD
b5kEQV0Nx6kin68Ix09BbR1qi+eeIaAQJaGH5KOVXY9iazzgkm9i7BcMN8rlGfXOdiDUH2oa5DoP
eSuypY2KA2+UNg0MMlRqdRwf5ARqx0b1a4HfXc4F874/f4bWuHxDZb6yIKVLiom+eK3h9NJwKmIj
Plx1SBOFuahd69ByvQTAt6b/s9EjlXSmHvfgrHmQsRkQXwdUTlgQ18n6oVRBWoWJdf3Hxm/YmS4Q
URfm7U92q1leEa+ZgKVJOAcHgnQTc/ByEWipiW0bwMghnU0wShR4MKqRPeSwcmsAri/HYo1wsNF1
iJLSRyaGgvaWo+/MaeIltkaocRI4N5XPbFEhYmt9Ly+qp99MxQNYuzFGH08LHHDaXXw+G4RrZBJ6
SOntm5/hc4wc1jWkcix7ca+a3i9PO1hGyKSsVv8rgJVhd+6e6X11iR+OAG1ZZxxULOfC7HYDOa6G
oZ4LHwiV+rfHoIcU0ebPyzbBOvPB+lfVX9a2LAYqxJ2P7fhfsLKygUoPYmmLrtuYrVCtVcQcCuxv
HoLpUIz/02VhE+uhW0knrbLKuaXENqxepE1Tx8Z1seeKvDh8J8AhYIgppJv0qm57amX3Bpcy4OP0
8tFtbyfy/zD8bi/oh8M3fMlBFRq7fohFSPhlN3+T95CUiBYmTYd/+FP69+8cXnfxJnBPGnqQ6vff
TUfUI7YN1m0Q9aBvMEL2rdB0hd1IL9rvNOUa5w88+5jZsDQOOuYFGLdAwG4pCHfJ5EFMXAr5s/xZ
2CLtnw6EpREsKSUp/J94P1hSYN7AxY8q+45J4tvqI1x72pfj1HzbixukpP9nxsJsqdmfesgsUdpM
sQ4fvea4k7RjOn6w+bTtP5Nzamc6k2ICCq6HkQYZHs+tVznT/FWL2v2+iJVklqy1t/J82nWozAab
g4oIIYhzB4ZSsNjOaHvR/uiz+EM4UlshFCu9FggvPqg60RP9UOqmr5/rucOOZQnHc+xEfkM/Wyxt
sQgzkryZa1xumzwZEGyUaSuC4KMa9S830nd9mtkfT41NNVnBv0c8bygEVoSDyutlCp2SudL7yFsV
9IAH23HhdG4AyrA7wDzb2LHobpNl7qem5DMN5nZS5FAN/IzpVvNZ4KMd2+zQ7ojxgVr/wtUxssNM
PP4Y8QSUm1vrPvEVk6/NjTlxcJ/dCmbdH1Q1gwjpL+mBvjnc4k3t3ik9DMHyLf60nkELebD01RkG
D0PsAJpHcV3LrlPoRhAKVm2jzzPVsSL8wpFvpDZLTVAll6Xcx1LRdQaM4CGaf59kR+R+zcA9uEe7
mN3z87o/Ix6jCo5HPkw6maG1q4SpS3v7fJwn3t8K4ixfM5fYN1GlcY0Ce/+GiS/yzUd63WhqI6pE
3Iwy3Ype315YX1jqAuM6D73ZjRv96hrZFD3qmA5RTnnlRVI5pLRNfAICiqJE4mI/3jF+7bBnLWaE
10DK6kDbE9nSmF9C0jhqyfBvvZIfY0/dQdSvKheHALMdI/kuWbWWgQL7yel72xSANczg1XzOKUjH
IFEGrg5h8N64E1sMTuwFu7KYNXzuXS2adAaWlC7nV+dCdz5FSOSwKdazljwS11teDXcpPbMbqSH9
GElRrpP1oGqyv6fB3cQyhtFmGQXMtN037B0d32A82jJrfeKfTjqOk/23qvHH+cAq5I/y7jiaB3lM
Duu0Ylk26FqArbvMhVUhFLVLdL+9M9PAhY2j5KL+nionqKrlmThqcLSF9RUR1TxIDjMGDzwUVKw6
E8C17nMS9XSVG3rXKo+50x/37LLtjv1AHbeDMbtIhBGNCHo18ie0y1Li/XqyVj2XBZ+G0q6iiXI2
UDXsEIfLMUiUX6TmTqSbSvf5w7qrG5woYswg/dhGtRzM+zfwPeqBXuUqll2xK3x0R4SBWKxL0V6K
NZT3EV+Dj+4iAufFWII98d3wwQgUAryLhLBYb1IvkZtFy5GXJhp7Dew+a7rtIvi8DDa4vG2laXQ7
/D1ppSnvE30Bi5qRR5TDGQWA3hZ8VWTwaGXvWFLSzNsMxFq/GBhR2NNT93AVPyhXfJaOlYDGdFrv
E23i9Zlx8nDFOq0RWSoHgm/h9f73hpUXryKaaaJ/i8ycMuMMRTt7jGX8tqkTwskqwCUoqXamVeqt
jELwjkbEmj2LIdMQ2f0tXI54Z0FoK1Fd2xdMsHqlqmh8DzjKLe8Fi8y/atb1zRtMLIOgNnxc5SrR
cAWPWNXFvpwrQMdUQG0Df2szee94AbXEfPumbQx94y/BFCgrxiozohQ1pQwON9IpUQgyAU9LxZOG
Zt2e1wTU/ZeXuKwnhjOMMevjtNXHH7EfWvZeumqhSglK/KMMkc4f23tT9Xr+EALkkUYSmuTT9Ma4
8k8TruDxhyf0oFIs82SLpjbz0YpbuMJcRKQqiWrRS7LgKb9unkMP9rIlUM4w0mR7IezMQr3vYk66
hSQ9nG7LunOJz07Twe7d+a2Me1XdnOAG80sIKVhKxQDtpOoDOD1jLICYi9mMz3B9hb57xKDBLw4k
wZIEjodVOMHfrePmMVg9aLix2U2XlRZa0RJFvhrMKjD5cHLEDYTZ5c3KrJxGcaq0IIWNB0qrL3QQ
/gzpVCQ8vQCWJNdPGUa0/Qb/UX4mYRz00CEjvcbbtdUCBfqBptju7V69mZdr7oFKZ6TbHoIKDzu3
iQtBC/ZmiuUGA5l0Taa23Ll1tJ+UN8ZzhbuCEkQ1yaqXtu0Ri2yP5caEQvJc76DbLE6e2nsWtDWW
wY47uJsUyhpB2j7dplRk5q1+SUyWi4CtDrwsM6Whrq6P0v1PkzyA05hrdpNoWoR15qfoMJb0eZLD
/hlQE8V3OMw2JZvhNeapDGe0KBIF3GaKRb/A0rK7eeJ0Xy0loknBKe3i1FKmECqMLk1m445AltH1
seY0sdlUZpa/fIBI2qHZxG51Q+6QQ5OQ3W6s/E8PLg5Z/VCPmNa7ezvxEYnCiGiBARBipnZHxKWv
Efy0xDWxSrpv9nT0AaXMoYZOFeFN2DoQC7zYBv0nS/cmGkBgvYfR99cVKqJfSAhqt3OVaYIAKqZO
SFVc7tcS6EN7ToQDUkoBoH8fsh+sbsjZyVFZA+Leysr63mZl38rYX2hNZVJxJ19g1Vt+tu7He5iy
Yg+0b6OjM2uOUoVnVXBtKUx/ZsCyX3MeemIo76007SwfBQ4/7DUNkXIBt0+tcuRlRXquEXG9PFPo
zGIiMwVrD5uF5ZXCotzjzPCTxWK/4rmz/BBK6wGr36prcAgln/rmGXw3VCkQ/PesJOZfbusvQnEB
aPxDlfsjLM7S/33kOQKV1OoRUrQIP32Af71/YQkxl3C3spu22DzwL8WxQizBExgasquZNgOF6vB7
ZC25rYy53n5/v0Wgqi368wdS+ESFWO7odvNuDYtZh2QHNDT7NbdI5/G8dR3h9y4o3aaLJnivT5rw
gXcV3ljyJi//f7NhaX2Pfcg+QdHUdTuZDfyyWjPEmtRWz8004Ht3D8jZk3UL9YwzWn3+wQfpCkSa
R1HPZmigPIyNqn7xfS0JitdPpeSxP7lna0JpB0gxecPVgx7beGzm5BAA9HZqt/XVPiYtAmhsnMRa
ln3Ci345juqsbBFdZUk0giZmkb2CTOZqn4x1K78C/+i+L1KSaQp1DA98tshg8qIDJYXjNUTc35Oq
0Ztiz1A2pGHOnDZhwmFAJlY+MrIpj5bQbygCMYZ9LSqk6QT7YKBFaG6zgmJLtqcLfgLRYJYqcIGQ
SQotwnklFzITV1koS7nLl8qeU4t/AZ/Yj9AbYEe1W6kCtgb4rujIR0ZgFBd9PG3gJLH60u0LMR/k
vC26HdS1O77J7Ato/StdV8oPhwECF3rHYq0guFpJU/fk18E0dXOc/pLZ3S7xKO5VCf7pQ7IMTWHJ
MrLCmXEYpFgm/hiSOsDPKWXCV+2cAIFR9xHffX9bsP3cHsM+RSK/7yqZ1L7cfFIWhsIFAPHianyB
pFNPJGbW9wbOaXsszDiO6Bzi6AeF9i+QBfzi33tl8J8gcISFPoESYX47LC4lQ1c23z+ZlZMvfuXb
spTbwjUajdM/Sc/o08kQ7pFUn8Fx75VlBV4uqDsQTbk5mVWPT9tVSUUZ3umNVy7XEK9hjPIDYPo/
6hrXicpmE2R6+oPkuYfOredfIQPG3uJ57eJqm/sFNAuf7ahXDznSMKj4NzJrGuyz12BHPdH1I/AK
yHFfIVo8etqqMVSEqYshLWSbmqxiGQz5JuZqmWKJyx/dR8Ri/7PKH2TxcWrQtA+s9kzRcTQVV1Gs
pt7c2V84DEMNYaVJXBrC+u4GuUQDnmwgSC3EFETiE/kFmVLQxWa1eqx0DPAx1uQTpXFRhQmueEll
bYdu7f/9lGGWz4sHRCzWEHKNk36AxihMLecEPAVmPTxder6C1ROmevZPxVJFsjJmrHVYF680Nfq4
46gzpLsK6mliMB7u5xDbLt1yT46QIwHCx7RTdotBQr3+0kRzA4Ga/eYJXzWUbt0RfVj6E7IGqJjb
3TB+lGGC2Dpr0nxaqxmrD8rfZLw++8qVfW2TYMKUroGD7M0yxjia6bmAajGKtxjtfGy5quEe3MrE
w6e/nP5F2EGm0XW3Hm8Pi/InVlJAqOy54cWvNaqQW+HMoQkbVyNr5g/KDyEnWUBCwisJn/uNNl2B
9WOZVLRyTN6hBsXcyVbZJzRDakDqaBGDZqPtPA5BYXthPla7Njq3vqLOPv0xxQXCHIYiu0lcU5XF
pvL+i1R30nCqncv3K7a1CiF+O3EMtdkOs9VE6GHwwzHVA3XBajufmPPOmRgmXv9q9zlnkCE53a8H
kPlEWJu33lri1iVlGGMahsaAWcyZ6S364mTlLS61TXiq68kU/m62Ta7dxiG2CjPYng19cQgD1UOr
Yhx7l3rg2ZcoaAkm0jXOOus1dN4rAHV1bNPpFav1DssslwAPFMJhfMIOf4UWug8u5q9EjG0enP10
jG7sIDX9Z6tVHLnkg6cWVA6OGdqQMXh/Mdrua8XNKUadzAaOqpR5XzjjHBa/K4ORr4zWDDBW2GhI
is26yGSxUw9NkWntgf73m4pTPlJA9WHf4NdH5ZzUzoFdADuBpl+NtzY+H2+Nl6gHx3pF5d07kB0e
r6YNhMNy6+QXyNbaPXhjulzoUfB4X8xDDIDdCl5AJcijMUGU6PpdqgvViISeIz7/sjVXkVDzYXYO
5zzQ4L+loaUVuvdibZBAZZWIOtvN1qTL7ceLXjZ8bZ30ePLUIcaVs6sNXZbUks+EfrOiQKNooEFE
5WCgAKMW0vh9W2NdLh6jDwvkNHIahktSXBQ9PE6hpYcT6T9l/8Q+5BxEgoh07Ra4INfLoRoB0jqg
Xd6f2NLp4wTl1HopsnEINEzwk3m+0/x4GSn8qXUzc8vECObUxw9Q1erJlzEfJ+tCnpN9n4m2c80H
XSMv5B8v5bbqRg4SyMNAvW1mmD0DLxtwpD6jsGmWFK593OhGVkYef0t5jE/pWky3/+U/tqguDdUg
E0hddy8VHR5Cxe6TR74B/87P9luDOgFFyI53a9mqKFnBs2BKyB/pgvQPpmUzLU3grrlktFBH/3Ec
lMcuySbCiKkQyhDtATo9olMwu90Pm1IOKJEqCEy092E/xZLPKkDZh0kwz4qN+xJyi2Far9uyPoAd
2qASMgjMofWLeu9NP+zLlhVT6RJzMzx3qqu5ST6tZZJvfbwTdCSnp7BGcw8ZhmlHkmVvPe9p0bvX
wplCleH6LqWF6HgDtiU/guz/2AmBVXPKPO2zIEAijuopksN2J+rTABHR0kyI8Savu0sCKilrhY5Z
BrMykaW/gLNo7uNtdkeg42pvvgFKIHz4bMXSKMaGrEG/s9gQGlSpEGrx8+7o0YGgC68SSyW/532S
Nin9AgE/uX7j/IXKyTU/CM5RKBgXJHcj4cHCNegrxyDAXKNd3xVudM240VViMdLSP1lQRdzdzgUn
bvEsvRHXv2cgoCinSfGeR8vwVr4m4oSLIrhOSq/zyx6pYAAMCZ79OsCHhsoX1FHtQh+WxmUVIjWL
M6aixzY/wo9JZPdt4f8v6kv40WlrN961IhpWTmO3rg41CCoNfOMrQ3RaHlZllQdl+ZoZz5h/JJod
R/iD/VQgccYP+ZMDnaKEFdxpQBbVG25whc/btBqASIgCl9yWUVHigZAtdbDyLnXGL9aY9nG7tvkB
/H7ERcvV4fcl76Yro2GIQpFtUk3vz5wEO5vlLwGsAcrcA6g97WJAkc2Do5HHI1TbuPN/kdCttu/a
FHjCBxF6zBUiY6KLX68NYICbPDrDLTuPG5vVvSbNYS/2/nBpL9h60FFK8juZl9ByMIGpuSUJAH6J
CMi/u2eXh2owYH47wTV7jXcrRVpUtzKIsBojnqlX9Vmndn7CqPfeOmf2JPO7dzaTD17KQa0iXLIk
6sJI9nN9nGvD19PE2/nVkaDaLXZX8XZrinwJHPXjEH4+Mpis1jtMk9PB5DcvPk1AbttUqjI0L477
bH+0cwxq91a2l6AGqsRV+RXejvGCWu6ZlXP4Ube7Lgrd8hhwPvBVoq3aZFNrHJpymKVkfupd/aqi
zUiZBIsIxQY/lbxryp6FjGFjQYhiRn3aTNk4rGfT36oGwGeNWRyMWgIZJlXMvUtrEW2mOI5w4ouQ
uWTxwfx1bNZWjm9lnmfSbphjpCUrqzl8h5Yrb4Xes0Kdu6WEJBQqtgkr8i7SRtoH2ef3ey3phYg7
QnmItpWP2V3AmWq0sGv9bQ7hI38GVf2nxuqqqsMGJDnmfyRL8Af4+IfV0vp+TNLQt8JNRybm6uNw
hR36BbnErAUg/xkRf4tyzNsOcPSlYWIdwopGhhEbCW3YfHY5BK4Ngd+tifBXc7OYru7qS7iiDfc9
5AqKH6yigOLmDWeGScRNjXBMCGD4xAXiDjPWFNUnWO5ZcYqMsR+dS5F2gUTktuNTyT/2C3xmxqqX
MvmY0xxpRn15dYaXS1aPvGC5m1R3WNPWpcXN0KUBuuo0aHlCdpJqz3jSQ2N94yUIUtfTeFhmujy8
F+qLAotQ3lHoEOX1mxS30fhQcUUrPPAnDVFfjIajfQjU9WuDB7k0nr6Qo01eVS7YB/W1tRxEsGOu
yJq1usd0l+dmAZErVyj1oYREMtsl27GHzXWe1lMGaobdsDyx5hbNARbqNg3ez/mKIWxj94wAOC+y
rFzUHYSJ6swU3dtxO8NjoAd8qGapwYyFaZCKYQUgKzmqbQXnZbUFKkKlLnDSTsK6sldKGxDbCYgb
f/FfmGQ3Z8c1Aw3DIAroe2CV2Gf/UyHmST+qYbfrtcRzyAgMGTcJVyymMvf66KCr50EEL+3iwyXC
zvCdgPx3J6+QZVeNWunHJQzlJ6ojlKLUVMca4vSOp2JxhZEznYwkElkpJ88y3KOG4K55ozbhN6wb
Ada2A6mJlcF1m0/URYwUheuFqLnwzHhFO+zvD5JETOSM6VmhLYorhy+T7VVxLSl7JOZk6SAQiIOd
vWSqygmY1fiOfYgZL9ajAhymdgzOI1NgHkuHLAq1CMQa8+ZezXMzYeIOQSyhLYa73KOjAbj0s5QB
bdIKapWxGc+ngopHQAqTk5RGJiiRRHCaFsjILWfg99HHHedzDgm6mGIgnv06lJ8+sK3OLg75vs8G
s1LdhrTnyK19SEQr80KkL7IlORKIVFDlDw1HioOzNO3DixQSfbWNz32aUlKZtIL8vBwF4Oe4HMar
/nsAzKkJX5QXJT1B/Ntqm0pHWwLMgSRiak3F6OBrR5qkVlR4X5qPDZ9AlnpREHCjAmXeFKq5d6J6
BmQ2hc97wwo0cWDMqkyDLbDQ3J1EwHUd1vvnWU8y2GGBVDJ+zaFMXiCgCdvPu22WNazry9TawWzJ
tZh9KWXaawj/WHOs0hEJIXuit3lVAnDy7QDhKXxDSmLg90QbHIb92/VHd6FSd+xkKqmmgrXTErNO
qI8Z3kXh3tVYQoj57EUupQj1E75gbvbE/ih1X53X4NCmSdmJe+Pi4MGEjTaqI9BtLLdbYQ9jJ8SH
fg/HbwDmRxA2cYDP75G+m9DLGpO56UyYUdMsijH6FZdrlzxWCHPVaC6L60YwUh2ViyNL9zTc+vyz
dzdmUcPLp35rZNJX+s/caDjPxMF71JgYf88rjJ6Y6rcXDI6AeHkYLkrRzT/3/7a1T5m26nw3wTjw
bJV3E+yvru5XQAfRlUtDtwUGvjQekY65A46XM3JPFwpeKgwcPNlzXR76DUlnjO5lGOt91jTvLdm4
0B0949edSAsdYgufEtsH66BdBc+rxjCJqwz96sxIV4+pjUhjTYVnExVzYiCoxeZAsLAmcH85iThK
LtBzcNGz3L9tAhUGc54SZ5e5Xn3P0qK0uwW9mhqu6/MkPezhOEeh79/gJ35CyD0+gmX4eVV2WFjJ
YOqLGMN0a5c9PwDz4ns9qsyyj8aWwmoNr50Q6dyiHM3+JKEVjPh09V5D6R6BmWOd503Usoythtot
nTApQc4S0IBxbfKmHea82RYSNL2YmPzG1Azmvd/tta99kp2QoYLtERAfbJxVpDBQqAIbJ5LlXcLs
OpCZP6UrCKulv2fc/8Czm/o99litKLhP+S+eG98p074nsllm89+5NS0BfvXmlz6zKunaFvgRMeTQ
0Up7Ok5vC9DThmtSCKdDJ3d4mdMRSj6h+N2ljM6vZYCDf4PwSPb8gBiYFdXbHxarx6FrF0cND7pp
lsqiLMLZOa9Z2CPYGqZ4TywB5T8HyzbtpzgZKcpp/9aVHzTPD9OVFZsFF5hGvtgv6DqfPGBJ0uAk
h7HPDa7qYO0qf/r8482RB7BE07gS1gy8Zr6j5/++mwhkkrxMUtyRScDBsEuxrK+6JqufmCcWkyeQ
ZGCvlGOezXRV9t6TJTznB1hKnSY5E54V3T8XwGdsBo5BgJgHP3D+jtymZ3ymdJUWuf/q6zvoxE7B
4UeiQlYfC77h8YnE0x2pt21U56fc/GW5qOAVj6tWiiN1JaMiEd4BqyfTT53B4KU7uRe7mqAKTp+9
qAjH6UDxaoT4HH8K1CztCaCPsuVPm/2Prakl7Ug6GZK/JRG1QgqzpBsWm9IkX7pwJ91Vi8mXZ+NU
/H+uiVHS+Ng801drDldKfstq4AnLWG6NDw3MRXFYmrl8mI970Nh5y0VO4SARbGTAMcSR4FkuW3S1
lc7ETF5smJuUdssiIFfagnzzsHBGWoqImFxuIKeRh2L8wiqVnCYT9KEGpDbqL8k43vuwYVdwthop
pgqfbdOztc3ObUutPmCuaam334QTi5NeBbW30f4Z6K/ONx1N8pTlZwcJWjtwYHULbBUqV68B3j6+
SvezeTb4Nuws+Ch4JOrv41KnFAgLYRw6Lq/8Wd4gLItLlP0pSMVAQveuj/fQVfgNVzMAdahMZSah
WyPjYoWzHkfUp2kCEW0E/MObvFuT0LTnWFFgqkNWsN2VOKuPE3+Lodrt6k/cBgdQwFELg8xe7DkK
2ZLXM8EG8ofd+0jSrNMwm5601uDt4nqProZyJwMQOcZnrsbnnd3epCkxzGrCKOxHluOKfX22MDUf
4oD0eLH6GwoTsA5S7y53DzqpK1UovOTo40esNaGE37b9XgwYP6XTAQVZRLpjiAA+S2YwLsqeYHQx
17MAnWSi848dsbSvP2Eh8HlHQMG1N4gsTg524gZsCEYLXOgPMvPj15G5Mu7akznVUIBGFNxC03yw
gmYOdXY5v4FyTGZNo9ocZ1TFd0TOZn43OULQYWusozHB6AkiY+0BWisMNzv6/YM3SQzJs5ScpgTo
bfAGRrt5tikUb5hovWjDXLHwQSKGHOdUjhNOhCUHxtR5j1eGqBrz4kxJZ/hy5cyDjG9QcdOulHiV
CwKg8Lln2sddzHdBpBboKZ+LsZZZFG2yVlgNN2HZx/6/x9JweqWACeej/TE4uP1QQOEDz3E2WWgD
whmdzSjXzonlOBUWw+ST8b4aH2k5bmBNkQ6ROTlg9Dd7I1F4dgD7wx2++/0/prryglMpKtENPVc8
rSqFOLgbaeRRJM7PLV3kIqg+iOX7Gbq3kgqJ5d3Sp1BSAT/gjzY6twVvGBiShkxCgFg2536B+iF1
I3lSf/zGSkte4zZAUcpH42xew1HPCmvh6572XicXOVWwOoddV9cPvztH+sLGYH0ZQVWh0OSDpNC/
qjpZKCJHbpH4Tar7Zv0cUSOR3sB8atVFlK27dqss64hOKuLjnTs31hf8AB0sdFYeQm4EdL6fYI+k
oI6+v7zI+Dc1q5YRo065HFr2C8shTa1CJKzQ71iwPbcfyLs5UQdTjtHEFy7c9tbp9hSw6Eu9w7zC
jzOx6EYwywN9zoQtrjvxuIznOaNRc19xFV1lE/VujsVGdVR2irItD6qL+35UjBFSjoOKbqa8jRFr
igdnMHfM8AWZCdF6bNJlUtXhPssztWxhqSPOcljmlqlcaS9U6hcxoQU+2D8ehbQjnQuRAvuzllv8
4xX128h50isfqipVIuGjJWFvGxYctjzmPqvsQL1rbRQn9T9dUNbmHBW2nNKKDEmk/Tb+LTZJDBzg
WpLdUqLzJ87Hj2TfKzeDxI/t+tfufY9uTPbHLEdQsspnVeWLAjVU43ZY252nZT1SVFUFE0wNxdbA
DIKm0+Ze6bn5AlWMFU2ek13Y0vLlgMU4tgKtai2CvXYHil9KbKqgZZVro+xJqDiDUB+QgLUlL8Bj
sPOqWFHsoeGXM8h17kohjM6KF1U7outiJbONjr3P8gPccYqiPrQ8SzFuoCqy50G/UCyRvSb0E314
FAOzPUzYnFlnFXYJrppGy7urCRN5ziXABxXva8wZM0JcEmz/4MO0hfTbU5byyMJNoi6lPdeBDuDB
SNM+CmT5NJfuk5GW4kPJUjuxXJIrOyQCS5NSDmIrjcRejhgpQYoTPVnv4QDRQzTCH92Rtf3vp4KH
UDbJKpXG6TGWhk4VqpC4ypxVBy4EH3uYdwobTqgTck7xlAT87oEh1X5xt0dWs7b4j55eVUfLvGf1
jSc44gI43kCMmumyJqVodJ3YaintA3EHGiYvTLMr8OE2dJrFjevCFY4ev9ogWX6iMTnXKU5TxpFQ
DdrE2s/aH+Xw70hJlsPnj1kHabiw26yD/H3sQHt3YOrnNzr+jNhj5En+PHFvx4apiN/Dz2Ied/w1
6UfhdnzipEGfMEKk2m8w70oRrtZH67vTJH6+u7nm0wo4fGx37iTbcrd9Lxqn6xqta3jimKVPHzPC
Jg/QtabX/BdoM1v9I7/stBmberVHMtaB/kL4QsSNOxVZpELBVBJ4vuqKSZz/8RqknA1nVZM5/jHX
AFYtclySOeJFiZ7FWyf72ul7Jg6aCtjRgzwF0ayIRtBG1S3sCdW3RuBltIA3BB688nwKLvxDGsrS
mUxfsRZdPutu7+2jkafxX/y6DbAicPUPV9aWKuykaoZjpd7CVJGBzIhdEmon5H8Q/ZGFtffyjgRV
kSm2FB382GAvXatKXLPxjtuNIeXLK/4OcsdSwRhNFlq9pTwOrTMMoD7l8OmqZAkhK7NClEkMIRtP
vN57yEH2GjAnSAOy8GJnKf6ftLr4eX0O6/8GlWDCJifEDYwKy2ghOSJEkl1H6G/K1Yossx6s7kBT
1JjFnY35t7Mqqg1DiId91Bc1hHc8K1hsa3IsuxJkq9xIHba5uhvDn7eSCQI0vtEI7iIYAhA5lefW
VLyLKb/69P3w8k0UwiwdywzWt5f5iUeEGzo6zeE8jWsI4j1p2Jj/aTdBQSgVrGlaOI8MN4vn4DxM
Uwoz1ou/DY9+P7yf53rjQb1Hjhazd5JHxEiugEsvGQ8VW80iWJ0LHubI4NeXYTwylG0bsk+GPdSE
b1IPWeiWMrEoDnkFsJM41nHS8/I+42z9xn8FR1GSDlJ8M4ZAqyHtc/KTDIzimHxmniLktPy7X/ei
AQTVQtIU8M4dnaQTLZdLXodBV5XC/N2XDxfxDnw8FIzUcStdBac9KU79pRtSDtwwWG6EljfxACc6
wycDQRyihgb1ktHFHnz+JqkjjnE1K6gZMzQkbs3VO6LenfJELKnjlvyBQUICYs9Rt4JSe9Sr6XVQ
wH2iT0nEGlzWCFGYKx/RZVusitY3OElJ4EzVL2TFOzoggo+K2JlFvg/rJcK8Z8WETDm0UHDhQqAZ
usQaaMzh4PlhJrSvLc/f+QLphhay1VnMBlSlb+74uA6qeCe6O+oYMgK6n5GeDiWVp12Npdcx+SOR
mgykqeLV6FXwnpmgutzVIEuvlKOIcRo21+l0unZRJiEFdxj+8td3c9QUgDQGzC8jPknm+30l68VH
8nGC2L/Z4ze1U9AAfAU2F7Q4F1Eb4QOGtduNYTxF4wzI2Mar/o9YANKAFZpU2f+lPxx2ux3W0Tl7
RUlattQyx2kFpjkSHfuEwZg8mPYi3zvepMXULMjE38TzXVy0lWEHo9YTuY8RoTZoB3lde55GoX7V
R/MwxTnNHYpLG4OtzRlFDqU++S97f4qlQRZj0ilnAdXwHLLj831A96yps5uZMREC5+Oi7xf/+p1Q
lip2P0ZkLmajgKAuGsn0MQ7QCtQTW0iQU/oUQd3a4/n/y9f/UWf7NDOQiw7bdFym2KmJOfa5yzah
6j+jF9xRtt0zXi8WJZjlhiwWq9OzXXLWKBR92e4AEfdGKRRFUNunWcHuMGpIb5qQWMqBBxK8LxaF
pO1CZ9veFYJiUs7WGSGmB2H2T/uWYlYI5H6opVVd1TlVwZq73DHQPlOfl4hovAXuM3NC++PbtI7+
lgE9oJkrKwhpMWv0V3dZZtrcO4MWYOwn5ZDOJoGZQ/Mm+jgCLVu3mBH0SOYM5C6DP7kaVcIeox6w
J4qsvPSYjt52ebN2IhUV69wqGMflKAgCq/hi84uQ+95I+XEdiYJSEB+u6V+I1DpDbIMb7fwKmMJq
Qx6E2BIm5bxmSybHn6J00aUmCVsqcrhykJzIN+S88F6+b6BJ1AYDOMXqkCYhGl8NWGvaUsqsRA4m
20KHWOA/EYGGMDxEBJ4gGT8mmcpjtWdDqHwnSxvY5n+H6yNaD+e/9/nmbACKktf/3tK07QJHZNtp
Rd1zBH6oFPNs7Q6IvY2yr42w2qUQ5L6q432NjcU+hWLaJ49mWh3k7WmRYMsukH2CySvll/r6Nfan
dzESkPnBkq4O0PMHX/qDlcIUvORdnEjnAV2geLx67y1xMIqr0PyKARIUa+HrlNTGHepD0InkhKPq
/GbMldGZPHaQ55GVTxC5yd9ejlx1mEFHqdiy6z/jsk0i8m9EIEa22P1bPSIVvcvmH8bRWi6o7Sxf
0FOeupsZEhsya04BiRj6Iowk07bcbFk4KnqGdokXB6ndkaMVkvcaWX1pvbkqddSbWcewh1Cis0bF
V6ceKlgwgkmUnHxfSmg5eQtbVQB5NrZmPk2bpFmgJtHW6rlHRXPQR9HtVeSa+V+vunweQ0ceWVy8
LwuB+JMuXrcm2N5llbu5wpuscaVjt3n3uwUwvPNgnffXRPj9Q6csAY2mDdrN81gZ8brgd+05Jjka
BPZyoVMvleesjD7Nm0oP+iqX6qjparWSkcmN8eu2eCWlz6wgmkmfYCSa35Q0MOhHyrQeJhsVvMpG
Gmk8Qoz3AYBRbSTMi+Z9gufvmd7wtcXvnB4vJMcZtthvDcdrIDkvMPYzKY2DxH70DIOjoeOaQtaT
JP0kYGWCvV7IM5OqZ3MW//NqKzMpuG5k8hbSBoLqFgF+frS0jdJE8kOrGqtgZp/ys6hkWKs1Ui2v
kYYW4NrDysXEMAb1wwCHVonKAm8FwLTcV36yGeqK9/jrElcaCBdvj/ojT1Pi59r13fsorT99jScO
p1iMWQkr+rLo9G6JUFubwDqczCqka5YC33Yffa6bCUnhKu2Yd0Htnk6NhZ6yVWuROjyIs+DjROtl
1/MkgY/ud5qoz+F7v7GngkduB8B3NVztOmLU3/V6kImU6pcnT40CbmLtl4p5N8nNs5Tqm93Y8JNF
QsqIyXcROxQiUst8mP24FzQYTW8R+r8dQc9MeVgC01wLfgu+M0RR1jsNWb3Eywvj5E8mCujugG/q
9TKkYSDCoRZcNP5z4i2difXSR/NtALwbX8/tZ15Gl/31bvPRMmsQNFzTCxUYX/v7Sm83atlqUeZK
hynVV0gpuqd6PfyUkLZbGRRzCk78n7ebfOb5Nx/ep87gIsJxYWN0kbzhYwt0gHLA+81wjLWcengf
/0ecVTE9cZ16JMrj8T7E/RGyO3GV56lq/dqlGRBh4kJQHplX3qu3ogtCSoS3OhgYWRekswQ4+qBc
dj7zSmfWufXaFYLp1PBE8GtEsTB9jHH5R4g2UxIZNGvsoma4wNfJHIaay58LZ8AAcnbJRNyl/wxA
Jk4HDLHvyga9NbSKlhshxXzu1XmLdpFvn0r+3vG0mAZLQt7EzIp0C/3pFCeiExpKhYWevt0VuLiG
bfhOSGvh608IgJ9NoCynGcEDld81Uzrh5vSOStMrKwEloEOELNf2DQLLEL3lhtZA85pewKq99Ak5
gMIX0x2+A7S0zo/jZnxnoYszz/nu05kqxPJuHkKzcJXx4+eI4D6nZMjtBcD7eaMVtbAKjuqICkWD
QmWEcjLZbzey4mqbK+2519mD0AJUT7ASR1fajL7AVgv62hXv5+IeaXm5P69/o9Z5vKMjqXyng5Fj
4uegckQTSTV7vn62pMrPoLlS8MQkv4OX3bDXLy8FDWfyc+jLucU6n84wgu63SVRtlUEXSdSE4+jP
EpqIZuSPRXfUfNVqelMamQTlQ4XyOFjDnhmp9kmz8zTS9+L81zNw8Qyh+vkUdQ5IWGZJZJiSEn78
qdmwrzCLu0F2RdqsPRiS+MW45Bs0VrouZ9MdyzLxwEbEFJz2nd6mWjc8DaF5YQpObRj80qeZj4Jx
yA7ymR3rQybBOmMqHYMziA5VU0zh5bLoUd5sGHv5iMOCcU+DVoYzxQJexL9xY3B//PIRkUVNgVnT
dFkMyOJOhe6i21ilXYQuy+YiW2GMzA2AmAJhWZZ7wUlUYz4p/8bl6hAaczNVwbLF1kecwNyLGhT+
/HoNjXBFOROpmOW5wJwFNi53tXtri8ReP/mfmpvCDkD2YAfbufASGuZywWwE/1RgYFZqLoZq9HPi
71AC5frGQsxtXc2lb2kTQiXZ1unL3qdrijH0LMKGROGF3vJYkK4xkZvR4uVfiaiOL9kEYDbBVUEu
ks7MITJy0HMki5gA3OFKwN26kyu9zf+WyMUQG25qL+Sma2OfJwUQTkYnSq3AMVvY49mOGOBXXzA/
HSIw/AEH2o/fgbAPXUeuZceu3m/qlIc4JfTgIBHrduOCM8RogDqSqRH1IJtQSe6J3jjBxhbM+Phd
UgQrbquuFjumnHVd0/rBYNW7Pf+jJ+x7vY812YITQwtdPYyqKhJ9dIMEBi/OmirtjIQUm1w5/1ho
G+mjjr9nsdEAhA7n3scnt+GMT25kNyhvDRbNR07D2KGaeIRsWmJYeIyCLUJh1neWIRF9UfDxpcKG
h/yBlgXr9/8/2fUDQpVRrXPg2KZqmdTDqNxaBZycoAxLlMtm0bvwxBWvZMwAHizyqxnoOhbaYsN5
FgG/NSv6E7YNCMRIo9BDSlNyANMfgLy4xT6vZoZzwFZKctud32HIhtPdYpk0z1SGmRsm1uzTfO3R
L5Zi/Yet9t4/yDxxedOWvpzyqUkOglDnfSCV9DeT0kvbKty32M8K8VOV/SXdq/kblpVWSDM+DiF+
QGdbtWwCI5pbXSRaMwXlpMnhvhkTZnjzBt+luz7QURJzNoaC7oftoGdSr/JdthwTVKonJZec5CuT
IpDNTB44dj95EjogBzBOSKiwFcOxSeBkeIhrkva+soFh/9b5+CK4ubLR1SeuDsP3rzRj80eUSclJ
nnwmzahkZdeWtY863KeQ0+Y/sFzQGMBQ/Au/pVwoq8NGNcR4/Hvc+wayX5fG/pT+TFb+Fk7YVria
Vvve6CUCI7AGQAnLHYUToojX99Plao9x1ArtrBbaxw+dIbJf8t2QKvehAOAOOOG+MtmZxa3otqMS
0IjvOWqero4NFjCFWTsYsOHIMuzBF9ViZCvDtUiQaXauRSiKhedvPsQETSSDSTtPruhqpAkxHA0C
MPiZP6cAV3Yha/qMkdMXJtte0NUgv5KlHijJyGC0egAC2uwFxPwb7OG6Ye2yUdAmmS2PaL5dnlGq
zSzF+diwN7R/gPTNFNP4cyKciBXpAUqlx2XM0OoQFKLrUAgNA3dbD9+IHDGfKHDjM59m9ESV334w
9HyeyNZDoW8Md/pFSqfc9LMii13zUcrvq2N4UT4RpMTa2xwoCz1i0zNBXXpS6oAM/9n3NlkwGOla
u3/6IHWs+BMmvzxoujYACmhW3/mmvW0/IZY1gqeC4aDUWG9eTvKOkmXIZoEh5b1gVzyBNkPhol8e
mm9m3vPLmp8M+XB7y37K0Q7rySMlyIAWdpo8XfB+J5IdDeA9CtVtM1K1MMFyK7yetdoLLWAbRQX+
iKT9Z0RR+c3nM/AnnIPs3hcwIZtYzketJmHuKIN0yh4VI6R5yfoJOxZQHcif/BPzl+dRyIVgeoG9
3enfn11fKyG3uCwx94hsPrHs3jCkLg48Cfe6YX0ZVNQcMeFVCTHsgu3cPrqp1yf3cZ4EK4e2AAoF
E7fS9SvP1DXNjg4fXweHHj66vIjp1iIFHwPHHP+GWIm0tKtHi64p6nmtxH2kmu3Q61/MPEdxtEav
rNz3JF93MWzRzx7CzpgwI56msbOfy7dUCHhFjCxZNVcwXR6DVIz0gMkA9/fHX8aHPxaTaO62f6is
NSiagacQaeWTnBNqQQUpu9Bfl9O6ZpN2PKS7Aqjg+nuLWWve/Z2bM/lN/W+2KG6eHtgiQBRBAV4/
rR24OfIKb3/Rwc0tc8IZnUdlzBMkHstfGbXDLyrmKpSA2x24PbjQMf7gCTQdM066AKKJTh9vc3eX
nZRmZAqD2AcE5TmMyfbW6NtMa73EPiVXHusTSbrWVEP4uhhGM21lLWvKQ/rOdovUsCyWsAETSCG1
CvEpZG+EXNe4/GlLRE3fuUAGn04VQpV1zjRZ/ZMDn6bG1KvK60nAVG603P7t2aVmk6iXwvrzmhmn
QPPwqzN9sXRV9aa2YO0+afaNQs2XIlNGgTa74XvEfLAkGOcapKup01/FESiwturByneUy/nW+osV
htOE3g/g0QFzGdU3DLNjtdt+Um88C6ayYcViuITwjRwJ80w+kMU6mSmoGDtXQqsyN2LzuCXkhPJa
j/6TJTxVVhJc7jLoM+yzHULmpz1T2ZGIc02CrUfXILZZOcp+QRweeoGReKowU9QlP7Z6Gxi1tsV9
bTxZ790QiJzs9mW3xKrEcVnAraNpsfIvE9ok70wCXi4/8KfaE6GgUqzYvY1uRDEPxCa39EZL1EcR
p1IsCAiicO2Ltcc0vG6FmXqIOrA+fATe4wbJfbryhoIuDwH+vyJwmzNGxfkyjd3xB9yfIreI7kBI
35KlsuDod8pfzG2gt1e23dnMIKn8wJXMW6kAncHVe1YktDiF4SlRZUPnj4qFeq6rU+xvq+XOnZ8T
z3Gtr7AkioufCDZBm0YgzdTlA8tOQ3HHS2+D5RoIZ52U9jO7tYlqc3+4ds44c7MM1C9subGldXYZ
6oYdr7kTBljEiwW+vE0K4NmJuqFtgfP3nTGWav4jZqyoReV3tCAsBPvWuNcY3JZfiTQmqKO2d8/L
mlE6A0Em7QLY77S2c/rFXbXfy9ptdtpbYPaw2UobTxqOzrhCqmkoDWWyzngY1KPi6bYPgDSVPCQD
nEBa54ILJi3NeENSaEGweikeZz2n7zCO0X1CEiDg/Sr9Yaj2m3EOxHvRYwTP51Q/dRT4/jS8kRbL
uZMUdCoM64GkhvPuHx2znGtAWrVlsHLFqNiH/+38zsIvtTRwCAPJ5pX2fi99vuzwV9LBJQpSkaS+
OaZphmihY7dTFJ2S4E3+GFIrAeVpofhn22MnWrYZVEbJQcxlBiMwpDyNUK2CGCkqTTiiO4mE6WFT
2ea9G2NC+edq4usQWqnI9Oc/MvtogyBr+RDgEVLG2McFY4mNi7PX6e+2uBfSsYELh2EiitqQZxJg
bv6u7ODtptAQCJbq/tm4ddoFlApt05e7fBGITUVbMNK7ymFeH7SV81zE+XWXeZpRRrp1dGl/FOa4
S4cEC090VGNovJdRRWLrJU+T7jlO/DVd1zFmO3itMXp23Wv2qZLbvJ3mQtJdbVlm2eh8UR8DCcry
sejRRp3FReqxKQqROGeg0himCf8wujCcO+7pbL5kZ9ZX3exUxUQ2iFkoRkBVkC/VbpHz5vbKVoH+
HX4M54AQ9UZ4BK7IBB08l5NgQdXPMUgXuyJIN+TGILruE/eZsw6peeuFzB6OS08aa/QDS677uiU/
S8QsvJHouWkbDEyT7SNEpp1pnqlpHLsbn6fAZKp4kHge2e1Zd71JASPAFRM+wBlRzteppSlYQxk5
coJAJ35XamDM6pawG1BDV6OD10fSWkFGKnkIx25wBNIUN5J35tjehXjIn5XEv58Ut7C7o2R7+fnZ
4/wMMUXr78L/KXXidWLjSGnrXrS/bb1BUbrO4LdTJzW5rHrsotTdRR16VIKFOPd/6ZBT304OCmq/
ZFcFZu/6sI8TA7uEduCBbuETJhkypcqFfqlNOvYk9sCc49v7XuExYhumYI2B9ax1L9rZk8P/4hf+
lJ5Om+/ybRDCgZU/aNMZiS0e3lfK0Xr5wFLgIIIxROJIq2kazZt4VuZszUvhjjFzzGg6iQXGasdA
b4+mVosyHc+LExWRZrNKO0bTrPK+em9Hq0+z8yWIcMMLZHFSwO6ADCxHq4xWtYE7SFmI7KeH9GC0
lI8tvyrJvehePq9z2gDRKNsmA+WygrJDxd7lSMN8iJ6JyfXh/dFgnRbpPrML5p1jYjySRviV+Li4
4QsvZ9g79nh8+cU185jvx2JQM/fH5Cnz98TST5203Bq6bdlP66XcQitGOam1cJDYAH/jHgOGVERb
kW3EQSm3M9uezJ6gRM8aVy1/FbWRSqj+wDEffYAvl8qd2GvPEJWTC4HvvoGThWLjSnlfcA+q/mZD
WC6V8ckC0wLcbW3Wt2ZayROwMpfyXVNQaVBkHU6FRu9dIZqzIB7rec+CKLOmcZBgSIdDXClwfNwb
1Sjwi3wS9bf41TqfSFb7vKL5a2DXqehW9Oy1e13PX0F5tRccfLh+8QGjsUyEvULd+48xS5H1faGx
GQUzGlVeLiDNAEWbrj9h0kXZ8lwrvwYjGs26kxldUneXPzH3ByjTnurqRBuV7Xdm1ki946X+8tgN
1Odusf6Xn+mQTlbhngrS8R/fMWFvb87XCcax6HzAKKLARGaw8AAb2eZ91Uxzlom1fm7fF0mLsvaM
X4q4ja7PwuP/Qz7Wm7qFCCdDbKyWXNhIuQt0JofcHAkIPy2KQhTbgaqauyZCZWycGTnOik2nuSw4
JcDSGe+LU89iIiE4Dqn9ueAUTDvjPtSMBg5GqkGDZKl8vpd1TjMwhlkvo+Ai50Jaak3eqFB9offd
6N+4+aecpCnQ5nbKt6xHAXi7wBKs0N4WivCVuH90MABG+6oHzH5VguSb1mkJX+Rk7KkVxqVJeU6Z
WwYzyTTMgbv/Eh4IyI76nSi9HXucD+iRF9oyebHcoUw3tirMSo6HNyTlvg/tOHqgF1Tv5aOJc03i
02RUHPxbb4rPBi6PAVTq4UYUx3AosOS7JFUA8BjI4rb0p5bI9B27flPpTxMd3bvNvH+MaY4r6yv8
OMvtKAa3FgHpSs/deQ68znEzhIagzy01acvq2FfXpv2vaKFXSM9bMUOTyUnXL0biLIDZcRZzy8Py
EKam2PKkRQs7doM/oLUz6FyGvmJxIPdaM5GNRHYLtL5BlBSQTe+opP1gGT2G9oAwn8ECNHcmY2QT
iDeWdaihM44serZArEZjjyWpwihXtegbDofxPfNBCX53m6aoQ3hCkRjsygkMrGzwDzac/s6AkrmZ
wWxnCC2AocFZfF0ua00TGxZezXcbJPOBFvxZRlrjhYBYRNQELMMIszUoQQpxrY3IMBBRWBT2iCK5
YgbBwRlAk+TDwnzV8f49W7FsYp2aGacGBzbo+/RJprbfUlSwGDtPTda4dE0m2meL4WFMBxSrgP3q
6ZYQ8yijQp1b3cYl3DryPPe94xSXpEbKN/0Wawf6liwjZZ4VdlwfVC2CbwINaFGd1lgF6WJRd8iW
h+vprm8CMyBxlpq+YXW1yJtX70cDn/gnss6pvT4iEKMLatLvUDU7tSOteCq0BHLwG252v2nEE19+
Mw7PhFsZ4QiiUifYrbWB7Bk7vvy/MnkJPKJIJcWETvJKJ3arWcQbLGV46+UtQz2GemiKdJBz4S8x
bFzSnHNDMl13KkdjVXnMowhtJz8LCcqF8BZoxD3bYfHXl+TahSZ7eQAvrV1veu7G1i1rqkX00b4o
kAVWYOA64v7AMED+/RBP0LIIoltLd+JSF+4r1KU1z4AjrXWEbR67JruLjZZ1ozAiPPywIVY2UxJB
LxqPklaeS/jnk6rVZpPz2pfMNf8ciLO2VqgrZSXnQplAolkPhWlooHjatUxnd4DOsSIqeZ7AIChz
8HEtDFnZWiX6ZN6Znb3esvJge/8cbR7LBEMX+OI+bkx3oEWsjnXWnMPe/DgOfUalV5rNWA7MG3V+
PsPg9hvAWI7bZFnMDR2y6GqYZV3lZTZvPQ/6ptkGqF3zmaUe4hmpd4vZT5AZf3v32kztpxtUqGUB
hKjqdys7F3p7xotTYfkA1lknow+wMvZw7q+PNpxPE2AQYzdQwdFxwXNlVsRm98im06YU50G8LgN8
E+vRmSZxQVFdhlnfg4DkyqXIeqs4CwGwcikNUiSHUTFEuZjY1GbeoHFKW3rGlrRbmdLeR7gClr0Z
LaLZtIXg4w5Aub01Y1v2s4RAPNdDzj9Dobwlcpkbe6CZvIZ3QPc7tOVkv1s7zduaOr9U8Jkn0uK4
k5uLJIPrgnCBYYNsP32U0f+RGEEtJr8FGbI7iHxepctUe34CI+5iBCLQcZXHO4vaUIg9ueAKmcKZ
NCbxsXgN/cfwfR0xYg5380G+7Z0dFL2RtreuqY7quD2KTEp8K8MR8T3pmUNBa3+keCceXAMxczWf
T2gf5Uq2vMP+UzD/dB/g8yfO0SWuz2IU1epgJofzo3NVmryDytMG9WJMiotXPCvMHx46mB/Rr/0k
MvCs7kidlJcoYkMtb9CdmMXT8jkuikNOzldUk4GuQbhpaxSxk6GQCfdGLDlxs2QfWTTGRiZWevV7
hPRR+n1o9TPB4lFezFgEVHe7+o71uvIVgwpxUMzbmcwx8PAr8CrllrGPuHKzl+HIUvUsxRnrQTLb
7xaCsVXRq1yv9iyKAaUjx2qL/q4ga/8LaQD1UX5MQUheEA5TrvqduW3tlSX8Tg8ClvHu1Z59ZNhw
hQxqUnd+afpjbhGiV5P6vZSLxfkY9O3hX+rPN3eiI1q5YjrB7NNmbBfRedwxDhT6DUQh7GncV0nz
xnWlIRYc+H3eqIiZ9b5fMq3mj931aDOM03pP+mYPU1gYu3bqk2G+OEicFw8Qqxh/w5RlRKfE40bs
j7OOVZfyYhpvk+52mWNvw94vyTBj21qBNGjBN8TEjQTHL0/MCvlfUW6ptN1woHNFm25JKHT+sam1
0nWjP3FmT0AcjYAZdXpiyxq9//9sOVy8+jjsCH25NjRPlegDbIXUe8CUenD5duk1HzaqVQiYSrmk
46i7k81Ib9OqZoq1j2w3y7wYhqXibXouLAWz0//HMX5nRNPvYEEkY3GsbRrksYLtuLPtaTXStakt
virMH7sk0/dOI8rlLEXxjqqusBCRJLlJrIWJYdwwuzRT6x5i9vYdiaTarf8y0CsrAIS88trryURx
EsTcHUVe+x3srSoJq+LhZPinyTIXz1tY7PHnbfc5tuTYjtbCffpJWR6N1JhtDGfQ9FbDBVjZcCf8
nY92dP2WwMtc3Tt6HLqnbrALMtICIlqhuGjIBv/ba3TH7Bs0VyjTKzUZahCNEvbZDKVe8A7T7ivN
cVOCjJ6CMKXsAYCF6x5wyrv8eef9ImHlRnnt6wgrNqmLSAHyjGB0zhPyunHbiRcJb38uoKAha7dy
dp4ckWd2cKXhWnx23+ehpr5Ny0nuGrH5zq+AHCFEQsc2gxp/ibNeoWXanSIxAOLUutMdGKiqVi9D
fO28zqctRrACUfQ8m8cHx8CEMr37I6HckZqmmF84+3FD0aQsUIZjLKIDZiqcAC5m1S6ebsUVpe9K
YGsqfvOlgA0BuA+Gr9ss8bALSqjI/oVgxkcSqG109V9F07SKmZO4sHFKF5lV3DRvPyhLKXeiqMES
3TRScZ3f5mu1PtHIsTkl7sEaoezuNcf5TBbWJKUl4GD/pVH+IlnGD7Xa/Syr3ItlXJP0MYQOAn7b
jaMD5nvVFYgWYrvfauqn7SHieG5L92tVSgb0nPA2kD4+bsyD0nMMYQZDK9jF5tbTtDcYu4tY9q3j
Y+y6zCAoPaWMrr6gysHfLHu0LzsP0SMd2RyC5q8MUgicObYnhs4yuUstk2PGviioVC0MgQBYjWLD
kRFgHPSJoMtX7Z6Wh1GYmmLAcEZH4y+6tZ9MBOGotfATm77F2S7e9p+02m55bKp2FZuSxmzEm2oP
I/kukeWKVUjkzY7+xIXhRVlar+5Q1WZztR569CreDZCETpTh7CPNvNaOqXXn931FzK3wXq760Mov
TNQV2r7e4XxWMpVhRCVPBXp68Boh/oTk2m0wgGMGBBuyiQ7ccxhHcKuzGrV3sY9GmSvzMhQVYkRb
EEBRyWJ+GTwAg6OpxXJF0At2vyYOvz5OCKbl6q4XcGp/aCxgO03ufBKriAdFJF0CyuPRIsZ000AI
90Lq4KBtOojy1feqs4Hg5RKQCF93U0JM6SsGrQ7FT63ui1d0g8CT6fuMtmk6/1Q7JAhTEzIeqH6Q
0CI4Iltwr09JRPQ8TaUgw/bE/vK39XPfEeSYseb7HmHuEVw0H9ndCXguovZ0gqgqx8fUa3KJ+jvf
BTbVC7lakT4okVwdanek2oPUBu4g6D0bAx9E2P0ilUdbfx1vmqmIXe5LQUoIxt85CsSgkZ7sS/h2
+Sv5RzsvtJ2vK8w+tIQhFaV0+/M7dBSXmbB6at/T9rGv4vX7DjhW+orY4YAUEdTU0wzSm0psQ9ry
t4DC8bWsdTWSM+33wmLHq2RyuxyiZBwnaI871Bb1FEynvGC27Y3tlCb52FOw1M/6DUQtqOz3jjWi
2gnmxvslyeMALgJDoU/EURqlVl5Cl0q5Zpa/wo/X8j4Za06bpY04H5zKcSe3rjNX3WGs9jZMXRbr
XQpsSndWrvyn7Xqbl+uSgwUV/EjnMMeHUPCVLTmzmZOgUOqk/GgY4EFFsB7X5Dj1KPk/j9JM8g5V
RSeYasAsHTkkn1jTDwll2ussWQRrh3Q/DrPUkms0G36gRDqVBDQ3qgbpBf6U71+7nq/HSyKj9mGO
vCBD5WitskedOg+V3D7lSa99nuspsg/XGoYRA/tl6Cv2Lb2FIURbV+jucSoctMZIZDCU/J+NuItJ
t8/7NX6ez6xfd/Z12TEG4qayyavN/0mNqxylaLDDGTGdI0xSUioYg4hGQkrJNB4t//P1LGNWV4iK
rrm5yJWc8hA/lepZsNIz80lQ9VIdJiTV/bX4wwkIdLsfNMm3n0OA/4CjEEwnErsDkq5moHxOSMDl
WL+6u9KBlvLIGmOkqHthsb0KIhRRUsMzdnbNKbsWpuAj3YPBi6XTsa8IYtsN3k3tcf4HEfH4+ocq
1jUd2D7XCfXWBOX0lANvAzAg3MdLUbKVghrgb72hObqdL3zofGNgPKe3MHGH0UgvEzsuRLAM3ITh
lut18URK90VzYNB0Oe5DtPjSTS6G2Roq2aOLrQSa8aL8CR4btrt5Cg1jxNB/oivpXSnQlxVl75RY
utgXWld6flsFeNnrOEQomIeovn6KFpPEUSJ8W52ngIzG1A5iO06I5PxGzcuaKeq3Q8Kww4nTB/xh
3gdYuvlvBo9CkMGDYd1Q7GJ3D5qY3Wip4060TKDOfM1yH0TuUGO3XCF4busWaCTXWhel2Ps2DWLw
gvjjQBdB3HbtBMa1o9RVzlb1SwNmMGDbqhOdmKiQvDPUbH9dJ9ubcj/04lxC3rIXkM1VCQ1otwsj
oteZ1tr0x9+veOpIEtbtRUYIbavANB5CdCW6SGyCokBnhw+jE542Hp4th3yXSL+Gh2zGZvItlyAN
QC8d22ySsQbtS9wfw+JAqIDS9/0+ppnzpGV6Mpw2BgddIi/ivPIWwshHl12rtVnwKNPO2tKkZSa8
Qy9dIqCWXc2LpcUpRD/SlI7IfwSuY54UhGEwOWS7IgJHoQRFZxjIbbX4YiNNWULQ1jKrmwXsX5iT
F22y32eEx3EyXE0OJ6lzxxFcrIJW2VAbpo8q15Gtw83gtDj1odW2G4Asg8VIJ9fAmAj3RowQFw80
hD9K/+8caSHqp973nowCf2k7QSquyZ01bKZSpwJJ15NVX4pWwQoPiV07WVjtPs7pJXGQIiaYN8gG
0s9Q4M0Pv1x2K9KbLXI9BOXG365bG1m7hbuJRfP5FzSgcmFQpk95mCOlF159mZQyu4qbSEwcvbLf
FjTWZgtJ2o7Se13uTpYS8Y72rfFOKfETQSfXILEcKEOswqzmPC+XvpcpOAiiogCcn3K9YGQwnMa9
HxcQXiK+TwRHjl2VAgaodySfz1o3TIpdUIv/lzSD5UEeGnJ1dMn+89KjnSZmhJ/z104xNaiJMane
sjxKXSOSf+snn6En+SXqSN0/aAbK4aieYTUM1aSLFFdciICNZvl0EIvym4DA4tIKv7f14383pvPU
24cg0Z7Omk0bBB7C5vu6wo1A6jGNI+dI0OfWnNpDis/qStU4oBEpdNENvX3fqerHv9Wagpvx8MRk
atRW4z4/IfSQZn+l9oysldKlCTapHXewRh/nmT/NmY6ZFyOTnRpI+Kzq8umTsTQOUJLJkn6uz+xc
1VLcL/Uno1Sr+H0OjPwf+jVQvQ8KbB7L2Cez0K6WRajopEljmzGdL+iBCJf1kZia84P/dxq8NVbl
pDCcNDmDAJIN9XDdXHK8sDoqhPPD+toorMETlqB1P6sCuDBBgdE7c1PdPCt9wKnO6A/d8M4ck7tl
yO2GTkjCl3uahouB3BRn5wfpLayCz7sfS1cCh5i7Pc7pZCat1clLVuoSbnnVN6Y2zLoS1JNeieSy
eIiriehjup7o67eZbU00lKddTcUv4ow3Az2+JKQFWVWzHNoexk1KK4aqhWdSUkmDOV9AsBui9iJi
/mz6rMIIPX4COI748e9CUydqiH4l4K8OmNLcmt2LL3sN9EX6vTVMdnt59pzAyMxi11j6yG5ZIVkU
K939WPazTZ/z8ePLOwC6hnGTMMLMn1UyS6bGVvXyw5x4K+rWSOZIpHrpxXEsGXXdcwq+YgvGVLX4
4jflcgheBHxfPwMb01Fzv20pjZ0qB7dYyZqgv3zGkl3N4d1ZbHRjc8PA0SsC8AY6Qq/edcEkBASR
6LQbGcDA47f6te8LbVEiWv9PsOHP4kG3n43v/nFX2Nbce1KBcNuf02uz2pibtIttuK3MyhHqSaNd
cq4f3o6rETDz0pap0+OZIuXOq1kr/W4laaz00Z1aLA3S7yUkCrFZNK8i1nCZDIUOXz4x5BlYmoVx
8STJP4h5QSrXajymXGM8cC+1NAFjVDxSDxcLUtljry470/cabJGNprtH0++p94g4cPQMfusxgVbT
NFDljHS1sCEfyaaKYPmWwUOea3zwFnySr99ZE4LS6cbzQ/40wWFiZR7thLULX5X4/CgMm3eHp3lS
Z8uFKhzZOAf3e28u2oRYI8pX2A12TeVq+QmJV6Tbr5yBHUrOnPbFXLFn2Jj4XWjk6I2k5r4BM1z8
/Z4xZ6iTE9IOxWK6054IyUU36p+Qwy54nUWgqvXfYmzls8ybzSpDskjH71gz1ukB8tj7UYueMnTE
dOkj2Nw2Q6bzzdUbGZa/FHXdRuyq2ddhLy029+yHQ3f3hUQ32HXnwJmQp4goWtizZu4uPaEDI9NQ
e1PIChN8K7IRIXq0d0EW4EPFTT9lEkEgku5/3UCVdoNggsZJHtXGpQYFvk1G9S2SCEk3U/JG1nlf
Ig3UQY5FU9t6Q0dArrkXtQV3OPS9Q0X400yvv4jfa1/yENGYuQz0hi9aFabiZ1xqgK4qEJso4PsH
gC91GIkrjXovDWTDmWjvo4ngTQY4x3lpUH14ZN7y6sdx+mHLHIlEfiNmH31hBWHuEOA+tx9VG3k6
IihFycJzTThTGqlZw5PO0KF8tExoS9ELPZNf4pjrBJj0lLn8LSgu/NAyBgqDlOrsedpds5TB9OAS
4YfMf+lJWX+yhpcp2gCISTWC7dsIqctbQ8T4egOoLlEypARfAq6jAcWNaosMUpb+FqScvEbigC2f
rbN2QTx++U3k3spJYIyN6ejbu5FbaLbLqw5BooU6b/c0b6xbuLq+QhaolTsRdPusSEpFEjz7wcc/
mL0FWn8T2ap88dL3AdDnixY4XC7IVGyMnx6BDPVn2DyOVPUepmm4kq1PtBjTujSDaRzwQOYBDnQF
JVb94KVTkXW3D8+FlFzwkgQFZuFxljfLvGanIcGEgaGkVyqjnYnvggbhCCJpSSEzo8iEP4sU87NH
J7aV+x6BaZ+BpdhtafOdKXitTJ5GFKFjE+6cMys9sTRDNKAJZOtZp86NsH9zoIJU6uPy0srq8UNS
POlopJpdSYq5cK4rgDh8llJjWimHFXwxB8aIYvIB6LxPOJn4BHiF0LWTHw7lvMG7a0qXhKfPDDhf
zqtkoE5H3cXmVo4WwLqYZhUgvXmriJEZYMHnEu6hmSlBeRj73QbHZbLu6Df1+z8Qauxx9iNGwYxi
FPKPOv45cFjyxsBjtBie/iEL6cRheAWahAX2uFaw+tyAcC2ahp/emVh10afmznGq1l1bKA5r+0TK
f7Vsi2clkJL+hVvPImEa4aBZanDuD8MXvBhnC3439T6xzMwpnw6KEyuBhr1vmEcQrc+nG1m9EFkI
H1yH5xAFNn1RoQJbuaolrnW81tgoo3yXmmTR9F7dZrrppqLZRfxzjEFRAX7rzOl1jLOVEFR0FV8v
7/6v06Sl4OuBb1/w7W5vAOcMC7tI6FR3UEgH0E0zACLsEGOCpDwZF1liz6GkVCgG9s6Un7U24UTx
15oNWcz5/iUOuRX9awiZwKp2xh6U5ZBinpkcA0nA+7nGFgj5k379OjVgDL60FFHdMlSvbHIBj80w
/SYh9pDbWdplqP/CO7YeZ67n5fbCOHKJWgFVA4TseXZV522y4GhzsLno4mU+RUXL4m/+OFqfwQcl
tR4lOR35zUiOE3ugDShBYJ2C9ey9GVJ7yVH5rkaTr/r3GuWAsCQDWFklPVLgs9dDyGs60Egp+CKu
c5719FoGIJ4OYi1TsiV/5sr9CRqUaXodFQuxbjvCnTAUCJSGjwlP5BLd2U0oSeN362/mYnp7KvuT
t1OUaeV+B6yvwDS+vqLJsm+kk4y+JW0+pMjOh0g10FuBFuVijdImsNoGOD39ScN9WABvW/ZtfVag
wwCj9gMeH1LgLtMwTp/SLwlTvEMtnz+lvTaFNG0CpDvsM/lfyWDWIBLHKI7kLfolQZZco627VWW+
BSkSdxMenXCbEbzvDlYQLlhCa8UDnI1kYvAotp5ybrmqykvqDI5QqfYmZ53NmZG2bVH7WxlgfDuE
qbeCsIv+o4p2DaroCOR/UrBXChRS40gE5rDqVcxut4h3IpZsf52b31u1QA/k4oI64YE0RKxYBNaJ
WlzMGyF5Rbz7SEbnWiHXK/rnvXtKqP0RKj7Gk1R8POSJEX/xF58YTKMLRklKThgDGqp+vx+jks+b
6KRQabl5gTlW4tKzAxBJApaVNo78pqt9qhh7LeOSgYYP6oAEaaTURW1UM2wUZ2On66noHjo7v52H
g+a6cglYK1xQTOdXwB5VEfH44ZR0bm434/uFCZ4P/A2Ea1+aRbwuRtZlDbzJVhBwCqXkoPyWxLZI
jJP/Y+mX8KU1D+Xklr6rVXz+GNoJxQ697nZgMpy9sfzinzncRrkTLIEwpudO9w2P264qYtJi71Ic
Y900HnLshaDLzS/zANWll/dX7UnrrbAvENwF4d3bGUr50MaXbAxPPusARBd6F137q2nZITqWj5wM
m88XdR7oGMPzqpon74Cbj+CgJ+kxxq3epQJCbYVg0siqO+/NSmGtmI73CRdXZN+ZQ/CvS6YMGciJ
/kbTiMxfpPB//bTTiLBdk8LsqF030atNDpBkWi2ssxzNHvoGD/amtDHtp+MEtA4gG8i3UZRZUy9o
0wUsJS/0cn9i/0jDVIFZa7sAhruYJiJqSsJjyufvD3x9LlgeHpB/5lrRRewnrmh9zT1asB9IxCl0
+uRDbFL3tDhnacPgleqdbHdTGqqgF3MkLiTPGepOFGxIajkoNFnm44pKjSmPT1RI4lrR6wUn4GfB
suZBcrGUWi+CQl5c5SFzdRX9HsgtFiuUqw3a9dObXifSZ4o/KWvJNSN96OO0bdup/+ofzGjLzBj2
zNjBqMW+IRpoZ+xDqigleT0gvmZckMZZa7K/5eI1ISF6s1ZqZbzZchlG3U0Cw+bkaaa2cBLHlI6q
TbdBa5OR2Tvk2OZMA6dY/TzTPUjE9FLGzEw53Ppj5WcYycAotk+zwdnWnTJ+kz/+d0eLNK60SGrF
xaJebQ9EAXxccMne+20/vQlETKyVF1lstScVyZtwJ+789J+LvDQyDRDf7mZ/vO2t7PELO8Rxp+PH
+79qBAewsV9OmXAiVZwVwuumaWUdt/JZS9BvQ6cdJqQzYfFs0fIrjS3WceLbxMPiL8j1z27f2EEp
hjef3BWEokIv/wRQWfgF1VvxIsqw+lk2ht79loeMuUFy2eerTzaBMqQ18+SSII0rpOK6jj0BhhTV
JVlLXvV9TH2ElbOrvFMDEKtu5OVRyu+/biSrfe0gfzPHx1gTCTvinG8VMDBVUiYfIkHpNRDkfwtr
n/NGCZBEQKmyy9oJJrEp14S9klXtMdgQKJ/uBuB9C/yw+8PLrSboPPebnW3uBh2cOqeDJnFg+vGY
UGj7zw/TMfF0s3h0nQJQvgDizntgF7C12bfUuqyMCf+JlIhu4WE6DW4Yp0WqVYPZ2iNyGiA6pGE9
Wz0kV+jKPfjbHYw7yWz+OBC+Xv6fWdi9FjH3PmUi/cbssUyPTXCenvRia2ADif2IYx5ou7qglZ2C
jEUOB2urCOsu7J7i7TL4Nl5H+yR2Z8KLyqOOfnu1yySnNDLcg/I+RlGWJ7Uzlwx4lDjTRqUW4l7r
b+Kxt/SaWFtES+hrXKabrNR9dQpc3EkfEXVcedBRZlwLR8qpBRPga8KFl82Cv4CsI5zn8QLc7KRF
VA+NQvO1evowgYz7D+OnUQ2YK6gYWmqqc1XQ5KuxmjmfvKYAujk7nPC2y9+9IufxZQvvGGjB8zu3
WD5SIjRSPUkLC4GPsNoLpFCqVZVdMVX1EvlwUk6IAjgdPxtiEoNIBUpM5giXlsWIcEIxttdidMjM
FL6OU9JH57KzPX/kg4WEgzfvrdxTInsCzz82e1XYNeubYYs5PiDpu7lMSnc2D5uaCNFXHj9N1ugU
EqYhaqa8dNQoY49gmxY0Z5RW/qsDhjcC/CXjXS5XmdvoFWp2yzh+zITTRiRm1pNGJNxe/okChak0
hCYGLsbGutnBfIpFYk8V2sFrh40CEzl6KB3gt2cvjp3KOXOAhKR8i5zNYkF61GfVWYsN0m1Kq6eb
zw78rowR9mXOXerCwNx4mY/ry0sePdq36DMXLXK4vBS437yr4N7wmZOE8Q0Tn8aGw+zRJZ341jvy
MZ5jm2lyH2RdFJXP2p7DlLCU4t3NkmMRNY6Un2kTMHa/tY/0UIIMJG34tQVjVv7eU/wI1w5n4YHH
Q9t3qiRaZBjC8ptaxlDZxdN3jg0Jlkk1TCjVX7nXPJO+Qs1QE+ZZ7YfXCnZOg848tg91NktfXq0E
wDNDX6L6R1TG5lCwiDylCOV83p+pT/3Um0md+dED+ByiOG7n75O5COfJA+fwQ1UfkWuiLsyycOWp
Dvvo8rtkthvMNLnJj9Jyk+YZsjrJce1T1ho/Bi77nZ7K6raES0L0038ppDT+HsWmUbwcn5dXxGuo
vP2MH0Vo71CtkjQEEfWbtaEirNd4ipv0Ma8LQZdI9b+ha4m6ojIIJwNrfUAMi9Gs2BLSwERiwTbh
f6upWd7A2OIUIczYfASQgPASXys21+/jej7uVpk8PCfnMsuR+Y3tJ6Hu4N5KBYLllCyEaatyLAvc
XOOC4hqTivxko2G1lNYqX5Ol6Q2XJ7zPUSPA/MI7nCVnIHvAzZZenZ9Y2fB6NXWHsSI6nKubNlDj
gnTTbRKX7IcV5T6tfB5g6055mH2I/seSAPF9711IdrMIxFC7fRavRp0is5h9LC05PigDPGMo5rgo
sH5nJ9KW2/hNbODGPFp1Ko0JtgTw7jOvWOV3ctqkmQITjj4J6AWWxHLJdu7T5Xuttge/flGs67Vt
g7Qvj4YueILVq37pHOCwrC0+enqv3RBimDxIJmsQ4YexLQMHx+NUFIoKWVoYe72PR4pEQ+sQOC15
lfyPdyd8VOJC2T+eCZhgGUNiLdECR94Kxkv1IcBsOKPaN6P0S6HpcQ5rkb0U/XJwzN6bHTGqWwuA
QLrZx0brxg1L12Hq9KNkV05f0INdRHKendvIqJW+gIKYawWrQAK2Huoj5FqJF2Y1Jaho1Qh5p6BB
chCMj5fXMFKsxG0iMDoc3GKTCJ65jfyB+mw6Jrnqh0Xa3f/LRPy4MHlnlqCpi2FtZTTa+n9gc16Y
bkiqwuYAukrJi6AAvB9cyJgl7OfLpMvNTm8UIinVu9tzk1t2Si0t2ET3Wx4WkWvDk03IKB1kKYmR
8WTrr/cPh7X3g2YIwe2MYgHoJcucgEOTNVm5++qSaFRx+HfgOadhTmGp0XqKUxgyzd9Yl7g5Hk6w
g28e9hpwWKKOHAOAwxEChD0VcG+OpKtZsZK1x32R+A7fNkrvRPMaD7TdHUuSAYtI7k/p7/qwXseM
2h9zIBCLY7iPLiyGaLRQra25gag4FpU2Q4O84cKfXb/yc8Ji+UmLkxmZ/AeDqUWNjNM6AusLhNIw
D4LvvNJNsXigjrNrbQFgYld06iJEI7VVJiRJeFGYRlqTFJiLi6wJphZib5GF4hbNTOcUPyDf6zBL
xkHG2gYkq3VDjfmhhQzrUODtJBimTfNKEth4LVl5xzmgjY1kNv7bhCY9/LU6Ap6tDJixOU6tiI/e
HCegGWH8xG8rPWcbOBifB5e9jgg7NlUXpDfMtgKHL0pdVP52gM9tgUnWjh8tQsjtaS8dttG5UKva
IbPY2V+AplFk+qmcCiJTehRUZNin3sHyB2FI1eI307Dv+nxjH5pCNcU7mN1dvxvKri37zkaSFAPx
ZTlRzuAr2AekchQj9trCfCMGVNi0Dl6HYQ2B118cG2/6AbNVAL9eH5pOrqYmiJ1vEDKTJnaJKYdV
p1F/VzoeR7Z42iqgdoaG+N+1GQD+thzfsD/Y3xvPbhlEZ2AD9GFGU0ahw55OhLiJu2Cw1atuKAno
/bB1UaiBDJYPdRzK3HFa/KvU+QsaTF76fJ7aGvqNZwmCQGNwaJUHN7cV+RADpbomHrv0bmVR7On8
2XYq2tD+VpldF+0zfI7h2rWApO68tQJHA49fIat8ZudM58bnLJY43Tc38K3Zvuq1OYsld9zfoXMI
y6/A/7q92NQeOTJfxrZ7rviIYP3QTm1YnUCotKmcH1AVcNSXYn+xH2bYMaY9ujeZ6/1ebMmXo4Nm
9VJ1XfTN6/j867cU6I7iA0MPCveY2/Qb9pe4lBWYVg/r4F64QiBLsVRcIdGxY36uMgCk3SmxVS+i
1hC4YlaOY4RNl0UwBxJ8546tw45AJRUIJvv5JnAKjsdp0KsX3ecBvxjoXp7S0ky38RK6G/iqqs0p
+FvLfrwNMuy5L4eIra05HRNOCrWqvVwpzdHfh6vsrnLCkRCfhgdv+3ILq3sLOVzx4PcJ+rxPZvSy
A2txM9ni7U4377EkQFHb+G91VhztWczSeHzHNKruNXFDjp5qR5+Q5dz7/8YlIbHtFcPl8C/jFsip
Nb5gx7jwubNIT8ViylhTfTe93If0Tj7vn4ak/M/Rog01WTZFmDGEAPmi1TdmDbJjbMW7O+85XsL5
XJnuAziy3uvPwG18cQLNj94uygED4KKFk//AgyxpeYXx7PgvQXx+i8IcsgFF2Aam7X46SLyfMxWc
vtuJHovf+LBbDD9aEZBi9getDtdaeZxuKiguArHoI0KYTqcA9CA5DPscRPQ3YsjOd3Ah22yT/CEp
ausTzx3swoDK8vw+o6uJiWVm/sLJEnB48sFHRl6xHRC2qtrGGk+7L8opOOioEBdnMcum7O9lZjsY
ASI45qUuIl5gyv5eNSFCFvx6an46TGXNXeA2wN9vKodjs3xn28PZuWxBbmmVurTlLOJIVXdRfCZ6
M1I9UGxuwq0gI3TS82xkBr+4JhYC67etYbDE61m1C/h+GODpeCervsecpOMI9z+2QkwrtMqwo2ep
5ycANYJbnLWjVwIAeidcmWh6tV2BjYJctSgBUaMLJubCp8FcpVUxAeNap/j+LuNjpB6ZMChEPEfU
PlrNrClwGHzTSzP8WFMho7kmMlfeBMFNCRuYhjQVkmYmTP6S+j5ghBvN4TMUVinpTT814RsBqJEa
DmB+89I1GQsbBJIgJsANA7zNnyOGPYSI/buUmAg8/oIpe+hfDKQJuMNtIYIiyMQgbjYDyXP6freN
pHT0gB/Rq5McDQcn5yn/KYiqMWJbXBcQdOHvPJgiugnLZhjVuabpIbDFiE5h3Yr2BTg6+9QXntOR
jWZcr0fZpqvBomitGeSD/6Gg9c63qF4jtgRW+wl7hb9sqhPX9WrtFui4JVTps12jmTI/92sLSISp
DpdLEt3+vNLFVMGeyj9GkufvUZZnGpFrjTCH8jbrFan/MvrZF50ekS1hp9jgD+xnsP92ou+4w9qT
mDLQC0LTef/0KDunPHChYBjY5wk27sDzsQHPxE1KIpAMeEGZHSv+2LLIF1B78JY2A2FUd/qWGfLm
KcoTZKMYRdrl4EfyJrEu04JB3eVpNpYeQNNHY6j6gBwdRZTp0676kzJdDKskOgJkrUAGlH/IFMLz
5Q5QdJaaHhpQKmwLqWbDXnlpRrsRB71jRnyuR3VEHsfWcI/nbmZn/cj6DnOPEuer/3dZlYYiVkEc
pILIKEG6FnimDY6dejPI3tJo3YBXBE7fwcdgsW9SAkrhPfRTC9AhLo/nM/uOBRPak6l145cH+lVn
ZQLSsEdm0ffEm6awDdkM900odno0i+A/xKfxA+M4jnXEXIcvkTqnVcmrs8RKVilPQjgrhBGjamzJ
1B68jeIvZbnuuy2vjcrlUXQa1nnoyuRYBG5v63TGkCd9/EDD/oeI+fRO00c3gOmx7zhKh/tBYpNl
8aJU40f4eqRyzg8M6VbMZI3GgadRayqLUZn97TyPW810OTTaLP+fwl5A7Y0BPLzWS2s83CavuVsp
oF1UbOpvyPr47KCStzzyifoND8D2xpfpR+89BO9ViRaSIJfeFYYHIm1VMakxV/JIxtdtfQ4BgTxQ
wKquTzuVA+aJsjpwE68yBT594n/B6YHcPjXM4URyumzECtmZEzNK/IdhVtOxRrzfusAFjRkw6oxH
vylaiWuDmJbmwa5lf3slo0eaiMoVxgpx6vHccu+OSu6uGpc4zjxNrvGqZDdWSb9xPm1lK259MekI
rLQ0MS2/8b5BknwNFU7V3s5DMEj4g2RUt4vSAcCha0EuwllW9D5R5dgHQvzsOXH7z4K0r3aWtZG9
WWk1H8OWe+O13vwKvhCFD9xq45DalfRaJmMSnC+kcLV47uTkljfFyIqGFOU+bRl6DPt+A1xpOEJq
RM3Y7QbZUI4I9/eXmutCDbeTzIAtZSAPRGY+iJSjKZ6Fd1vFfIhHIjCTEd2cnPCwlitnV9pYj5tY
jJR6YGNJWYEHc8srESuMWWGu5DkRv7E1SzYhfkLl3O3sRiMfVQ2E0MU1s+ppquxXL2xlLeZCJq5s
Nvw4Y4U9GeViZVDYJFhOhTkQmsnNeDDu/feif/ybsMwAeOU0d7bE7veScREqWBX9kxSk28MTmj5F
vXYJ7IehVMv7gKXS3DAVMeInxWxiIA/hOMaAdei77q2lCVeQWsys5Opiiixk7FjWMy9ExphGTZxe
9z6NZvsd+vRTGjxu/iQE0ZBrZQUU1nWTxnO9hihnMOpCOrOAE3JaTHXcOBlnO05DFSDL6ZjrwPfu
E3Yd4Kax3pn9EXVOa3r+n+aAi84aDeD5If/Y7NesK+Abl3WZtLTHDSdQgudf02Vn4lsK4o4TXuvQ
ATDeK7U5NJtb4822cLQVJ5Q3Tf4fnpUlkJ+BvoOjf2okTuEhZfiLOkR+Y/Pi17ewGV/ngWwKQ7wj
cABodKOXRK22PM5l0APsMCFEQIWesJ8WNuzSWe+9dcx6ShoL818Zec7qkF4vx8iVi7cMUvAtgelp
qeif4lT6bJRVsNIT6k4VjIIIlk0Z0X6UDq33QY5AueFbJT4KZROwwQPR7Q3a+mhKCg0sLHc3HUd+
nb8BEZHMwcNAwc9CsTIIsIJa5BDeuapZvCehpExouzccWosWqdJTy05PJPvHkRpNo0G/myNOXi7w
2YCO5V2BcFBf90cCVH0dbcTg8LGkUZyxLw4jd31cFMIcEeM+NEjIVKjpkObn8bwEP8BL5LK7NbAb
+SvlObv4xgvwz1gCGStPzpGnt55e1PP2/hRStxf/2+u0FVuvXJ1ujhYFbQnDHmvo4iIsQQTZTSS1
7gP3ye3bQY13Hw6OLxLr1g2/e8n+SYNSLjnpjq4YVbn2/lZUtZgIk7Zed4OZyc6pNu2EZ8110vR+
/HChB2Pjo+1K+noVkojfrXJS2R8guP+CxrVRL1jEJDEBf94QerlODEBOAfuFs8VPvBPbkmfEqGL/
x3p+sFWWZVev3uxMkf6oHwvCnSX2FUF8VqOoQarfMhIw2OKC9itG2SK+jj24aKdZR3/CUg9SNLaR
43x+d8alRAJj4Ua/F7dlC0qx2aRO3SEP/wAx1GAyLLpyZlUau7hF4BG/RXP2i8oj4eTDCiP6q2Y5
t3T39GvRWM0cdunEvvyqvInK8toyxgln+iM21rNU+xn4FEQ4ChMIm6A0NNAteL0toWrV7g0YutYO
+j0S7uXAoXAnHFIUydraPwsnlN5rJqgt11A8HNc17l6XLBuaISQdq6wdAvIDVimE+yo5xCeurj9N
sqys8MZ7+NB/kRoZnKzA2lRpN3VTylVJE7MvwvWavgWJmV0OAO1EpY1Zii+ynB30ipBY1RbVUmL1
cvLz+nmR3BghL5LzmxpXBv5UqdoMH2a6M2XEJ8ZQ25gpemosfm1m/C7mo9SfR6nkn6i9AV6b4mCM
+YR4QNx/i4hz6YGoU+nf00rtIPW+MAheaKv1t8MDSXMmlG3FaLgVQLogoBdpm2R4CCGcLTGDachn
7IbGVcfiL6i5Dg/I2WF2ItBVIbR6PybRa3CwpqnPQJyIWxQb04VjewECkzJj87gF36/uPLL7VYDs
w3jan+sh37LKzcbgXSqz3u2FLmh1Gwr4IEkXnCObe83ZSuY+0CQZ+J7w5sFCiX3H02IOYTQzrNFS
aKOK/MgWPMENnHk43fTWY7W6DXY7+64MbCBRO/qc3Rr4f+T3xaosOmwcVLWxLk2w+hMq8Vx+2g4x
mru9Fm6MQvsXM79oFvZXAzNrllO1GzffI9jG2UhJUlOYisz1XOXbLSGeb1siNidOWoti2aZitrFi
+AT0tmfPMOih5HzoIzkzBbuQ7Xu3MSRCrDJQIBfwYJGx/nz69cec5MSCA9+w84Q7f1ObXMJZ8A3b
Md7S/iuOzQ/++yakbizRdYJa/5aCKVfKNVAD3IhT0tHmwPqMT4JUhHzSTHSTl3bxGlKmfS3wgyic
4VE9txAQ3G7nq0NlCXxi5dAGMHE3m41e9b0tc9qmfmv2rulPw7HXc1TohjcaH2IWaiM2BqacBK7V
R1Vt+vx112vf3/YTQYTPdHQYCVIMimt/KrJs+nhKw136Pq+1H9Kql60xc9Nrg3h0UlW2F3BZeHk0
hnTFBHDFh8jG06uW1vmoOgOEeOQ2GslHeEWbehDEoBU8y5YJwV/rjPkVZkgjcR3ET/Uh2Rk+Iovu
ITjAReaVflagw2fLVHtF+wWPk+UXUfB6ubPmnIzySsLbjKDn6fefbJx+h0NHmHmn4yl6zYWecdGa
ayRtzRzCKyiaCZU4W+mv5HBw7e0Ywrcl23/wBgft+ZkFrYuw+sFnMmCJVmVrMs2+4dNwqDw4zCFt
Ef7agDPQBdMDbo/EovcRbq021YiItVrmk2fgd+hTFmpTvbriFpHpqc35rlUJaAu9FRPI5+2aUCAm
aRcA992//2SQLfvM3eowThKMN0bqQo6zwhEo13uN4kfcd767CQEeMXZbVnBFrvwGv3IuQnji/zCg
zEd5CwT0Gabawo0LzK87cB2xEbSRi1fjHrb+6rDfWxHIkrSodxMRLIPhYMqcaS/wXuY6FokzVgwl
H8FaJB4zw2a+4xhol8aqkVXZCMpvFxawRlQqJojNPH0H5iUEIIQu2snhMxFn6QCGo4OHQ5buckau
N9vZi+uKMio0h7MymsDWyPBPV6YFK00D01RTnWTFQUQGkiFwvra8LmO6WYDeiBeHiF22YWD08YTY
MjjKYebXx/Sc2JJToIl0LMrkENql0QsQQb5Ht7+kmzQHlRI1WQKKSvi5Sd0PS/JQZp57zfKk2DCc
85rA3PGPJDV3XAoVgwA5Y6S0Ht2GwhqW1SRR7SODkfmCRHYdwByH2xt6FLFEzxwEZ40IqEPJwV43
kzLrlKl5byx/uE3954dKWFNwwWe+hNszmTlOw1me9Ryc2OLiQqh87JI3FYEosiAR7TLyVJdYQ3bZ
X4xvfj1lbImy9mamOuvlfK/vDkss8INPYXysbjJRE7m1KiZNH3J9oiCKopz0P6/2RyNVc4C29kde
KahBJ7hnH3K4bAN21vt9k3Q88Y2mlv3r8W6yrWOUDDdIMPO0H4bJ0ZSg4+LB8gInewMlBFyG8/Wf
elpsRIe+2Fs46COKuW2u6dN52ZTuQ9prvzoTHWRo/bJIVElzcyiP76HLgt+Hq2kWnV0UnLGECdRx
LrXgZE/K14vIO/zYGGUl5MzTyDm6oz5EQW5wWj13Ig0XVuOO7pg+1J4RaRi90o99nvTL20EHDinm
mFboHDz42i4X+Fmw8cHXuaSFBUIDbfHsXSzm2xD7VK81k1Q0qixRy35mFXtV6aFrF0l8xzUH+aFF
iSvyYxhK8eHZ9HbJEGRQTDw7EVYKieREaynQ94r7044+rG0H5ZNcS+ntnmq0dWzGrGirXJaxEGxB
pMeO44CSysgmWXtjD4G/T1tPoxHRGdbQDITNfgQNfGLEMwc+5zm/0hNT7YdIFNv+84UA+y1S41eT
I45mFlSLVYxRtTwkdw0FIPi3/aV2Ok0t/XZOORQdUyjPd3BlfjTNEarQ1x7HKHKVfQqmIBGaST24
22azk3MaYTRqASJRejB7+aMZQM+6XGTRFcn3GEvMI9RFPyfQkYEMIyXyXjea8nDBUXJ4LoYN5V3Q
1aFjNMCS03nIIoANtjb8iHgT8YQMewckeCw0nd8hV//M85LSBQaVh0tUVxuzHi6cuwcpXfxxJ5ch
ctLhiPpkbi5ls3iyu1m3H4OXDl4VXzhCQbA8LnYg7OCxz8iMYVFwpaUFwQIQx+7w4RCTHuCXxYXj
YnrSSk9YDO27bTg/lJY0e8u8xgXAMb9W/EZ9JzM6zdaG9p6oBZm7T9+3efBcqzcZPuq5zlV72smE
6TcXuFr3gAn13n68we9obbskmR9qxuk0nF4Q8UIxB5G8mzULA2cm0elwlCW6AP3DOL0VTJqG0Rn5
8nYjoKTgNOHf0DOunaleYBrvoAbemXAILUQvsULvwviwjHaUikW2vjrC4BXTc8vxRSM5wRMXppYb
1/lLp1I3xabsXtD2iBmyR20fdyJKeBPUI0jHMOgIsJFo2luxDJXKRIIpfkLs/svS9Thv/6lUMNm6
JS4/EDiyYY6FU0bqhl+OVhjuc8jHXLkW+lHVxKobEks6M/IFnt8AUsFmEWZ56VHESAyDukW0+yd+
+le1otQI7KeSP9HaYzXp7O8aasMysR10K6gFcbEa8hsV6ODT4fEZrCGN3Xapv4ZQkXiedUyLD2Gh
tH+jPsicbKY5ywxX6BMZXs9cYo/WtZ7/R3hlDv2glCQnaHl7bsNT7r040jjjc9Ofai095QNF3uTu
ZyRkiWc2tXhkfbBYE/PkPL6uhNyQL1BAnzzAVpu4hog/ZuqWy89smgzYONYurMzDiql9K5+v6Teh
NWX2ZJ5t/RH1Kd6a+7ibpQN3KlorfPw7wzeSUaQhVOzmQWWD8l/ymaQ2gcC6/oKH6SUme26HP4lB
EV5uuwSFvwvjMzrE6PQXtFrYgzKjE8W4K/50RAm0VMX/B5QoOyFZngOyATEVUuLsZWQkE1ya5xly
XnnUxdiraR8mTACr3v4LtRz/MEKC819mHqxp+oqVxVrXZEWQlCfV5En83Rs39IoG3HA4lxvSgjzI
jC6z8mFYBxOeW0qbYQh+hQSwLPL9uEzTmYpeVc7yiV5TXiYgIkBc0MhmvUOw5QARQJA9zYJv3O2S
l0Vf6qaU8YXHo7dDkrQp4aatV1oyfk5R4zttbpYC1WUhyte0NpRoghucTvN8vHsXCP9Wx2clz9HH
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
