onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/rst_n
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/clk
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/mem_prog_inst/progArray
add wave -noupdate -radix decimal -childformat {{{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[0]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[1]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[2]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[3]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[4]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[5]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[6]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[7]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[8]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[9]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[10]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[11]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[12]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[13]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[14]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[15]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[16]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[17]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[18]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[19]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[20]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[21]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[22]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[23]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[24]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[25]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[26]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[27]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[28]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[29]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[30]} -radix decimal} {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[31]} -radix decimal}} -subitemconfig {{/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[0]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[1]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[2]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[3]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[4]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[5]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[6]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[7]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[8]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[9]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[10]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[11]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[12]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[13]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[14]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[15]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[16]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[17]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[18]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[19]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[20]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[21]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[22]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[23]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[24]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[25]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[26]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[27]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[28]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[29]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[30]} {-height 15 -radix decimal} {/arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile[31]} {-height 15 -radix decimal}} /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/if_stage_inst/d_stall
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/d_busy_alu_i
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/init
add wave -noupdate -radix decimal /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/alu_o
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/c_o
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/count
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/q_out
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/r_out
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/a_in
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/b_in
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_M/DIVmod/State
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/op1_ALUreg
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/op2_ALUreg
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/ALU_op_reg
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/m_regfile_wr_o
add wave -noupdate -radix decimal /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/op1_ALU
add wave -noupdate -radix decimal /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/op2_ALU
add wave -noupdate -radix decimal /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/e_imm_val_i
add wave -noupdate -radix decimal /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/e_regfile_rs2_i
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/exe_stage_inst/e_ALU_op_i
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/control_unit_inst/opcode
add wave -noupdate /arithmeticologic_test/TB/top_CoreMem_inst/core_inst/if_stage_inst/instruction_rdata_i
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1801857 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {6800194 ps} {8290014 ps}
