
out.elf:     file format elf32-tradlittlemips


Disassembly of section .config_BFC02FF0:

bfc02ff0 <__config_BFC02FF0>:
bfc02ff0:	ff ff fe fa                                         ....

Disassembly of section .config_BFC02FF4:

bfc02ff4 <__config_BFC02FF4>:
bfc02ff4:	d9 79 f8 ff                                         .y..

Disassembly of section .config_BFC02FF8:

bfc02ff8 <__config_BFC02FF8>:
bfc02ff8:	db ce 6c ff                                         ..l.

Disassembly of section .config_BFC02FFC:

bfc02ffc <__config_BFC02FFC>:
bfc02ffc:	ff ff ff 7e                                         ...~

Disassembly of section .reset:

bd001970 <_reset>:
bd001970:	0f40065e 	jal	bd001978 <_startup>
bd001974:	00000000 	nop

bd001978 <_startup>:
bd001978:	401a6000 	mfc0	k0,c0_status
bd00197c:	7f5a04c0 	ext	k0,k0,0x13,0x1
bd001980:	13400005 	beqz	k0,bd001998 <_no_nmi>
bd001984:	00000000 	nop
bd001988:	3c1a9d00 	lui	k0,0x9d00
bd00198c:	275a2854 	addiu	k0,k0,10324
bd001990:	03400008 	jr	k0
bd001994:	00000000 	nop

bd001998 <_no_nmi>:
bd001998:	3c1da002 	lui	sp,0xa002
bd00199c:	27bdfff8 	addiu	sp,sp,-8
bd0019a0:	3c1ca000 	lui	gp,0xa000
bd0019a4:	279c7ff0 	addiu	gp,gp,32752
bd0019a8:	40096002 	mfc0	t1,c0_srsctl
bd0019ac:	01205820 	add	t3,t1,zero
bd0019b0:	7d2a1e80 	ext	t2,t1,0x1a,0x4
bd0019b4:	7d494984 	ins	t1,t2,0x6,0x4
bd0019b8:	40896002 	mtc0	t1,c0_srsctl
bd0019bc:	000000c0 	ehb
bd0019c0:	41dce000 	wrpgpr	gp,gp
bd0019c4:	408b6002 	mtc0	t3,c0_srsctl
bd0019c8:	000000c0 	ehb
bd0019cc:	3c089d00 	lui	t0,0x9d00
bd0019d0:	2508287c 	addiu	t0,t0,10364
bd0019d4:	0100f809 	jalr	t0
bd0019d8:	00000000 	nop

bd0019dc <_start_bss_init>:
bd0019dc:	3c08a000 	lui	t0,0xa000
bd0019e0:	25080000 	addiu	t0,t0,0
bd0019e4:	3c09a000 	lui	t1,0xa000
bd0019e8:	25290000 	addiu	t1,t1,0
bd0019ec:	10000006 	b	bd001a08 <_bss_check>
bd0019f0:	00000000 	nop

bd0019f4 <_bss_init>:
bd0019f4:	ad000000 	sw	zero,0(t0)
bd0019f8:	ad000004 	sw	zero,4(t0)
bd0019fc:	ad000008 	sw	zero,8(t0)
bd001a00:	ad00000c 	sw	zero,12(t0)
bd001a04:	25080010 	addiu	t0,t0,16

bd001a08 <_bss_check>:
bd001a08:	0109082b 	sltu	at,t0,t1
bd001a0c:	1420fff9 	bnez	at,bd0019f4 <_bss_init>
bd001a10:	00000000 	nop
bd001a14:	3c089d00 	lui	t0,0x9d00
bd001a18:	25082660 	addiu	t0,t0,9824
bd001a1c:	0100f809 	jalr	t0
bd001a20:	00000000 	nop
bd001a24:	3c090000 	lui	t1,0x0
bd001a28:	25290000 	addiu	t1,t1,0
bd001a2c:	11200010 	beqz	t1,bd001a70 <_ramfunc_done>
bd001a30:	00000000 	nop
bd001a34:	3c090002 	lui	t1,0x2
bd001a38:	25290000 	addiu	t1,t1,0
bd001a3c:	3c0abf88 	lui	t2,0xbf88
bd001a40:	254a2010 	addiu	t2,t2,8208
bd001a44:	ad490000 	sw	t1,0(t2)
bd001a48:	3c090002 	lui	t1,0x2
bd001a4c:	25290000 	addiu	t1,t1,0
bd001a50:	3c0abf88 	lui	t2,0xbf88
bd001a54:	254a2020 	addiu	t2,t2,8224
bd001a58:	ad490000 	sw	t1,0(t2)
bd001a5c:	3c090002 	lui	t1,0x2
bd001a60:	25290000 	addiu	t1,t1,0
bd001a64:	3c0abf88 	lui	t2,0xbf88
bd001a68:	254a2030 	addiu	t2,t2,8240
bd001a6c:	ad490000 	sw	t1,0(t2)

bd001a70 <_ramfunc_done>:
bd001a70:	40804800 	mtc0	zero,c0_count
bd001a74:	240affff 	li	t2,-1
bd001a78:	408a5800 	mtc0	t2,c0_compare
bd001a7c:	3c080040 	lui	t0,0x40
bd001a80:	400a6000 	mfc0	t2,c0_status
bd001a84:	010a5025 	or	t2,t0,t2
bd001a88:	408a6000 	mtc0	t2,c0_status
bd001a8c:	3c099d00 	lui	t1,0x9d00
bd001a90:	25290000 	addiu	t1,t1,0
bd001a94:	000000c0 	ehb
bd001a98:	40897801 	mtc0	t1,c0_ebase
bd001a9c:	3c090000 	lui	t1,0x0
bd001aa0:	25290001 	addiu	t1,t1,1
bd001aa4:	240a0000 	li	t2,0
bd001aa8:	7d2a4944 	ins	t2,t1,0x5,0x5
bd001aac:	408a6001 	mtc0	t2,c0_intctl
bd001ab0:	3c090080 	lui	t1,0x80
bd001ab4:	40896800 	mtc0	t1,c0_cause
bd001ab8:	40088000 	mfc0	t0,c0_config
bd001abc:	7d090580 	ext	t1,t0,0x16,0x1
bd001ac0:	00094c40 	sll	t1,t1,0x11
bd001ac4:	40086000 	mfc0	t0,c0_status
bd001ac8:	3c010058 	lui	at,0x58
bd001acc:	01014024 	and	t0,t0,at
bd001ad0:	01284025 	or	t0,t1,t0
bd001ad4:	40886000 	mtc0	t0,c0_status
bd001ad8:	000000c0 	ehb
bd001adc:	3c089d00 	lui	t0,0x9d00
bd001ae0:	25082884 	addiu	t0,t0,10372
bd001ae4:	0100f809 	jalr	t0
bd001ae8:	00000000 	nop
bd001aec:	40086000 	mfc0	t0,c0_status
bd001af0:	3c01ffbf 	lui	at,0xffbf
bd001af4:	3421ffff 	ori	at,at,0xffff
bd001af8:	01014024 	and	t0,t0,at
bd001afc:	40886000 	mtc0	t0,c0_status
bd001b00:	30840000 	andi	a0,a0,0x0
bd001b04:	30a50000 	andi	a1,a1,0x0
bd001b08:	3c089d00 	lui	t0,0x9d00
bd001b0c:	250826e4 	addiu	t0,t0,9956
bd001b10:	01000008 	jr	t0
bd001b14:	00000000 	nop

Disassembly of section .bev_excpt:

bd001cf0 <_bev_exception>:
bd001cf0:	3c1a9d00 	lui	k0,0x9d00
bd001cf4:	275a2738 	addiu	k0,k0,10040
bd001cf8:	03400008 	jr	k0
bd001cfc:	00000000 	nop

Disassembly of section .app_excpt:

9d000180 <_gen_exception>:
9d000180:	3c1a9d00 	lui	k0,0x9d00
9d000184:	275a2584 	addiu	k0,k0,9604
9d000188:	03400008 	jr	k0
9d00018c:	00000000 	nop

Disassembly of section .vector_0:

9d000200 <__vector_dispatch_0>:
9d000200:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000204:	00000000 	nop

Disassembly of section .vector_1:

9d000220 <__vector_dispatch_1>:
9d000220:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000224:	00000000 	nop

Disassembly of section .vector_2:

9d000240 <__vector_dispatch_2>:
9d000240:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000244:	00000000 	nop

Disassembly of section .vector_3:

9d000260 <__vector_dispatch_3>:
9d000260:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000264:	00000000 	nop

Disassembly of section .vector_4:

9d000280 <__vector_dispatch_4>:
9d000280:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000284:	00000000 	nop

Disassembly of section .vector_5:

9d0002a0 <__vector_dispatch_5>:
9d0002a0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0002a4:	00000000 	nop

Disassembly of section .vector_6:

9d0002c0 <__vector_dispatch_6>:
9d0002c0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0002c4:	00000000 	nop

Disassembly of section .vector_7:

9d0002e0 <__vector_dispatch_7>:
9d0002e0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0002e4:	00000000 	nop

Disassembly of section .vector_8:

9d000300 <__vector_dispatch_8>:
9d000300:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000304:	00000000 	nop

Disassembly of section .vector_9:

9d000320 <__vector_dispatch_9>:
9d000320:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000324:	00000000 	nop

Disassembly of section .vector_10:

9d000340 <__vector_dispatch_10>:
9d000340:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000344:	00000000 	nop

Disassembly of section .vector_11:

9d000360 <__vector_dispatch_11>:
9d000360:	0b400906 	j	9d002418 <.LFE9>
9d000364:	00000000 	nop

Disassembly of section .vector_12:

9d000380 <__vector_dispatch_12>:
9d000380:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000384:	00000000 	nop

Disassembly of section .vector_13:

9d0003a0 <__vector_dispatch_13>:
9d0003a0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0003a4:	00000000 	nop

Disassembly of section .vector_14:

9d0003c0 <__vector_dispatch_14>:
9d0003c0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0003c4:	00000000 	nop

Disassembly of section .vector_15:

9d0003e0 <__vector_dispatch_15>:
9d0003e0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0003e4:	00000000 	nop

Disassembly of section .vector_16:

9d000400 <__vector_dispatch_16>:
9d000400:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000404:	00000000 	nop

Disassembly of section .vector_17:

9d000420 <__vector_dispatch_17>:
9d000420:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000424:	00000000 	nop

Disassembly of section .vector_18:

9d000440 <__vector_dispatch_18>:
9d000440:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000444:	00000000 	nop

Disassembly of section .vector_19:

9d000460 <__vector_dispatch_19>:
9d000460:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000464:	00000000 	nop

Disassembly of section .vector_20:

9d000480 <__vector_dispatch_20>:
9d000480:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000484:	00000000 	nop

Disassembly of section .vector_21:

9d0004a0 <__vector_dispatch_21>:
9d0004a0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0004a4:	00000000 	nop

Disassembly of section .vector_22:

9d0004c0 <__vector_dispatch_22>:
9d0004c0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0004c4:	00000000 	nop

Disassembly of section .vector_23:

9d0004e0 <__vector_dispatch_23>:
9d0004e0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0004e4:	00000000 	nop

Disassembly of section .vector_24:

9d000500 <__vector_dispatch_24>:
9d000500:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000504:	00000000 	nop

Disassembly of section .vector_25:

9d000520 <__vector_dispatch_25>:
9d000520:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000524:	00000000 	nop

Disassembly of section .vector_26:

9d000540 <__vector_dispatch_26>:
9d000540:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000544:	00000000 	nop

Disassembly of section .vector_27:

9d000560 <__vector_dispatch_27>:
9d000560:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000564:	00000000 	nop

Disassembly of section .vector_28:

9d000580 <__vector_dispatch_28>:
9d000580:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000584:	00000000 	nop

Disassembly of section .vector_29:

9d0005a0 <__vector_dispatch_29>:
9d0005a0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0005a4:	00000000 	nop

Disassembly of section .vector_30:

9d0005c0 <__vector_dispatch_30>:
9d0005c0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0005c4:	00000000 	nop

Disassembly of section .vector_31:

9d0005e0 <__vector_dispatch_31>:
9d0005e0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0005e4:	00000000 	nop

Disassembly of section .vector_32:

9d000600 <__vector_dispatch_32>:
9d000600:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000604:	00000000 	nop

Disassembly of section .vector_33:

9d000620 <__vector_dispatch_33>:
9d000620:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000624:	00000000 	nop

Disassembly of section .vector_34:

9d000640 <__vector_dispatch_34>:
9d000640:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000644:	00000000 	nop

Disassembly of section .vector_35:

9d000660 <__vector_dispatch_35>:
9d000660:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000664:	00000000 	nop

Disassembly of section .vector_36:

9d000680 <__vector_dispatch_36>:
9d000680:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000684:	00000000 	nop

Disassembly of section .vector_37:

9d0006a0 <__vector_dispatch_37>:
9d0006a0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0006a4:	00000000 	nop

Disassembly of section .vector_38:

9d0006c0 <__vector_dispatch_38>:
9d0006c0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0006c4:	00000000 	nop

Disassembly of section .vector_39:

9d0006e0 <__vector_dispatch_39>:
9d0006e0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0006e4:	00000000 	nop

Disassembly of section .vector_40:

9d000700 <__vector_dispatch_40>:
9d000700:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000704:	00000000 	nop

Disassembly of section .vector_41:

9d000720 <__vector_dispatch_41>:
9d000720:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000724:	00000000 	nop

Disassembly of section .vector_42:

9d000740 <__vector_dispatch_42>:
9d000740:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000744:	00000000 	nop

Disassembly of section .vector_43:

9d000760 <__vector_dispatch_43>:
9d000760:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000764:	00000000 	nop

Disassembly of section .vector_44:

9d000780 <__vector_dispatch_44>:
9d000780:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000784:	00000000 	nop

Disassembly of section .vector_45:

9d0007a0 <__vector_dispatch_45>:
9d0007a0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0007a4:	00000000 	nop

Disassembly of section .vector_46:

9d0007c0 <__vector_dispatch_46>:
9d0007c0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0007c4:	00000000 	nop

Disassembly of section .vector_47:

9d0007e0 <__vector_dispatch_47>:
9d0007e0:	0b4009f2 	j	9d0027c8 <.LFE0>
9d0007e4:	00000000 	nop

Disassembly of section .vector_48:

9d000800 <__vector_dispatch_48>:
9d000800:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000804:	00000000 	nop

Disassembly of section .vector_49:

9d000820 <__vector_dispatch_49>:
9d000820:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000824:	00000000 	nop

Disassembly of section .vector_50:

9d000840 <__vector_dispatch_50>:
9d000840:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000844:	00000000 	nop

Disassembly of section .vector_51:

9d000860 <__vector_dispatch_51>:
9d000860:	0b4009f2 	j	9d0027c8 <.LFE0>
9d000864:	00000000 	nop

Disassembly of section ._debug_exception:

bfc00480 <__DbgExecReturn>:
bfc00480:	409bf800 	mtc0	k1,c0_desave
bfc00484:	000000c0 	ehb
bfc00488:	3c1b9d00 	lui	k1,0x9d00
bfc0048c:	277b2810 	addiu	k1,k1,10256
bfc00490:	13600002 	beqz	k1,bfc0049c <__DbgExecReturn+0x1c>
bfc00494:	00000000 	nop
bfc00498:	409bc000 	mtc0	k1,c0_depc
bfc0049c:	401bf800 	mfc0	k1,c0_desave
bfc004a0:	000000c0 	ehb
bfc004a4:	4200001f 	deret
bfc004a8:	00000000 	nop

Disassembly of section .text:

9d001e00 <waitPMP>:

// wait for the peripheral master port (PMP) to be ready
// should be called before every read and write operation
static void waitPMP(void)
{
  while(PMMODEbits.BUSY) { ; }
9d001e00:	3c03bf80 	lui	v1,0xbf80
9d001e04:	8c627010 	lw	v0,28688(v1)
9d001e08:	30428000 	andi	v0,v0,0x8000
9d001e0c:	1440fffd 	bnez	v0,9d001e04 <waitPMP+0x4>
9d001e10:	00000000 	nop
}
9d001e14:	03e00008 	jr	ra
9d001e18:	00000000 	nop

9d001e1c <LCD_Read>:
  PMDIN = data;        // send the data
}

// read data from the LCD.  
// rs : the value of the RS signal 0 for instructions status, 1 for data
unsigned char LCD_Read(int rs) {
9d001e1c:	27bdffe0 	addiu	sp,sp,-32
9d001e20:	afbf001c 	sw	ra,28(sp)
9d001e24:	afb00018 	sw	s0,24(sp)
  volatile unsigned char val = 0; // volatile so 1st read doesn't get optimized away
9d001e28:	a3a00010 	sb	zero,16(sp)
  if(rs) { // 1 to read data
9d001e2c:	10800005 	beqz	a0,9d001e44 <LCD_Read+0x28>
9d001e30:	24030400 	li	v1,1024
    PMADDRSET = 1 << PMABIT;
9d001e34:	3c02bf80 	lui	v0,0xbf80
9d001e38:	ac437028 	sw	v1,28712(v0)
9d001e3c:	0b400793 	j	9d001e4c <LCD_Read+0x30>
9d001e40:	00000000 	nop
  } else { // 0 to read command status
    PMADDRCLR = 1 << PMABIT;
9d001e44:	3c02bf80 	lui	v0,0xbf80
9d001e48:	ac437024 	sw	v1,28708(v0)
  }
  // from the PIC32 reference manual, you must read twice to actually get the data
  waitPMP();                  // wait for the PMP to be ready
9d001e4c:	0f400780 	jal	9d001e00 <waitPMP>
9d001e50:	3c10bf80 	lui	s0,0xbf80

9d001e54 <.LVL1>:
  val = PMDIN;
9d001e54:	8e027040 	lw	v0,28736(s0)
9d001e58:	304200ff 	andi	v0,v0,0xff
9d001e5c:	a3a20010 	sb	v0,16(sp)
  waitPMP();
9d001e60:	0f400780 	jal	9d001e00 <waitPMP>
9d001e64:	00000000 	nop

9d001e68 <.LVL2>:
  val = PMDIN;
9d001e68:	8e027040 	lw	v0,28736(s0)
9d001e6c:	304200ff 	andi	v0,v0,0xff
9d001e70:	a3a20010 	sb	v0,16(sp)
  return val;
9d001e74:	93a20010 	lbu	v0,16(sp)
}
9d001e78:	304200ff 	andi	v0,v0,0xff
9d001e7c:	8fbf001c 	lw	ra,28(sp)
9d001e80:	8fb00018 	lw	s0,24(sp)
9d001e84:	03e00008 	jr	ra
9d001e88:	27bd0020 	addiu	sp,sp,32

9d001e8c <LCD_Write>:
}

// Write data to the LCD and wait for it to finish by checking the busy flag. 
// rs : the value of the RS signal, 0 for an instruction 1 for data
// data : the byte to send
void LCD_Write(int rs, unsigned char data) {
9d001e8c:	27bdffd8 	addiu	sp,sp,-40
9d001e90:	afbf0024 	sw	ra,36(sp)
9d001e94:	afb10020 	sw	s1,32(sp)
9d001e98:	afb0001c 	sw	s0,28(sp)
9d001e9c:	00808021 	move	s0,a0
9d001ea0:	00a08821 	move	s1,a1

9d001ea4 <.LBB4>:
}

// wait for the LCD to finish its command.
// We check this by reading from the LCD
static void waitLCD() {
  volatile unsigned char val = 0x80;
9d001ea4:	2402ff80 	li	v0,-128
9d001ea8:	a3a20010 	sb	v0,16(sp)
  
  // Read from the LCD until the Busy flag (BF, 7th bit) is 0
  while (val & 0x80) {
9d001eac:	93a20010 	lbu	v0,16(sp)
9d001eb0:	7c021420 	seb	v0,v0
9d001eb4:	04410008 	bgez	v0,9d001ed8 <.LVL5+0x14>
9d001eb8:	24020032 	li	v0,50
    val = LCD_Read(0);
9d001ebc:	0f400787 	jal	9d001e1c <LCD_Read>
9d001ec0:	00002021 	move	a0,zero

9d001ec4 <.LVL5>:
9d001ec4:	a3a20010 	sb	v0,16(sp)
// We check this by reading from the LCD
static void waitLCD() {
  volatile unsigned char val = 0x80;
  
  // Read from the LCD until the Busy flag (BF, 7th bit) is 0
  while (val & 0x80) {
9d001ec8:	93a20010 	lbu	v0,16(sp)
9d001ecc:	7c021420 	seb	v0,v0
9d001ed0:	0440fffa 	bltz	v0,9d001ebc <.LBB4+0x18>
9d001ed4:	24020032 	li	v0,50
    val = LCD_Read(0);
  }
  int i = 0;
  for(i = 0; i < 50; ++i) { // slight delay
    _nop();
9d001ed8:	00000040 	ssnop
9d001edc:	2442ffff 	addiu	v0,v0,-1
  // Read from the LCD until the Busy flag (BF, 7th bit) is 0
  while (val & 0x80) {
    val = LCD_Read(0);
  }
  int i = 0;
  for(i = 0; i < 50; ++i) { // slight delay
9d001ee0:	1440fffd 	bnez	v0,9d001ed8 <.LVL5+0x14>
9d001ee4:	00000000 	nop

9d001ee8 <.LBE4>:
// Write data to the LCD and wait for it to finish by checking the busy flag. 
// rs : the value of the RS signal, 0 for an instruction 1 for data
// data : the byte to send
void LCD_Write(int rs, unsigned char data) {
  waitLCD();           // wait for the LCD to be ready
  if(rs) { // 1 for data
9d001ee8:	12000004 	beqz	s0,9d001efc <.LBE4+0x14>
9d001eec:	24030400 	li	v1,1024
    PMADDRSET = 1 << PMABIT;
9d001ef0:	3c02bf80 	lui	v0,0xbf80
9d001ef4:	0b4007c1 	j	9d001f04 <.LBE4+0x1c>
9d001ef8:	ac437028 	sw	v1,28712(v0)
  } else { // 0 for command
    PMADDRCLR = 1 << PMABIT; 
9d001efc:	3c02bf80 	lui	v0,0xbf80
9d001f00:	ac437024 	sw	v1,28708(v0)
  }
  waitPMP();           // Wait for the PMP to be ready
9d001f04:	0f400780 	jal	9d001e00 <waitPMP>
9d001f08:	00000000 	nop

9d001f0c <.LVL12>:
  PMDIN = data;        // send the data
9d001f0c:	3c02bf80 	lui	v0,0xbf80
9d001f10:	ac517040 	sw	s1,28736(v0)
}
9d001f14:	0b4007c7 	j	9d001f1c <.LVL12+0x10>
9d001f18:	8fbf0024 	lw	ra,36(sp)
9d001f1c:	8fb10020 	lw	s1,32(sp)
9d001f20:	8fb0001c 	lw	s0,28(sp)
9d001f24:	03e00008 	jr	ra
9d001f28:	27bd0028 	addiu	sp,sp,40

9d001f2c <LCD_Clear>:
    __builtin_enable_interrupts();
  }
}

// Clears the display and returns to the home position (0,0)
void LCD_Clear(void) {
9d001f2c:	27bdffe8 	addiu	sp,sp,-24
9d001f30:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0,0x01); //clear the whole screen
9d001f34:	00002021 	move	a0,zero
9d001f38:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d001f3c:	24050001 	li	a1,1

9d001f40 <.LVL15>:
}
9d001f40:	8fbf0014 	lw	ra,20(sp)
9d001f44:	03e00008 	jr	ra
9d001f48:	27bd0018 	addiu	sp,sp,24

9d001f4c <LCD_Home>:

// Return the cursor and display to the home position (0,0)
void LCD_Home(void) {
9d001f4c:	27bdffe8 	addiu	sp,sp,-24
9d001f50:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0,0x02);
9d001f54:	00002021 	move	a0,zero
9d001f58:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d001f5c:	24050002 	li	a1,2

9d001f60 <.LVL16>:
}
9d001f60:	8fbf0014 	lw	ra,20(sp)
9d001f64:	03e00008 	jr	ra
9d001f68:	27bd0018 	addiu	sp,sp,24

9d001f6c <LCD_Entry>:

// Issue the LCD entry mode set command
// This tells the LCD what to do after writing a character
// id : 1 increment cursor, 0 decrement cursor
// s : 1 shift display right, 0 don't shift display
void LCD_Entry(int id, int s) {
9d001f6c:	27bdffe8 	addiu	sp,sp,-24
9d001f70:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0, 0x04 | (id << 1) | s);
9d001f74:	34a50004 	ori	a1,a1,0x4
9d001f78:	00042040 	sll	a0,a0,0x1
9d001f7c:	00a42825 	or	a1,a1,a0
9d001f80:	00002021 	move	a0,zero
9d001f84:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d001f88:	30a500ff 	andi	a1,a1,0xff

9d001f8c <.LVL20>:
}
9d001f8c:	8fbf0014 	lw	ra,20(sp)
9d001f90:	03e00008 	jr	ra
9d001f94:	27bd0018 	addiu	sp,sp,24

9d001f98 <LCD_Display>:
// Issue the LCD Display command
// Changes display settings
// d : 1 display on, 0 display off
// c : 1 cursor on, 0 cursor off
// b : 1 cursor blinks, 0 cursor doesn't blink
void LCD_Display(int d, int c, int b) {
9d001f98:	27bdffe8 	addiu	sp,sp,-24
9d001f9c:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0, 0x08 | (d << 2) | (c << 1) | b);
9d001fa0:	34c60008 	ori	a2,a2,0x8
9d001fa4:	00052840 	sll	a1,a1,0x1
9d001fa8:	00c53025 	or	a2,a2,a1
9d001fac:	00042080 	sll	a0,a0,0x2
9d001fb0:	00c42825 	or	a1,a2,a0
9d001fb4:	00002021 	move	a0,zero
9d001fb8:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d001fbc:	30a500ff 	andi	a1,a1,0xff

9d001fc0 <.LVL25>:
}
9d001fc0:	8fbf0014 	lw	ra,20(sp)
9d001fc4:	03e00008 	jr	ra
9d001fc8:	27bd0018 	addiu	sp,sp,24

9d001fcc <LCD_Shift>:

// Issue the LCD display shift command
// Move the cursor or the display right or left
// sc : 0 shift cursor, 1 shift display
// rl : 0 to the left, 1 to the right
void LCD_Shift(int sc, int rl) {
9d001fcc:	27bdffe8 	addiu	sp,sp,-24
9d001fd0:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0,0x1 | (sc << 3) | (rl << 2));
9d001fd4:	00052880 	sll	a1,a1,0x2
9d001fd8:	34a50001 	ori	a1,a1,0x1
9d001fdc:	000420c0 	sll	a0,a0,0x3
9d001fe0:	00a42825 	or	a1,a1,a0
9d001fe4:	00002021 	move	a0,zero
9d001fe8:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d001fec:	30a500fd 	andi	a1,a1,0xfd

9d001ff0 <.LVL29>:
}
9d001ff0:	8fbf0014 	lw	ra,20(sp)
9d001ff4:	03e00008 	jr	ra
9d001ff8:	27bd0018 	addiu	sp,sp,24

9d001ffc <LCD_Function>:
// Issue the LCD Functions set command
// This controls some LCD settings
// You may want to clear the screen after calling this
// n : 0 one line, 1 two lines
// f : 0 small font, 1 large font (only if n == 0)
void LCD_Function(int n, int f) {
9d001ffc:	27bdffe8 	addiu	sp,sp,-24
9d002000:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0, 0x30 | (n << 3) | (f << 2));
9d002004:	00052880 	sll	a1,a1,0x2
9d002008:	34a50030 	ori	a1,a1,0x30
9d00200c:	000420c0 	sll	a0,a0,0x3
9d002010:	00a42825 	or	a1,a1,a0
9d002014:	00002021 	move	a0,zero
9d002018:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d00201c:	30a500fc 	andi	a1,a1,0xfc

9d002020 <.LVL33>:
}
9d002020:	8fbf0014 	lw	ra,20(sp)
9d002024:	03e00008 	jr	ra
9d002028:	27bd0018 	addiu	sp,sp,24

9d00202c <LCD_Move>:

// Move the cursor to the desired line and column
// Does this by issuing a DDRAM Move instruction
// line : line 0 or line 1
// col  : the desired column
void LCD_Move(int line, int col) {
9d00202c:	27bdffe8 	addiu	sp,sp,-24
9d002030:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0, 0x80 | (line << 6) | col);
9d002034:	2402ff80 	li	v0,-128
9d002038:	00a22825 	or	a1,a1,v0
9d00203c:	00042180 	sll	a0,a0,0x6
9d002040:	00a42825 	or	a1,a1,a0
9d002044:	00002021 	move	a0,zero
9d002048:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d00204c:	30a500ff 	andi	a1,a1,0xff

9d002050 <.LVL37>:
}
9d002050:	8fbf0014 	lw	ra,20(sp)
9d002054:	03e00008 	jr	ra
9d002058:	27bd0018 	addiu	sp,sp,24

9d00205c <LCD_CMove>:

// Sets the CGRAM address, used for creating custom
// characters
// addr address in the CGRAM to make current
void LCD_CMove(unsigned char addr) {
9d00205c:	27bdffe8 	addiu	sp,sp,-24
9d002060:	afbf0014 	sw	ra,20(sp)
  LCD_Write(0, 0x40 | addr);
9d002064:	34850040 	ori	a1,a0,0x40
9d002068:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d00206c:	00002021 	move	a0,zero

9d002070 <.LVL40>:
}
9d002070:	8fbf0014 	lw	ra,20(sp)
9d002074:	03e00008 	jr	ra
9d002078:	27bd0018 	addiu	sp,sp,24

9d00207c <LCD_WriteChar>:

// Writes the character to the LCD at the current position
void LCD_WriteChar(char c) {         
9d00207c:	27bdffe8 	addiu	sp,sp,-24
9d002080:	afbf0014 	sw	ra,20(sp)
  LCD_Write(1, c); 
9d002084:	308500ff 	andi	a1,a0,0xff
9d002088:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d00208c:	24040001 	li	a0,1

9d002090 <.LVL43>:
}
9d002090:	8fbf0014 	lw	ra,20(sp)
9d002094:	03e00008 	jr	ra
9d002098:	27bd0018 	addiu	sp,sp,24

9d00209c <LCD_WriteString>:

// Write a string to the LCD starting at the current cursor
void LCD_WriteString(const char *str) {
9d00209c:	27bdffe8 	addiu	sp,sp,-24
9d0020a0:	afbf0014 	sw	ra,20(sp)
9d0020a4:	afb00010 	sw	s0,16(sp)
9d0020a8:	00808021 	move	s0,a0
  while(*str) {
9d0020ac:	80840000 	lb	a0,0(a0)
9d0020b0:	10800006 	beqz	a0,9d0020cc <.LVL46+0xc>
9d0020b4:	8fbf0014 	lw	ra,20(sp)
    LCD_WriteChar(*str); // increment string pointer after char sent
9d0020b8:	0f40081f 	jal	9d00207c <LCD_WriteChar>
9d0020bc:	26100001 	addiu	s0,s0,1

9d0020c0 <.LVL46>:
  LCD_Write(1, c); 
}

// Write a string to the LCD starting at the current cursor
void LCD_WriteString(const char *str) {
  while(*str) {
9d0020c0:	82040000 	lb	a0,0(s0)
9d0020c4:	1480fffc 	bnez	a0,9d0020b8 <LCD_WriteString+0x1c>
9d0020c8:	8fbf0014 	lw	ra,20(sp)
    LCD_WriteChar(*str); // increment string pointer after char sent
    ++str;
  }
}
9d0020cc:	8fb00010 	lw	s0,16(sp)
9d0020d0:	03e00008 	jr	ra
9d0020d4:	27bd0018 	addiu	sp,sp,24

9d0020d8 <LCD_CustomChar>:
// Make val a custom character.  This only implements 
// The small font version
// val : between 0 and 7
// data : 7 character array.  The first 5 bits of each character
//        determine whether that pixel is on or off
void LCD_CustomChar(unsigned char val, const char * data) {
9d0020d8:	27bdffd8 	addiu	sp,sp,-40
9d0020dc:	afbf0024 	sw	ra,36(sp)
9d0020e0:	afb30020 	sw	s3,32(sp)
9d0020e4:	afb2001c 	sw	s2,28(sp)
9d0020e8:	afb10018 	sw	s1,24(sp)
9d0020ec:	afb00014 	sw	s0,20(sp)
9d0020f0:	00a09821 	move	s3,a1
  int i = 0;
  for(i = 0; i < 7; ++i) {
    LCD_CMove(((val & 7) << 2) | i);
9d0020f4:	30840007 	andi	a0,a0,0x7
9d0020f8:	00049080 	sll	s2,a0,0x2
// val : between 0 and 7
// data : 7 character array.  The first 5 bits of each character
//        determine whether that pixel is on or off
void LCD_CustomChar(unsigned char val, const char * data) {
  int i = 0;
  for(i = 0; i < 7; ++i) {
9d0020fc:	00008021 	move	s0,zero
9d002100:	24110007 	li	s1,7
    LCD_CMove(((val & 7) << 2) | i);
9d002104:	02502025 	or	a0,s2,s0
9d002108:	0f400817 	jal	9d00205c <LCD_CMove>
9d00210c:	308400ff 	andi	a0,a0,0xff

9d002110 <.LVL52>:
9d002110:	02701021 	addu	v0,s3,s0
    LCD_Write(1, data[i]);
9d002114:	24040001 	li	a0,1
9d002118:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d00211c:	90450000 	lbu	a1,0(v0)

9d002120 <.LVL53>:
// val : between 0 and 7
// data : 7 character array.  The first 5 bits of each character
//        determine whether that pixel is on or off
void LCD_CustomChar(unsigned char val, const char * data) {
  int i = 0;
  for(i = 0; i < 7; ++i) {
9d002120:	26100001 	addiu	s0,s0,1
9d002124:	1611fff8 	bne	s0,s1,9d002108 <LCD_CustomChar+0x30>
9d002128:	02502025 	or	a0,s2,s0
    LCD_CMove(((val & 7) << 2) | i);
    LCD_Write(1, data[i]);
  }
}
9d00212c:	8fbf0024 	lw	ra,36(sp)
9d002130:	8fb30020 	lw	s3,32(sp)
9d002134:	8fb2001c 	lw	s2,28(sp)
9d002138:	8fb10018 	lw	s1,24(sp)
9d00213c:	8fb00014 	lw	s0,20(sp)
9d002140:	03e00008 	jr	ra
9d002144:	27bd0028 	addiu	sp,sp,40

9d002148 <LCD_Setup>:
// pins RE0 - RE7 (PMD0 - PMD7) connect to LCD pins D0 - D7
// pin RD4 (PMENB) connects to LCD pin E
// pin RD5 (PMRD/PMWR) Connects to LCD pin R/W
// pin RB13 (PMA10) Connects to RS.
// interrupts will be disabled while this function executes
void LCD_Setup() {
9d002148:	27bdffe8 	addiu	sp,sp,-24
9d00214c:	afbf0014 	sw	ra,20(sp)
9d002150:	afb00010 	sw	s0,16(sp)
  int en = __builtin_disable_interrupts();  // disable interrupts, remember initial state
9d002154:	41706000 	di	s0
9d002158:	000000c0 	ehb
  
  IEC1bits.PMPIE = 0;    // disable PMP interrupts
9d00215c:	3c02bf88 	lui	v0,0xbf88
9d002160:	8c431070 	lw	v1,4208(v0)
9d002164:	7c031084 	ins	v1,zero,0x2,0x1
9d002168:	ac431070 	sw	v1,4208(v0)
  PMCON = 0;             // clear PMCON, like it is on reset
9d00216c:	3c02bf80 	lui	v0,0xbf80
9d002170:	ac407000 	sw	zero,28672(v0)
  PMCONbits.PTWREN = 1;  // PMENB strobe enabled
9d002174:	3c02bf80 	lui	v0,0xbf80
9d002178:	94437000 	lhu	v1,28672(v0)
9d00217c:	24040001 	li	a0,1
9d002180:	7c834a44 	ins	v1,a0,0x9,0x1
9d002184:	a4437000 	sh	v1,28672(v0)
  PMCONbits.PTRDEN = 1;  // PMRD/PMWR enabled
9d002188:	94437000 	lhu	v1,28672(v0)
9d00218c:	7c834204 	ins	v1,a0,0x8,0x1
9d002190:	a4437000 	sh	v1,28672(v0)
  PMCONbits.WRSP = 1;    // Read/write strobe is active high
9d002194:	94437000 	lhu	v1,28672(v0)
9d002198:	7c830844 	ins	v1,a0,0x1,0x1
9d00219c:	a4437000 	sh	v1,28672(v0)
  PMCONbits.RDSP = 1;    // Read/write strobe is active high
9d0021a0:	94437000 	lhu	v1,28672(v0)
9d0021a4:	7c830004 	ins	v1,a0,0x0,0x1
9d0021a8:	a4437000 	sh	v1,28672(v0)

  PMMODE = 0;            // clear PMMODE like it is on reset
9d0021ac:	3c03bf80 	lui	v1,0xbf80
9d0021b0:	ac607010 	sw	zero,28688(v1)
  PMMODEbits.MODE = 0x3; // set master mode 1, which uses a single strobe
9d0021b4:	3c03bf80 	lui	v1,0xbf80
9d0021b8:	94657010 	lhu	a1,28688(v1)
9d0021bc:	24060003 	li	a2,3
9d0021c0:	7cc54a04 	ins	a1,a2,0x8,0x2
9d0021c4:	a4657010 	sh	a1,28688(v1)
  // The cycle is started when reading from or writing to the PMDIN SFR.
  // Note that the wait states for writes start with minimum of 1 (except WAITE)
  // We add some extra wait states to make sure we meet the time and
  // account for variations in timing amongst different HD44780 compatible parts.
  // The timing we use here is for the KS066U which is faster than the HD44780.
  PMMODEbits.WAITB = 0x3;  // Tas in the LCD datasheet is 60 ns 
9d0021c8:	94657010 	lhu	a1,28688(v1)
9d0021cc:	7cc53984 	ins	a1,a2,0x6,0x2
9d0021d0:	a4657010 	sh	a1,28688(v1)
  PMMODEbits.WAITM = 0xF;  // PWeh in the data sheet is 230 ns (we don't quite meet this)
9d0021d4:	94657010 	lhu	a1,28688(v1)
9d0021d8:	2406000f 	li	a2,15
9d0021dc:	7cc52884 	ins	a1,a2,0x2,0x4
9d0021e0:	a4657010 	sh	a1,28688(v1)
                           // If not working for your LCD you may need to reduce PBCLK
  PMMODEbits.WAITE = 0x1;  // after E is low wait Tah (10ns)
9d0021e4:	94657010 	lhu	a1,28688(v1)
9d0021e8:	7c850804 	ins	a1,a0,0x0,0x2
9d0021ec:	a4657010 	sh	a1,28688(v1)

  PMAEN |= 1 << PMABIT;   // PMA is an address line
9d0021f0:	3c03bf80 	lui	v1,0xbf80
9d0021f4:	8c657050 	lw	a1,28752(v1)
9d0021f8:	34a50400 	ori	a1,a1,0x400
9d0021fc:	ac657050 	sw	a1,28752(v1)
  
  PMCONbits.ON = 1;        // enable the PMP peripheral
9d002200:	94437000 	lhu	v1,28672(v0)
9d002204:	7c837bc4 	ins	v1,a0,0xf,0x1
9d002208:	a4437000 	sh	v1,28672(v0)

9d00220c <.LBB12>:
// This controls some LCD settings
// You may want to clear the screen after calling this
// n : 0 one line, 1 two lines
// f : 0 small font, 1 large font (only if n == 0)
void LCD_Function(int n, int f) {
  LCD_Write(0, 0x30 | (n << 3) | (f << 2));
9d00220c:	00002021 	move	a0,zero
9d002210:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d002214:	24050038 	li	a1,56

9d002218 <.LBB14>:
// Changes display settings
// d : 1 display on, 0 display off
// c : 1 cursor on, 0 cursor off
// b : 1 cursor blinks, 0 cursor doesn't blink
void LCD_Display(int d, int c, int b) {
  LCD_Write(0, 0x08 | (d << 2) | (c << 1) | b);
9d002218:	00002021 	move	a0,zero
9d00221c:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d002220:	2405000c 	li	a1,12

9d002224 <.LBE14>:
  
  PMCONbits.ON = 1;        // enable the PMP peripheral
  // perform the initialization sequence
  LCD_Function(1,0);       // 2 line mode, small font
  LCD_Display(1, 0, 0);    // Display control: display on, cursor off, blinking cursor off
  LCD_Clear();             // clear the LCD 
9d002224:	0f4007cb 	jal	9d001f2c <LCD_Clear>
9d002228:	32100001 	andi	s0,s0,0x1

9d00222c <.LBB16>:
// Issue the LCD entry mode set command
// This tells the LCD what to do after writing a character
// id : 1 increment cursor, 0 decrement cursor
// s : 1 shift display right, 0 don't shift display
void LCD_Entry(int id, int s) {
  LCD_Write(0, 0x04 | (id << 1) | s);
9d00222c:	00002021 	move	a0,zero
9d002230:	0f4007a3 	jal	9d001e8c <LCD_Write>
9d002234:	24050006 	li	a1,6

9d002238 <.LBE16>:
  LCD_Function(1,0);       // 2 line mode, small font
  LCD_Display(1, 0, 0);    // Display control: display on, cursor off, blinking cursor off
  LCD_Clear();             // clear the LCD 
  LCD_Entry(1, 0);         // Cursor moves left to right. do not shift the display
  
  if(en & 0x1)             // if interrupts were enabled before, re-enable them
9d002238:	12000003 	beqz	s0,9d002248 <.LBE16+0x10>
9d00223c:	8fbf0014 	lw	ra,20(sp)
  {
    __builtin_enable_interrupts();
9d002240:	41626020 	ei	v0
  }
}
9d002244:	8fbf0014 	lw	ra,20(sp)
9d002248:	8fb00010 	lw	s0,16(sp)
9d00224c:	03e00008 	jr	ra
9d002250:	27bd0018 	addiu	sp,sp,24

9d002254 <NU32_Startup>:

// Perform startup routines:
//  Make NU32_LED1 and NU32_LED2 pins outputs (NU32_USER is by default an input)
//  Initialize the serial port - UART3 (no interrupt) 
//  Enable interrupts
void NU32_Startup() {
9d002254:	27bdfff8 	addiu	sp,sp,-8
9d002258:	afbf0004 	sw	ra,4(sp)
  // disable interrupts
  __builtin_disable_interrupts();
9d00225c:	41626000 	di	v0
9d002260:	000000c0 	ehb
  // see Chapter 2 "CPU for Devices with M4K Core" of the PIC32 reference manual
  // most of the other bits have prescribed values
  // microchip does not provide a _CP0_SET_CONFIG macro, so we directly use
  // the compiler built-in command _mtc0
  // to disable cache, use 0xa4210582 
  __builtin_mtc0(_CP0_CONFIG, _CP0_CONFIG_SELECT, 0xa4210583); 
9d002264:	3c02a421 	lui	v0,0xa421
9d002268:	24420583 	addiu	v0,v0,1411
9d00226c:	40828000 	mtc0	v0,c0_config
9d002270:	000000c0 	ehb
  
  // set the prefectch cache wait state to 2, as per the
  // electrical characteristics data sheet
  CHECONbits.PFMWS = 0x2;   
9d002274:	3c02bf88 	lui	v0,0xbf88
9d002278:	8c434000 	lw	v1,16384(v0)
9d00227c:	24050002 	li	a1,2
9d002280:	7ca31004 	ins	v1,a1,0x0,0x3
9d002284:	ac434000 	sw	v1,16384(v0)

  //enable prefetch for cacheable and noncacheable memory
  CHECONbits.PREFEN = 0x3; 
9d002288:	8c434000 	lw	v1,16384(v0)
9d00228c:	24040003 	li	a0,3
9d002290:	7c832904 	ins	v1,a0,0x4,0x2
9d002294:	ac434000 	sw	v1,16384(v0)

  // 0 data RAM access wait states
  BMXCONbits.BMXWSDRM = 0x0;
9d002298:	3c02bf88 	lui	v0,0xbf88
9d00229c:	8c432000 	lw	v1,8192(v0)
9d0022a0:	7c033184 	ins	v1,zero,0x6,0x1
9d0022a4:	ac432000 	sw	v1,8192(v0)
  
  // enable multi vector interrupts
  INTCONbits.MVEC = 0x1;
9d0022a8:	3c02bf88 	lui	v0,0xbf88
9d0022ac:	8c461000 	lw	a2,4096(v0)
9d0022b0:	24030001 	li	v1,1
9d0022b4:	7c666304 	ins	a2,v1,0xc,0x1
9d0022b8:	ac461000 	sw	a2,4096(v0)

  // disable JTAG to get B10, B11, B12 and B13 back
  DDPCONbits.JTAGEN = 0;
9d0022bc:	3c02bf81 	lui	v0,0xbf81
9d0022c0:	9046f200 	lbu	a2,-3584(v0)
9d0022c4:	7c0618c4 	ins	a2,zero,0x3,0x1
9d0022c8:	a046f200 	sb	a2,-3584(v0)

  TRISFCLR = 0x0003;  // Make F0 and F1 outputs (LED1 and LED2)
9d0022cc:	3c02bf88 	lui	v0,0xbf88
9d0022d0:	ac446144 	sw	a0,24900(v0)
  NU32_LED1 = 1;      // LED1 is off
9d0022d4:	3c02bf88 	lui	v0,0xbf88
9d0022d8:	90446160 	lbu	a0,24928(v0)
9d0022dc:	7c640004 	ins	a0,v1,0x0,0x1
9d0022e0:	a0446160 	sb	a0,24928(v0)
  NU32_LED2 = 0;      // LED2 is on
9d0022e4:	90446160 	lbu	a0,24928(v0)
9d0022e8:	7c040844 	ins	a0,zero,0x1,0x1
9d0022ec:	a0446160 	sb	a0,24928(v0)

  // turn on UART3 without an interrupt
  U3MODEbits.BRGH = 0; // set baud to NU32_DESIRED_BAUD
9d0022f0:	3c02bf80 	lui	v0,0xbf80
9d0022f4:	94446400 	lhu	a0,25600(v0)
9d0022f8:	7c0418c4 	ins	a0,zero,0x3,0x1
9d0022fc:	a4446400 	sh	a0,25600(v0)
  U3BRG = ((NU32_SYS_FREQ / NU32_DESIRED_BAUD) / 16) - 1;
9d002300:	24060014 	li	a2,20
9d002304:	3c04bf80 	lui	a0,0xbf80
9d002308:	ac866440 	sw	a2,25664(a0)

  // 8 bit, no parity bit, and 1 stop bit (8N1 setup)
  U3MODEbits.PDSEL = 0;
9d00230c:	94446400 	lhu	a0,25600(v0)
9d002310:	7c041044 	ins	a0,zero,0x1,0x2
9d002314:	a4446400 	sh	a0,25600(v0)
  U3MODEbits.STSEL = 0;
9d002318:	94446400 	lhu	a0,25600(v0)
9d00231c:	7c040004 	ins	a0,zero,0x0,0x1
9d002320:	a4446400 	sh	a0,25600(v0)

  // configure TX & RX pins as output & input pins
  U3STAbits.UTXEN = 1;
9d002324:	3c04bf80 	lui	a0,0xbf80
9d002328:	8c866410 	lw	a2,25616(a0)
9d00232c:	7c665284 	ins	a2,v1,0xa,0x1
9d002330:	ac866410 	sw	a2,25616(a0)
  U3STAbits.URXEN = 1;
9d002334:	8c866410 	lw	a2,25616(a0)
9d002338:	7c666304 	ins	a2,v1,0xc,0x1
9d00233c:	ac866410 	sw	a2,25616(a0)
  // configure hardware flow control using RTS and CTS
  U3MODEbits.UEN = 2;
9d002340:	94446400 	lhu	a0,25600(v0)
9d002344:	7ca44a04 	ins	a0,a1,0x8,0x2
9d002348:	a4446400 	sh	a0,25600(v0)

  // enable the uart
  U3MODEbits.ON = 1;
9d00234c:	94446400 	lhu	a0,25600(v0)
9d002350:	7c647bc4 	ins	a0,v1,0xf,0x1
9d002354:	a4446400 	sh	a0,25600(v0)

  __builtin_enable_interrupts();
9d002358:	41626020 	ei	v0
}
9d00235c:	8fbf0004 	lw	ra,4(sp)
9d002360:	03e00008 	jr	ra
9d002364:	27bd0008 	addiu	sp,sp,8

9d002368 <NU32_ReadUART3>:
// Read from UART3
// block other functions until you get a '\r' or '\n'
// send the pointer to your char array and the number of elements in the array
void NU32_ReadUART3(char * message, int maxLength) {
  char data = 0;
  int complete = 0, num_bytes = 0;
9d002368:	00003021 	move	a2,zero
  // loop until you get a '\r' or '\n'
  while (!complete) {
    if (U3STAbits.URXDA) { // if data is available
9d00236c:	3c03bf80 	lui	v1,0xbf80
      data = U3RXREG;      // read the data
9d002370:	3c08bf80 	lui	t0,0xbf80
      if ((data == '\n') || (data == '\r')) {
9d002374:	2407000a 	li	a3,10
9d002378:	0b4008ee 	j	9d0023b8 <NU32_ReadUART3+0x50>
9d00237c:	2409000d 	li	t1,13
void NU32_ReadUART3(char * message, int maxLength) {
  char data = 0;
  int complete = 0, num_bytes = 0;
  // loop until you get a '\r' or '\n'
  while (!complete) {
    if (U3STAbits.URXDA) { // if data is available
9d002380:	8c626410 	lw	v0,25616(v1)
9d002384:	30420001 	andi	v0,v0,0x1
9d002388:	1040fffd 	beqz	v0,9d002380 <NU32_ReadUART3+0x18>
9d00238c:	00000000 	nop
      data = U3RXREG;      // read the data
9d002390:	8d026430 	lw	v0,25648(t0)
9d002394:	7c021420 	seb	v0,v0
      if ((data == '\n') || (data == '\r')) {
9d002398:	5047000e 	beql	v0,a3,9d0023d4 <NU32_ReadUART3+0x6c>
9d00239c:	00862021 	addu	a0,a0,a2
9d0023a0:	1049000b 	beq	v0,t1,9d0023d0 <NU32_ReadUART3+0x68>
9d0023a4:	00865021 	addu	t2,a0,a2
        complete = 1;
      } else {
        message[num_bytes] = data;
9d0023a8:	a1420000 	sb	v0,0(t2)
        ++num_bytes;
9d0023ac:	24c60001 	addiu	a2,a2,1
        // roll over if the array is too small
        if (num_bytes >= maxLength) {
9d0023b0:	00c5102a 	slt	v0,a2,a1
          num_bytes = 0;
9d0023b4:	0002300a 	movz	a2,zero,v0
void NU32_ReadUART3(char * message, int maxLength) {
  char data = 0;
  int complete = 0, num_bytes = 0;
  // loop until you get a '\r' or '\n'
  while (!complete) {
    if (U3STAbits.URXDA) { // if data is available
9d0023b8:	8c626410 	lw	v0,25616(v1)
9d0023bc:	30420001 	andi	v0,v0,0x1
9d0023c0:	1040ffef 	beqz	v0,9d002380 <NU32_ReadUART3+0x18>
9d0023c4:	00000000 	nop
9d0023c8:	0b4008e4 	j	9d002390 <NU32_ReadUART3+0x28>
9d0023cc:	00000000 	nop
        }
      }
    }
  }
  // end the string
  message[num_bytes] = '\0';
9d0023d0:	00862021 	addu	a0,a0,a2
9d0023d4:	03e00008 	jr	ra
9d0023d8:	a0800000 	sb	zero,0(a0)

9d0023dc <NU32_WriteUART3>:
}

// Write a character array using UART3
void NU32_WriteUART3(const char * string) {
  while (*string != '\0') {
9d0023dc:	80850000 	lb	a1,0(a0)
9d0023e0:	10a0000b 	beqz	a1,9d002410 <NU32_WriteUART3+0x34>
9d0023e4:	3c03bf80 	lui	v1,0xbf80
    while (U3STAbits.UTXBF) {
      ; // wait until tx buffer isn't full
    }
    U3TXREG = *string;
9d0023e8:	3c06bf80 	lui	a2,0xbf80
}

// Write a character array using UART3
void NU32_WriteUART3(const char * string) {
  while (*string != '\0') {
    while (U3STAbits.UTXBF) {
9d0023ec:	8c626410 	lw	v0,25616(v1)
9d0023f0:	30420200 	andi	v0,v0,0x200
9d0023f4:	1440fffd 	bnez	v0,9d0023ec <NU32_WriteUART3+0x10>
9d0023f8:	00000000 	nop
      ; // wait until tx buffer isn't full
    }
    U3TXREG = *string;
9d0023fc:	acc56420 	sw	a1,25632(a2)
    ++string;
9d002400:	24840001 	addiu	a0,a0,1
  message[num_bytes] = '\0';
}

// Write a character array using UART3
void NU32_WriteUART3(const char * string) {
  while (*string != '\0') {
9d002404:	80850000 	lb	a1,0(a0)
9d002408:	14a0fff8 	bnez	a1,9d0023ec <NU32_WriteUART3+0x10>
9d00240c:	00000000 	nop
9d002410:	03e00008 	jr	ra
9d002414:	00000000 	nop

Disassembly of section .text:

9d002418 <Ext0ISR>:
#include "NU32.h"          // constants, funcs for startup and UART

void __ISR(_EXTERNAL_2_VECTOR, IPL2SOFT) Ext0ISR(void) { // step 1: the ISR
9d002418:	415de800 	rdpgpr	sp,sp
9d00241c:	401a7000 	mfc0	k0,c0_epc
9d002420:	401b6000 	mfc0	k1,c0_status
9d002424:	27bdffe0 	addiu	sp,sp,-32
9d002428:	afba001c 	sw	k0,28(sp)
9d00242c:	401a6002 	mfc0	k0,c0_srsctl
9d002430:	afbb0018 	sw	k1,24(sp)
9d002434:	afba0014 	sw	k0,20(sp)
9d002438:	7c1b7844 	ins	k1,zero,0x1,0xf
9d00243c:	377b0800 	ori	k1,k1,0x800
9d002440:	409b6000 	mtc0	k1,c0_status
9d002444:	afbf000c 	sw	ra,12(sp)
9d002448:	afa40008 	sw	a0,8(sp)
9d00244c:	afa30004 	sw	v1,4(sp)
9d002450:	afa20000 	sw	v0,0(sp)
	while (!PORTDbits.RD7) {		// Pin D7 is the USER switch, low if pressed.
9d002454:	3c03bf88 	lui	v1,0xbf88
9d002458:	8c6260d0 	lw	v0,24784(v1)
9d00245c:	30420080 	andi	v0,v0,0x80
9d002460:	1040fffd 	beqz	v0,9d002458 <Ext0ISR+0x40>
9d002464:	3c02bf88 	lui	v0,0xbf88
		;
	}
	NU32_LED1 = 0;                  // LED1 and LED2 on
9d002468:	90436160 	lbu	v1,24928(v0)
9d00246c:	7c030004 	ins	v1,zero,0x0,0x1
9d002470:	a0436160 	sb	v1,24928(v0)
	NU32_LED2 = 0;
9d002474:	90436160 	lbu	v1,24928(v0)
9d002478:	7c030844 	ins	v1,zero,0x1,0x1
9d00247c:	a0436160 	sb	v1,24928(v0)
	_CP0_SET_COUNT(0);
9d002480:	00001021 	move	v0,zero
9d002484:	40824800 	mtc0	v0,c0_count
9d002488:	000000c0 	ehb
  
	while(_CP0_GET_COUNT() < 10000000) { ; } // delay for 10 M core ticks, 0.25 s
9d00248c:	3c030098 	lui	v1,0x98
9d002490:	34639680 	ori	v1,v1,0x9680
9d002494:	40024800 	mfc0	v0,c0_count
9d002498:	0043102b 	sltu	v0,v0,v1
9d00249c:	1440fffd 	bnez	v0,9d002494 <Ext0ISR+0x7c>
9d0024a0:	3c02bf88 	lui	v0,0xbf88
  
	NU32_LED1 = 1;                  // LED1 and LED2 off
9d0024a4:	90436160 	lbu	v1,24928(v0)
9d0024a8:	24040001 	li	a0,1
9d0024ac:	7c830004 	ins	v1,a0,0x0,0x1
9d0024b0:	a0436160 	sb	v1,24928(v0)
	NU32_LED2 = 1;
9d0024b4:	90436160 	lbu	v1,24928(v0)
9d0024b8:	7c830844 	ins	v1,a0,0x1,0x1
9d0024bc:	a0436160 	sb	v1,24928(v0)
	IFS0bits.INT2IF = 0;            // clear interrupt flag IFS0<3>
9d0024c0:	3c02bf88 	lui	v0,0xbf88
9d0024c4:	8c431030 	lw	v1,4144(v0)
9d0024c8:	7c035ac4 	ins	v1,zero,0xb,0x1
9d0024cc:	ac431030 	sw	v1,4144(v0)
}
9d0024d0:	8fbf000c 	lw	ra,12(sp)
9d0024d4:	8fa40008 	lw	a0,8(sp)
9d0024d8:	8fa30004 	lw	v1,4(sp)
9d0024dc:	8fa20000 	lw	v0,0(sp)
9d0024e0:	41606000 	di
9d0024e4:	000000c0 	ehb
9d0024e8:	8fba001c 	lw	k0,28(sp)
9d0024ec:	8fbb0018 	lw	k1,24(sp)
9d0024f0:	409a7000 	mtc0	k0,c0_epc
9d0024f4:	8fba0014 	lw	k0,20(sp)
9d0024f8:	27bd0020 	addiu	sp,sp,32
9d0024fc:	409a6002 	mtc0	k0,c0_srsctl
9d002500:	41dde800 	wrpgpr	sp,sp
9d002504:	409b6000 	mtc0	k1,c0_status
9d002508:	42000018 	eret

9d00250c <main>:

int main(void) {
9d00250c:	27bdffe8 	addiu	sp,sp,-24
9d002510:	afbf0014 	sw	ra,20(sp)
  NU32_Startup(); // cache on, min flash wait, interrupts on, LED/button init, UART init
9d002514:	0f400895 	jal	9d002254 <NU32_Startup>
9d002518:	00000000 	nop

9d00251c <.LVL0>:
  __builtin_disable_interrupts(); // step 2: disable interrupts
9d00251c:	41626000 	di	v0
9d002520:	000000c0 	ehb
  INTCONbits.INT2EP = 0;          // step 3: INT0 triggers on falling edge
9d002524:	3c02bf88 	lui	v0,0xbf88
9d002528:	8c431000 	lw	v1,4096(v0)
9d00252c:	7c031084 	ins	v1,zero,0x2,0x1
9d002530:	ac431000 	sw	v1,4096(v0)
  IPC2bits.INT2IP = 2;            // step 4: interrupt priority 2
9d002534:	3c02bf88 	lui	v0,0xbf88
9d002538:	8c4310b0 	lw	v1,4272(v0)
9d00253c:	24040002 	li	a0,2
9d002540:	7c83e684 	ins	v1,a0,0x1a,0x3
9d002544:	ac4310b0 	sw	v1,4272(v0)
  IPC2bits.INT2IS = 1;            // step 4: interrupt priority 1
9d002548:	8c4310b0 	lw	v1,4272(v0)
9d00254c:	24040001 	li	a0,1
9d002550:	7c83ce04 	ins	v1,a0,0x18,0x2
9d002554:	ac4310b0 	sw	v1,4272(v0)
  IFS0bits.INT2IF = 0;            // step 5: clear the int flag
9d002558:	3c02bf88 	lui	v0,0xbf88
9d00255c:	8c431030 	lw	v1,4144(v0)
9d002560:	7c035ac4 	ins	v1,zero,0xb,0x1
9d002564:	ac431030 	sw	v1,4144(v0)
  IEC0bits.INT2IE = 1;            // step 6: enable INT0 by setting IEC0<3>
9d002568:	3c02bf88 	lui	v0,0xbf88
9d00256c:	8c431060 	lw	v1,4192(v0)
9d002570:	7c835ac4 	ins	v1,a0,0xb,0x1
9d002574:	ac431060 	sw	v1,4192(v0)
  __builtin_enable_interrupts();  // step 7: enable interrupts
9d002578:	41626020 	ei	v0
9d00257c:	0b40095f 	j	9d00257c <.LVL0+0x60>
9d002580:	00000000 	nop

Disassembly of section .text.general_exception:

9d002584 <_general_exception_context>:
9d002584:	27bdffa8 	addiu	sp,sp,-88
9d002588:	afa10004 	sw	at,4(sp)
9d00258c:	afa20008 	sw	v0,8(sp)
9d002590:	afa3000c 	sw	v1,12(sp)
9d002594:	afa40010 	sw	a0,16(sp)
9d002598:	afa50014 	sw	a1,20(sp)
9d00259c:	afa60018 	sw	a2,24(sp)
9d0025a0:	afa7001c 	sw	a3,28(sp)
9d0025a4:	afa80020 	sw	t0,32(sp)
9d0025a8:	afa90024 	sw	t1,36(sp)
9d0025ac:	afaa0028 	sw	t2,40(sp)
9d0025b0:	afab002c 	sw	t3,44(sp)
9d0025b4:	afac0030 	sw	t4,48(sp)
9d0025b8:	afad0034 	sw	t5,52(sp)
9d0025bc:	afae0038 	sw	t6,56(sp)
9d0025c0:	afaf003c 	sw	t7,60(sp)
9d0025c4:	afb80040 	sw	t8,64(sp)
9d0025c8:	afb90044 	sw	t9,68(sp)
9d0025cc:	afbf0048 	sw	ra,72(sp)
9d0025d0:	00004012 	mflo	t0
9d0025d4:	afa8004c 	sw	t0,76(sp)
9d0025d8:	00004010 	mfhi	t0
9d0025dc:	afa80050 	sw	t0,80(sp)
9d0025e0:	3c1a9d00 	lui	k0,0x9d00
9d0025e4:	275a2780 	addiu	k0,k0,10112
9d0025e8:	00000000 	nop
9d0025ec:	40046800 	mfc0	a0,c0_cause
9d0025f0:	40056000 	mfc0	a1,c0_status
9d0025f4:	0340f809 	jalr	k0
9d0025f8:	00000000 	nop
9d0025fc:	8fa80050 	lw	t0,80(sp)
9d002600:	01000011 	mthi	t0
9d002604:	8fa8004c 	lw	t0,76(sp)
9d002608:	01000013 	mtlo	t0
9d00260c:	8fa10004 	lw	at,4(sp)
9d002610:	8fa20008 	lw	v0,8(sp)
9d002614:	8fa3000c 	lw	v1,12(sp)
9d002618:	8fa40010 	lw	a0,16(sp)
9d00261c:	8fa50014 	lw	a1,20(sp)
9d002620:	8fa60018 	lw	a2,24(sp)
9d002624:	8fa7001c 	lw	a3,28(sp)
9d002628:	8fa80020 	lw	t0,32(sp)
9d00262c:	8fa90024 	lw	t1,36(sp)
9d002630:	8faa0028 	lw	t2,40(sp)
9d002634:	8fab002c 	lw	t3,44(sp)
9d002638:	8fac0030 	lw	t4,48(sp)
9d00263c:	8fad0034 	lw	t5,52(sp)
9d002640:	8fae0038 	lw	t6,56(sp)
9d002644:	8faf003c 	lw	t7,60(sp)
9d002648:	8fb80040 	lw	t8,64(sp)
9d00264c:	8fb90044 	lw	t9,68(sp)
9d002650:	8fbf0048 	lw	ra,72(sp)
9d002654:	27bd0058 	addiu	sp,sp,88
9d002658:	000000c0 	ehb
9d00265c:	42000018 	eret

Disassembly of section .text:

9d002660 <__pic32_data_init>:
9d002660:	03e01821 	move	v1,ra

9d002664 <_dinit_init>:
9d002664:	3c089d00 	lui	t0,0x9d00
9d002668:	2508286c 	addiu	t0,t0,10348
9d00266c:	8d090000 	lw	t1,0(t0)
9d002670:	11200018 	beqz	t1,9d0026d4 <_dinit_end+0x18>
9d002674:	25080004 	addiu	t0,t0,4
9d002678:	8d0a0000 	lw	t2,0(t0)
9d00267c:	25080004 	addiu	t0,t0,4
9d002680:	8d0b0000 	lw	t3,0(t0)
9d002684:	11600009 	beqz	t3,9d0026ac <_dinit_clear>
9d002688:	25080004 	addiu	t0,t0,4

9d00268c <_dinit_copy>:
9d00268c:	910c0000 	lbu	t4,0(t0)
9d002690:	254affff 	addiu	t2,t2,-1
9d002694:	25080001 	addiu	t0,t0,1
9d002698:	a12c0000 	sb	t4,0(t1)
9d00269c:	1540fffb 	bnez	t2,9d00268c <_dinit_copy>
9d0026a0:	25290001 	addiu	t1,t1,1
9d0026a4:	10000005 	b	9d0026bc <_dinit_end>
9d0026a8:	00000000 	nop

9d0026ac <_dinit_clear>:
9d0026ac:	a1200000 	sb	zero,0(t1)
9d0026b0:	254affff 	addiu	t2,t2,-1
9d0026b4:	1540fffd 	bnez	t2,9d0026ac <_dinit_clear>
9d0026b8:	25290001 	addiu	t1,t1,1

9d0026bc <_dinit_end>:
9d0026bc:	25080003 	addiu	t0,t0,3
9d0026c0:	240afffc 	li	t2,-4
9d0026c4:	01484024 	and	t0,t2,t0
9d0026c8:	8d090000 	lw	t1,0(t0)
9d0026cc:	1520ffe7 	bnez	t1,9d00266c <_dinit_init+0x8>
9d0026d0:	00000000 	nop
9d0026d4:	0060f821 	move	ra,v1
9d0026d8:	03e00008 	jr	ra
9d0026dc:	00000000 	nop
9d0026e0:	00000000 	nop

Disassembly of section .text.main_entry:

9d0026e4 <_main_entry>:
9d0026e4:	3c040000 	lui	a0,0x0
9d0026e8:	27bdffe8 	addiu	sp,sp,-24
9d0026ec:	24840000 	addiu	a0,a0,0
9d0026f0:	10800003 	beqz	a0,9d002700 <_main_entry+0x1c>
9d0026f4:	afbf0014 	sw	ra,20(sp)
9d0026f8:	0080f809 	jalr	a0
9d0026fc:	00000000 	nop
9d002700:	30840000 	andi	a0,a0,0x0
9d002704:	30a50000 	andi	a1,a1,0x0
9d002708:	3c089d00 	lui	t0,0x9d00
9d00270c:	2508250c 	addiu	t0,t0,9484
9d002710:	0100f809 	jalr	t0
9d002714:	00000000 	nop

9d002718 <__crt0_exit>:
9d002718:	3c020000 24420000 10400003 00000000     ...<..B$..@.....
9d002728:	0040f809 00000000 1000fff9 00000000     ..@.............

Disassembly of section .text._bootstrap_exception_handler:

9d002738 <_bootstrap_exception_handler>:
9d002738:	3c020000 	lui	v0,0x0
9d00273c:	24420000 	addiu	v0,v0,0
9d002740:	10400005 	beqz	v0,9d002758 <_bootstrap_exception_handler+0x20>
9d002744:	3c020000 	lui	v0,0x0
9d002748:	24420000 	addiu	v0,v0,0
9d00274c:	10400003 	beqz	v0,9d00275c <_bootstrap_exception_handler+0x24>
9d002750:	3c029d00 	lui	v0,0x9d00
9d002754:	7000003f 	sdbbp
9d002758:	3c029d00 	lui	v0,0x9d00
9d00275c:	24422810 	addiu	v0,v0,10256
9d002760:	10400005 	beqz	v0,9d002778 <.LCFI2>
9d002764:	00000000 	nop
9d002768:	27bdffe8 	addiu	sp,sp,-24

9d00276c <.LCFI0>:
9d00276c:	afbf0014 	sw	ra,20(sp)
9d002770:	0040f809 	jalr	v0
9d002774:	00000000 	nop

9d002778 <.LCFI2>:
9d002778:	0b4009de 	j	9d002778 <.LCFI2>
9d00277c:	00000000 	nop

Disassembly of section .text._general_exception_handler:

9d002780 <_general_exception_handler>:
9d002780:	3c020000 	lui	v0,0x0
9d002784:	24420000 	addiu	v0,v0,0
9d002788:	10400005 	beqz	v0,9d0027a0 <_general_exception_handler+0x20>
9d00278c:	3c020000 	lui	v0,0x0
9d002790:	24420000 	addiu	v0,v0,0
9d002794:	10400003 	beqz	v0,9d0027a4 <_general_exception_handler+0x24>
9d002798:	3c029d00 	lui	v0,0x9d00
9d00279c:	7000003f 	sdbbp
9d0027a0:	3c029d00 	lui	v0,0x9d00
9d0027a4:	24422810 	addiu	v0,v0,10256
9d0027a8:	10400005 	beqz	v0,9d0027c0 <.LCFI2>
9d0027ac:	00000000 	nop
9d0027b0:	27bdffe8 	addiu	sp,sp,-24

9d0027b4 <.LCFI0>:
9d0027b4:	afbf0014 	sw	ra,20(sp)
9d0027b8:	0040f809 	jalr	v0
9d0027bc:	00000000 	nop

9d0027c0 <.LCFI2>:
9d0027c0:	0b4009f0 	j	9d0027c0 <.LCFI2>
9d0027c4:	00000000 	nop

Disassembly of section .vector_default:

9d0027c8 <_DefaultInterrupt>:
9d0027c8:	3c020000 	lui	v0,0x0
9d0027cc:	24420000 	addiu	v0,v0,0
9d0027d0:	10400007 	beqz	v0,9d0027f0 <_DefaultInterrupt+0x28>
9d0027d4:	3c020000 	lui	v0,0x0
9d0027d8:	24420000 	addiu	v0,v0,0
9d0027dc:	50400005 	beqzl	v0,9d0027f4 <_DefaultInterrupt+0x2c>
9d0027e0:	3c029d00 	lui	v0,0x9d00
9d0027e4:	7000003f 	sdbbp
9d0027e8:	03e00008 	jr	ra
9d0027ec:	00000000 	nop
9d0027f0:	3c029d00 	lui	v0,0x9d00
9d0027f4:	24422810 	addiu	v0,v0,10256
9d0027f8:	10400003 	beqz	v0,9d002808 <_DefaultInterrupt+0x40>
9d0027fc:	00000000 	nop
9d002800:	0040f809 	jalr	v0
9d002804:	00000000 	nop
9d002808:	03e00008 	jr	ra
9d00280c:	00000000 	nop

Disassembly of section .text:

9d002810 <__pic32_software_reset>:
9d002810:	41606000 	di
9d002814:	000000c0 	ehb
9d002818:	3c03aa99 	lui	v1,0xaa99
9d00281c:	3c02bf81 	lui	v0,0xbf81
9d002820:	24636655 	addiu	v1,v1,26197
9d002824:	ac40f230 	sw	zero,-3536(v0)
9d002828:	ac43f230 	sw	v1,-3536(v0)
9d00282c:	3c035566 	lui	v1,0x5566
9d002830:	346399aa 	ori	v1,v1,0x99aa
9d002834:	ac43f230 	sw	v1,-3536(v0)
9d002838:	3c02bf81 	lui	v0,0xbf81
9d00283c:	24030001 	li	v1,1
9d002840:	ac43f618 	sw	v1,-2536(v0)
9d002844:	3c02bf81 	lui	v0,0xbf81
9d002848:	8c42f610 	lw	v0,-2544(v0)
9d00284c:	0b400a06 	j	9d002818 <__pic32_software_reset+0x8>
9d002850:	00000000 	nop

9d002854 <_nmi_handler>:
9d002854:	401a6000 	mfc0	k0,c0_status
9d002858:	3c1bffbf 	lui	k1,0xffbf
9d00285c:	377bffff 	ori	k1,k1,0xffff
9d002860:	035bd024 	and	k0,k0,k1
9d002864:	409a6000 	mtc0	k0,c0_status
9d002868:	42000018 	eret

Disassembly of section .dinit:

9d00286c <.dinit>:
9d00286c:	00000000 	nop
9d002870:	22222222 	addi	v0,s1,8738
9d002874:	22222222 	addi	v0,s1,8738
9d002878:	22222222 	addi	v0,s1,8738

Disassembly of section .text._on_reset:

9d00287c <_on_reset>:
9d00287c:	03e00008 	jr	ra
9d002880:	00000000 	nop

Disassembly of section .text._on_bootstrap:

9d002884 <_on_bootstrap>:
9d002884:	03e00008 	jr	ra
9d002888:	00000000 	nop
