
STM32F030_MEASURE_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004950  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004a10  08004a10  00014a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a88  08004a88  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004a88  08004a88  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a88  08004a88  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a88  08004a88  00014a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a8c  08004a8c  00014a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004a90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  20000070  08004b00  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08004b00  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb21  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002737  00000000  00000000  0002fbb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  000322f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca8  00000000  00000000  000330d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011b8b  00000000  00000000  00033d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001230c  00000000  00000000  00045903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068412  00000000  00000000  00057c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c0021  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033b8  00000000  00000000  000c0074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080049f8 	.word	0x080049f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080049f8 	.word	0x080049f8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	0018      	movs	r0, r3
 800024e:	230c      	movs	r3, #12
 8000250:	001a      	movs	r2, r3
 8000252:	2100      	movs	r1, #0
 8000254:	f003 ff5e 	bl	8004114 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000258:	4b94      	ldr	r3, [pc, #592]	; (80004ac <MX_ADC_Init+0x268>)
 800025a:	4a95      	ldr	r2, [pc, #596]	; (80004b0 <MX_ADC_Init+0x26c>)
 800025c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800025e:	4b93      	ldr	r3, [pc, #588]	; (80004ac <MX_ADC_Init+0x268>)
 8000260:	2200      	movs	r2, #0
 8000262:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000264:	4b91      	ldr	r3, [pc, #580]	; (80004ac <MX_ADC_Init+0x268>)
 8000266:	2200      	movs	r2, #0
 8000268:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800026a:	4b90      	ldr	r3, [pc, #576]	; (80004ac <MX_ADC_Init+0x268>)
 800026c:	2200      	movs	r2, #0
 800026e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000270:	4b8e      	ldr	r3, [pc, #568]	; (80004ac <MX_ADC_Init+0x268>)
 8000272:	2201      	movs	r2, #1
 8000274:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000276:	4b8d      	ldr	r3, [pc, #564]	; (80004ac <MX_ADC_Init+0x268>)
 8000278:	2208      	movs	r2, #8
 800027a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800027c:	4b8b      	ldr	r3, [pc, #556]	; (80004ac <MX_ADC_Init+0x268>)
 800027e:	2200      	movs	r2, #0
 8000280:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000282:	4b8a      	ldr	r3, [pc, #552]	; (80004ac <MX_ADC_Init+0x268>)
 8000284:	2200      	movs	r2, #0
 8000286:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000288:	4b88      	ldr	r3, [pc, #544]	; (80004ac <MX_ADC_Init+0x268>)
 800028a:	2201      	movs	r2, #1
 800028c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800028e:	4b87      	ldr	r3, [pc, #540]	; (80004ac <MX_ADC_Init+0x268>)
 8000290:	2200      	movs	r2, #0
 8000292:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000294:	4b85      	ldr	r3, [pc, #532]	; (80004ac <MX_ADC_Init+0x268>)
 8000296:	22c2      	movs	r2, #194	; 0xc2
 8000298:	32ff      	adds	r2, #255	; 0xff
 800029a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800029c:	4b83      	ldr	r3, [pc, #524]	; (80004ac <MX_ADC_Init+0x268>)
 800029e:	2200      	movs	r2, #0
 80002a0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80002a2:	4b82      	ldr	r3, [pc, #520]	; (80004ac <MX_ADC_Init+0x268>)
 80002a4:	2224      	movs	r2, #36	; 0x24
 80002a6:	2100      	movs	r1, #0
 80002a8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80002aa:	4b80      	ldr	r3, [pc, #512]	; (80004ac <MX_ADC_Init+0x268>)
 80002ac:	2201      	movs	r2, #1
 80002ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80002b0:	4b7e      	ldr	r3, [pc, #504]	; (80004ac <MX_ADC_Init+0x268>)
 80002b2:	0018      	movs	r0, r3
 80002b4:	f000 fe4c 	bl	8000f50 <HAL_ADC_Init>
 80002b8:	1e03      	subs	r3, r0, #0
 80002ba:	d001      	beq.n	80002c0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80002bc:	f000 fb60 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	2280      	movs	r2, #128	; 0x80
 80002ca:	0152      	lsls	r2, r2, #5
 80002cc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2202      	movs	r2, #2
 80002d2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002d4:	1d3a      	adds	r2, r7, #4
 80002d6:	4b75      	ldr	r3, [pc, #468]	; (80004ac <MX_ADC_Init+0x268>)
 80002d8:	0011      	movs	r1, r2
 80002da:	0018      	movs	r0, r3
 80002dc:	f001 f80a 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d001      	beq.n	80002e8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80002e4:	f000 fb4c 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2201      	movs	r2, #1
 80002ec:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002ee:	1d3a      	adds	r2, r7, #4
 80002f0:	4b6e      	ldr	r3, [pc, #440]	; (80004ac <MX_ADC_Init+0x268>)
 80002f2:	0011      	movs	r1, r2
 80002f4:	0018      	movs	r0, r3
 80002f6:	f000 fffd 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80002fa:	1e03      	subs	r3, r0, #0
 80002fc:	d001      	beq.n	8000302 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80002fe:	f000 fb3f 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2202      	movs	r2, #2
 8000306:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000308:	1d3a      	adds	r2, r7, #4
 800030a:	4b68      	ldr	r3, [pc, #416]	; (80004ac <MX_ADC_Init+0x268>)
 800030c:	0011      	movs	r1, r2
 800030e:	0018      	movs	r0, r3
 8000310:	f000 fff0 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8000318:	f000 fb32 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	2203      	movs	r2, #3
 8000320:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000322:	1d3a      	adds	r2, r7, #4
 8000324:	4b61      	ldr	r3, [pc, #388]	; (80004ac <MX_ADC_Init+0x268>)
 8000326:	0011      	movs	r1, r2
 8000328:	0018      	movs	r0, r3
 800032a:	f000 ffe3 	bl	80012f4 <HAL_ADC_ConfigChannel>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 8000332:	f000 fb25 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	2204      	movs	r2, #4
 800033a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800033c:	1d3a      	adds	r2, r7, #4
 800033e:	4b5b      	ldr	r3, [pc, #364]	; (80004ac <MX_ADC_Init+0x268>)
 8000340:	0011      	movs	r1, r2
 8000342:	0018      	movs	r0, r3
 8000344:	f000 ffd6 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000348:	1e03      	subs	r3, r0, #0
 800034a:	d001      	beq.n	8000350 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 800034c:	f000 fb18 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000350:	1d3b      	adds	r3, r7, #4
 8000352:	2205      	movs	r2, #5
 8000354:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000356:	1d3a      	adds	r2, r7, #4
 8000358:	4b54      	ldr	r3, [pc, #336]	; (80004ac <MX_ADC_Init+0x268>)
 800035a:	0011      	movs	r1, r2
 800035c:	0018      	movs	r0, r3
 800035e:	f000 ffc9 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <MX_ADC_Init+0x126>
  {
    Error_Handler();
 8000366:	f000 fb0b 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2206      	movs	r2, #6
 800036e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000370:	1d3a      	adds	r2, r7, #4
 8000372:	4b4e      	ldr	r3, [pc, #312]	; (80004ac <MX_ADC_Init+0x268>)
 8000374:	0011      	movs	r1, r2
 8000376:	0018      	movs	r0, r3
 8000378:	f000 ffbc 	bl	80012f4 <HAL_ADC_ConfigChannel>
 800037c:	1e03      	subs	r3, r0, #0
 800037e:	d001      	beq.n	8000384 <MX_ADC_Init+0x140>
  {
    Error_Handler();
 8000380:	f000 fafe 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	2207      	movs	r2, #7
 8000388:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800038a:	1d3a      	adds	r2, r7, #4
 800038c:	4b47      	ldr	r3, [pc, #284]	; (80004ac <MX_ADC_Init+0x268>)
 800038e:	0011      	movs	r1, r2
 8000390:	0018      	movs	r0, r3
 8000392:	f000 ffaf 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000396:	1e03      	subs	r3, r0, #0
 8000398:	d001      	beq.n	800039e <MX_ADC_Init+0x15a>
  {
    Error_Handler();
 800039a:	f000 faf1 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	2208      	movs	r2, #8
 80003a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003a4:	1d3a      	adds	r2, r7, #4
 80003a6:	4b41      	ldr	r3, [pc, #260]	; (80004ac <MX_ADC_Init+0x268>)
 80003a8:	0011      	movs	r1, r2
 80003aa:	0018      	movs	r0, r3
 80003ac:	f000 ffa2 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80003b0:	1e03      	subs	r3, r0, #0
 80003b2:	d001      	beq.n	80003b8 <MX_ADC_Init+0x174>
  {
    Error_Handler();
 80003b4:	f000 fae4 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2209      	movs	r2, #9
 80003bc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003be:	1d3a      	adds	r2, r7, #4
 80003c0:	4b3a      	ldr	r3, [pc, #232]	; (80004ac <MX_ADC_Init+0x268>)
 80003c2:	0011      	movs	r1, r2
 80003c4:	0018      	movs	r0, r3
 80003c6:	f000 ff95 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d001      	beq.n	80003d2 <MX_ADC_Init+0x18e>
  {
    Error_Handler();
 80003ce:	f000 fad7 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	220a      	movs	r2, #10
 80003d6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003d8:	1d3a      	adds	r2, r7, #4
 80003da:	4b34      	ldr	r3, [pc, #208]	; (80004ac <MX_ADC_Init+0x268>)
 80003dc:	0011      	movs	r1, r2
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 ff88 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80003e4:	1e03      	subs	r3, r0, #0
 80003e6:	d001      	beq.n	80003ec <MX_ADC_Init+0x1a8>
  {
    Error_Handler();
 80003e8:	f000 faca 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80003ec:	1d3b      	adds	r3, r7, #4
 80003ee:	220b      	movs	r2, #11
 80003f0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003f2:	1d3a      	adds	r2, r7, #4
 80003f4:	4b2d      	ldr	r3, [pc, #180]	; (80004ac <MX_ADC_Init+0x268>)
 80003f6:	0011      	movs	r1, r2
 80003f8:	0018      	movs	r0, r3
 80003fa:	f000 ff7b 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80003fe:	1e03      	subs	r3, r0, #0
 8000400:	d001      	beq.n	8000406 <MX_ADC_Init+0x1c2>
  {
    Error_Handler();
 8000402:	f000 fabd 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	220c      	movs	r2, #12
 800040a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800040c:	1d3a      	adds	r2, r7, #4
 800040e:	4b27      	ldr	r3, [pc, #156]	; (80004ac <MX_ADC_Init+0x268>)
 8000410:	0011      	movs	r1, r2
 8000412:	0018      	movs	r0, r3
 8000414:	f000 ff6e 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <MX_ADC_Init+0x1dc>
  {
    Error_Handler();
 800041c:	f000 fab0 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000420:	1d3b      	adds	r3, r7, #4
 8000422:	220d      	movs	r2, #13
 8000424:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000426:	1d3a      	adds	r2, r7, #4
 8000428:	4b20      	ldr	r3, [pc, #128]	; (80004ac <MX_ADC_Init+0x268>)
 800042a:	0011      	movs	r1, r2
 800042c:	0018      	movs	r0, r3
 800042e:	f000 ff61 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000432:	1e03      	subs	r3, r0, #0
 8000434:	d001      	beq.n	800043a <MX_ADC_Init+0x1f6>
  {
    Error_Handler();
 8000436:	f000 faa3 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	220e      	movs	r2, #14
 800043e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000440:	1d3a      	adds	r2, r7, #4
 8000442:	4b1a      	ldr	r3, [pc, #104]	; (80004ac <MX_ADC_Init+0x268>)
 8000444:	0011      	movs	r1, r2
 8000446:	0018      	movs	r0, r3
 8000448:	f000 ff54 	bl	80012f4 <HAL_ADC_ConfigChannel>
 800044c:	1e03      	subs	r3, r0, #0
 800044e:	d001      	beq.n	8000454 <MX_ADC_Init+0x210>
  {
    Error_Handler();
 8000450:	f000 fa96 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	220f      	movs	r2, #15
 8000458:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800045a:	1d3a      	adds	r2, r7, #4
 800045c:	4b13      	ldr	r3, [pc, #76]	; (80004ac <MX_ADC_Init+0x268>)
 800045e:	0011      	movs	r1, r2
 8000460:	0018      	movs	r0, r3
 8000462:	f000 ff47 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000466:	1e03      	subs	r3, r0, #0
 8000468:	d001      	beq.n	800046e <MX_ADC_Init+0x22a>
  {
    Error_Handler();
 800046a:	f000 fa89 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800046e:	1d3b      	adds	r3, r7, #4
 8000470:	2210      	movs	r2, #16
 8000472:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000474:	1d3a      	adds	r2, r7, #4
 8000476:	4b0d      	ldr	r3, [pc, #52]	; (80004ac <MX_ADC_Init+0x268>)
 8000478:	0011      	movs	r1, r2
 800047a:	0018      	movs	r0, r3
 800047c:	f000 ff3a 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000480:	1e03      	subs	r3, r0, #0
 8000482:	d001      	beq.n	8000488 <MX_ADC_Init+0x244>
  {
    Error_Handler();
 8000484:	f000 fa7c 	bl	8000980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	2211      	movs	r2, #17
 800048c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800048e:	1d3a      	adds	r2, r7, #4
 8000490:	4b06      	ldr	r3, [pc, #24]	; (80004ac <MX_ADC_Init+0x268>)
 8000492:	0011      	movs	r1, r2
 8000494:	0018      	movs	r0, r3
 8000496:	f000 ff2d 	bl	80012f4 <HAL_ADC_ConfigChannel>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <MX_ADC_Init+0x25e>
  {
    Error_Handler();
 800049e:	f000 fa6f 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b004      	add	sp, #16
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	2000008c 	.word	0x2000008c
 80004b0:	40012400 	.word	0x40012400

080004b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004b4:	b590      	push	{r4, r7, lr}
 80004b6:	b08d      	sub	sp, #52	; 0x34
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004bc:	241c      	movs	r4, #28
 80004be:	193b      	adds	r3, r7, r4
 80004c0:	0018      	movs	r0, r3
 80004c2:	2314      	movs	r3, #20
 80004c4:	001a      	movs	r2, r3
 80004c6:	2100      	movs	r1, #0
 80004c8:	f003 fe24 	bl	8004114 <memset>
  if(adcHandle->Instance==ADC1)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a4a      	ldr	r2, [pc, #296]	; (80005fc <HAL_ADC_MspInit+0x148>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d000      	beq.n	80004d8 <HAL_ADC_MspInit+0x24>
 80004d6:	e08d      	b.n	80005f4 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004d8:	4b49      	ldr	r3, [pc, #292]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 80004da:	699a      	ldr	r2, [r3, #24]
 80004dc:	4b48      	ldr	r3, [pc, #288]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 80004de:	2180      	movs	r1, #128	; 0x80
 80004e0:	0089      	lsls	r1, r1, #2
 80004e2:	430a      	orrs	r2, r1
 80004e4:	619a      	str	r2, [r3, #24]
 80004e6:	4b46      	ldr	r3, [pc, #280]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 80004e8:	699a      	ldr	r2, [r3, #24]
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	009b      	lsls	r3, r3, #2
 80004ee:	4013      	ands	r3, r2
 80004f0:	61bb      	str	r3, [r7, #24]
 80004f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f4:	4b42      	ldr	r3, [pc, #264]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 80004f6:	695a      	ldr	r2, [r3, #20]
 80004f8:	4b41      	ldr	r3, [pc, #260]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 80004fa:	2180      	movs	r1, #128	; 0x80
 80004fc:	0309      	lsls	r1, r1, #12
 80004fe:	430a      	orrs	r2, r1
 8000500:	615a      	str	r2, [r3, #20]
 8000502:	4b3f      	ldr	r3, [pc, #252]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 8000504:	695a      	ldr	r2, [r3, #20]
 8000506:	2380      	movs	r3, #128	; 0x80
 8000508:	031b      	lsls	r3, r3, #12
 800050a:	4013      	ands	r3, r2
 800050c:	617b      	str	r3, [r7, #20]
 800050e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000510:	4b3b      	ldr	r3, [pc, #236]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 8000512:	695a      	ldr	r2, [r3, #20]
 8000514:	4b3a      	ldr	r3, [pc, #232]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 8000516:	2180      	movs	r1, #128	; 0x80
 8000518:	0289      	lsls	r1, r1, #10
 800051a:	430a      	orrs	r2, r1
 800051c:	615a      	str	r2, [r3, #20]
 800051e:	4b38      	ldr	r3, [pc, #224]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 8000520:	695a      	ldr	r2, [r3, #20]
 8000522:	2380      	movs	r3, #128	; 0x80
 8000524:	029b      	lsls	r3, r3, #10
 8000526:	4013      	ands	r3, r2
 8000528:	613b      	str	r3, [r7, #16]
 800052a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800052c:	4b34      	ldr	r3, [pc, #208]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 800052e:	695a      	ldr	r2, [r3, #20]
 8000530:	4b33      	ldr	r3, [pc, #204]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 8000532:	2180      	movs	r1, #128	; 0x80
 8000534:	02c9      	lsls	r1, r1, #11
 8000536:	430a      	orrs	r2, r1
 8000538:	615a      	str	r2, [r3, #20]
 800053a:	4b31      	ldr	r3, [pc, #196]	; (8000600 <HAL_ADC_MspInit+0x14c>)
 800053c:	695a      	ldr	r2, [r3, #20]
 800053e:	2380      	movs	r3, #128	; 0x80
 8000540:	02db      	lsls	r3, r3, #11
 8000542:	4013      	ands	r3, r2
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000548:	193b      	adds	r3, r7, r4
 800054a:	223f      	movs	r2, #63	; 0x3f
 800054c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800054e:	193b      	adds	r3, r7, r4
 8000550:	2203      	movs	r2, #3
 8000552:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800055a:	193b      	adds	r3, r7, r4
 800055c:	4a29      	ldr	r2, [pc, #164]	; (8000604 <HAL_ADC_MspInit+0x150>)
 800055e:	0019      	movs	r1, r3
 8000560:	0010      	movs	r0, r2
 8000562:	f001 fc61 	bl	8001e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000566:	193b      	adds	r3, r7, r4
 8000568:	22ff      	movs	r2, #255	; 0xff
 800056a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800056c:	193b      	adds	r3, r7, r4
 800056e:	2203      	movs	r2, #3
 8000570:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	193b      	adds	r3, r7, r4
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000578:	193a      	adds	r2, r7, r4
 800057a:	2390      	movs	r3, #144	; 0x90
 800057c:	05db      	lsls	r3, r3, #23
 800057e:	0011      	movs	r1, r2
 8000580:	0018      	movs	r0, r3
 8000582:	f001 fc51 	bl	8001e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000586:	193b      	adds	r3, r7, r4
 8000588:	2203      	movs	r2, #3
 800058a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800058c:	193b      	adds	r3, r7, r4
 800058e:	2203      	movs	r2, #3
 8000590:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000592:	193b      	adds	r3, r7, r4
 8000594:	2200      	movs	r2, #0
 8000596:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000598:	193b      	adds	r3, r7, r4
 800059a:	4a1b      	ldr	r2, [pc, #108]	; (8000608 <HAL_ADC_MspInit+0x154>)
 800059c:	0019      	movs	r1, r3
 800059e:	0010      	movs	r0, r2
 80005a0:	f001 fc42 	bl	8001e28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005a6:	4a1a      	ldr	r2, [pc, #104]	; (8000610 <HAL_ADC_MspInit+0x15c>)
 80005a8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005aa:	4b18      	ldr	r3, [pc, #96]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80005b0:	4b16      	ldr	r3, [pc, #88]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80005b6:	4b15      	ldr	r3, [pc, #84]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005b8:	2280      	movs	r2, #128	; 0x80
 80005ba:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005bc:	4b13      	ldr	r3, [pc, #76]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005be:	2280      	movs	r2, #128	; 0x80
 80005c0:	0052      	lsls	r2, r2, #1
 80005c2:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005c4:	4b11      	ldr	r3, [pc, #68]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	00d2      	lsls	r2, r2, #3
 80005ca:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80005d2:	4b0e      	ldr	r3, [pc, #56]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fa0e 	bl	80019fc <HAL_DMA_Init>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80005e4:	f000 f9cc 	bl	8000980 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4a08      	ldr	r2, [pc, #32]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005ec:	631a      	str	r2, [r3, #48]	; 0x30
 80005ee:	4b07      	ldr	r3, [pc, #28]	; (800060c <HAL_ADC_MspInit+0x158>)
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005f4:	46c0      	nop			; (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	b00d      	add	sp, #52	; 0x34
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	40012400 	.word	0x40012400
 8000600:	40021000 	.word	0x40021000
 8000604:	48000800 	.word	0x48000800
 8000608:	48000400 	.word	0x48000400
 800060c:	200000cc 	.word	0x200000cc
 8000610:	40020008 	.word	0x40020008

08000614 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800061a:	4b10      	ldr	r3, [pc, #64]	; (800065c <MX_DMA_Init+0x48>)
 800061c:	695a      	ldr	r2, [r3, #20]
 800061e:	4b0f      	ldr	r3, [pc, #60]	; (800065c <MX_DMA_Init+0x48>)
 8000620:	2101      	movs	r1, #1
 8000622:	430a      	orrs	r2, r1
 8000624:	615a      	str	r2, [r3, #20]
 8000626:	4b0d      	ldr	r3, [pc, #52]	; (800065c <MX_DMA_Init+0x48>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	2201      	movs	r2, #1
 800062c:	4013      	ands	r3, r2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000632:	2200      	movs	r2, #0
 8000634:	2100      	movs	r1, #0
 8000636:	2009      	movs	r0, #9
 8000638:	f001 f9ae 	bl	8001998 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800063c:	2009      	movs	r0, #9
 800063e:	f001 f9c0 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	200a      	movs	r0, #10
 8000648:	f001 f9a6 	bl	8001998 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800064c:	200a      	movs	r0, #10
 800064e:	f001 f9b8 	bl	80019c2 <HAL_NVIC_EnableIRQ>

}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	b002      	add	sp, #8
 8000658:	bd80      	pop	{r7, pc}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	40021000 	.word	0x40021000

08000660 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b089      	sub	sp, #36	; 0x24
 8000664:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000666:	240c      	movs	r4, #12
 8000668:	193b      	adds	r3, r7, r4
 800066a:	0018      	movs	r0, r3
 800066c:	2314      	movs	r3, #20
 800066e:	001a      	movs	r2, r3
 8000670:	2100      	movs	r1, #0
 8000672:	f003 fd4f 	bl	8004114 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000676:	4b25      	ldr	r3, [pc, #148]	; (800070c <MX_GPIO_Init+0xac>)
 8000678:	695a      	ldr	r2, [r3, #20]
 800067a:	4b24      	ldr	r3, [pc, #144]	; (800070c <MX_GPIO_Init+0xac>)
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	0309      	lsls	r1, r1, #12
 8000680:	430a      	orrs	r2, r1
 8000682:	615a      	str	r2, [r3, #20]
 8000684:	4b21      	ldr	r3, [pc, #132]	; (800070c <MX_GPIO_Init+0xac>)
 8000686:	695a      	ldr	r2, [r3, #20]
 8000688:	2380      	movs	r3, #128	; 0x80
 800068a:	031b      	lsls	r3, r3, #12
 800068c:	4013      	ands	r3, r2
 800068e:	60bb      	str	r3, [r7, #8]
 8000690:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000692:	4b1e      	ldr	r3, [pc, #120]	; (800070c <MX_GPIO_Init+0xac>)
 8000694:	695a      	ldr	r2, [r3, #20]
 8000696:	4b1d      	ldr	r3, [pc, #116]	; (800070c <MX_GPIO_Init+0xac>)
 8000698:	2180      	movs	r1, #128	; 0x80
 800069a:	0289      	lsls	r1, r1, #10
 800069c:	430a      	orrs	r2, r1
 800069e:	615a      	str	r2, [r3, #20]
 80006a0:	4b1a      	ldr	r3, [pc, #104]	; (800070c <MX_GPIO_Init+0xac>)
 80006a2:	695a      	ldr	r2, [r3, #20]
 80006a4:	2380      	movs	r3, #128	; 0x80
 80006a6:	029b      	lsls	r3, r3, #10
 80006a8:	4013      	ands	r3, r2
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ae:	4b17      	ldr	r3, [pc, #92]	; (800070c <MX_GPIO_Init+0xac>)
 80006b0:	695a      	ldr	r2, [r3, #20]
 80006b2:	4b16      	ldr	r3, [pc, #88]	; (800070c <MX_GPIO_Init+0xac>)
 80006b4:	2180      	movs	r1, #128	; 0x80
 80006b6:	02c9      	lsls	r1, r1, #11
 80006b8:	430a      	orrs	r2, r1
 80006ba:	615a      	str	r2, [r3, #20]
 80006bc:	4b13      	ldr	r3, [pc, #76]	; (800070c <MX_GPIO_Init+0xac>)
 80006be:	695a      	ldr	r2, [r3, #20]
 80006c0:	2380      	movs	r3, #128	; 0x80
 80006c2:	02db      	lsls	r3, r3, #11
 80006c4:	4013      	ands	r3, r2
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80006ca:	23f8      	movs	r3, #248	; 0xf8
 80006cc:	0159      	lsls	r1, r3, #5
 80006ce:	2390      	movs	r3, #144	; 0x90
 80006d0:	05db      	lsls	r3, r3, #23
 80006d2:	2200      	movs	r2, #0
 80006d4:	0018      	movs	r0, r3
 80006d6:	f001 fd17 	bl	8002108 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	22f8      	movs	r2, #248	; 0xf8
 80006de:	0152      	lsls	r2, r2, #5
 80006e0:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2201      	movs	r2, #1
 80006e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2200      	movs	r2, #0
 80006f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f4:	193a      	adds	r2, r7, r4
 80006f6:	2390      	movs	r3, #144	; 0x90
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	0011      	movs	r1, r2
 80006fc:	0018      	movs	r0, r3
 80006fe:	f001 fb93 	bl	8001e28 <HAL_GPIO_Init>

}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	b009      	add	sp, #36	; 0x24
 8000708:	bd90      	pop	{r4, r7, pc}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	40021000 	.word	0x40021000

08000710 <getADC_data>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void getADC_data(void){
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
	  if(HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcBuffer, ADC_CNANNELS) != HAL_OK)
 8000714:	4906      	ldr	r1, [pc, #24]	; (8000730 <getADC_data+0x20>)
 8000716:	4b07      	ldr	r3, [pc, #28]	; (8000734 <getADC_data+0x24>)
 8000718:	2210      	movs	r2, #16
 800071a:	0018      	movs	r0, r3
 800071c:	f000 fd58 	bl	80011d0 <HAL_ADC_Start_DMA>
 8000720:	1e03      	subs	r3, r0, #0
 8000722:	d001      	beq.n	8000728 <getADC_data+0x18>
		  Error_Handler();
 8000724:	f000 f92c 	bl	8000980 <Error_Handler>
}
 8000728:	46c0      	nop			; (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	20000110 	.word	0x20000110
 8000734:	2000008c 	.word	0x2000008c

08000738 <printUART>:

void printUART(void){
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
	txBufferUART[0] = '\0';
 800073e:	4b27      	ldr	r3, [pc, #156]	; (80007dc <printUART+0xa4>)
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]
	sprintf(txBufferUART,"%d,",countADC_bufferN);
 8000744:	4b26      	ldr	r3, [pc, #152]	; (80007e0 <printUART+0xa8>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	001a      	movs	r2, r3
 800074c:	4925      	ldr	r1, [pc, #148]	; (80007e4 <printUART+0xac>)
 800074e:	4b23      	ldr	r3, [pc, #140]	; (80007dc <printUART+0xa4>)
 8000750:	0018      	movs	r0, r3
 8000752:	f003 fce7 	bl	8004124 <siprintf>
	for(int i = 0; i < ADC_CNANNELS; i++){
 8000756:	2300      	movs	r3, #0
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	e028      	b.n	80007ae <printUART+0x76>
		if(i < ADC_CNANNELS - 1 )
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b0e      	cmp	r3, #14
 8000760:	dc11      	bgt.n	8000786 <printUART+0x4e>
			sprintf(&txBufferUART[strlen(txBufferUART)],"%d,",adcBuffer[i]);
 8000762:	4b1e      	ldr	r3, [pc, #120]	; (80007dc <printUART+0xa4>)
 8000764:	0018      	movs	r0, r3
 8000766:	f7ff fccf 	bl	8000108 <strlen>
 800076a:	0002      	movs	r2, r0
 800076c:	4b1b      	ldr	r3, [pc, #108]	; (80007dc <printUART+0xa4>)
 800076e:	18d0      	adds	r0, r2, r3
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <printUART+0xb0>)
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	0052      	lsls	r2, r2, #1
 8000776:	5ad3      	ldrh	r3, [r2, r3]
 8000778:	b29b      	uxth	r3, r3
 800077a:	001a      	movs	r2, r3
 800077c:	4b19      	ldr	r3, [pc, #100]	; (80007e4 <printUART+0xac>)
 800077e:	0019      	movs	r1, r3
 8000780:	f003 fcd0 	bl	8004124 <siprintf>
 8000784:	e010      	b.n	80007a8 <printUART+0x70>
		else
			sprintf(&txBufferUART[strlen(txBufferUART)],"%d\r\n",adcBuffer[i]);
 8000786:	4b15      	ldr	r3, [pc, #84]	; (80007dc <printUART+0xa4>)
 8000788:	0018      	movs	r0, r3
 800078a:	f7ff fcbd 	bl	8000108 <strlen>
 800078e:	0002      	movs	r2, r0
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <printUART+0xa4>)
 8000792:	18d0      	adds	r0, r2, r3
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <printUART+0xb0>)
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	0052      	lsls	r2, r2, #1
 800079a:	5ad3      	ldrh	r3, [r2, r3]
 800079c:	b29b      	uxth	r3, r3
 800079e:	001a      	movs	r2, r3
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <printUART+0xb4>)
 80007a2:	0019      	movs	r1, r3
 80007a4:	f003 fcbe 	bl	8004124 <siprintf>
	for(int i = 0; i < ADC_CNANNELS; i++){
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	3301      	adds	r3, #1
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2b0f      	cmp	r3, #15
 80007b2:	ddd3      	ble.n	800075c <printUART+0x24>
	}
	if(HAL_UART_Transmit_DMA(&huart1, (uint8_t *)txBufferUART, strlen(txBufferUART)) != HAL_OK)
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <printUART+0xa4>)
 80007b6:	0018      	movs	r0, r3
 80007b8:	f7ff fca6 	bl	8000108 <strlen>
 80007bc:	0003      	movs	r3, r0
 80007be:	b29a      	uxth	r2, r3
 80007c0:	4906      	ldr	r1, [pc, #24]	; (80007dc <printUART+0xa4>)
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <printUART+0xb8>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f002 fca3 	bl	8003110 <HAL_UART_Transmit_DMA>
 80007ca:	1e03      	subs	r3, r0, #0
 80007cc:	d001      	beq.n	80007d2 <printUART+0x9a>
		Error_Handler();
 80007ce:	f000 f8d7 	bl	8000980 <Error_Handler>
}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b002      	add	sp, #8
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	20000134 	.word	0x20000134
 80007e0:	20000130 	.word	0x20000130
 80007e4:	08004a10 	.word	0x08004a10
 80007e8:	20000110 	.word	0x20000110
 80007ec:	08004a14 	.word	0x08004a14
 80007f0:	20000290 	.word	0x20000290

080007f4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  ;
}
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	b002      	add	sp, #8
 8000802:	bd80      	pop	{r7, pc}

08000804 <HAL_UART_TxHalfCpltCallback>:

void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  ;
}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	b002      	add	sp, #8
 8000812:	bd80      	pop	{r7, pc}

08000814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000818:	f000 fb36 	bl	8000e88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081c:	f000 f826 	bl	800086c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000820:	f7ff ff1e 	bl	8000660 <MX_GPIO_Init>
  MX_DMA_Init();
 8000824:	f7ff fef6 	bl	8000614 <MX_DMA_Init>
  MX_ADC_Init();
 8000828:	f7ff fd0c 	bl	8000244 <MX_ADC_Init>
  MX_USART1_UART_Init();
 800082c:	f000 fa28 	bl	8000c80 <MX_USART1_UART_Init>
  MX_TIM14_Init();
 8000830:	f000 f9d8 	bl	8000be4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  if(HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8000834:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <main+0x50>)
 8000836:	0018      	movs	r0, r3
 8000838:	f000 ff5a 	bl	80016f0 <HAL_ADCEx_Calibration_Start>
 800083c:	1e03      	subs	r3, r0, #0
 800083e:	d001      	beq.n	8000844 <main+0x30>
	  Error_Handler();
 8000840:	f000 f89e 	bl	8000980 <Error_Handler>

  if(HAL_TIM_Base_Start_IT(&htim14) != HAL_OK)
 8000844:	4b08      	ldr	r3, [pc, #32]	; (8000868 <main+0x54>)
 8000846:	0018      	movs	r0, r3
 8000848:	f002 fa06 	bl	8002c58 <HAL_TIM_Base_Start_IT>
 800084c:	1e03      	subs	r3, r0, #0
 800084e:	d001      	beq.n	8000854 <main+0x40>
	  Error_Handler();
 8000850:	f000 f896 	bl	8000980 <Error_Handler>

  pFastQueueIni();
 8000854:	f000 f89e 	bl	8000994 <pFastQueueIni>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  F_pull()();
 8000858:	f000 f8e6 	bl	8000a28 <F_pull>
 800085c:	0003      	movs	r3, r0
 800085e:	4798      	blx	r3
 8000860:	e7fa      	b.n	8000858 <main+0x44>
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	2000008c 	.word	0x2000008c
 8000868:	20000248 	.word	0x20000248

0800086c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b095      	sub	sp, #84	; 0x54
 8000870:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000872:	2420      	movs	r4, #32
 8000874:	193b      	adds	r3, r7, r4
 8000876:	0018      	movs	r0, r3
 8000878:	2330      	movs	r3, #48	; 0x30
 800087a:	001a      	movs	r2, r3
 800087c:	2100      	movs	r1, #0
 800087e:	f003 fc49 	bl	8004114 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000882:	2310      	movs	r3, #16
 8000884:	18fb      	adds	r3, r7, r3
 8000886:	0018      	movs	r0, r3
 8000888:	2310      	movs	r3, #16
 800088a:	001a      	movs	r2, r3
 800088c:	2100      	movs	r1, #0
 800088e:	f003 fc41 	bl	8004114 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000892:	003b      	movs	r3, r7
 8000894:	0018      	movs	r0, r3
 8000896:	2310      	movs	r3, #16
 8000898:	001a      	movs	r2, r3
 800089a:	2100      	movs	r1, #0
 800089c:	f003 fc3a 	bl	8004114 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80008a0:	0021      	movs	r1, r4
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2212      	movs	r2, #18
 80008a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2201      	movs	r2, #1
 80008ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2201      	movs	r2, #1
 80008b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	2210      	movs	r2, #16
 80008b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2210      	movs	r2, #16
 80008be:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	2200      	movs	r2, #0
 80008c4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	0018      	movs	r0, r3
 80008ca:	f001 fc3b 	bl	8002144 <HAL_RCC_OscConfig>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80008d2:	f000 f855 	bl	8000980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d6:	2110      	movs	r1, #16
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2207      	movs	r2, #7
 80008dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2200      	movs	r2, #0
 80008ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	2100      	movs	r1, #0
 80008f4:	0018      	movs	r0, r3
 80008f6:	f001 ff3f 	bl	8002778 <HAL_RCC_ClockConfig>
 80008fa:	1e03      	subs	r3, r0, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008fe:	f000 f83f 	bl	8000980 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000902:	003b      	movs	r3, r7
 8000904:	2201      	movs	r2, #1
 8000906:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000908:	003b      	movs	r3, r7
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800090e:	003b      	movs	r3, r7
 8000910:	0018      	movs	r0, r3
 8000912:	f002 f883 	bl	8002a1c <HAL_RCCEx_PeriphCLKConfig>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800091a:	f000 f831 	bl	8000980 <Error_Handler>
  }
}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b015      	add	sp, #84	; 0x54
 8000924:	bd90      	pop	{r4, r7, pc}
	...

08000928 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	++countADC_bufferN;
 8000930:	4b05      	ldr	r3, [pc, #20]	; (8000948 <HAL_ADC_ConvCpltCallback+0x20>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	3301      	adds	r3, #1
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4b03      	ldr	r3, [pc, #12]	; (8000948 <HAL_ADC_ConvCpltCallback+0x20>)
 800093c:	701a      	strb	r2, [r3, #0]
}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	b002      	add	sp, #8
 8000944:	bd80      	pop	{r7, pc}
 8000946:	46c0      	nop			; (mov r8, r8)
 8000948:	20000130 	.word	0x20000130

0800094c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	if (htim == &htim14){
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	4b07      	ldr	r3, [pc, #28]	; (8000974 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000958:	429a      	cmp	r2, r3
 800095a:	d107      	bne.n	800096c <HAL_TIM_PeriodElapsedCallback+0x20>
		F_push(getADC_data);
 800095c:	4b06      	ldr	r3, [pc, #24]	; (8000978 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800095e:	0018      	movs	r0, r3
 8000960:	f000 f828 	bl	80009b4 <F_push>
		F_push(printUART);
 8000964:	4b05      	ldr	r3, [pc, #20]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000966:	0018      	movs	r0, r3
 8000968:	f000 f824 	bl	80009b4 <F_push>
	}
}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	b002      	add	sp, #8
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000248 	.word	0x20000248
 8000978:	08000711 	.word	0x08000711
 800097c:	08000739 	.word	0x08000739

08000980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000984:	b672      	cpsid	i
}
 8000986:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000988:	e7fe      	b.n	8000988 <Error_Handler+0x8>

0800098a <SimpleF>:
#include "nortos.h"

volatile int F_last; // number of last element of fast-speed queue
int F_first; // number of first element of fast-speed queue

void SimpleF(){;};
 800098a:	b580      	push	{r7, lr}
 800098c:	af00      	add	r7, sp, #0
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <pFastQueueIni>:

void (*pFastQueue[Q_SIZE_FAST])();

inline void pFastQueueIni(void){ // initialization of Queue
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  F_last = 0;
 8000998:	4b04      	ldr	r3, [pc, #16]	; (80009ac <pFastQueueIni+0x18>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
  F_first = 0;
 800099e:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <pFastQueueIni+0x1c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	200001fc 	.word	0x200001fc
 80009b0:	20000200 	.word	0x20000200

080009b4 <F_push>:

inline int F_push(void (*pointerQ)(void) ){ // push element from the queue
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if ((F_last+1)%Q_SIZE_FAST == F_first)return 1;
 80009bc:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <F_push+0x64>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	3301      	adds	r3, #1
 80009c2:	4a16      	ldr	r2, [pc, #88]	; (8000a1c <F_push+0x68>)
 80009c4:	4013      	ands	r3, r2
 80009c6:	d504      	bpl.n	80009d2 <F_push+0x1e>
 80009c8:	3b01      	subs	r3, #1
 80009ca:	2210      	movs	r2, #16
 80009cc:	4252      	negs	r2, r2
 80009ce:	4313      	orrs	r3, r2
 80009d0:	3301      	adds	r3, #1
 80009d2:	001a      	movs	r2, r3
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <F_push+0x6c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d101      	bne.n	80009e0 <F_push+0x2c>
 80009dc:	2301      	movs	r3, #1
 80009de:	e016      	b.n	8000a0e <F_push+0x5a>
  pFastQueue[F_last++] = pointerQ;
 80009e0:	4b0d      	ldr	r3, [pc, #52]	; (8000a18 <F_push+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	1c59      	adds	r1, r3, #1
 80009e6:	4a0c      	ldr	r2, [pc, #48]	; (8000a18 <F_push+0x64>)
 80009e8:	6011      	str	r1, [r2, #0]
 80009ea:	4a0e      	ldr	r2, [pc, #56]	; (8000a24 <F_push+0x70>)
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	6879      	ldr	r1, [r7, #4]
 80009f0:	5099      	str	r1, [r3, r2]
  F_last%=Q_SIZE_FAST;
 80009f2:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <F_push+0x64>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a09      	ldr	r2, [pc, #36]	; (8000a1c <F_push+0x68>)
 80009f8:	4013      	ands	r3, r2
 80009fa:	d504      	bpl.n	8000a06 <F_push+0x52>
 80009fc:	3b01      	subs	r3, #1
 80009fe:	2210      	movs	r2, #16
 8000a00:	4252      	negs	r2, r2
 8000a02:	4313      	orrs	r3, r2
 8000a04:	3301      	adds	r3, #1
 8000a06:	001a      	movs	r2, r3
 8000a08:	4b03      	ldr	r3, [pc, #12]	; (8000a18 <F_push+0x64>)
 8000a0a:	601a      	str	r2, [r3, #0]
  return 0;
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	0018      	movs	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b002      	add	sp, #8
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	200001fc 	.word	0x200001fc
 8000a1c:	8000000f 	.word	0x8000000f
 8000a20:	20000200 	.word	0x20000200
 8000a24:	20000204 	.word	0x20000204

08000a28 <F_pull>:

inline void (*F_pull(void))(void){ // pull element from the queue
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
  void (*pullVar)(void);
  if (F_last == F_first)return SimpleF;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <F_pull+0x4c>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <F_pull+0x50>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d101      	bne.n	8000a3e <F_pull+0x16>
 8000a3a:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <F_pull+0x54>)
 8000a3c:	e016      	b.n	8000a6c <F_pull+0x44>
  pullVar = pFastQueue[F_first++];
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <F_pull+0x50>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	1c59      	adds	r1, r3, #1
 8000a44:	4a0c      	ldr	r2, [pc, #48]	; (8000a78 <F_pull+0x50>)
 8000a46:	6011      	str	r1, [r2, #0]
 8000a48:	4a0d      	ldr	r2, [pc, #52]	; (8000a80 <F_pull+0x58>)
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	589b      	ldr	r3, [r3, r2]
 8000a4e:	607b      	str	r3, [r7, #4]
  F_first%=Q_SIZE_FAST;
 8000a50:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <F_pull+0x50>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a0b      	ldr	r2, [pc, #44]	; (8000a84 <F_pull+0x5c>)
 8000a56:	4013      	ands	r3, r2
 8000a58:	d504      	bpl.n	8000a64 <F_pull+0x3c>
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	2210      	movs	r2, #16
 8000a5e:	4252      	negs	r2, r2
 8000a60:	4313      	orrs	r3, r2
 8000a62:	3301      	adds	r3, #1
 8000a64:	001a      	movs	r2, r3
 8000a66:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <F_pull+0x50>)
 8000a68:	601a      	str	r2, [r3, #0]
  return pullVar;
 8000a6a:	687b      	ldr	r3, [r7, #4]
}
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b002      	add	sp, #8
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200001fc 	.word	0x200001fc
 8000a78:	20000200 	.word	0x20000200
 8000a7c:	0800098b 	.word	0x0800098b
 8000a80:	20000204 	.word	0x20000204
 8000a84:	8000000f 	.word	0x8000000f

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <HAL_MspInit+0x44>)
 8000a90:	699a      	ldr	r2, [r3, #24]
 8000a92:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <HAL_MspInit+0x44>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	430a      	orrs	r2, r1
 8000a98:	619a      	str	r2, [r3, #24]
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <HAL_MspInit+0x44>)
 8000a9c:	699b      	ldr	r3, [r3, #24]
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <HAL_MspInit+0x44>)
 8000aa8:	69da      	ldr	r2, [r3, #28]
 8000aaa:	4b08      	ldr	r3, [pc, #32]	; (8000acc <HAL_MspInit+0x44>)
 8000aac:	2180      	movs	r1, #128	; 0x80
 8000aae:	0549      	lsls	r1, r1, #21
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	61da      	str	r2, [r3, #28]
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <HAL_MspInit+0x44>)
 8000ab6:	69da      	ldr	r2, [r3, #28]
 8000ab8:	2380      	movs	r3, #128	; 0x80
 8000aba:	055b      	lsls	r3, r3, #21
 8000abc:	4013      	ands	r3, r2
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b002      	add	sp, #8
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	40021000 	.word	0x40021000

08000ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <NMI_Handler+0x4>

08000ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ada:	e7fe      	b.n	8000ada <HardFault_Handler+0x4>

08000adc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af4:	f000 fa10 	bl	8000f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000b04:	4b03      	ldr	r3, [pc, #12]	; (8000b14 <DMA1_Channel1_IRQHandler+0x14>)
 8000b06:	0018      	movs	r0, r3
 8000b08:	f001 f8a3 	bl	8001c52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b0c:	46c0      	nop			; (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	200000cc 	.word	0x200000cc

08000b18 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000b1c:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f001 f897 	bl	8001c52 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000b24:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000b26:	0018      	movs	r0, r3
 8000b28:	f001 f893 	bl	8001c52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000b2c:	46c0      	nop			; (mov r8, r8)
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	20000358 	.word	0x20000358
 8000b38:	20000314 	.word	0x20000314

08000b3c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000b40:	4b03      	ldr	r3, [pc, #12]	; (8000b50 <TIM14_IRQHandler+0x14>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f002 f8d4 	bl	8002cf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000b48:	46c0      	nop			; (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	20000248 	.word	0x20000248

08000b54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <USART1_IRQHandler+0x14>)
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f002 fb7a 	bl	8003254 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b60:	46c0      	nop			; (mov r8, r8)
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	20000290 	.word	0x20000290

08000b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b74:	4a14      	ldr	r2, [pc, #80]	; (8000bc8 <_sbrk+0x5c>)
 8000b76:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <_sbrk+0x60>)
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b80:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <_sbrk+0x64>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d102      	bne.n	8000b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <_sbrk+0x64>)
 8000b8a:	4a12      	ldr	r2, [pc, #72]	; (8000bd4 <_sbrk+0x68>)
 8000b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8e:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	18d3      	adds	r3, r2, r3
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d207      	bcs.n	8000bac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b9c:	f003 fa90 	bl	80040c0 <__errno>
 8000ba0:	0003      	movs	r3, r0
 8000ba2:	220c      	movs	r2, #12
 8000ba4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	425b      	negs	r3, r3
 8000baa:	e009      	b.n	8000bc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bb2:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	18d2      	adds	r2, r2, r3
 8000bba:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <_sbrk+0x64>)
 8000bbc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
}
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	b006      	add	sp, #24
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20002000 	.word	0x20002000
 8000bcc:	00000400 	.word	0x00000400
 8000bd0:	20000244 	.word	0x20000244
 8000bd4:	200003b0 	.word	0x200003b0

08000bd8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <MX_TIM14_Init>:

TIM_HandleTypeDef htim14;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000be8:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000bea:	4a0f      	ldr	r2, [pc, #60]	; (8000c28 <MX_TIM14_Init+0x44>)
 8000bec:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 999;
 8000bee:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000bf0:	4a0e      	ldr	r2, [pc, #56]	; (8000c2c <MX_TIM14_Init+0x48>)
 8000bf2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 8000;
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000bfc:	22fa      	movs	r2, #250	; 0xfa
 8000bfe:	0152      	lsls	r2, r2, #5
 8000c00:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <MX_TIM14_Init+0x40>)
 8000c10:	0018      	movs	r0, r3
 8000c12:	f001 ffd1 	bl	8002bb8 <HAL_TIM_Base_Init>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000c1a:	f7ff feb1 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000248 	.word	0x20000248
 8000c28:	40002000 	.word	0x40002000
 8000c2c:	000003e7 	.word	0x000003e7

08000c30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <HAL_TIM_Base_MspInit+0x48>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d115      	bne.n	8000c6e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000c42:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <HAL_TIM_Base_MspInit+0x4c>)
 8000c44:	69da      	ldr	r2, [r3, #28]
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <HAL_TIM_Base_MspInit+0x4c>)
 8000c48:	2180      	movs	r1, #128	; 0x80
 8000c4a:	0049      	lsls	r1, r1, #1
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	61da      	str	r2, [r3, #28]
 8000c50:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_TIM_Base_MspInit+0x4c>)
 8000c52:	69da      	ldr	r2, [r3, #28]
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]

    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	2013      	movs	r0, #19
 8000c64:	f000 fe98 	bl	8001998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000c68:	2013      	movs	r0, #19
 8000c6a:	f000 feaa 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b004      	add	sp, #16
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	40002000 	.word	0x40002000
 8000c7c:	40021000 	.word	0x40021000

08000c80 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c84:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000c86:	4a15      	ldr	r2, [pc, #84]	; (8000cdc <MX_USART1_UART_Init+0x5c>)
 8000c88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000c8a:	4b13      	ldr	r3, [pc, #76]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000c8c:	2296      	movs	r2, #150	; 0x96
 8000c8e:	0192      	lsls	r2, r2, #6
 8000c90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c98:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000ca6:	220c      	movs	r2, #12
 8000ca8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cc2:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <MX_USART1_UART_Init+0x58>)
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f002 f9cf 	bl	8003068 <HAL_UART_Init>
 8000cca:	1e03      	subs	r3, r0, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000cce:	f7ff fe57 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000290 	.word	0x20000290
 8000cdc:	40013800 	.word	0x40013800

08000ce0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b08b      	sub	sp, #44	; 0x2c
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	2414      	movs	r4, #20
 8000cea:	193b      	adds	r3, r7, r4
 8000cec:	0018      	movs	r0, r3
 8000cee:	2314      	movs	r3, #20
 8000cf0:	001a      	movs	r2, r3
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	f003 fa0e 	bl	8004114 <memset>
  if(uartHandle->Instance==USART1)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a46      	ldr	r2, [pc, #280]	; (8000e18 <HAL_UART_MspInit+0x138>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d000      	beq.n	8000d04 <HAL_UART_MspInit+0x24>
 8000d02:	e085      	b.n	8000e10 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d04:	4b45      	ldr	r3, [pc, #276]	; (8000e1c <HAL_UART_MspInit+0x13c>)
 8000d06:	699a      	ldr	r2, [r3, #24]
 8000d08:	4b44      	ldr	r3, [pc, #272]	; (8000e1c <HAL_UART_MspInit+0x13c>)
 8000d0a:	2180      	movs	r1, #128	; 0x80
 8000d0c:	01c9      	lsls	r1, r1, #7
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	619a      	str	r2, [r3, #24]
 8000d12:	4b42      	ldr	r3, [pc, #264]	; (8000e1c <HAL_UART_MspInit+0x13c>)
 8000d14:	699a      	ldr	r2, [r3, #24]
 8000d16:	2380      	movs	r3, #128	; 0x80
 8000d18:	01db      	lsls	r3, r3, #7
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	4b3e      	ldr	r3, [pc, #248]	; (8000e1c <HAL_UART_MspInit+0x13c>)
 8000d22:	695a      	ldr	r2, [r3, #20]
 8000d24:	4b3d      	ldr	r3, [pc, #244]	; (8000e1c <HAL_UART_MspInit+0x13c>)
 8000d26:	2180      	movs	r1, #128	; 0x80
 8000d28:	02c9      	lsls	r1, r1, #11
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	615a      	str	r2, [r3, #20]
 8000d2e:	4b3b      	ldr	r3, [pc, #236]	; (8000e1c <HAL_UART_MspInit+0x13c>)
 8000d30:	695a      	ldr	r2, [r3, #20]
 8000d32:	2380      	movs	r3, #128	; 0x80
 8000d34:	02db      	lsls	r3, r3, #11
 8000d36:	4013      	ands	r3, r2
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d3c:	0021      	movs	r1, r4
 8000d3e:	187b      	adds	r3, r7, r1
 8000d40:	22c0      	movs	r2, #192	; 0xc0
 8000d42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	2202      	movs	r2, #2
 8000d48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2203      	movs	r2, #3
 8000d54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	4a30      	ldr	r2, [pc, #192]	; (8000e20 <HAL_UART_MspInit+0x140>)
 8000d60:	0019      	movs	r1, r3
 8000d62:	0010      	movs	r0, r2
 8000d64:	f001 f860 	bl	8001e28 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000d68:	4b2e      	ldr	r3, [pc, #184]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d6a:	4a2f      	ldr	r2, [pc, #188]	; (8000e28 <HAL_UART_MspInit+0x148>)
 8000d6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d6e:	4b2d      	ldr	r3, [pc, #180]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d74:	4b2b      	ldr	r3, [pc, #172]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d7a:	4b2a      	ldr	r3, [pc, #168]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d7c:	2280      	movs	r2, #128	; 0x80
 8000d7e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d80:	4b28      	ldr	r3, [pc, #160]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d86:	4b27      	ldr	r3, [pc, #156]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000d8c:	4b25      	ldr	r3, [pc, #148]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d92:	4b24      	ldr	r3, [pc, #144]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d98:	4b22      	ldr	r3, [pc, #136]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f000 fe2e 	bl	80019fc <HAL_DMA_Init>
 8000da0:	1e03      	subs	r3, r0, #0
 8000da2:	d001      	beq.n	8000da8 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000da4:	f7ff fdec 	bl	8000980 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a1e      	ldr	r2, [pc, #120]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000dac:	671a      	str	r2, [r3, #112]	; 0x70
 8000dae:	4b1d      	ldr	r3, [pc, #116]	; (8000e24 <HAL_UART_MspInit+0x144>)
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000db6:	4a1e      	ldr	r2, [pc, #120]	; (8000e30 <HAL_UART_MspInit+0x150>)
 8000db8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dba:	4b1c      	ldr	r3, [pc, #112]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dbc:	2210      	movs	r2, #16
 8000dbe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dc6:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dc8:	2280      	movs	r2, #128	; 0x80
 8000dca:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dcc:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000dde:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000de6:	0018      	movs	r0, r3
 8000de8:	f000 fe08 	bl	80019fc <HAL_DMA_Init>
 8000dec:	1e03      	subs	r3, r0, #0
 8000dee:	d001      	beq.n	8000df4 <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 8000df0:	f7ff fdc6 	bl	8000980 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4a0d      	ldr	r2, [pc, #52]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000df8:	66da      	str	r2, [r3, #108]	; 0x6c
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <HAL_UART_MspInit+0x14c>)
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	201b      	movs	r0, #27
 8000e06:	f000 fdc7 	bl	8001998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e0a:	201b      	movs	r0, #27
 8000e0c:	f000 fdd9 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e10:	46c0      	nop			; (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b00b      	add	sp, #44	; 0x2c
 8000e16:	bd90      	pop	{r4, r7, pc}
 8000e18:	40013800 	.word	0x40013800
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	48000400 	.word	0x48000400
 8000e24:	20000314 	.word	0x20000314
 8000e28:	40020030 	.word	0x40020030
 8000e2c:	20000358 	.word	0x20000358
 8000e30:	4002001c 	.word	0x4002001c

08000e34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e34:	480d      	ldr	r0, [pc, #52]	; (8000e6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e38:	480d      	ldr	r0, [pc, #52]	; (8000e70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e3a:	490e      	ldr	r1, [pc, #56]	; (8000e74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e3c:	4a0e      	ldr	r2, [pc, #56]	; (8000e78 <LoopForever+0xe>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a0b      	ldr	r2, [pc, #44]	; (8000e7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e50:	4c0b      	ldr	r4, [pc, #44]	; (8000e80 <LoopForever+0x16>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e5e:	f7ff febb 	bl	8000bd8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e62:	f003 f933 	bl	80040cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e66:	f7ff fcd5 	bl	8000814 <main>

08000e6a <LoopForever>:

LoopForever:
    b LoopForever
 8000e6a:	e7fe      	b.n	8000e6a <LoopForever>
  ldr   r0, =_estack
 8000e6c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e78:	08004a90 	.word	0x08004a90
  ldr r2, =_sbss
 8000e7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e80:	200003b0 	.word	0x200003b0

08000e84 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e84:	e7fe      	b.n	8000e84 <ADC1_IRQHandler>
	...

08000e88 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <HAL_Init+0x24>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_Init+0x24>)
 8000e92:	2110      	movs	r1, #16
 8000e94:	430a      	orrs	r2, r1
 8000e96:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f000 f809 	bl	8000eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9e:	f7ff fdf3 	bl	8000a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	46c0      	nop			; (mov r8, r8)
 8000eac:	40022000 	.word	0x40022000

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <HAL_InitTick+0x5c>)
 8000eba:	681c      	ldr	r4, [r3, #0]
 8000ebc:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <HAL_InitTick+0x60>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	0019      	movs	r1, r3
 8000ec2:	23fa      	movs	r3, #250	; 0xfa
 8000ec4:	0098      	lsls	r0, r3, #2
 8000ec6:	f7ff f931 	bl	800012c <__udivsi3>
 8000eca:	0003      	movs	r3, r0
 8000ecc:	0019      	movs	r1, r3
 8000ece:	0020      	movs	r0, r4
 8000ed0:	f7ff f92c 	bl	800012c <__udivsi3>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f000 fd83 	bl	80019e2 <HAL_SYSTICK_Config>
 8000edc:	1e03      	subs	r3, r0, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e00f      	b.n	8000f04 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b03      	cmp	r3, #3
 8000ee8:	d80b      	bhi.n	8000f02 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eea:	6879      	ldr	r1, [r7, #4]
 8000eec:	2301      	movs	r3, #1
 8000eee:	425b      	negs	r3, r3
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f000 fd50 	bl	8001998 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_InitTick+0x64>)
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000efe:	2300      	movs	r3, #0
 8000f00:	e000      	b.n	8000f04 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
}
 8000f04:	0018      	movs	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b003      	add	sp, #12
 8000f0a:	bd90      	pop	{r4, r7, pc}
 8000f0c:	20000000 	.word	0x20000000
 8000f10:	20000008 	.word	0x20000008
 8000f14:	20000004 	.word	0x20000004

08000f18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <HAL_IncTick+0x1c>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	001a      	movs	r2, r3
 8000f22:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_IncTick+0x20>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	18d2      	adds	r2, r2, r3
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <HAL_IncTick+0x20>)
 8000f2a:	601a      	str	r2, [r3, #0]
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	20000008 	.word	0x20000008
 8000f38:	2000039c 	.word	0x2000039c

08000f3c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f40:	4b02      	ldr	r3, [pc, #8]	; (8000f4c <HAL_GetTick+0x10>)
 8000f42:	681b      	ldr	r3, [r3, #0]
}
 8000f44:	0018      	movs	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			; (mov r8, r8)
 8000f4c:	2000039c 	.word	0x2000039c

08000f50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f58:	230f      	movs	r3, #15
 8000f5a:	18fb      	adds	r3, r7, r3
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e125      	b.n	80011ba <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d10a      	bne.n	8000f8c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2234      	movs	r2, #52	; 0x34
 8000f80:	2100      	movs	r1, #0
 8000f82:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	0018      	movs	r0, r3
 8000f88:	f7ff fa94 	bl	80004b4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f90:	2210      	movs	r2, #16
 8000f92:	4013      	ands	r3, r2
 8000f94:	d000      	beq.n	8000f98 <HAL_ADC_Init+0x48>
 8000f96:	e103      	b.n	80011a0 <HAL_ADC_Init+0x250>
 8000f98:	230f      	movs	r3, #15
 8000f9a:	18fb      	adds	r3, r7, r3
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d000      	beq.n	8000fa4 <HAL_ADC_Init+0x54>
 8000fa2:	e0fd      	b.n	80011a0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	2204      	movs	r2, #4
 8000fac:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000fae:	d000      	beq.n	8000fb2 <HAL_ADC_Init+0x62>
 8000fb0:	e0f6      	b.n	80011a0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fb6:	4a83      	ldr	r2, [pc, #524]	; (80011c4 <HAL_ADC_Init+0x274>)
 8000fb8:	4013      	ands	r3, r2
 8000fba:	2202      	movs	r2, #2
 8000fbc:	431a      	orrs	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	2203      	movs	r2, #3
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d112      	bne.n	8000ff6 <HAL_ADC_Init+0xa6>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4013      	ands	r3, r2
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d009      	beq.n	8000ff2 <HAL_ADC_Init+0xa2>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	68da      	ldr	r2, [r3, #12]
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	021b      	lsls	r3, r3, #8
 8000fe8:	401a      	ands	r2, r3
 8000fea:	2380      	movs	r3, #128	; 0x80
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d101      	bne.n	8000ff6 <HAL_ADC_Init+0xa6>
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e000      	b.n	8000ff8 <HAL_ADC_Init+0xa8>
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d116      	bne.n	800102a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	2218      	movs	r2, #24
 8001004:	4393      	bics	r3, r2
 8001006:	0019      	movs	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689a      	ldr	r2, [r3, #8]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	430a      	orrs	r2, r1
 8001012:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	691b      	ldr	r3, [r3, #16]
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	0899      	lsrs	r1, r3, #2
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	430a      	orrs	r2, r1
 8001028:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	68da      	ldr	r2, [r3, #12]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4964      	ldr	r1, [pc, #400]	; (80011c8 <HAL_ADC_Init+0x278>)
 8001036:	400a      	ands	r2, r1
 8001038:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	7e1b      	ldrb	r3, [r3, #24]
 800103e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	7e5b      	ldrb	r3, [r3, #25]
 8001044:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001046:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	7e9b      	ldrb	r3, [r3, #26]
 800104c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800104e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001054:	2b01      	cmp	r3, #1
 8001056:	d002      	beq.n	800105e <HAL_ADC_Init+0x10e>
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	015b      	lsls	r3, r3, #5
 800105c:	e000      	b.n	8001060 <HAL_ADC_Init+0x110>
 800105e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001060:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001066:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	691b      	ldr	r3, [r3, #16]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d101      	bne.n	8001074 <HAL_ADC_Init+0x124>
 8001070:	2304      	movs	r3, #4
 8001072:	e000      	b.n	8001076 <HAL_ADC_Init+0x126>
 8001074:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001076:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2124      	movs	r1, #36	; 0x24
 800107c:	5c5b      	ldrb	r3, [r3, r1]
 800107e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001080:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001082:	68ba      	ldr	r2, [r7, #8]
 8001084:	4313      	orrs	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7edb      	ldrb	r3, [r3, #27]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d115      	bne.n	80010bc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	7e9b      	ldrb	r3, [r3, #26]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d105      	bne.n	80010a4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	2280      	movs	r2, #128	; 0x80
 800109c:	0252      	lsls	r2, r2, #9
 800109e:	4313      	orrs	r3, r2
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	e00b      	b.n	80010bc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010a8:	2220      	movs	r2, #32
 80010aa:	431a      	orrs	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010b4:	2201      	movs	r2, #1
 80010b6:	431a      	orrs	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69da      	ldr	r2, [r3, #28]
 80010c0:	23c2      	movs	r3, #194	; 0xc2
 80010c2:	33ff      	adds	r3, #255	; 0xff
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d007      	beq.n	80010d8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010d0:	4313      	orrs	r3, r2
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68d9      	ldr	r1, [r3, #12]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	430a      	orrs	r2, r1
 80010e6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010ec:	2380      	movs	r3, #128	; 0x80
 80010ee:	055b      	lsls	r3, r3, #21
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d01b      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d017      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001100:	2b02      	cmp	r3, #2
 8001102:	d013      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001108:	2b03      	cmp	r3, #3
 800110a:	d00f      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001110:	2b04      	cmp	r3, #4
 8001112:	d00b      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001118:	2b05      	cmp	r3, #5
 800111a:	d007      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001120:	2b06      	cmp	r3, #6
 8001122:	d003      	beq.n	800112c <HAL_ADC_Init+0x1dc>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001128:	2b07      	cmp	r3, #7
 800112a:	d112      	bne.n	8001152 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	695a      	ldr	r2, [r3, #20]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2107      	movs	r1, #7
 8001138:	438a      	bics	r2, r1
 800113a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6959      	ldr	r1, [r3, #20]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001146:	2207      	movs	r2, #7
 8001148:	401a      	ands	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	430a      	orrs	r2, r1
 8001150:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	4a1c      	ldr	r2, [pc, #112]	; (80011cc <HAL_ADC_Init+0x27c>)
 800115a:	4013      	ands	r3, r2
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	429a      	cmp	r2, r3
 8001160:	d10b      	bne.n	800117a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800116c:	2203      	movs	r2, #3
 800116e:	4393      	bics	r3, r2
 8001170:	2201      	movs	r2, #1
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001178:	e01c      	b.n	80011b4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800117e:	2212      	movs	r2, #18
 8001180:	4393      	bics	r3, r2
 8001182:	2210      	movs	r2, #16
 8001184:	431a      	orrs	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800118e:	2201      	movs	r2, #1
 8001190:	431a      	orrs	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001196:	230f      	movs	r3, #15
 8001198:	18fb      	adds	r3, r7, r3
 800119a:	2201      	movs	r2, #1
 800119c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800119e:	e009      	b.n	80011b4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a4:	2210      	movs	r2, #16
 80011a6:	431a      	orrs	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80011ac:	230f      	movs	r3, #15
 80011ae:	18fb      	adds	r3, r7, r3
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011b4:	230f      	movs	r3, #15
 80011b6:	18fb      	adds	r3, r7, r3
 80011b8:	781b      	ldrb	r3, [r3, #0]
}
 80011ba:	0018      	movs	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	b004      	add	sp, #16
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	fffffefd 	.word	0xfffffefd
 80011c8:	fffe0219 	.word	0xfffe0219
 80011cc:	833fffe7 	.word	0x833fffe7

080011d0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b087      	sub	sp, #28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011dc:	2317      	movs	r3, #23
 80011de:	18fb      	adds	r3, r7, r3
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	2204      	movs	r2, #4
 80011ec:	4013      	ands	r3, r2
 80011ee:	d15e      	bne.n	80012ae <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2234      	movs	r2, #52	; 0x34
 80011f4:	5c9b      	ldrb	r3, [r3, r2]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d101      	bne.n	80011fe <HAL_ADC_Start_DMA+0x2e>
 80011fa:	2302      	movs	r3, #2
 80011fc:	e05e      	b.n	80012bc <HAL_ADC_Start_DMA+0xec>
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2234      	movs	r2, #52	; 0x34
 8001202:	2101      	movs	r1, #1
 8001204:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	7e5b      	ldrb	r3, [r3, #25]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d007      	beq.n	800121e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800120e:	2317      	movs	r3, #23
 8001210:	18fc      	adds	r4, r7, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	0018      	movs	r0, r3
 8001216:	f000 f963 	bl	80014e0 <ADC_Enable>
 800121a:	0003      	movs	r3, r0
 800121c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800121e:	2317      	movs	r3, #23
 8001220:	18fb      	adds	r3, r7, r3
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d146      	bne.n	80012b6 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800122c:	4a25      	ldr	r2, [pc, #148]	; (80012c4 <HAL_ADC_Start_DMA+0xf4>)
 800122e:	4013      	ands	r3, r2
 8001230:	2280      	movs	r2, #128	; 0x80
 8001232:	0052      	lsls	r2, r2, #1
 8001234:	431a      	orrs	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	2200      	movs	r2, #0
 800123e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2234      	movs	r2, #52	; 0x34
 8001244:	2100      	movs	r1, #0
 8001246:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	4a1e      	ldr	r2, [pc, #120]	; (80012c8 <HAL_ADC_Start_DMA+0xf8>)
 800124e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001254:	4a1d      	ldr	r2, [pc, #116]	; (80012cc <HAL_ADC_Start_DMA+0xfc>)
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	4a1c      	ldr	r2, [pc, #112]	; (80012d0 <HAL_ADC_Start_DMA+0x100>)
 800125e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	221c      	movs	r2, #28
 8001266:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2110      	movs	r1, #16
 8001274:	430a      	orrs	r2, r1
 8001276:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2101      	movs	r1, #1
 8001284:	430a      	orrs	r2, r1
 8001286:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3340      	adds	r3, #64	; 0x40
 8001292:	0019      	movs	r1, r3
 8001294:	68ba      	ldr	r2, [r7, #8]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f000 fbf8 	bl	8001a8c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689a      	ldr	r2, [r3, #8]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2104      	movs	r1, #4
 80012a8:	430a      	orrs	r2, r1
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	e003      	b.n	80012b6 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012ae:	2317      	movs	r3, #23
 80012b0:	18fb      	adds	r3, r7, r3
 80012b2:	2202      	movs	r2, #2
 80012b4:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80012b6:	2317      	movs	r3, #23
 80012b8:	18fb      	adds	r3, r7, r3
 80012ba:	781b      	ldrb	r3, [r3, #0]
}
 80012bc:	0018      	movs	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	b007      	add	sp, #28
 80012c2:	bd90      	pop	{r4, r7, pc}
 80012c4:	fffff0fe 	.word	0xfffff0fe
 80012c8:	080015e9 	.word	0x080015e9
 80012cc:	0800169d 	.word	0x0800169d
 80012d0:	080016bb 	.word	0x080016bb

080012d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80012dc:	46c0      	nop			; (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	b002      	add	sp, #8
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b002      	add	sp, #8
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012fe:	230f      	movs	r3, #15
 8001300:	18fb      	adds	r3, r7, r3
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	055b      	lsls	r3, r3, #21
 8001312:	429a      	cmp	r2, r3
 8001314:	d011      	beq.n	800133a <HAL_ADC_ConfigChannel+0x46>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131a:	2b01      	cmp	r3, #1
 800131c:	d00d      	beq.n	800133a <HAL_ADC_ConfigChannel+0x46>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001322:	2b02      	cmp	r3, #2
 8001324:	d009      	beq.n	800133a <HAL_ADC_ConfigChannel+0x46>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800132a:	2b03      	cmp	r3, #3
 800132c:	d005      	beq.n	800133a <HAL_ADC_ConfigChannel+0x46>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001332:	2b04      	cmp	r3, #4
 8001334:	d001      	beq.n	800133a <HAL_ADC_ConfigChannel+0x46>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2234      	movs	r2, #52	; 0x34
 800133e:	5c9b      	ldrb	r3, [r3, r2]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d101      	bne.n	8001348 <HAL_ADC_ConfigChannel+0x54>
 8001344:	2302      	movs	r3, #2
 8001346:	e0bb      	b.n	80014c0 <HAL_ADC_ConfigChannel+0x1cc>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2234      	movs	r2, #52	; 0x34
 800134c:	2101      	movs	r1, #1
 800134e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	2204      	movs	r2, #4
 8001358:	4013      	ands	r3, r2
 800135a:	d000      	beq.n	800135e <HAL_ADC_ConfigChannel+0x6a>
 800135c:	e09f      	b.n	800149e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	4a59      	ldr	r2, [pc, #356]	; (80014c8 <HAL_ADC_ConfigChannel+0x1d4>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d100      	bne.n	800136a <HAL_ADC_ConfigChannel+0x76>
 8001368:	e077      	b.n	800145a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2201      	movs	r2, #1
 8001376:	409a      	lsls	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	430a      	orrs	r2, r1
 800137e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	055b      	lsls	r3, r3, #21
 8001388:	429a      	cmp	r2, r3
 800138a:	d037      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001390:	2b01      	cmp	r3, #1
 8001392:	d033      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001398:	2b02      	cmp	r3, #2
 800139a:	d02f      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	d02b      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	d027      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b0:	2b05      	cmp	r3, #5
 80013b2:	d023      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b8:	2b06      	cmp	r3, #6
 80013ba:	d01f      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c0:	2b07      	cmp	r3, #7
 80013c2:	d01b      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	2107      	movs	r1, #7
 80013d0:	400b      	ands	r3, r1
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d012      	beq.n	80013fc <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	695a      	ldr	r2, [r3, #20]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2107      	movs	r1, #7
 80013e2:	438a      	bics	r2, r1
 80013e4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	6959      	ldr	r1, [r3, #20]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2207      	movs	r2, #7
 80013f2:	401a      	ands	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	430a      	orrs	r2, r1
 80013fa:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b10      	cmp	r3, #16
 8001402:	d003      	beq.n	800140c <HAL_ADC_ConfigChannel+0x118>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b11      	cmp	r3, #17
 800140a:	d152      	bne.n	80014b2 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800140c:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <HAL_ADC_ConfigChannel+0x1d8>)
 800140e:	6819      	ldr	r1, [r3, #0]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b10      	cmp	r3, #16
 8001416:	d102      	bne.n	800141e <HAL_ADC_ConfigChannel+0x12a>
 8001418:	2380      	movs	r3, #128	; 0x80
 800141a:	041b      	lsls	r3, r3, #16
 800141c:	e001      	b.n	8001422 <HAL_ADC_ConfigChannel+0x12e>
 800141e:	2380      	movs	r3, #128	; 0x80
 8001420:	03db      	lsls	r3, r3, #15
 8001422:	4a2a      	ldr	r2, [pc, #168]	; (80014cc <HAL_ADC_ConfigChannel+0x1d8>)
 8001424:	430b      	orrs	r3, r1
 8001426:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b10      	cmp	r3, #16
 800142e:	d140      	bne.n	80014b2 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001430:	4b27      	ldr	r3, [pc, #156]	; (80014d0 <HAL_ADC_ConfigChannel+0x1dc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4927      	ldr	r1, [pc, #156]	; (80014d4 <HAL_ADC_ConfigChannel+0x1e0>)
 8001436:	0018      	movs	r0, r3
 8001438:	f7fe fe78 	bl	800012c <__udivsi3>
 800143c:	0003      	movs	r3, r0
 800143e:	001a      	movs	r2, r3
 8001440:	0013      	movs	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	189b      	adds	r3, r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800144a:	e002      	b.n	8001452 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	3b01      	subs	r3, #1
 8001450:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d1f9      	bne.n	800144c <HAL_ADC_ConfigChannel+0x158>
 8001458:	e02b      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2101      	movs	r1, #1
 8001466:	4099      	lsls	r1, r3
 8001468:	000b      	movs	r3, r1
 800146a:	43d9      	mvns	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	400a      	ands	r2, r1
 8001472:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b10      	cmp	r3, #16
 800147a:	d003      	beq.n	8001484 <HAL_ADC_ConfigChannel+0x190>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b11      	cmp	r3, #17
 8001482:	d116      	bne.n	80014b2 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001484:	4b11      	ldr	r3, [pc, #68]	; (80014cc <HAL_ADC_ConfigChannel+0x1d8>)
 8001486:	6819      	ldr	r1, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b10      	cmp	r3, #16
 800148e:	d101      	bne.n	8001494 <HAL_ADC_ConfigChannel+0x1a0>
 8001490:	4a11      	ldr	r2, [pc, #68]	; (80014d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001492:	e000      	b.n	8001496 <HAL_ADC_ConfigChannel+0x1a2>
 8001494:	4a11      	ldr	r2, [pc, #68]	; (80014dc <HAL_ADC_ConfigChannel+0x1e8>)
 8001496:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <HAL_ADC_ConfigChannel+0x1d8>)
 8001498:	400a      	ands	r2, r1
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	e009      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a2:	2220      	movs	r2, #32
 80014a4:	431a      	orrs	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80014aa:	230f      	movs	r3, #15
 80014ac:	18fb      	adds	r3, r7, r3
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2234      	movs	r2, #52	; 0x34
 80014b6:	2100      	movs	r1, #0
 80014b8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80014ba:	230f      	movs	r3, #15
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	781b      	ldrb	r3, [r3, #0]
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b004      	add	sp, #16
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	00001001 	.word	0x00001001
 80014cc:	40012708 	.word	0x40012708
 80014d0:	20000000 	.word	0x20000000
 80014d4:	000f4240 	.word	0x000f4240
 80014d8:	ff7fffff 	.word	0xff7fffff
 80014dc:	ffbfffff 	.word	0xffbfffff

080014e0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	2203      	movs	r2, #3
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d112      	bne.n	8001524 <ADC_Enable+0x44>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2201      	movs	r2, #1
 8001506:	4013      	ands	r3, r2
 8001508:	2b01      	cmp	r3, #1
 800150a:	d009      	beq.n	8001520 <ADC_Enable+0x40>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	401a      	ands	r2, r3
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	429a      	cmp	r2, r3
 800151e:	d101      	bne.n	8001524 <ADC_Enable+0x44>
 8001520:	2301      	movs	r3, #1
 8001522:	e000      	b.n	8001526 <ADC_Enable+0x46>
 8001524:	2300      	movs	r3, #0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d152      	bne.n	80015d0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	4a2a      	ldr	r2, [pc, #168]	; (80015dc <ADC_Enable+0xfc>)
 8001532:	4013      	ands	r3, r2
 8001534:	d00d      	beq.n	8001552 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800153a:	2210      	movs	r2, #16
 800153c:	431a      	orrs	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001546:	2201      	movs	r2, #1
 8001548:	431a      	orrs	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e03f      	b.n	80015d2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2101      	movs	r1, #1
 800155e:	430a      	orrs	r2, r1
 8001560:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001562:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <ADC_Enable+0x100>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	491f      	ldr	r1, [pc, #124]	; (80015e4 <ADC_Enable+0x104>)
 8001568:	0018      	movs	r0, r3
 800156a:	f7fe fddf 	bl	800012c <__udivsi3>
 800156e:	0003      	movs	r3, r0
 8001570:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001572:	e002      	b.n	800157a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	3b01      	subs	r3, #1
 8001578:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1f9      	bne.n	8001574 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001580:	f7ff fcdc 	bl	8000f3c <HAL_GetTick>
 8001584:	0003      	movs	r3, r0
 8001586:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001588:	e01b      	b.n	80015c2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800158a:	f7ff fcd7 	bl	8000f3c <HAL_GetTick>
 800158e:	0002      	movs	r2, r0
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d914      	bls.n	80015c2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2201      	movs	r2, #1
 80015a0:	4013      	ands	r3, r2
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d00d      	beq.n	80015c2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015aa:	2210      	movs	r2, #16
 80015ac:	431a      	orrs	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b6:	2201      	movs	r2, #1
 80015b8:	431a      	orrs	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e007      	b.n	80015d2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2201      	movs	r2, #1
 80015ca:	4013      	ands	r3, r2
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d1dc      	bne.n	800158a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b004      	add	sp, #16
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	80000017 	.word	0x80000017
 80015e0:	20000000 	.word	0x20000000
 80015e4:	000f4240 	.word	0x000f4240

080015e8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015fa:	2250      	movs	r2, #80	; 0x50
 80015fc:	4013      	ands	r3, r2
 80015fe:	d140      	bne.n	8001682 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001604:	2280      	movs	r2, #128	; 0x80
 8001606:	0092      	lsls	r2, r2, #2
 8001608:	431a      	orrs	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68da      	ldr	r2, [r3, #12]
 8001614:	23c0      	movs	r3, #192	; 0xc0
 8001616:	011b      	lsls	r3, r3, #4
 8001618:	4013      	ands	r3, r2
 800161a:	d12d      	bne.n	8001678 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001620:	2b00      	cmp	r3, #0
 8001622:	d129      	bne.n	8001678 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2208      	movs	r2, #8
 800162c:	4013      	ands	r3, r2
 800162e:	2b08      	cmp	r3, #8
 8001630:	d122      	bne.n	8001678 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2204      	movs	r2, #4
 800163a:	4013      	ands	r3, r2
 800163c:	d110      	bne.n	8001660 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	210c      	movs	r1, #12
 800164a:	438a      	bics	r2, r1
 800164c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001652:	4a11      	ldr	r2, [pc, #68]	; (8001698 <ADC_DMAConvCplt+0xb0>)
 8001654:	4013      	ands	r3, r2
 8001656:	2201      	movs	r2, #1
 8001658:	431a      	orrs	r2, r3
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	639a      	str	r2, [r3, #56]	; 0x38
 800165e:	e00b      	b.n	8001678 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001664:	2220      	movs	r2, #32
 8001666:	431a      	orrs	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001670:	2201      	movs	r2, #1
 8001672:	431a      	orrs	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	0018      	movs	r0, r3
 800167c:	f7ff f954 	bl	8000928 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001680:	e005      	b.n	800168e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	0010      	movs	r0, r2
 800168c:	4798      	blx	r3
}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	b004      	add	sp, #16
 8001694:	bd80      	pop	{r7, pc}
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	fffffefe 	.word	0xfffffefe

0800169c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	0018      	movs	r0, r3
 80016ae:	f7ff fe11 	bl	80012d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016b2:	46c0      	nop			; (mov r8, r8)
 80016b4:	46bd      	mov	sp, r7
 80016b6:	b004      	add	sp, #16
 80016b8:	bd80      	pop	{r7, pc}

080016ba <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b084      	sub	sp, #16
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016cc:	2240      	movs	r2, #64	; 0x40
 80016ce:	431a      	orrs	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016d8:	2204      	movs	r2, #4
 80016da:	431a      	orrs	r2, r3
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	0018      	movs	r0, r3
 80016e4:	f7ff fdfe 	bl	80012e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	b004      	add	sp, #16
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f8:	2317      	movs	r3, #23
 80016fa:	18fb      	adds	r3, r7, r3
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8001700:	2300      	movs	r3, #0
 8001702:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2234      	movs	r2, #52	; 0x34
 800170c:	5c9b      	ldrb	r3, [r3, r2]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d101      	bne.n	8001716 <HAL_ADCEx_Calibration_Start+0x26>
 8001712:	2302      	movs	r3, #2
 8001714:	e08d      	b.n	8001832 <HAL_ADCEx_Calibration_Start+0x142>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2234      	movs	r2, #52	; 0x34
 800171a:	2101      	movs	r1, #1
 800171c:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2203      	movs	r2, #3
 8001726:	4013      	ands	r3, r2
 8001728:	2b01      	cmp	r3, #1
 800172a:	d112      	bne.n	8001752 <HAL_ADCEx_Calibration_Start+0x62>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2201      	movs	r2, #1
 8001734:	4013      	ands	r3, r2
 8001736:	2b01      	cmp	r3, #1
 8001738:	d009      	beq.n	800174e <HAL_ADCEx_Calibration_Start+0x5e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	68da      	ldr	r2, [r3, #12]
 8001740:	2380      	movs	r3, #128	; 0x80
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	401a      	ands	r2, r3
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	429a      	cmp	r2, r3
 800174c:	d101      	bne.n	8001752 <HAL_ADCEx_Calibration_Start+0x62>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <HAL_ADCEx_Calibration_Start+0x64>
 8001752:	2300      	movs	r3, #0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d15b      	bne.n	8001810 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800175c:	4a37      	ldr	r2, [pc, #220]	; (800183c <HAL_ADCEx_Calibration_Start+0x14c>)
 800175e:	4013      	ands	r3, r2
 8001760:	2202      	movs	r2, #2
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	68db      	ldr	r3, [r3, #12]
 800176e:	2203      	movs	r2, #3
 8001770:	4013      	ands	r3, r2
 8001772:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2103      	movs	r1, #3
 8001780:	438a      	bics	r2, r1
 8001782:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2180      	movs	r1, #128	; 0x80
 8001790:	0609      	lsls	r1, r1, #24
 8001792:	430a      	orrs	r2, r1
 8001794:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001796:	f7ff fbd1 	bl	8000f3c <HAL_GetTick>
 800179a:	0003      	movs	r3, r0
 800179c:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800179e:	e01d      	b.n	80017dc <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80017a0:	f7ff fbcc 	bl	8000f3c <HAL_GetTick>
 80017a4:	0002      	movs	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d916      	bls.n	80017dc <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	0fdb      	lsrs	r3, r3, #31
 80017b6:	07da      	lsls	r2, r3, #31
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	061b      	lsls	r3, r3, #24
 80017bc:	429a      	cmp	r2, r3
 80017be:	d10d      	bne.n	80017dc <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c4:	2212      	movs	r2, #18
 80017c6:	4393      	bics	r3, r2
 80017c8:	2210      	movs	r2, #16
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2234      	movs	r2, #52	; 0x34
 80017d4:	2100      	movs	r1, #0
 80017d6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e02a      	b.n	8001832 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	0fdb      	lsrs	r3, r3, #31
 80017e4:	07da      	lsls	r2, r3, #31
 80017e6:	2380      	movs	r3, #128	; 0x80
 80017e8:	061b      	lsls	r3, r3, #24
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d0d8      	beq.n	80017a0 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68d9      	ldr	r1, [r3, #12]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	430a      	orrs	r2, r1
 80017fc:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001802:	2203      	movs	r2, #3
 8001804:	4393      	bics	r3, r2
 8001806:	2201      	movs	r2, #1
 8001808:	431a      	orrs	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	639a      	str	r2, [r3, #56]	; 0x38
 800180e:	e009      	b.n	8001824 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001814:	2220      	movs	r2, #32
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800181c:	2317      	movs	r3, #23
 800181e:	18fb      	adds	r3, r7, r3
 8001820:	2201      	movs	r2, #1
 8001822:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2234      	movs	r2, #52	; 0x34
 8001828:	2100      	movs	r1, #0
 800182a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800182c:	2317      	movs	r3, #23
 800182e:	18fb      	adds	r3, r7, r3
 8001830:	781b      	ldrb	r3, [r3, #0]
}
 8001832:	0018      	movs	r0, r3
 8001834:	46bd      	mov	sp, r7
 8001836:	b006      	add	sp, #24
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	fffffefd 	.word	0xfffffefd

08001840 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	0002      	movs	r2, r0
 8001848:	1dfb      	adds	r3, r7, #7
 800184a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800184c:	1dfb      	adds	r3, r7, #7
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b7f      	cmp	r3, #127	; 0x7f
 8001852:	d809      	bhi.n	8001868 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001854:	1dfb      	adds	r3, r7, #7
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	001a      	movs	r2, r3
 800185a:	231f      	movs	r3, #31
 800185c:	401a      	ands	r2, r3
 800185e:	4b04      	ldr	r3, [pc, #16]	; (8001870 <__NVIC_EnableIRQ+0x30>)
 8001860:	2101      	movs	r1, #1
 8001862:	4091      	lsls	r1, r2
 8001864:	000a      	movs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]
  }
}
 8001868:	46c0      	nop			; (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	b002      	add	sp, #8
 800186e:	bd80      	pop	{r7, pc}
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	0002      	movs	r2, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	1dfb      	adds	r3, r7, #7
 8001880:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001882:	1dfb      	adds	r3, r7, #7
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b7f      	cmp	r3, #127	; 0x7f
 8001888:	d828      	bhi.n	80018dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800188a:	4a2f      	ldr	r2, [pc, #188]	; (8001948 <__NVIC_SetPriority+0xd4>)
 800188c:	1dfb      	adds	r3, r7, #7
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b25b      	sxtb	r3, r3
 8001892:	089b      	lsrs	r3, r3, #2
 8001894:	33c0      	adds	r3, #192	; 0xc0
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	589b      	ldr	r3, [r3, r2]
 800189a:	1dfa      	adds	r2, r7, #7
 800189c:	7812      	ldrb	r2, [r2, #0]
 800189e:	0011      	movs	r1, r2
 80018a0:	2203      	movs	r2, #3
 80018a2:	400a      	ands	r2, r1
 80018a4:	00d2      	lsls	r2, r2, #3
 80018a6:	21ff      	movs	r1, #255	; 0xff
 80018a8:	4091      	lsls	r1, r2
 80018aa:	000a      	movs	r2, r1
 80018ac:	43d2      	mvns	r2, r2
 80018ae:	401a      	ands	r2, r3
 80018b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	019b      	lsls	r3, r3, #6
 80018b6:	22ff      	movs	r2, #255	; 0xff
 80018b8:	401a      	ands	r2, r3
 80018ba:	1dfb      	adds	r3, r7, #7
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	0018      	movs	r0, r3
 80018c0:	2303      	movs	r3, #3
 80018c2:	4003      	ands	r3, r0
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018c8:	481f      	ldr	r0, [pc, #124]	; (8001948 <__NVIC_SetPriority+0xd4>)
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	089b      	lsrs	r3, r3, #2
 80018d2:	430a      	orrs	r2, r1
 80018d4:	33c0      	adds	r3, #192	; 0xc0
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80018da:	e031      	b.n	8001940 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018dc:	4a1b      	ldr	r2, [pc, #108]	; (800194c <__NVIC_SetPriority+0xd8>)
 80018de:	1dfb      	adds	r3, r7, #7
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	0019      	movs	r1, r3
 80018e4:	230f      	movs	r3, #15
 80018e6:	400b      	ands	r3, r1
 80018e8:	3b08      	subs	r3, #8
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	3306      	adds	r3, #6
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	18d3      	adds	r3, r2, r3
 80018f2:	3304      	adds	r3, #4
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	1dfa      	adds	r2, r7, #7
 80018f8:	7812      	ldrb	r2, [r2, #0]
 80018fa:	0011      	movs	r1, r2
 80018fc:	2203      	movs	r2, #3
 80018fe:	400a      	ands	r2, r1
 8001900:	00d2      	lsls	r2, r2, #3
 8001902:	21ff      	movs	r1, #255	; 0xff
 8001904:	4091      	lsls	r1, r2
 8001906:	000a      	movs	r2, r1
 8001908:	43d2      	mvns	r2, r2
 800190a:	401a      	ands	r2, r3
 800190c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	019b      	lsls	r3, r3, #6
 8001912:	22ff      	movs	r2, #255	; 0xff
 8001914:	401a      	ands	r2, r3
 8001916:	1dfb      	adds	r3, r7, #7
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	0018      	movs	r0, r3
 800191c:	2303      	movs	r3, #3
 800191e:	4003      	ands	r3, r0
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001924:	4809      	ldr	r0, [pc, #36]	; (800194c <__NVIC_SetPriority+0xd8>)
 8001926:	1dfb      	adds	r3, r7, #7
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	001c      	movs	r4, r3
 800192c:	230f      	movs	r3, #15
 800192e:	4023      	ands	r3, r4
 8001930:	3b08      	subs	r3, #8
 8001932:	089b      	lsrs	r3, r3, #2
 8001934:	430a      	orrs	r2, r1
 8001936:	3306      	adds	r3, #6
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	18c3      	adds	r3, r0, r3
 800193c:	3304      	adds	r3, #4
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	46c0      	nop			; (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b003      	add	sp, #12
 8001946:	bd90      	pop	{r4, r7, pc}
 8001948:	e000e100 	.word	0xe000e100
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	1e5a      	subs	r2, r3, #1
 800195c:	2380      	movs	r3, #128	; 0x80
 800195e:	045b      	lsls	r3, r3, #17
 8001960:	429a      	cmp	r2, r3
 8001962:	d301      	bcc.n	8001968 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001964:	2301      	movs	r3, #1
 8001966:	e010      	b.n	800198a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001968:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <SysTick_Config+0x44>)
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	3a01      	subs	r2, #1
 800196e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001970:	2301      	movs	r3, #1
 8001972:	425b      	negs	r3, r3
 8001974:	2103      	movs	r1, #3
 8001976:	0018      	movs	r0, r3
 8001978:	f7ff ff7c 	bl	8001874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <SysTick_Config+0x44>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001982:	4b04      	ldr	r3, [pc, #16]	; (8001994 <SysTick_Config+0x44>)
 8001984:	2207      	movs	r2, #7
 8001986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001988:	2300      	movs	r3, #0
}
 800198a:	0018      	movs	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	b002      	add	sp, #8
 8001990:	bd80      	pop	{r7, pc}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	e000e010 	.word	0xe000e010

08001998 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	607a      	str	r2, [r7, #4]
 80019a2:	210f      	movs	r1, #15
 80019a4:	187b      	adds	r3, r7, r1
 80019a6:	1c02      	adds	r2, r0, #0
 80019a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80019aa:	68ba      	ldr	r2, [r7, #8]
 80019ac:	187b      	adds	r3, r7, r1
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	0011      	movs	r1, r2
 80019b4:	0018      	movs	r0, r3
 80019b6:	f7ff ff5d 	bl	8001874 <__NVIC_SetPriority>
}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	46bd      	mov	sp, r7
 80019be:	b004      	add	sp, #16
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	0002      	movs	r2, r0
 80019ca:	1dfb      	adds	r3, r7, #7
 80019cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ce:	1dfb      	adds	r3, r7, #7
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	b25b      	sxtb	r3, r3
 80019d4:	0018      	movs	r0, r3
 80019d6:	f7ff ff33 	bl	8001840 <__NVIC_EnableIRQ>
}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	46bd      	mov	sp, r7
 80019de:	b002      	add	sp, #8
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7ff ffaf 	bl	8001950 <SysTick_Config>
 80019f2:	0003      	movs	r3, r0
}
 80019f4:	0018      	movs	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	b002      	add	sp, #8
 80019fa:	bd80      	pop	{r7, pc}

080019fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e036      	b.n	8001a80 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2221      	movs	r2, #33	; 0x21
 8001a16:	2102      	movs	r1, #2
 8001a18:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	4a18      	ldr	r2, [pc, #96]	; (8001a88 <HAL_DMA_Init+0x8c>)
 8001a26:	4013      	ands	r3, r2
 8001a28:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001a32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	0018      	movs	r0, r3
 8001a64:	f000 f9c4 	bl	8001df0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2221      	movs	r2, #33	; 0x21
 8001a72:	2101      	movs	r1, #1
 8001a74:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2220      	movs	r2, #32
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}  
 8001a80:	0018      	movs	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	b004      	add	sp, #16
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	ffffc00f 	.word	0xffffc00f

08001a8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	60b9      	str	r1, [r7, #8]
 8001a96:	607a      	str	r2, [r7, #4]
 8001a98:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001a9a:	2317      	movs	r3, #23
 8001a9c:	18fb      	adds	r3, r7, r3
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	5c9b      	ldrb	r3, [r3, r2]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d101      	bne.n	8001ab0 <HAL_DMA_Start_IT+0x24>
 8001aac:	2302      	movs	r3, #2
 8001aae:	e04f      	b.n	8001b50 <HAL_DMA_Start_IT+0xc4>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2220      	movs	r2, #32
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2221      	movs	r2, #33	; 0x21
 8001abc:	5c9b      	ldrb	r3, [r3, r2]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d13a      	bne.n	8001b3a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2221      	movs	r2, #33	; 0x21
 8001ac8:	2102      	movs	r1, #2
 8001aca:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2101      	movs	r1, #1
 8001ade:	438a      	bics	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	68b9      	ldr	r1, [r7, #8]
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f954 	bl	8001d96 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d008      	beq.n	8001b08 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	210e      	movs	r1, #14
 8001b02:	430a      	orrs	r2, r1
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	e00f      	b.n	8001b28 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	210a      	movs	r1, #10
 8001b14:	430a      	orrs	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2104      	movs	r1, #4
 8001b24:	438a      	bics	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2101      	movs	r1, #1
 8001b34:	430a      	orrs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	e007      	b.n	8001b4a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2220      	movs	r2, #32
 8001b3e:	2100      	movs	r1, #0
 8001b40:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001b42:	2317      	movs	r3, #23
 8001b44:	18fb      	adds	r3, r7, r3
 8001b46:	2202      	movs	r2, #2
 8001b48:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001b4a:	2317      	movs	r3, #23
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	781b      	ldrb	r3, [r3, #0]
} 
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b006      	add	sp, #24
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2221      	movs	r2, #33	; 0x21
 8001b64:	5c9b      	ldrb	r3, [r3, r2]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d008      	beq.n	8001b7e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2204      	movs	r2, #4
 8001b70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2220      	movs	r2, #32
 8001b76:	2100      	movs	r1, #0
 8001b78:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e020      	b.n	8001bc0 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	210e      	movs	r1, #14
 8001b8a:	438a      	bics	r2, r1
 8001b8c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2101      	movs	r1, #1
 8001b9a:	438a      	bics	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	4091      	lsls	r1, r2
 8001baa:	000a      	movs	r2, r1
 8001bac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2221      	movs	r2, #33	; 0x21
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2220      	movs	r2, #32
 8001bba:	2100      	movs	r1, #0
 8001bbc:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b002      	add	sp, #8
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd0:	210f      	movs	r1, #15
 8001bd2:	187b      	adds	r3, r7, r1
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2221      	movs	r2, #33	; 0x21
 8001bdc:	5c9b      	ldrb	r3, [r3, r2]
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d006      	beq.n	8001bf2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2204      	movs	r2, #4
 8001be8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001bea:	187b      	adds	r3, r7, r1
 8001bec:	2201      	movs	r2, #1
 8001bee:	701a      	strb	r2, [r3, #0]
 8001bf0:	e028      	b.n	8001c44 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	210e      	movs	r1, #14
 8001bfe:	438a      	bics	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	438a      	bics	r2, r1
 8001c10:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4091      	lsls	r1, r2
 8001c1e:	000a      	movs	r2, r1
 8001c20:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2221      	movs	r2, #33	; 0x21
 8001c26:	2101      	movs	r1, #1
 8001c28:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2220      	movs	r2, #32
 8001c2e:	2100      	movs	r1, #0
 8001c30:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d004      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	0010      	movs	r0, r2
 8001c42:	4798      	blx	r3
    } 
  }
  return status;
 8001c44:	230f      	movs	r3, #15
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	781b      	ldrb	r3, [r3, #0]
}
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b004      	add	sp, #16
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b084      	sub	sp, #16
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	2204      	movs	r2, #4
 8001c70:	409a      	lsls	r2, r3
 8001c72:	0013      	movs	r3, r2
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	4013      	ands	r3, r2
 8001c78:	d024      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x72>
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	2204      	movs	r2, #4
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d020      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d107      	bne.n	8001c9e <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2104      	movs	r1, #4
 8001c9a:	438a      	bics	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ca6:	2104      	movs	r1, #4
 8001ca8:	4091      	lsls	r1, r2
 8001caa:	000a      	movs	r2, r1
 8001cac:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d100      	bne.n	8001cb8 <HAL_DMA_IRQHandler+0x66>
 8001cb6:	e06a      	b.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	0010      	movs	r0, r2
 8001cc0:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001cc2:	e064      	b.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc8:	2202      	movs	r2, #2
 8001cca:	409a      	lsls	r2, r3
 8001ccc:	0013      	movs	r3, r2
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d02b      	beq.n	8001d2c <HAL_DMA_IRQHandler+0xda>
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d027      	beq.n	8001d2c <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2220      	movs	r2, #32
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d10b      	bne.n	8001d00 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	210a      	movs	r1, #10
 8001cf4:	438a      	bics	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2221      	movs	r2, #33	; 0x21
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d08:	2102      	movs	r1, #2
 8001d0a:	4091      	lsls	r1, r2
 8001d0c:	000a      	movs	r2, r1
 8001d0e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2220      	movs	r2, #32
 8001d14:	2100      	movs	r1, #0
 8001d16:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d036      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	0010      	movs	r0, r2
 8001d28:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001d2a:	e030      	b.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d30:	2208      	movs	r2, #8
 8001d32:	409a      	lsls	r2, r3
 8001d34:	0013      	movs	r3, r2
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d028      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2208      	movs	r2, #8
 8001d40:	4013      	ands	r3, r2
 8001d42:	d024      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	210e      	movs	r1, #14
 8001d50:	438a      	bics	r2, r1
 8001d52:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	4091      	lsls	r1, r2
 8001d60:	000a      	movs	r2, r1
 8001d62:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2221      	movs	r2, #33	; 0x21
 8001d6e:	2101      	movs	r1, #1
 8001d70:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2220      	movs	r2, #32
 8001d76:	2100      	movs	r1, #0
 8001d78:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d005      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	0010      	movs	r0, r2
 8001d8a:	4798      	blx	r3
    }
   }
}  
 8001d8c:	e7ff      	b.n	8001d8e <HAL_DMA_IRQHandler+0x13c>
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	46bd      	mov	sp, r7
 8001d92:	b004      	add	sp, #16
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b084      	sub	sp, #16
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
 8001da2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dac:	2101      	movs	r1, #1
 8001dae:	4091      	lsls	r1, r2
 8001db0:	000a      	movs	r2, r1
 8001db2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b10      	cmp	r3, #16
 8001dc2:	d108      	bne.n	8001dd6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68ba      	ldr	r2, [r7, #8]
 8001dd2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001dd4:	e007      	b.n	8001de6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68ba      	ldr	r2, [r7, #8]
 8001ddc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	60da      	str	r2, [r3, #12]
}
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b004      	add	sp, #16
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <DMA_CalcBaseAndBitshift+0x30>)
 8001dfe:	4694      	mov	ip, r2
 8001e00:	4463      	add	r3, ip
 8001e02:	2114      	movs	r1, #20
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7fe f991 	bl	800012c <__udivsi3>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	009a      	lsls	r2, r3, #2
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a03      	ldr	r2, [pc, #12]	; (8001e24 <DMA_CalcBaseAndBitshift+0x34>)
 8001e16:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001e18:	46c0      	nop			; (mov r8, r8)
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	b002      	add	sp, #8
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	bffdfff8 	.word	0xbffdfff8
 8001e24:	40020000 	.word	0x40020000

08001e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e36:	e14f      	b.n	80020d8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	4091      	lsls	r1, r2
 8001e42:	000a      	movs	r2, r1
 8001e44:	4013      	ands	r3, r2
 8001e46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d100      	bne.n	8001e50 <HAL_GPIO_Init+0x28>
 8001e4e:	e140      	b.n	80020d2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2203      	movs	r2, #3
 8001e56:	4013      	ands	r3, r2
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d005      	beq.n	8001e68 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2203      	movs	r2, #3
 8001e62:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d130      	bne.n	8001eca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	2203      	movs	r2, #3
 8001e74:	409a      	lsls	r2, r3
 8001e76:	0013      	movs	r3, r2
 8001e78:	43da      	mvns	r2, r3
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	68da      	ldr	r2, [r3, #12]
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	409a      	lsls	r2, r3
 8001e8a:	0013      	movs	r3, r2
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	409a      	lsls	r2, r3
 8001ea4:	0013      	movs	r3, r2
 8001ea6:	43da      	mvns	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	091b      	lsrs	r3, r3, #4
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	0013      	movs	r3, r2
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2203      	movs	r2, #3
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d017      	beq.n	8001f06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	409a      	lsls	r2, r3
 8001ee4:	0013      	movs	r3, r2
 8001ee6:	43da      	mvns	r2, r3
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4013      	ands	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	409a      	lsls	r2, r3
 8001ef8:	0013      	movs	r3, r2
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2203      	movs	r2, #3
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d123      	bne.n	8001f5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	08da      	lsrs	r2, r3, #3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	3208      	adds	r2, #8
 8001f1a:	0092      	lsls	r2, r2, #2
 8001f1c:	58d3      	ldr	r3, [r2, r3]
 8001f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	2207      	movs	r2, #7
 8001f24:	4013      	ands	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	220f      	movs	r2, #15
 8001f2a:	409a      	lsls	r2, r3
 8001f2c:	0013      	movs	r3, r2
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	4013      	ands	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2107      	movs	r1, #7
 8001f3e:	400b      	ands	r3, r1
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	409a      	lsls	r2, r3
 8001f44:	0013      	movs	r3, r2
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	08da      	lsrs	r2, r3, #3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3208      	adds	r2, #8
 8001f54:	0092      	lsls	r2, r2, #2
 8001f56:	6939      	ldr	r1, [r7, #16]
 8001f58:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	2203      	movs	r2, #3
 8001f66:	409a      	lsls	r2, r3
 8001f68:	0013      	movs	r3, r2
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2203      	movs	r2, #3
 8001f78:	401a      	ands	r2, r3
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	409a      	lsls	r2, r3
 8001f80:	0013      	movs	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	23c0      	movs	r3, #192	; 0xc0
 8001f94:	029b      	lsls	r3, r3, #10
 8001f96:	4013      	ands	r3, r2
 8001f98:	d100      	bne.n	8001f9c <HAL_GPIO_Init+0x174>
 8001f9a:	e09a      	b.n	80020d2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9c:	4b54      	ldr	r3, [pc, #336]	; (80020f0 <HAL_GPIO_Init+0x2c8>)
 8001f9e:	699a      	ldr	r2, [r3, #24]
 8001fa0:	4b53      	ldr	r3, [pc, #332]	; (80020f0 <HAL_GPIO_Init+0x2c8>)
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	619a      	str	r2, [r3, #24]
 8001fa8:	4b51      	ldr	r3, [pc, #324]	; (80020f0 <HAL_GPIO_Init+0x2c8>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	2201      	movs	r2, #1
 8001fae:	4013      	ands	r3, r2
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fb4:	4a4f      	ldr	r2, [pc, #316]	; (80020f4 <HAL_GPIO_Init+0x2cc>)
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	089b      	lsrs	r3, r3, #2
 8001fba:	3302      	adds	r3, #2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	589b      	ldr	r3, [r3, r2]
 8001fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	220f      	movs	r2, #15
 8001fcc:	409a      	lsls	r2, r3
 8001fce:	0013      	movs	r3, r2
 8001fd0:	43da      	mvns	r2, r3
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	2390      	movs	r3, #144	; 0x90
 8001fdc:	05db      	lsls	r3, r3, #23
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d013      	beq.n	800200a <HAL_GPIO_Init+0x1e2>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a44      	ldr	r2, [pc, #272]	; (80020f8 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d00d      	beq.n	8002006 <HAL_GPIO_Init+0x1de>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a43      	ldr	r2, [pc, #268]	; (80020fc <HAL_GPIO_Init+0x2d4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d007      	beq.n	8002002 <HAL_GPIO_Init+0x1da>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a42      	ldr	r2, [pc, #264]	; (8002100 <HAL_GPIO_Init+0x2d8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d101      	bne.n	8001ffe <HAL_GPIO_Init+0x1d6>
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e006      	b.n	800200c <HAL_GPIO_Init+0x1e4>
 8001ffe:	2305      	movs	r3, #5
 8002000:	e004      	b.n	800200c <HAL_GPIO_Init+0x1e4>
 8002002:	2302      	movs	r3, #2
 8002004:	e002      	b.n	800200c <HAL_GPIO_Init+0x1e4>
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <HAL_GPIO_Init+0x1e4>
 800200a:	2300      	movs	r3, #0
 800200c:	697a      	ldr	r2, [r7, #20]
 800200e:	2103      	movs	r1, #3
 8002010:	400a      	ands	r2, r1
 8002012:	0092      	lsls	r2, r2, #2
 8002014:	4093      	lsls	r3, r2
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4313      	orrs	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800201c:	4935      	ldr	r1, [pc, #212]	; (80020f4 <HAL_GPIO_Init+0x2cc>)
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	089b      	lsrs	r3, r3, #2
 8002022:	3302      	adds	r3, #2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800202a:	4b36      	ldr	r3, [pc, #216]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	43da      	mvns	r2, r3
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4013      	ands	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	2380      	movs	r3, #128	; 0x80
 8002040:	025b      	lsls	r3, r3, #9
 8002042:	4013      	ands	r3, r2
 8002044:	d003      	beq.n	800204e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4313      	orrs	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800204e:	4b2d      	ldr	r3, [pc, #180]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002054:	4b2b      	ldr	r3, [pc, #172]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	43da      	mvns	r2, r3
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	4013      	ands	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	029b      	lsls	r3, r3, #10
 800206c:	4013      	ands	r3, r2
 800206e:	d003      	beq.n	8002078 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002070:	693a      	ldr	r2, [r7, #16]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002078:	4b22      	ldr	r3, [pc, #136]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800207e:	4b21      	ldr	r3, [pc, #132]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	43da      	mvns	r2, r3
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4013      	ands	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	2380      	movs	r3, #128	; 0x80
 8002094:	035b      	lsls	r3, r3, #13
 8002096:	4013      	ands	r3, r2
 8002098:	d003      	beq.n	80020a2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4313      	orrs	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020a2:	4b18      	ldr	r3, [pc, #96]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80020a8:	4b16      	ldr	r3, [pc, #88]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	43da      	mvns	r2, r3
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	039b      	lsls	r3, r3, #14
 80020c0:	4013      	ands	r3, r2
 80020c2:	d003      	beq.n	80020cc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80020cc:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <HAL_GPIO_Init+0x2dc>)
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	3301      	adds	r3, #1
 80020d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	40da      	lsrs	r2, r3
 80020e0:	1e13      	subs	r3, r2, #0
 80020e2:	d000      	beq.n	80020e6 <HAL_GPIO_Init+0x2be>
 80020e4:	e6a8      	b.n	8001e38 <HAL_GPIO_Init+0x10>
  } 
}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	46c0      	nop			; (mov r8, r8)
 80020ea:	46bd      	mov	sp, r7
 80020ec:	b006      	add	sp, #24
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40010000 	.word	0x40010000
 80020f8:	48000400 	.word	0x48000400
 80020fc:	48000800 	.word	0x48000800
 8002100:	48000c00 	.word	0x48000c00
 8002104:	40010400 	.word	0x40010400

08002108 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	0008      	movs	r0, r1
 8002112:	0011      	movs	r1, r2
 8002114:	1cbb      	adds	r3, r7, #2
 8002116:	1c02      	adds	r2, r0, #0
 8002118:	801a      	strh	r2, [r3, #0]
 800211a:	1c7b      	adds	r3, r7, #1
 800211c:	1c0a      	adds	r2, r1, #0
 800211e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002120:	1c7b      	adds	r3, r7, #1
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d004      	beq.n	8002132 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002128:	1cbb      	adds	r3, r7, #2
 800212a:	881a      	ldrh	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002130:	e003      	b.n	800213a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002132:	1cbb      	adds	r3, r7, #2
 8002134:	881a      	ldrh	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	629a      	str	r2, [r3, #40]	; 0x28
}
 800213a:	46c0      	nop			; (mov r8, r8)
 800213c:	46bd      	mov	sp, r7
 800213e:	b002      	add	sp, #8
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b088      	sub	sp, #32
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e301      	b.n	800275a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2201      	movs	r2, #1
 800215c:	4013      	ands	r3, r2
 800215e:	d100      	bne.n	8002162 <HAL_RCC_OscConfig+0x1e>
 8002160:	e08d      	b.n	800227e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002162:	4bc3      	ldr	r3, [pc, #780]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	220c      	movs	r2, #12
 8002168:	4013      	ands	r3, r2
 800216a:	2b04      	cmp	r3, #4
 800216c:	d00e      	beq.n	800218c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800216e:	4bc0      	ldr	r3, [pc, #768]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	220c      	movs	r2, #12
 8002174:	4013      	ands	r3, r2
 8002176:	2b08      	cmp	r3, #8
 8002178:	d116      	bne.n	80021a8 <HAL_RCC_OscConfig+0x64>
 800217a:	4bbd      	ldr	r3, [pc, #756]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	2380      	movs	r3, #128	; 0x80
 8002180:	025b      	lsls	r3, r3, #9
 8002182:	401a      	ands	r2, r3
 8002184:	2380      	movs	r3, #128	; 0x80
 8002186:	025b      	lsls	r3, r3, #9
 8002188:	429a      	cmp	r2, r3
 800218a:	d10d      	bne.n	80021a8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800218c:	4bb8      	ldr	r3, [pc, #736]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	029b      	lsls	r3, r3, #10
 8002194:	4013      	ands	r3, r2
 8002196:	d100      	bne.n	800219a <HAL_RCC_OscConfig+0x56>
 8002198:	e070      	b.n	800227c <HAL_RCC_OscConfig+0x138>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d000      	beq.n	80021a4 <HAL_RCC_OscConfig+0x60>
 80021a2:	e06b      	b.n	800227c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e2d8      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d107      	bne.n	80021c0 <HAL_RCC_OscConfig+0x7c>
 80021b0:	4baf      	ldr	r3, [pc, #700]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4bae      	ldr	r3, [pc, #696]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021b6:	2180      	movs	r1, #128	; 0x80
 80021b8:	0249      	lsls	r1, r1, #9
 80021ba:	430a      	orrs	r2, r1
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	e02f      	b.n	8002220 <HAL_RCC_OscConfig+0xdc>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10c      	bne.n	80021e2 <HAL_RCC_OscConfig+0x9e>
 80021c8:	4ba9      	ldr	r3, [pc, #676]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4ba8      	ldr	r3, [pc, #672]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021ce:	49a9      	ldr	r1, [pc, #676]	; (8002474 <HAL_RCC_OscConfig+0x330>)
 80021d0:	400a      	ands	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	4ba6      	ldr	r3, [pc, #664]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4ba5      	ldr	r3, [pc, #660]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021da:	49a7      	ldr	r1, [pc, #668]	; (8002478 <HAL_RCC_OscConfig+0x334>)
 80021dc:	400a      	ands	r2, r1
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	e01e      	b.n	8002220 <HAL_RCC_OscConfig+0xdc>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b05      	cmp	r3, #5
 80021e8:	d10e      	bne.n	8002208 <HAL_RCC_OscConfig+0xc4>
 80021ea:	4ba1      	ldr	r3, [pc, #644]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	4ba0      	ldr	r3, [pc, #640]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021f0:	2180      	movs	r1, #128	; 0x80
 80021f2:	02c9      	lsls	r1, r1, #11
 80021f4:	430a      	orrs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	4b9d      	ldr	r3, [pc, #628]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b9c      	ldr	r3, [pc, #624]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80021fe:	2180      	movs	r1, #128	; 0x80
 8002200:	0249      	lsls	r1, r1, #9
 8002202:	430a      	orrs	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	e00b      	b.n	8002220 <HAL_RCC_OscConfig+0xdc>
 8002208:	4b99      	ldr	r3, [pc, #612]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4b98      	ldr	r3, [pc, #608]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800220e:	4999      	ldr	r1, [pc, #612]	; (8002474 <HAL_RCC_OscConfig+0x330>)
 8002210:	400a      	ands	r2, r1
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	4b96      	ldr	r3, [pc, #600]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	4b95      	ldr	r3, [pc, #596]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800221a:	4997      	ldr	r1, [pc, #604]	; (8002478 <HAL_RCC_OscConfig+0x334>)
 800221c:	400a      	ands	r2, r1
 800221e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d014      	beq.n	8002252 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002228:	f7fe fe88 	bl	8000f3c <HAL_GetTick>
 800222c:	0003      	movs	r3, r0
 800222e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002230:	e008      	b.n	8002244 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002232:	f7fe fe83 	bl	8000f3c <HAL_GetTick>
 8002236:	0002      	movs	r2, r0
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b64      	cmp	r3, #100	; 0x64
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e28a      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002244:	4b8a      	ldr	r3, [pc, #552]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	2380      	movs	r3, #128	; 0x80
 800224a:	029b      	lsls	r3, r3, #10
 800224c:	4013      	ands	r3, r2
 800224e:	d0f0      	beq.n	8002232 <HAL_RCC_OscConfig+0xee>
 8002250:	e015      	b.n	800227e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002252:	f7fe fe73 	bl	8000f3c <HAL_GetTick>
 8002256:	0003      	movs	r3, r0
 8002258:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800225c:	f7fe fe6e 	bl	8000f3c <HAL_GetTick>
 8002260:	0002      	movs	r2, r0
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b64      	cmp	r3, #100	; 0x64
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e275      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800226e:	4b80      	ldr	r3, [pc, #512]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	2380      	movs	r3, #128	; 0x80
 8002274:	029b      	lsls	r3, r3, #10
 8002276:	4013      	ands	r3, r2
 8002278:	d1f0      	bne.n	800225c <HAL_RCC_OscConfig+0x118>
 800227a:	e000      	b.n	800227e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800227c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2202      	movs	r2, #2
 8002284:	4013      	ands	r3, r2
 8002286:	d100      	bne.n	800228a <HAL_RCC_OscConfig+0x146>
 8002288:	e069      	b.n	800235e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800228a:	4b79      	ldr	r3, [pc, #484]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	220c      	movs	r2, #12
 8002290:	4013      	ands	r3, r2
 8002292:	d00b      	beq.n	80022ac <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002294:	4b76      	ldr	r3, [pc, #472]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	220c      	movs	r2, #12
 800229a:	4013      	ands	r3, r2
 800229c:	2b08      	cmp	r3, #8
 800229e:	d11c      	bne.n	80022da <HAL_RCC_OscConfig+0x196>
 80022a0:	4b73      	ldr	r3, [pc, #460]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	2380      	movs	r3, #128	; 0x80
 80022a6:	025b      	lsls	r3, r3, #9
 80022a8:	4013      	ands	r3, r2
 80022aa:	d116      	bne.n	80022da <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ac:	4b70      	ldr	r3, [pc, #448]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2202      	movs	r2, #2
 80022b2:	4013      	ands	r3, r2
 80022b4:	d005      	beq.n	80022c2 <HAL_RCC_OscConfig+0x17e>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d001      	beq.n	80022c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e24b      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c2:	4b6b      	ldr	r3, [pc, #428]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	22f8      	movs	r2, #248	; 0xf8
 80022c8:	4393      	bics	r3, r2
 80022ca:	0019      	movs	r1, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	00da      	lsls	r2, r3, #3
 80022d2:	4b67      	ldr	r3, [pc, #412]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80022d4:	430a      	orrs	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d8:	e041      	b.n	800235e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d024      	beq.n	800232c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e2:	4b63      	ldr	r3, [pc, #396]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	4b62      	ldr	r3, [pc, #392]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80022e8:	2101      	movs	r1, #1
 80022ea:	430a      	orrs	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7fe fe25 	bl	8000f3c <HAL_GetTick>
 80022f2:	0003      	movs	r3, r0
 80022f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022f8:	f7fe fe20 	bl	8000f3c <HAL_GetTick>
 80022fc:	0002      	movs	r2, r0
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e227      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800230a:	4b59      	ldr	r3, [pc, #356]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2202      	movs	r2, #2
 8002310:	4013      	ands	r3, r2
 8002312:	d0f1      	beq.n	80022f8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002314:	4b56      	ldr	r3, [pc, #344]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	22f8      	movs	r2, #248	; 0xf8
 800231a:	4393      	bics	r3, r2
 800231c:	0019      	movs	r1, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	00da      	lsls	r2, r3, #3
 8002324:	4b52      	ldr	r3, [pc, #328]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002326:	430a      	orrs	r2, r1
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	e018      	b.n	800235e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800232c:	4b50      	ldr	r3, [pc, #320]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	4b4f      	ldr	r3, [pc, #316]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002332:	2101      	movs	r1, #1
 8002334:	438a      	bics	r2, r1
 8002336:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7fe fe00 	bl	8000f3c <HAL_GetTick>
 800233c:	0003      	movs	r3, r0
 800233e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002342:	f7fe fdfb 	bl	8000f3c <HAL_GetTick>
 8002346:	0002      	movs	r2, r0
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e202      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002354:	4b46      	ldr	r3, [pc, #280]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2202      	movs	r2, #2
 800235a:	4013      	ands	r3, r2
 800235c:	d1f1      	bne.n	8002342 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2208      	movs	r2, #8
 8002364:	4013      	ands	r3, r2
 8002366:	d036      	beq.n	80023d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d019      	beq.n	80023a4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002370:	4b3f      	ldr	r3, [pc, #252]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002372:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002374:	4b3e      	ldr	r3, [pc, #248]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002376:	2101      	movs	r1, #1
 8002378:	430a      	orrs	r2, r1
 800237a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237c:	f7fe fdde 	bl	8000f3c <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002386:	f7fe fdd9 	bl	8000f3c <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e1e0      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002398:	4b35      	ldr	r3, [pc, #212]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 800239a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239c:	2202      	movs	r2, #2
 800239e:	4013      	ands	r3, r2
 80023a0:	d0f1      	beq.n	8002386 <HAL_RCC_OscConfig+0x242>
 80023a2:	e018      	b.n	80023d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a4:	4b32      	ldr	r3, [pc, #200]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80023a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023a8:	4b31      	ldr	r3, [pc, #196]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80023aa:	2101      	movs	r1, #1
 80023ac:	438a      	bics	r2, r1
 80023ae:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b0:	f7fe fdc4 	bl	8000f3c <HAL_GetTick>
 80023b4:	0003      	movs	r3, r0
 80023b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023ba:	f7fe fdbf 	bl	8000f3c <HAL_GetTick>
 80023be:	0002      	movs	r2, r0
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e1c6      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023cc:	4b28      	ldr	r3, [pc, #160]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	2202      	movs	r2, #2
 80023d2:	4013      	ands	r3, r2
 80023d4:	d1f1      	bne.n	80023ba <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2204      	movs	r2, #4
 80023dc:	4013      	ands	r3, r2
 80023de:	d100      	bne.n	80023e2 <HAL_RCC_OscConfig+0x29e>
 80023e0:	e0b4      	b.n	800254c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e2:	201f      	movs	r0, #31
 80023e4:	183b      	adds	r3, r7, r0
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b21      	ldr	r3, [pc, #132]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80023ec:	69da      	ldr	r2, [r3, #28]
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	055b      	lsls	r3, r3, #21
 80023f2:	4013      	ands	r3, r2
 80023f4:	d110      	bne.n	8002418 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80023f8:	69da      	ldr	r2, [r3, #28]
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 80023fc:	2180      	movs	r1, #128	; 0x80
 80023fe:	0549      	lsls	r1, r1, #21
 8002400:	430a      	orrs	r2, r1
 8002402:	61da      	str	r2, [r3, #28]
 8002404:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002406:	69da      	ldr	r2, [r3, #28]
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	055b      	lsls	r3, r3, #21
 800240c:	4013      	ands	r3, r2
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002412:	183b      	adds	r3, r7, r0
 8002414:	2201      	movs	r2, #1
 8002416:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002418:	4b18      	ldr	r3, [pc, #96]	; (800247c <HAL_RCC_OscConfig+0x338>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4013      	ands	r3, r2
 8002422:	d11a      	bne.n	800245a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002424:	4b15      	ldr	r3, [pc, #84]	; (800247c <HAL_RCC_OscConfig+0x338>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b14      	ldr	r3, [pc, #80]	; (800247c <HAL_RCC_OscConfig+0x338>)
 800242a:	2180      	movs	r1, #128	; 0x80
 800242c:	0049      	lsls	r1, r1, #1
 800242e:	430a      	orrs	r2, r1
 8002430:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002432:	f7fe fd83 	bl	8000f3c <HAL_GetTick>
 8002436:	0003      	movs	r3, r0
 8002438:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800243c:	f7fe fd7e 	bl	8000f3c <HAL_GetTick>
 8002440:	0002      	movs	r2, r0
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b64      	cmp	r3, #100	; 0x64
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e185      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244e:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_RCC_OscConfig+0x338>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	2380      	movs	r3, #128	; 0x80
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4013      	ands	r3, r2
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d10e      	bne.n	8002480 <HAL_RCC_OscConfig+0x33c>
 8002462:	4b03      	ldr	r3, [pc, #12]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002464:	6a1a      	ldr	r2, [r3, #32]
 8002466:	4b02      	ldr	r3, [pc, #8]	; (8002470 <HAL_RCC_OscConfig+0x32c>)
 8002468:	2101      	movs	r1, #1
 800246a:	430a      	orrs	r2, r1
 800246c:	621a      	str	r2, [r3, #32]
 800246e:	e035      	b.n	80024dc <HAL_RCC_OscConfig+0x398>
 8002470:	40021000 	.word	0x40021000
 8002474:	fffeffff 	.word	0xfffeffff
 8002478:	fffbffff 	.word	0xfffbffff
 800247c:	40007000 	.word	0x40007000
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d10c      	bne.n	80024a2 <HAL_RCC_OscConfig+0x35e>
 8002488:	4bb6      	ldr	r3, [pc, #728]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800248a:	6a1a      	ldr	r2, [r3, #32]
 800248c:	4bb5      	ldr	r3, [pc, #724]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800248e:	2101      	movs	r1, #1
 8002490:	438a      	bics	r2, r1
 8002492:	621a      	str	r2, [r3, #32]
 8002494:	4bb3      	ldr	r3, [pc, #716]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002496:	6a1a      	ldr	r2, [r3, #32]
 8002498:	4bb2      	ldr	r3, [pc, #712]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800249a:	2104      	movs	r1, #4
 800249c:	438a      	bics	r2, r1
 800249e:	621a      	str	r2, [r3, #32]
 80024a0:	e01c      	b.n	80024dc <HAL_RCC_OscConfig+0x398>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	2b05      	cmp	r3, #5
 80024a8:	d10c      	bne.n	80024c4 <HAL_RCC_OscConfig+0x380>
 80024aa:	4bae      	ldr	r3, [pc, #696]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024ac:	6a1a      	ldr	r2, [r3, #32]
 80024ae:	4bad      	ldr	r3, [pc, #692]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024b0:	2104      	movs	r1, #4
 80024b2:	430a      	orrs	r2, r1
 80024b4:	621a      	str	r2, [r3, #32]
 80024b6:	4bab      	ldr	r3, [pc, #684]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024b8:	6a1a      	ldr	r2, [r3, #32]
 80024ba:	4baa      	ldr	r3, [pc, #680]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024bc:	2101      	movs	r1, #1
 80024be:	430a      	orrs	r2, r1
 80024c0:	621a      	str	r2, [r3, #32]
 80024c2:	e00b      	b.n	80024dc <HAL_RCC_OscConfig+0x398>
 80024c4:	4ba7      	ldr	r3, [pc, #668]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024c6:	6a1a      	ldr	r2, [r3, #32]
 80024c8:	4ba6      	ldr	r3, [pc, #664]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024ca:	2101      	movs	r1, #1
 80024cc:	438a      	bics	r2, r1
 80024ce:	621a      	str	r2, [r3, #32]
 80024d0:	4ba4      	ldr	r3, [pc, #656]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024d2:	6a1a      	ldr	r2, [r3, #32]
 80024d4:	4ba3      	ldr	r3, [pc, #652]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80024d6:	2104      	movs	r1, #4
 80024d8:	438a      	bics	r2, r1
 80024da:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d014      	beq.n	800250e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e4:	f7fe fd2a 	bl	8000f3c <HAL_GetTick>
 80024e8:	0003      	movs	r3, r0
 80024ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ec:	e009      	b.n	8002502 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ee:	f7fe fd25 	bl	8000f3c <HAL_GetTick>
 80024f2:	0002      	movs	r2, r0
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	4a9b      	ldr	r2, [pc, #620]	; (8002768 <HAL_RCC_OscConfig+0x624>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e12b      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002502:	4b98      	ldr	r3, [pc, #608]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	2202      	movs	r2, #2
 8002508:	4013      	ands	r3, r2
 800250a:	d0f0      	beq.n	80024ee <HAL_RCC_OscConfig+0x3aa>
 800250c:	e013      	b.n	8002536 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250e:	f7fe fd15 	bl	8000f3c <HAL_GetTick>
 8002512:	0003      	movs	r3, r0
 8002514:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002516:	e009      	b.n	800252c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002518:	f7fe fd10 	bl	8000f3c <HAL_GetTick>
 800251c:	0002      	movs	r2, r0
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	4a91      	ldr	r2, [pc, #580]	; (8002768 <HAL_RCC_OscConfig+0x624>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e116      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800252c:	4b8d      	ldr	r3, [pc, #564]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	2202      	movs	r2, #2
 8002532:	4013      	ands	r3, r2
 8002534:	d1f0      	bne.n	8002518 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002536:	231f      	movs	r3, #31
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d105      	bne.n	800254c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002540:	4b88      	ldr	r3, [pc, #544]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002542:	69da      	ldr	r2, [r3, #28]
 8002544:	4b87      	ldr	r3, [pc, #540]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002546:	4989      	ldr	r1, [pc, #548]	; (800276c <HAL_RCC_OscConfig+0x628>)
 8002548:	400a      	ands	r2, r1
 800254a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2210      	movs	r2, #16
 8002552:	4013      	ands	r3, r2
 8002554:	d063      	beq.n	800261e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d12a      	bne.n	80025b4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800255e:	4b81      	ldr	r3, [pc, #516]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002560:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002562:	4b80      	ldr	r3, [pc, #512]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002564:	2104      	movs	r1, #4
 8002566:	430a      	orrs	r2, r1
 8002568:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800256a:	4b7e      	ldr	r3, [pc, #504]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800256c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800256e:	4b7d      	ldr	r3, [pc, #500]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002570:	2101      	movs	r1, #1
 8002572:	430a      	orrs	r2, r1
 8002574:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002576:	f7fe fce1 	bl	8000f3c <HAL_GetTick>
 800257a:	0003      	movs	r3, r0
 800257c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002580:	f7fe fcdc 	bl	8000f3c <HAL_GetTick>
 8002584:	0002      	movs	r2, r0
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e0e3      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002592:	4b74      	ldr	r3, [pc, #464]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002596:	2202      	movs	r2, #2
 8002598:	4013      	ands	r3, r2
 800259a:	d0f1      	beq.n	8002580 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800259c:	4b71      	ldr	r3, [pc, #452]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800259e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a0:	22f8      	movs	r2, #248	; 0xf8
 80025a2:	4393      	bics	r3, r2
 80025a4:	0019      	movs	r1, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	00da      	lsls	r2, r3, #3
 80025ac:	4b6d      	ldr	r3, [pc, #436]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025ae:	430a      	orrs	r2, r1
 80025b0:	635a      	str	r2, [r3, #52]	; 0x34
 80025b2:	e034      	b.n	800261e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	3305      	adds	r3, #5
 80025ba:	d111      	bne.n	80025e0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80025bc:	4b69      	ldr	r3, [pc, #420]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025c0:	4b68      	ldr	r3, [pc, #416]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025c2:	2104      	movs	r1, #4
 80025c4:	438a      	bics	r2, r1
 80025c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025c8:	4b66      	ldr	r3, [pc, #408]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025cc:	22f8      	movs	r2, #248	; 0xf8
 80025ce:	4393      	bics	r3, r2
 80025d0:	0019      	movs	r1, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	00da      	lsls	r2, r3, #3
 80025d8:	4b62      	ldr	r3, [pc, #392]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025da:	430a      	orrs	r2, r1
 80025dc:	635a      	str	r2, [r3, #52]	; 0x34
 80025de:	e01e      	b.n	800261e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025e0:	4b60      	ldr	r3, [pc, #384]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025e4:	4b5f      	ldr	r3, [pc, #380]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025e6:	2104      	movs	r1, #4
 80025e8:	430a      	orrs	r2, r1
 80025ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80025ec:	4b5d      	ldr	r3, [pc, #372]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025f0:	4b5c      	ldr	r3, [pc, #368]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80025f2:	2101      	movs	r1, #1
 80025f4:	438a      	bics	r2, r1
 80025f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f8:	f7fe fca0 	bl	8000f3c <HAL_GetTick>
 80025fc:	0003      	movs	r3, r0
 80025fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002602:	f7fe fc9b 	bl	8000f3c <HAL_GetTick>
 8002606:	0002      	movs	r2, r0
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e0a2      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002614:	4b53      	ldr	r3, [pc, #332]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002618:	2202      	movs	r2, #2
 800261a:	4013      	ands	r3, r2
 800261c:	d1f1      	bne.n	8002602 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d100      	bne.n	8002628 <HAL_RCC_OscConfig+0x4e4>
 8002626:	e097      	b.n	8002758 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002628:	4b4e      	ldr	r3, [pc, #312]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	220c      	movs	r2, #12
 800262e:	4013      	ands	r3, r2
 8002630:	2b08      	cmp	r3, #8
 8002632:	d100      	bne.n	8002636 <HAL_RCC_OscConfig+0x4f2>
 8002634:	e06b      	b.n	800270e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	2b02      	cmp	r3, #2
 800263c:	d14c      	bne.n	80026d8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263e:	4b49      	ldr	r3, [pc, #292]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4b48      	ldr	r3, [pc, #288]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002644:	494a      	ldr	r1, [pc, #296]	; (8002770 <HAL_RCC_OscConfig+0x62c>)
 8002646:	400a      	ands	r2, r1
 8002648:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264a:	f7fe fc77 	bl	8000f3c <HAL_GetTick>
 800264e:	0003      	movs	r3, r0
 8002650:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002654:	f7fe fc72 	bl	8000f3c <HAL_GetTick>
 8002658:	0002      	movs	r2, r0
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e079      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002666:	4b3f      	ldr	r3, [pc, #252]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	2380      	movs	r3, #128	; 0x80
 800266c:	049b      	lsls	r3, r3, #18
 800266e:	4013      	ands	r3, r2
 8002670:	d1f0      	bne.n	8002654 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002672:	4b3c      	ldr	r3, [pc, #240]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002676:	220f      	movs	r2, #15
 8002678:	4393      	bics	r3, r2
 800267a:	0019      	movs	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002680:	4b38      	ldr	r3, [pc, #224]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002682:	430a      	orrs	r2, r1
 8002684:	62da      	str	r2, [r3, #44]	; 0x2c
 8002686:	4b37      	ldr	r3, [pc, #220]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4a3a      	ldr	r2, [pc, #232]	; (8002774 <HAL_RCC_OscConfig+0x630>)
 800268c:	4013      	ands	r3, r2
 800268e:	0019      	movs	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002698:	431a      	orrs	r2, r3
 800269a:	4b32      	ldr	r3, [pc, #200]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800269c:	430a      	orrs	r2, r1
 800269e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026a0:	4b30      	ldr	r3, [pc, #192]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b2f      	ldr	r3, [pc, #188]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80026a6:	2180      	movs	r1, #128	; 0x80
 80026a8:	0449      	lsls	r1, r1, #17
 80026aa:	430a      	orrs	r2, r1
 80026ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7fe fc45 	bl	8000f3c <HAL_GetTick>
 80026b2:	0003      	movs	r3, r0
 80026b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026b8:	f7fe fc40 	bl	8000f3c <HAL_GetTick>
 80026bc:	0002      	movs	r2, r0
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e047      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026ca:	4b26      	ldr	r3, [pc, #152]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	2380      	movs	r3, #128	; 0x80
 80026d0:	049b      	lsls	r3, r3, #18
 80026d2:	4013      	ands	r3, r2
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0x574>
 80026d6:	e03f      	b.n	8002758 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d8:	4b22      	ldr	r3, [pc, #136]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4b21      	ldr	r3, [pc, #132]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 80026de:	4924      	ldr	r1, [pc, #144]	; (8002770 <HAL_RCC_OscConfig+0x62c>)
 80026e0:	400a      	ands	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e4:	f7fe fc2a 	bl	8000f3c <HAL_GetTick>
 80026e8:	0003      	movs	r3, r0
 80026ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ee:	f7fe fc25 	bl	8000f3c <HAL_GetTick>
 80026f2:	0002      	movs	r2, r0
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e02c      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002700:	4b18      	ldr	r3, [pc, #96]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	2380      	movs	r3, #128	; 0x80
 8002706:	049b      	lsls	r3, r3, #18
 8002708:	4013      	ands	r3, r2
 800270a:	d1f0      	bne.n	80026ee <HAL_RCC_OscConfig+0x5aa>
 800270c:	e024      	b.n	8002758 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e01f      	b.n	800275a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800271a:	4b12      	ldr	r3, [pc, #72]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002720:	4b10      	ldr	r3, [pc, #64]	; (8002764 <HAL_RCC_OscConfig+0x620>)
 8002722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002724:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	2380      	movs	r3, #128	; 0x80
 800272a:	025b      	lsls	r3, r3, #9
 800272c:	401a      	ands	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	429a      	cmp	r2, r3
 8002734:	d10e      	bne.n	8002754 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	220f      	movs	r2, #15
 800273a:	401a      	ands	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002740:	429a      	cmp	r2, r3
 8002742:	d107      	bne.n	8002754 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	23f0      	movs	r3, #240	; 0xf0
 8002748:	039b      	lsls	r3, r3, #14
 800274a:	401a      	ands	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002750:	429a      	cmp	r2, r3
 8002752:	d001      	beq.n	8002758 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e000      	b.n	800275a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	0018      	movs	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	b008      	add	sp, #32
 8002760:	bd80      	pop	{r7, pc}
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	40021000 	.word	0x40021000
 8002768:	00001388 	.word	0x00001388
 800276c:	efffffff 	.word	0xefffffff
 8002770:	feffffff 	.word	0xfeffffff
 8002774:	ffc2ffff 	.word	0xffc2ffff

08002778 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e0b3      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800278c:	4b5b      	ldr	r3, [pc, #364]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2201      	movs	r2, #1
 8002792:	4013      	ands	r3, r2
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d911      	bls.n	80027be <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b58      	ldr	r3, [pc, #352]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2201      	movs	r2, #1
 80027a0:	4393      	bics	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	4b55      	ldr	r3, [pc, #340]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ac:	4b53      	ldr	r3, [pc, #332]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2201      	movs	r2, #1
 80027b2:	4013      	ands	r3, r2
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d001      	beq.n	80027be <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e09a      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2202      	movs	r2, #2
 80027c4:	4013      	ands	r3, r2
 80027c6:	d015      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2204      	movs	r2, #4
 80027ce:	4013      	ands	r3, r2
 80027d0:	d006      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027d2:	4b4b      	ldr	r3, [pc, #300]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	4b4a      	ldr	r3, [pc, #296]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80027d8:	21e0      	movs	r1, #224	; 0xe0
 80027da:	00c9      	lsls	r1, r1, #3
 80027dc:	430a      	orrs	r2, r1
 80027de:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e0:	4b47      	ldr	r3, [pc, #284]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	22f0      	movs	r2, #240	; 0xf0
 80027e6:	4393      	bics	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	4b44      	ldr	r3, [pc, #272]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80027f0:	430a      	orrs	r2, r1
 80027f2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2201      	movs	r2, #1
 80027fa:	4013      	ands	r3, r2
 80027fc:	d040      	beq.n	8002880 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d107      	bne.n	8002816 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002806:	4b3e      	ldr	r3, [pc, #248]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	029b      	lsls	r3, r3, #10
 800280e:	4013      	ands	r3, r2
 8002810:	d114      	bne.n	800283c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e06e      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b02      	cmp	r3, #2
 800281c:	d107      	bne.n	800282e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800281e:	4b38      	ldr	r3, [pc, #224]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	2380      	movs	r3, #128	; 0x80
 8002824:	049b      	lsls	r3, r3, #18
 8002826:	4013      	ands	r3, r2
 8002828:	d108      	bne.n	800283c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e062      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282e:	4b34      	ldr	r3, [pc, #208]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d101      	bne.n	800283c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e05b      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800283c:	4b30      	ldr	r3, [pc, #192]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2203      	movs	r2, #3
 8002842:	4393      	bics	r3, r2
 8002844:	0019      	movs	r1, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 800284c:	430a      	orrs	r2, r1
 800284e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002850:	f7fe fb74 	bl	8000f3c <HAL_GetTick>
 8002854:	0003      	movs	r3, r0
 8002856:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002858:	e009      	b.n	800286e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800285a:	f7fe fb6f 	bl	8000f3c <HAL_GetTick>
 800285e:	0002      	movs	r2, r0
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	4a27      	ldr	r2, [pc, #156]	; (8002904 <HAL_RCC_ClockConfig+0x18c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d901      	bls.n	800286e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e042      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286e:	4b24      	ldr	r3, [pc, #144]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	220c      	movs	r2, #12
 8002874:	401a      	ands	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	429a      	cmp	r2, r3
 800287e:	d1ec      	bne.n	800285a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002880:	4b1e      	ldr	r3, [pc, #120]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2201      	movs	r2, #1
 8002886:	4013      	ands	r3, r2
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	429a      	cmp	r2, r3
 800288c:	d211      	bcs.n	80028b2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288e:	4b1b      	ldr	r3, [pc, #108]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2201      	movs	r2, #1
 8002894:	4393      	bics	r3, r2
 8002896:	0019      	movs	r1, r3
 8002898:	4b18      	ldr	r3, [pc, #96]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a0:	4b16      	ldr	r3, [pc, #88]	; (80028fc <HAL_RCC_ClockConfig+0x184>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2201      	movs	r2, #1
 80028a6:	4013      	ands	r3, r2
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d001      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e020      	b.n	80028f4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2204      	movs	r2, #4
 80028b8:	4013      	ands	r3, r2
 80028ba:	d009      	beq.n	80028d0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80028bc:	4b10      	ldr	r3, [pc, #64]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4a11      	ldr	r2, [pc, #68]	; (8002908 <HAL_RCC_ClockConfig+0x190>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	0019      	movs	r1, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80028cc:	430a      	orrs	r2, r1
 80028ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028d0:	f000 f820 	bl	8002914 <HAL_RCC_GetSysClockFreq>
 80028d4:	0001      	movs	r1, r0
 80028d6:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <HAL_RCC_ClockConfig+0x188>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	091b      	lsrs	r3, r3, #4
 80028dc:	220f      	movs	r2, #15
 80028de:	4013      	ands	r3, r2
 80028e0:	4a0a      	ldr	r2, [pc, #40]	; (800290c <HAL_RCC_ClockConfig+0x194>)
 80028e2:	5cd3      	ldrb	r3, [r2, r3]
 80028e4:	000a      	movs	r2, r1
 80028e6:	40da      	lsrs	r2, r3
 80028e8:	4b09      	ldr	r3, [pc, #36]	; (8002910 <HAL_RCC_ClockConfig+0x198>)
 80028ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028ec:	2003      	movs	r0, #3
 80028ee:	f7fe fadf 	bl	8000eb0 <HAL_InitTick>
  
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b004      	add	sp, #16
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40022000 	.word	0x40022000
 8002900:	40021000 	.word	0x40021000
 8002904:	00001388 	.word	0x00001388
 8002908:	fffff8ff 	.word	0xfffff8ff
 800290c:	08004a3c 	.word	0x08004a3c
 8002910:	20000000 	.word	0x20000000

08002914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b08f      	sub	sp, #60	; 0x3c
 8002918:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800291a:	2314      	movs	r3, #20
 800291c:	18fb      	adds	r3, r7, r3
 800291e:	4a2b      	ldr	r2, [pc, #172]	; (80029cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002920:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002922:	c313      	stmia	r3!, {r0, r1, r4}
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	4a29      	ldr	r2, [pc, #164]	; (80029d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800292c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800292e:	c313      	stmia	r3!, {r0, r1, r4}
 8002930:	6812      	ldr	r2, [r2, #0]
 8002932:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002938:	2300      	movs	r3, #0
 800293a:	62bb      	str	r3, [r7, #40]	; 0x28
 800293c:	2300      	movs	r3, #0
 800293e:	637b      	str	r3, [r7, #52]	; 0x34
 8002940:	2300      	movs	r3, #0
 8002942:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002948:	4b22      	ldr	r3, [pc, #136]	; (80029d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800294e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002950:	220c      	movs	r2, #12
 8002952:	4013      	ands	r3, r2
 8002954:	2b04      	cmp	r3, #4
 8002956:	d002      	beq.n	800295e <HAL_RCC_GetSysClockFreq+0x4a>
 8002958:	2b08      	cmp	r3, #8
 800295a:	d003      	beq.n	8002964 <HAL_RCC_GetSysClockFreq+0x50>
 800295c:	e02d      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800295e:	4b1e      	ldr	r3, [pc, #120]	; (80029d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002960:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002962:	e02d      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002966:	0c9b      	lsrs	r3, r3, #18
 8002968:	220f      	movs	r2, #15
 800296a:	4013      	ands	r3, r2
 800296c:	2214      	movs	r2, #20
 800296e:	18ba      	adds	r2, r7, r2
 8002970:	5cd3      	ldrb	r3, [r2, r3]
 8002972:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002974:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002978:	220f      	movs	r2, #15
 800297a:	4013      	ands	r3, r2
 800297c:	1d3a      	adds	r2, r7, #4
 800297e:	5cd3      	ldrb	r3, [r2, r3]
 8002980:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002982:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002984:	2380      	movs	r3, #128	; 0x80
 8002986:	025b      	lsls	r3, r3, #9
 8002988:	4013      	ands	r3, r2
 800298a:	d009      	beq.n	80029a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800298c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800298e:	4812      	ldr	r0, [pc, #72]	; (80029d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002990:	f7fd fbcc 	bl	800012c <__udivsi3>
 8002994:	0003      	movs	r3, r0
 8002996:	001a      	movs	r2, r3
 8002998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299a:	4353      	muls	r3, r2
 800299c:	637b      	str	r3, [r7, #52]	; 0x34
 800299e:	e009      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80029a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029a2:	000a      	movs	r2, r1
 80029a4:	0152      	lsls	r2, r2, #5
 80029a6:	1a52      	subs	r2, r2, r1
 80029a8:	0193      	lsls	r3, r2, #6
 80029aa:	1a9b      	subs	r3, r3, r2
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	185b      	adds	r3, r3, r1
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80029b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029b8:	e002      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029ba:	4b07      	ldr	r3, [pc, #28]	; (80029d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029bc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029be:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80029c2:	0018      	movs	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b00f      	add	sp, #60	; 0x3c
 80029c8:	bd90      	pop	{r4, r7, pc}
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	08004a1c 	.word	0x08004a1c
 80029d0:	08004a2c 	.word	0x08004a2c
 80029d4:	40021000 	.word	0x40021000
 80029d8:	007a1200 	.word	0x007a1200

080029dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029e0:	4b02      	ldr	r3, [pc, #8]	; (80029ec <HAL_RCC_GetHCLKFreq+0x10>)
 80029e2:	681b      	ldr	r3, [r3, #0]
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	20000000 	.word	0x20000000

080029f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80029f4:	f7ff fff2 	bl	80029dc <HAL_RCC_GetHCLKFreq>
 80029f8:	0001      	movs	r1, r0
 80029fa:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	0a1b      	lsrs	r3, r3, #8
 8002a00:	2207      	movs	r2, #7
 8002a02:	4013      	ands	r3, r2
 8002a04:	4a04      	ldr	r2, [pc, #16]	; (8002a18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a06:	5cd3      	ldrb	r3, [r2, r3]
 8002a08:	40d9      	lsrs	r1, r3
 8002a0a:	000b      	movs	r3, r1
}    
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	40021000 	.word	0x40021000
 8002a18:	08004a4c 	.word	0x08004a4c

08002a1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	2380      	movs	r3, #128	; 0x80
 8002a32:	025b      	lsls	r3, r3, #9
 8002a34:	4013      	ands	r3, r2
 8002a36:	d100      	bne.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002a38:	e08e      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002a3a:	2017      	movs	r0, #23
 8002a3c:	183b      	adds	r3, r7, r0
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a42:	4b57      	ldr	r3, [pc, #348]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a44:	69da      	ldr	r2, [r3, #28]
 8002a46:	2380      	movs	r3, #128	; 0x80
 8002a48:	055b      	lsls	r3, r3, #21
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	d110      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a4e:	4b54      	ldr	r3, [pc, #336]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a50:	69da      	ldr	r2, [r3, #28]
 8002a52:	4b53      	ldr	r3, [pc, #332]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a54:	2180      	movs	r1, #128	; 0x80
 8002a56:	0549      	lsls	r1, r1, #21
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	61da      	str	r2, [r3, #28]
 8002a5c:	4b50      	ldr	r3, [pc, #320]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a5e:	69da      	ldr	r2, [r3, #28]
 8002a60:	2380      	movs	r3, #128	; 0x80
 8002a62:	055b      	lsls	r3, r3, #21
 8002a64:	4013      	ands	r3, r2
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a6a:	183b      	adds	r3, r7, r0
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a70:	4b4c      	ldr	r3, [pc, #304]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	4013      	ands	r3, r2
 8002a7a:	d11a      	bne.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a7c:	4b49      	ldr	r3, [pc, #292]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4b48      	ldr	r3, [pc, #288]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a82:	2180      	movs	r1, #128	; 0x80
 8002a84:	0049      	lsls	r1, r1, #1
 8002a86:	430a      	orrs	r2, r1
 8002a88:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a8a:	f7fe fa57 	bl	8000f3c <HAL_GetTick>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a92:	e008      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a94:	f7fe fa52 	bl	8000f3c <HAL_GetTick>
 8002a98:	0002      	movs	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b64      	cmp	r3, #100	; 0x64
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e077      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa6:	4b3f      	ldr	r3, [pc, #252]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d0f0      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ab2:	4b3b      	ldr	r3, [pc, #236]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ab4:	6a1a      	ldr	r2, [r3, #32]
 8002ab6:	23c0      	movs	r3, #192	; 0xc0
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d034      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	23c0      	movs	r3, #192	; 0xc0
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4013      	ands	r3, r2
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d02c      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ad4:	4b32      	ldr	r3, [pc, #200]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	4a33      	ldr	r2, [pc, #204]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ade:	4b30      	ldr	r3, [pc, #192]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ae0:	6a1a      	ldr	r2, [r3, #32]
 8002ae2:	4b2f      	ldr	r3, [pc, #188]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ae4:	2180      	movs	r1, #128	; 0x80
 8002ae6:	0249      	lsls	r1, r1, #9
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002aec:	4b2c      	ldr	r3, [pc, #176]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002aee:	6a1a      	ldr	r2, [r3, #32]
 8002af0:	4b2b      	ldr	r3, [pc, #172]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002af2:	492e      	ldr	r1, [pc, #184]	; (8002bac <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002af4:	400a      	ands	r2, r1
 8002af6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002af8:	4b29      	ldr	r3, [pc, #164]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2201      	movs	r2, #1
 8002b02:	4013      	ands	r3, r2
 8002b04:	d013      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b06:	f7fe fa19 	bl	8000f3c <HAL_GetTick>
 8002b0a:	0003      	movs	r3, r0
 8002b0c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b0e:	e009      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b10:	f7fe fa14 	bl	8000f3c <HAL_GetTick>
 8002b14:	0002      	movs	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	4a25      	ldr	r2, [pc, #148]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e038      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b24:	4b1e      	ldr	r3, [pc, #120]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	2202      	movs	r2, #2
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b2e:	4b1c      	ldr	r3, [pc, #112]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b42:	2317      	movs	r3, #23
 8002b44:	18fb      	adds	r3, r7, r3
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d105      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4c:	4b14      	ldr	r3, [pc, #80]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b4e:	69da      	ldr	r2, [r3, #28]
 8002b50:	4b13      	ldr	r3, [pc, #76]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b52:	4918      	ldr	r1, [pc, #96]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d009      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	2203      	movs	r2, #3
 8002b68:	4393      	bics	r3, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b72:	430a      	orrs	r2, r1
 8002b74:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d009      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b80:	4b07      	ldr	r3, [pc, #28]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b84:	2210      	movs	r2, #16
 8002b86:	4393      	bics	r3, r2
 8002b88:	0019      	movs	r1, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b90:	430a      	orrs	r2, r1
 8002b92:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	0018      	movs	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b006      	add	sp, #24
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			; (mov r8, r8)
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	40007000 	.word	0x40007000
 8002ba8:	fffffcff 	.word	0xfffffcff
 8002bac:	fffeffff 	.word	0xfffeffff
 8002bb0:	00001388 	.word	0x00001388
 8002bb4:	efffffff 	.word	0xefffffff

08002bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e042      	b.n	8002c50 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	223d      	movs	r2, #61	; 0x3d
 8002bce:	5c9b      	ldrb	r3, [r3, r2]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d107      	bne.n	8002be6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	223c      	movs	r2, #60	; 0x3c
 8002bda:	2100      	movs	r1, #0
 8002bdc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fe f825 	bl	8000c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	223d      	movs	r2, #61	; 0x3d
 8002bea:	2102      	movs	r1, #2
 8002bec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	0019      	movs	r1, r3
 8002bf8:	0010      	movs	r0, r2
 8002bfa:	f000 f9af 	bl	8002f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2246      	movs	r2, #70	; 0x46
 8002c02:	2101      	movs	r1, #1
 8002c04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	223e      	movs	r2, #62	; 0x3e
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	5499      	strb	r1, [r3, r2]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	223f      	movs	r2, #63	; 0x3f
 8002c12:	2101      	movs	r1, #1
 8002c14:	5499      	strb	r1, [r3, r2]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2240      	movs	r2, #64	; 0x40
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	5499      	strb	r1, [r3, r2]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2241      	movs	r2, #65	; 0x41
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2242      	movs	r2, #66	; 0x42
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	5499      	strb	r1, [r3, r2]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2243      	movs	r2, #67	; 0x43
 8002c32:	2101      	movs	r1, #1
 8002c34:	5499      	strb	r1, [r3, r2]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2244      	movs	r2, #68	; 0x44
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	5499      	strb	r1, [r3, r2]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2245      	movs	r2, #69	; 0x45
 8002c42:	2101      	movs	r1, #1
 8002c44:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	223d      	movs	r2, #61	; 0x3d
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	0018      	movs	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b002      	add	sp, #8
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	223d      	movs	r2, #61	; 0x3d
 8002c64:	5c9b      	ldrb	r3, [r3, r2]
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d001      	beq.n	8002c70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e035      	b.n	8002cdc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	223d      	movs	r2, #61	; 0x3d
 8002c74:	2102      	movs	r1, #2
 8002c76:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2101      	movs	r1, #1
 8002c84:	430a      	orrs	r2, r1
 8002c86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a15      	ldr	r2, [pc, #84]	; (8002ce4 <HAL_TIM_Base_Start_IT+0x8c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d009      	beq.n	8002ca6 <HAL_TIM_Base_Start_IT+0x4e>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a14      	ldr	r2, [pc, #80]	; (8002ce8 <HAL_TIM_Base_Start_IT+0x90>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d004      	beq.n	8002ca6 <HAL_TIM_Base_Start_IT+0x4e>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a12      	ldr	r2, [pc, #72]	; (8002cec <HAL_TIM_Base_Start_IT+0x94>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d111      	bne.n	8002cca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2207      	movs	r2, #7
 8002cae:	4013      	ands	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b06      	cmp	r3, #6
 8002cb6:	d010      	beq.n	8002cda <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cc8:	e007      	b.n	8002cda <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	0018      	movs	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b004      	add	sp, #16
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40014000 	.word	0x40014000

08002cf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	4013      	ands	r3, r2
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d124      	bne.n	8002d50 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d11d      	bne.n	8002d50 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2203      	movs	r2, #3
 8002d1a:	4252      	negs	r2, r2
 8002d1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d004      	beq.n	8002d3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	0018      	movs	r0, r3
 8002d34:	f000 f8fa 	bl	8002f2c <HAL_TIM_IC_CaptureCallback>
 8002d38:	e007      	b.n	8002d4a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f000 f8ed 	bl	8002f1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0018      	movs	r0, r3
 8002d46:	f000 f8f9 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	2204      	movs	r2, #4
 8002d58:	4013      	ands	r3, r2
 8002d5a:	2b04      	cmp	r3, #4
 8002d5c:	d125      	bne.n	8002daa <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	2204      	movs	r2, #4
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	d11e      	bne.n	8002daa <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2205      	movs	r2, #5
 8002d72:	4252      	negs	r2, r2
 8002d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2202      	movs	r2, #2
 8002d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	23c0      	movs	r3, #192	; 0xc0
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4013      	ands	r3, r2
 8002d88:	d004      	beq.n	8002d94 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f000 f8cd 	bl	8002f2c <HAL_TIM_IC_CaptureCallback>
 8002d92:	e007      	b.n	8002da4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	0018      	movs	r0, r3
 8002d98:	f000 f8c0 	bl	8002f1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f000 f8cc 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	2208      	movs	r2, #8
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b08      	cmp	r3, #8
 8002db6:	d124      	bne.n	8002e02 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	2b08      	cmp	r3, #8
 8002dc4:	d11d      	bne.n	8002e02 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2209      	movs	r2, #9
 8002dcc:	4252      	negs	r2, r2
 8002dce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2204      	movs	r2, #4
 8002dd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	2203      	movs	r2, #3
 8002dde:	4013      	ands	r3, r2
 8002de0:	d004      	beq.n	8002dec <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	0018      	movs	r0, r3
 8002de6:	f000 f8a1 	bl	8002f2c <HAL_TIM_IC_CaptureCallback>
 8002dea:	e007      	b.n	8002dfc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	0018      	movs	r0, r3
 8002df0:	f000 f894 	bl	8002f1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 f8a0 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2210      	movs	r2, #16
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b10      	cmp	r3, #16
 8002e0e:	d125      	bne.n	8002e5c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	2210      	movs	r2, #16
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b10      	cmp	r3, #16
 8002e1c:	d11e      	bne.n	8002e5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2211      	movs	r2, #17
 8002e24:	4252      	negs	r2, r2
 8002e26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2208      	movs	r2, #8
 8002e2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	23c0      	movs	r3, #192	; 0xc0
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d004      	beq.n	8002e46 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f000 f874 	bl	8002f2c <HAL_TIM_IC_CaptureCallback>
 8002e44:	e007      	b.n	8002e56 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f000 f867 	bl	8002f1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f000 f873 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	2201      	movs	r2, #1
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d10f      	bne.n	8002e8a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d108      	bne.n	8002e8a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	4252      	negs	r2, r2
 8002e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7fd fd61 	bl	800094c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	2280      	movs	r2, #128	; 0x80
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b80      	cmp	r3, #128	; 0x80
 8002e96:	d10f      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	2280      	movs	r2, #128	; 0x80
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b80      	cmp	r3, #128	; 0x80
 8002ea4:	d108      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2281      	movs	r2, #129	; 0x81
 8002eac:	4252      	negs	r2, r2
 8002eae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f000 f8d0 	bl	8003058 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	2240      	movs	r2, #64	; 0x40
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	2b40      	cmp	r3, #64	; 0x40
 8002ec4:	d10f      	bne.n	8002ee6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	2240      	movs	r2, #64	; 0x40
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b40      	cmp	r3, #64	; 0x40
 8002ed2:	d108      	bne.n	8002ee6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2241      	movs	r2, #65	; 0x41
 8002eda:	4252      	negs	r2, r2
 8002edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f000 f833 	bl	8002f4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2220      	movs	r2, #32
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b20      	cmp	r3, #32
 8002ef2:	d10f      	bne.n	8002f14 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	2220      	movs	r2, #32
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d108      	bne.n	8002f14 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2221      	movs	r2, #33	; 0x21
 8002f08:	4252      	negs	r2, r2
 8002f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f000 f89a 	bl	8003048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f14:	46c0      	nop			; (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b002      	add	sp, #8
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f24:	46c0      	nop			; (mov r8, r8)
 8002f26:	46bd      	mov	sp, r7
 8002f28:	b002      	add	sp, #8
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b002      	add	sp, #8
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b002      	add	sp, #8
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f54:	46c0      	nop			; (mov r8, r8)
 8002f56:	46bd      	mov	sp, r7
 8002f58:	b002      	add	sp, #8
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a2f      	ldr	r2, [pc, #188]	; (800302c <TIM_Base_SetConfig+0xd0>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d003      	beq.n	8002f7c <TIM_Base_SetConfig+0x20>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a2e      	ldr	r2, [pc, #184]	; (8003030 <TIM_Base_SetConfig+0xd4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d108      	bne.n	8002f8e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2270      	movs	r2, #112	; 0x70
 8002f80:	4393      	bics	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a26      	ldr	r2, [pc, #152]	; (800302c <TIM_Base_SetConfig+0xd0>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d013      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a25      	ldr	r2, [pc, #148]	; (8003030 <TIM_Base_SetConfig+0xd4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d00f      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a24      	ldr	r2, [pc, #144]	; (8003034 <TIM_Base_SetConfig+0xd8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d00b      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a23      	ldr	r2, [pc, #140]	; (8003038 <TIM_Base_SetConfig+0xdc>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d007      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a22      	ldr	r2, [pc, #136]	; (800303c <TIM_Base_SetConfig+0xe0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d003      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a21      	ldr	r2, [pc, #132]	; (8003040 <TIM_Base_SetConfig+0xe4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d108      	bne.n	8002fd0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	4a20      	ldr	r2, [pc, #128]	; (8003044 <TIM_Base_SetConfig+0xe8>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2280      	movs	r2, #128	; 0x80
 8002fd4:	4393      	bics	r3, r2
 8002fd6:	001a      	movs	r2, r3
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a0c      	ldr	r2, [pc, #48]	; (800302c <TIM_Base_SetConfig+0xd0>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d00b      	beq.n	8003016 <TIM_Base_SetConfig+0xba>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a0d      	ldr	r2, [pc, #52]	; (8003038 <TIM_Base_SetConfig+0xdc>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d007      	beq.n	8003016 <TIM_Base_SetConfig+0xba>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a0c      	ldr	r2, [pc, #48]	; (800303c <TIM_Base_SetConfig+0xe0>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d003      	beq.n	8003016 <TIM_Base_SetConfig+0xba>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a0b      	ldr	r2, [pc, #44]	; (8003040 <TIM_Base_SetConfig+0xe4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d103      	bne.n	800301e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	691a      	ldr	r2, [r3, #16]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	615a      	str	r2, [r3, #20]
}
 8003024:	46c0      	nop			; (mov r8, r8)
 8003026:	46bd      	mov	sp, r7
 8003028:	b004      	add	sp, #16
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40012c00 	.word	0x40012c00
 8003030:	40000400 	.word	0x40000400
 8003034:	40002000 	.word	0x40002000
 8003038:	40014000 	.word	0x40014000
 800303c:	40014400 	.word	0x40014400
 8003040:	40014800 	.word	0x40014800
 8003044:	fffffcff 	.word	0xfffffcff

08003048 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003050:	46c0      	nop			; (mov r8, r8)
 8003052:	46bd      	mov	sp, r7
 8003054:	b002      	add	sp, #8
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003060:	46c0      	nop			; (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	b002      	add	sp, #8
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e044      	b.n	8003104 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800307e:	2b00      	cmp	r3, #0
 8003080:	d107      	bne.n	8003092 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2274      	movs	r2, #116	; 0x74
 8003086:	2100      	movs	r1, #0
 8003088:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	0018      	movs	r0, r3
 800308e:	f7fd fe27 	bl	8000ce0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2224      	movs	r2, #36	; 0x24
 8003096:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2101      	movs	r1, #1
 80030a4:	438a      	bics	r2, r1
 80030a6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 fba6 	bl	80037fc <UART_SetConfig>
 80030b0:	0003      	movs	r3, r0
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e024      	b.n	8003104 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f000 fcd9 	bl	8003a7c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	490d      	ldr	r1, [pc, #52]	; (800310c <HAL_UART_Init+0xa4>)
 80030d6:	400a      	ands	r2, r1
 80030d8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2108      	movs	r1, #8
 80030e6:	438a      	bics	r2, r1
 80030e8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2101      	movs	r1, #1
 80030f6:	430a      	orrs	r2, r1
 80030f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	0018      	movs	r0, r3
 80030fe:	f000 fd71 	bl	8003be4 <UART_CheckIdleState>
 8003102:	0003      	movs	r3, r0
}
 8003104:	0018      	movs	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	b002      	add	sp, #8
 800310a:	bd80      	pop	{r7, pc}
 800310c:	fffff7ff 	.word	0xfffff7ff

08003110 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	1dbb      	adds	r3, r7, #6
 800311c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003122:	2b20      	cmp	r3, #32
 8003124:	d000      	beq.n	8003128 <HAL_UART_Transmit_DMA+0x18>
 8003126:	e08a      	b.n	800323e <HAL_UART_Transmit_DMA+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_UART_Transmit_DMA+0x26>
 800312e:	1dbb      	adds	r3, r7, #6
 8003130:	881b      	ldrh	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e082      	b.n	8003240 <HAL_UART_Transmit_DMA+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	2380      	movs	r3, #128	; 0x80
 8003140:	015b      	lsls	r3, r3, #5
 8003142:	429a      	cmp	r2, r3
 8003144:	d109      	bne.n	800315a <HAL_UART_Transmit_DMA+0x4a>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d105      	bne.n	800315a <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2201      	movs	r2, #1
 8003152:	4013      	ands	r3, r2
 8003154:	d001      	beq.n	800315a <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e072      	b.n	8003240 <HAL_UART_Transmit_DMA+0x130>
      }
    }

    __HAL_LOCK(huart);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2274      	movs	r2, #116	; 0x74
 800315e:	5c9b      	ldrb	r3, [r3, r2]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_UART_Transmit_DMA+0x58>
 8003164:	2302      	movs	r3, #2
 8003166:	e06b      	b.n	8003240 <HAL_UART_Transmit_DMA+0x130>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2274      	movs	r2, #116	; 0x74
 800316c:	2101      	movs	r1, #1
 800316e:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1dba      	adds	r2, r7, #6
 800317a:	2150      	movs	r1, #80	; 0x50
 800317c:	8812      	ldrh	r2, [r2, #0]
 800317e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	1dba      	adds	r2, r7, #6
 8003184:	2152      	movs	r1, #82	; 0x52
 8003186:	8812      	ldrh	r2, [r2, #0]
 8003188:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2280      	movs	r2, #128	; 0x80
 800318e:	2100      	movs	r1, #0
 8003190:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2221      	movs	r2, #33	; 0x21
 8003196:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800319c:	2b00      	cmp	r3, #0
 800319e:	d02b      	beq.n	80031f8 <HAL_UART_Transmit_DMA+0xe8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031a4:	4a28      	ldr	r2, [pc, #160]	; (8003248 <HAL_UART_Transmit_DMA+0x138>)
 80031a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031ac:	4a27      	ldr	r2, [pc, #156]	; (800324c <HAL_UART_Transmit_DMA+0x13c>)
 80031ae:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031b4:	4a26      	ldr	r2, [pc, #152]	; (8003250 <HAL_UART_Transmit_DMA+0x140>)
 80031b6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031bc:	2200      	movs	r2, #0
 80031be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c8:	0019      	movs	r1, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	3328      	adds	r3, #40	; 0x28
 80031d0:	001a      	movs	r2, r3
 80031d2:	1dbb      	adds	r3, r7, #6
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	f7fe fc59 	bl	8001a8c <HAL_DMA_Start_IT>
 80031da:	1e03      	subs	r3, r0, #0
 80031dc:	d00c      	beq.n	80031f8 <HAL_UART_Transmit_DMA+0xe8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2280      	movs	r2, #128	; 0x80
 80031e2:	2110      	movs	r1, #16
 80031e4:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2274      	movs	r2, #116	; 0x74
 80031ea:	2100      	movs	r1, #0
 80031ec:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2220      	movs	r2, #32
 80031f2:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e023      	b.n	8003240 <HAL_UART_Transmit_DMA+0x130>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2240      	movs	r2, #64	; 0x40
 80031fe:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2274      	movs	r2, #116	; 0x74
 8003204:	2100      	movs	r1, #0
 8003206:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003208:	f3ef 8310 	mrs	r3, PRIMASK
 800320c:	613b      	str	r3, [r7, #16]
  return(result);
 800320e:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003210:	61fb      	str	r3, [r7, #28]
 8003212:	2301      	movs	r3, #1
 8003214:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f383 8810 	msr	PRIMASK, r3
}
 800321c:	46c0      	nop			; (mov r8, r8)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2180      	movs	r1, #128	; 0x80
 800322a:	430a      	orrs	r2, r1
 800322c:	609a      	str	r2, [r3, #8]
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	f383 8810 	msr	PRIMASK, r3
}
 8003238:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	e000      	b.n	8003240 <HAL_UART_Transmit_DMA+0x130>
  }
  else
  {
    return HAL_BUSY;
 800323e:	2302      	movs	r3, #2
  }
}
 8003240:	0018      	movs	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	b008      	add	sp, #32
 8003246:	bd80      	pop	{r7, pc}
 8003248:	08003f09 	.word	0x08003f09
 800324c:	08003f9d 	.word	0x08003f9d
 8003250:	08003fbb 	.word	0x08003fbb

08003254 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003254:	b590      	push	{r4, r7, lr}
 8003256:	b0ab      	sub	sp, #172	; 0xac
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	22a4      	movs	r2, #164	; 0xa4
 8003264:	18b9      	adds	r1, r7, r2
 8003266:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	20a0      	movs	r0, #160	; 0xa0
 8003270:	1839      	adds	r1, r7, r0
 8003272:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	219c      	movs	r1, #156	; 0x9c
 800327c:	1879      	adds	r1, r7, r1
 800327e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003280:	0011      	movs	r1, r2
 8003282:	18bb      	adds	r3, r7, r2
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a99      	ldr	r2, [pc, #612]	; (80034ec <HAL_UART_IRQHandler+0x298>)
 8003288:	4013      	ands	r3, r2
 800328a:	2298      	movs	r2, #152	; 0x98
 800328c:	18bc      	adds	r4, r7, r2
 800328e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003290:	18bb      	adds	r3, r7, r2
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d114      	bne.n	80032c2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003298:	187b      	adds	r3, r7, r1
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2220      	movs	r2, #32
 800329e:	4013      	ands	r3, r2
 80032a0:	d00f      	beq.n	80032c2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80032a2:	183b      	adds	r3, r7, r0
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2220      	movs	r2, #32
 80032a8:	4013      	ands	r3, r2
 80032aa:	d00a      	beq.n	80032c2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d100      	bne.n	80032b6 <HAL_UART_IRQHandler+0x62>
 80032b4:	e27e      	b.n	80037b4 <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	0010      	movs	r0, r2
 80032be:	4798      	blx	r3
      }
      return;
 80032c0:	e278      	b.n	80037b4 <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80032c2:	2398      	movs	r3, #152	; 0x98
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d100      	bne.n	80032ce <HAL_UART_IRQHandler+0x7a>
 80032cc:	e114      	b.n	80034f8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80032ce:	239c      	movs	r3, #156	; 0x9c
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2201      	movs	r2, #1
 80032d6:	4013      	ands	r3, r2
 80032d8:	d106      	bne.n	80032e8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80032da:	23a0      	movs	r3, #160	; 0xa0
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a83      	ldr	r2, [pc, #524]	; (80034f0 <HAL_UART_IRQHandler+0x29c>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	d100      	bne.n	80032e8 <HAL_UART_IRQHandler+0x94>
 80032e6:	e107      	b.n	80034f8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80032e8:	23a4      	movs	r3, #164	; 0xa4
 80032ea:	18fb      	adds	r3, r7, r3
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2201      	movs	r2, #1
 80032f0:	4013      	ands	r3, r2
 80032f2:	d012      	beq.n	800331a <HAL_UART_IRQHandler+0xc6>
 80032f4:	23a0      	movs	r3, #160	; 0xa0
 80032f6:	18fb      	adds	r3, r7, r3
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	4013      	ands	r3, r2
 8003300:	d00b      	beq.n	800331a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2201      	movs	r2, #1
 8003308:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2280      	movs	r2, #128	; 0x80
 800330e:	589b      	ldr	r3, [r3, r2]
 8003310:	2201      	movs	r2, #1
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2180      	movs	r1, #128	; 0x80
 8003318:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800331a:	23a4      	movs	r3, #164	; 0xa4
 800331c:	18fb      	adds	r3, r7, r3
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2202      	movs	r2, #2
 8003322:	4013      	ands	r3, r2
 8003324:	d011      	beq.n	800334a <HAL_UART_IRQHandler+0xf6>
 8003326:	239c      	movs	r3, #156	; 0x9c
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2201      	movs	r2, #1
 800332e:	4013      	ands	r3, r2
 8003330:	d00b      	beq.n	800334a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2202      	movs	r2, #2
 8003338:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2280      	movs	r2, #128	; 0x80
 800333e:	589b      	ldr	r3, [r3, r2]
 8003340:	2204      	movs	r2, #4
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2180      	movs	r1, #128	; 0x80
 8003348:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800334a:	23a4      	movs	r3, #164	; 0xa4
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2204      	movs	r2, #4
 8003352:	4013      	ands	r3, r2
 8003354:	d011      	beq.n	800337a <HAL_UART_IRQHandler+0x126>
 8003356:	239c      	movs	r3, #156	; 0x9c
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2201      	movs	r2, #1
 800335e:	4013      	ands	r3, r2
 8003360:	d00b      	beq.n	800337a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2204      	movs	r2, #4
 8003368:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2280      	movs	r2, #128	; 0x80
 800336e:	589b      	ldr	r3, [r3, r2]
 8003370:	2202      	movs	r2, #2
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2180      	movs	r1, #128	; 0x80
 8003378:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800337a:	23a4      	movs	r3, #164	; 0xa4
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2208      	movs	r2, #8
 8003382:	4013      	ands	r3, r2
 8003384:	d017      	beq.n	80033b6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003386:	23a0      	movs	r3, #160	; 0xa0
 8003388:	18fb      	adds	r3, r7, r3
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2220      	movs	r2, #32
 800338e:	4013      	ands	r3, r2
 8003390:	d105      	bne.n	800339e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003392:	239c      	movs	r3, #156	; 0x9c
 8003394:	18fb      	adds	r3, r7, r3
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2201      	movs	r2, #1
 800339a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800339c:	d00b      	beq.n	80033b6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2208      	movs	r2, #8
 80033a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2280      	movs	r2, #128	; 0x80
 80033aa:	589b      	ldr	r3, [r3, r2]
 80033ac:	2208      	movs	r2, #8
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2180      	movs	r1, #128	; 0x80
 80033b4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80033b6:	23a4      	movs	r3, #164	; 0xa4
 80033b8:	18fb      	adds	r3, r7, r3
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	2380      	movs	r3, #128	; 0x80
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	4013      	ands	r3, r2
 80033c2:	d013      	beq.n	80033ec <HAL_UART_IRQHandler+0x198>
 80033c4:	23a0      	movs	r3, #160	; 0xa0
 80033c6:	18fb      	adds	r3, r7, r3
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	2380      	movs	r3, #128	; 0x80
 80033cc:	04db      	lsls	r3, r3, #19
 80033ce:	4013      	ands	r3, r2
 80033d0:	d00c      	beq.n	80033ec <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2280      	movs	r2, #128	; 0x80
 80033d8:	0112      	lsls	r2, r2, #4
 80033da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2280      	movs	r2, #128	; 0x80
 80033e0:	589b      	ldr	r3, [r3, r2]
 80033e2:	2220      	movs	r2, #32
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2180      	movs	r1, #128	; 0x80
 80033ea:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2280      	movs	r2, #128	; 0x80
 80033f0:	589b      	ldr	r3, [r3, r2]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d100      	bne.n	80033f8 <HAL_UART_IRQHandler+0x1a4>
 80033f6:	e1df      	b.n	80037b8 <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80033f8:	23a4      	movs	r3, #164	; 0xa4
 80033fa:	18fb      	adds	r3, r7, r3
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2220      	movs	r2, #32
 8003400:	4013      	ands	r3, r2
 8003402:	d00e      	beq.n	8003422 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003404:	23a0      	movs	r3, #160	; 0xa0
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2220      	movs	r2, #32
 800340c:	4013      	ands	r3, r2
 800340e:	d008      	beq.n	8003422 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003414:	2b00      	cmp	r3, #0
 8003416:	d004      	beq.n	8003422 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	0010      	movs	r0, r2
 8003420:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2280      	movs	r2, #128	; 0x80
 8003426:	589b      	ldr	r3, [r3, r2]
 8003428:	2194      	movs	r1, #148	; 0x94
 800342a:	187a      	adds	r2, r7, r1
 800342c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2240      	movs	r2, #64	; 0x40
 8003436:	4013      	ands	r3, r2
 8003438:	2b40      	cmp	r3, #64	; 0x40
 800343a:	d004      	beq.n	8003446 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800343c:	187b      	adds	r3, r7, r1
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2228      	movs	r2, #40	; 0x28
 8003442:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003444:	d047      	beq.n	80034d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	0018      	movs	r0, r3
 800344a:	f000 fcfb 	bl	8003e44 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2240      	movs	r2, #64	; 0x40
 8003456:	4013      	ands	r3, r2
 8003458:	2b40      	cmp	r3, #64	; 0x40
 800345a:	d137      	bne.n	80034cc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800345c:	f3ef 8310 	mrs	r3, PRIMASK
 8003460:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003462:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003464:	2090      	movs	r0, #144	; 0x90
 8003466:	183a      	adds	r2, r7, r0
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	2301      	movs	r3, #1
 800346c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003470:	f383 8810 	msr	PRIMASK, r3
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2140      	movs	r1, #64	; 0x40
 8003482:	438a      	bics	r2, r1
 8003484:	609a      	str	r2, [r3, #8]
 8003486:	183b      	adds	r3, r7, r0
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800348c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800348e:	f383 8810 	msr	PRIMASK, r3
}
 8003492:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003498:	2b00      	cmp	r3, #0
 800349a:	d012      	beq.n	80034c2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	4a14      	ldr	r2, [pc, #80]	; (80034f4 <HAL_UART_IRQHandler+0x2a0>)
 80034a2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a8:	0018      	movs	r0, r3
 80034aa:	f7fe fb8d 	bl	8001bc8 <HAL_DMA_Abort_IT>
 80034ae:	1e03      	subs	r3, r0, #0
 80034b0:	d01a      	beq.n	80034e8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034bc:	0018      	movs	r0, r3
 80034be:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c0:	e012      	b.n	80034e8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	0018      	movs	r0, r3
 80034c6:	f000 f985 	bl	80037d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034ca:	e00d      	b.n	80034e8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	0018      	movs	r0, r3
 80034d0:	f000 f980 	bl	80037d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d4:	e008      	b.n	80034e8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0018      	movs	r0, r3
 80034da:	f000 f97b 	bl	80037d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2280      	movs	r2, #128	; 0x80
 80034e2:	2100      	movs	r1, #0
 80034e4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80034e6:	e167      	b.n	80037b8 <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e8:	46c0      	nop			; (mov r8, r8)
    return;
 80034ea:	e165      	b.n	80037b8 <HAL_UART_IRQHandler+0x564>
 80034ec:	0000080f 	.word	0x0000080f
 80034f0:	04000120 	.word	0x04000120
 80034f4:	0800403d 	.word	0x0800403d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d000      	beq.n	8003502 <HAL_UART_IRQHandler+0x2ae>
 8003500:	e131      	b.n	8003766 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003502:	23a4      	movs	r3, #164	; 0xa4
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2210      	movs	r2, #16
 800350a:	4013      	ands	r3, r2
 800350c:	d100      	bne.n	8003510 <HAL_UART_IRQHandler+0x2bc>
 800350e:	e12a      	b.n	8003766 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003510:	23a0      	movs	r3, #160	; 0xa0
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2210      	movs	r2, #16
 8003518:	4013      	ands	r3, r2
 800351a:	d100      	bne.n	800351e <HAL_UART_IRQHandler+0x2ca>
 800351c:	e123      	b.n	8003766 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2210      	movs	r2, #16
 8003524:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	2240      	movs	r2, #64	; 0x40
 800352e:	4013      	ands	r3, r2
 8003530:	2b40      	cmp	r3, #64	; 0x40
 8003532:	d000      	beq.n	8003536 <HAL_UART_IRQHandler+0x2e2>
 8003534:	e09b      	b.n	800366e <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	217e      	movs	r1, #126	; 0x7e
 8003540:	187b      	adds	r3, r7, r1
 8003542:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003544:	187b      	adds	r3, r7, r1
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d100      	bne.n	800354e <HAL_UART_IRQHandler+0x2fa>
 800354c:	e136      	b.n	80037bc <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2258      	movs	r2, #88	; 0x58
 8003552:	5a9b      	ldrh	r3, [r3, r2]
 8003554:	187a      	adds	r2, r7, r1
 8003556:	8812      	ldrh	r2, [r2, #0]
 8003558:	429a      	cmp	r2, r3
 800355a:	d300      	bcc.n	800355e <HAL_UART_IRQHandler+0x30a>
 800355c:	e12e      	b.n	80037bc <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	187a      	adds	r2, r7, r1
 8003562:	215a      	movs	r1, #90	; 0x5a
 8003564:	8812      	ldrh	r2, [r2, #0]
 8003566:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b20      	cmp	r3, #32
 8003570:	d06e      	beq.n	8003650 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003572:	f3ef 8310 	mrs	r3, PRIMASK
 8003576:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800357a:	67bb      	str	r3, [r7, #120]	; 0x78
 800357c:	2301      	movs	r3, #1
 800357e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003582:	f383 8810 	msr	PRIMASK, r3
}
 8003586:	46c0      	nop			; (mov r8, r8)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	498e      	ldr	r1, [pc, #568]	; (80037cc <HAL_UART_IRQHandler+0x578>)
 8003594:	400a      	ands	r2, r1
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800359a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800359c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359e:	f383 8810 	msr	PRIMASK, r3
}
 80035a2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035a4:	f3ef 8310 	mrs	r3, PRIMASK
 80035a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80035aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ac:	677b      	str	r3, [r7, #116]	; 0x74
 80035ae:	2301      	movs	r3, #1
 80035b0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035b4:	f383 8810 	msr	PRIMASK, r3
}
 80035b8:	46c0      	nop			; (mov r8, r8)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2101      	movs	r1, #1
 80035c6:	438a      	bics	r2, r1
 80035c8:	609a      	str	r2, [r3, #8]
 80035ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035cc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035d0:	f383 8810 	msr	PRIMASK, r3
}
 80035d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035d6:	f3ef 8310 	mrs	r3, PRIMASK
 80035da:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80035dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035de:	673b      	str	r3, [r7, #112]	; 0x70
 80035e0:	2301      	movs	r3, #1
 80035e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035e6:	f383 8810 	msr	PRIMASK, r3
}
 80035ea:	46c0      	nop			; (mov r8, r8)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2140      	movs	r1, #64	; 0x40
 80035f8:	438a      	bics	r2, r1
 80035fa:	609a      	str	r2, [r3, #8]
 80035fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035fe:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003600:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003602:	f383 8810 	msr	PRIMASK, r3
}
 8003606:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003614:	f3ef 8310 	mrs	r3, PRIMASK
 8003618:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800361a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800361c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800361e:	2301      	movs	r3, #1
 8003620:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003622:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003624:	f383 8810 	msr	PRIMASK, r3
}
 8003628:	46c0      	nop			; (mov r8, r8)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2110      	movs	r1, #16
 8003636:	438a      	bics	r2, r1
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800363c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800363e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003640:	f383 8810 	msr	PRIMASK, r3
}
 8003644:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800364a:	0018      	movs	r0, r3
 800364c:	f7fe fa84 	bl	8001b58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2258      	movs	r2, #88	; 0x58
 8003654:	5a9a      	ldrh	r2, [r3, r2]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	215a      	movs	r1, #90	; 0x5a
 800365a:	5a5b      	ldrh	r3, [r3, r1]
 800365c:	b29b      	uxth	r3, r3
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	b29a      	uxth	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	0011      	movs	r1, r2
 8003666:	0018      	movs	r0, r3
 8003668:	f000 f8bc 	bl	80037e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800366c:	e0a6      	b.n	80037bc <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2258      	movs	r2, #88	; 0x58
 8003672:	5a99      	ldrh	r1, [r3, r2]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	225a      	movs	r2, #90	; 0x5a
 8003678:	5a9b      	ldrh	r3, [r3, r2]
 800367a:	b29a      	uxth	r2, r3
 800367c:	208e      	movs	r0, #142	; 0x8e
 800367e:	183b      	adds	r3, r7, r0
 8003680:	1a8a      	subs	r2, r1, r2
 8003682:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	225a      	movs	r2, #90	; 0x5a
 8003688:	5a9b      	ldrh	r3, [r3, r2]
 800368a:	b29b      	uxth	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d100      	bne.n	8003692 <HAL_UART_IRQHandler+0x43e>
 8003690:	e096      	b.n	80037c0 <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 8003692:	183b      	adds	r3, r7, r0
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d100      	bne.n	800369c <HAL_UART_IRQHandler+0x448>
 800369a:	e091      	b.n	80037c0 <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800369c:	f3ef 8310 	mrs	r3, PRIMASK
 80036a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80036a2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036a4:	2488      	movs	r4, #136	; 0x88
 80036a6:	193a      	adds	r2, r7, r4
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	2301      	movs	r3, #1
 80036ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	f383 8810 	msr	PRIMASK, r3
}
 80036b4:	46c0      	nop			; (mov r8, r8)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4943      	ldr	r1, [pc, #268]	; (80037d0 <HAL_UART_IRQHandler+0x57c>)
 80036c2:	400a      	ands	r2, r1
 80036c4:	601a      	str	r2, [r3, #0]
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f383 8810 	msr	PRIMASK, r3
}
 80036d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d4:	f3ef 8310 	mrs	r3, PRIMASK
 80036d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80036da:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036dc:	2484      	movs	r4, #132	; 0x84
 80036de:	193a      	adds	r2, r7, r4
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	2301      	movs	r3, #1
 80036e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	f383 8810 	msr	PRIMASK, r3
}
 80036ec:	46c0      	nop			; (mov r8, r8)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2101      	movs	r1, #1
 80036fa:	438a      	bics	r2, r1
 80036fc:	609a      	str	r2, [r3, #8]
 80036fe:	193b      	adds	r3, r7, r4
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003704:	6a3b      	ldr	r3, [r7, #32]
 8003706:	f383 8810 	msr	PRIMASK, r3
}
 800370a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2220      	movs	r2, #32
 8003710:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800371e:	f3ef 8310 	mrs	r3, PRIMASK
 8003722:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003724:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003726:	2480      	movs	r4, #128	; 0x80
 8003728:	193a      	adds	r2, r7, r4
 800372a:	6013      	str	r3, [r2, #0]
 800372c:	2301      	movs	r3, #1
 800372e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003732:	f383 8810 	msr	PRIMASK, r3
}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2110      	movs	r1, #16
 8003744:	438a      	bics	r2, r1
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	193b      	adds	r3, r7, r4
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003750:	f383 8810 	msr	PRIMASK, r3
}
 8003754:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003756:	183b      	adds	r3, r7, r0
 8003758:	881a      	ldrh	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	0011      	movs	r1, r2
 800375e:	0018      	movs	r0, r3
 8003760:	f000 f840 	bl	80037e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003764:	e02c      	b.n	80037c0 <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003766:	23a4      	movs	r3, #164	; 0xa4
 8003768:	18fb      	adds	r3, r7, r3
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2280      	movs	r2, #128	; 0x80
 800376e:	4013      	ands	r3, r2
 8003770:	d00f      	beq.n	8003792 <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003772:	23a0      	movs	r3, #160	; 0xa0
 8003774:	18fb      	adds	r3, r7, r3
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2280      	movs	r2, #128	; 0x80
 800377a:	4013      	ands	r3, r2
 800377c:	d009      	beq.n	8003792 <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003782:	2b00      	cmp	r3, #0
 8003784:	d01e      	beq.n	80037c4 <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	0010      	movs	r0, r2
 800378e:	4798      	blx	r3
    }
    return;
 8003790:	e018      	b.n	80037c4 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003792:	23a4      	movs	r3, #164	; 0xa4
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2240      	movs	r2, #64	; 0x40
 800379a:	4013      	ands	r3, r2
 800379c:	d013      	beq.n	80037c6 <HAL_UART_IRQHandler+0x572>
 800379e:	23a0      	movs	r3, #160	; 0xa0
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2240      	movs	r2, #64	; 0x40
 80037a6:	4013      	ands	r3, r2
 80037a8:	d00d      	beq.n	80037c6 <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f000 fc5c 	bl	800406a <UART_EndTransmit_IT>
    return;
 80037b2:	e008      	b.n	80037c6 <HAL_UART_IRQHandler+0x572>
      return;
 80037b4:	46c0      	nop			; (mov r8, r8)
 80037b6:	e006      	b.n	80037c6 <HAL_UART_IRQHandler+0x572>
    return;
 80037b8:	46c0      	nop			; (mov r8, r8)
 80037ba:	e004      	b.n	80037c6 <HAL_UART_IRQHandler+0x572>
      return;
 80037bc:	46c0      	nop			; (mov r8, r8)
 80037be:	e002      	b.n	80037c6 <HAL_UART_IRQHandler+0x572>
      return;
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	e000      	b.n	80037c6 <HAL_UART_IRQHandler+0x572>
    return;
 80037c4:	46c0      	nop			; (mov r8, r8)
  }

}
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b02b      	add	sp, #172	; 0xac
 80037ca:	bd90      	pop	{r4, r7, pc}
 80037cc:	fffffeff 	.word	0xfffffeff
 80037d0:	fffffedf 	.word	0xfffffedf

080037d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80037dc:	46c0      	nop			; (mov r8, r8)
 80037de:	46bd      	mov	sp, r7
 80037e0:	b002      	add	sp, #8
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	000a      	movs	r2, r1
 80037ee:	1cbb      	adds	r3, r7, #2
 80037f0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	46bd      	mov	sp, r7
 80037f6:	b002      	add	sp, #8
 80037f8:	bd80      	pop	{r7, pc}
	...

080037fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003804:	231e      	movs	r3, #30
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	431a      	orrs	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	4313      	orrs	r3, r2
 8003822:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a8d      	ldr	r2, [pc, #564]	; (8003a60 <UART_SetConfig+0x264>)
 800382c:	4013      	ands	r3, r2
 800382e:	0019      	movs	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	430a      	orrs	r2, r1
 8003838:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	4a88      	ldr	r2, [pc, #544]	; (8003a64 <UART_SetConfig+0x268>)
 8003842:	4013      	ands	r3, r2
 8003844:	0019      	movs	r1, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	4313      	orrs	r3, r2
 8003860:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	4a7f      	ldr	r2, [pc, #508]	; (8003a68 <UART_SetConfig+0x26c>)
 800386a:	4013      	ands	r3, r2
 800386c:	0019      	movs	r1, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	430a      	orrs	r2, r1
 8003876:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a7b      	ldr	r2, [pc, #492]	; (8003a6c <UART_SetConfig+0x270>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d127      	bne.n	80038d2 <UART_SetConfig+0xd6>
 8003882:	4b7b      	ldr	r3, [pc, #492]	; (8003a70 <UART_SetConfig+0x274>)
 8003884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003886:	2203      	movs	r2, #3
 8003888:	4013      	ands	r3, r2
 800388a:	2b03      	cmp	r3, #3
 800388c:	d00d      	beq.n	80038aa <UART_SetConfig+0xae>
 800388e:	d81b      	bhi.n	80038c8 <UART_SetConfig+0xcc>
 8003890:	2b02      	cmp	r3, #2
 8003892:	d014      	beq.n	80038be <UART_SetConfig+0xc2>
 8003894:	d818      	bhi.n	80038c8 <UART_SetConfig+0xcc>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <UART_SetConfig+0xa4>
 800389a:	2b01      	cmp	r3, #1
 800389c:	d00a      	beq.n	80038b4 <UART_SetConfig+0xb8>
 800389e:	e013      	b.n	80038c8 <UART_SetConfig+0xcc>
 80038a0:	231f      	movs	r3, #31
 80038a2:	18fb      	adds	r3, r7, r3
 80038a4:	2200      	movs	r2, #0
 80038a6:	701a      	strb	r2, [r3, #0]
 80038a8:	e021      	b.n	80038ee <UART_SetConfig+0xf2>
 80038aa:	231f      	movs	r3, #31
 80038ac:	18fb      	adds	r3, r7, r3
 80038ae:	2202      	movs	r2, #2
 80038b0:	701a      	strb	r2, [r3, #0]
 80038b2:	e01c      	b.n	80038ee <UART_SetConfig+0xf2>
 80038b4:	231f      	movs	r3, #31
 80038b6:	18fb      	adds	r3, r7, r3
 80038b8:	2204      	movs	r2, #4
 80038ba:	701a      	strb	r2, [r3, #0]
 80038bc:	e017      	b.n	80038ee <UART_SetConfig+0xf2>
 80038be:	231f      	movs	r3, #31
 80038c0:	18fb      	adds	r3, r7, r3
 80038c2:	2208      	movs	r2, #8
 80038c4:	701a      	strb	r2, [r3, #0]
 80038c6:	e012      	b.n	80038ee <UART_SetConfig+0xf2>
 80038c8:	231f      	movs	r3, #31
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	2210      	movs	r2, #16
 80038ce:	701a      	strb	r2, [r3, #0]
 80038d0:	e00d      	b.n	80038ee <UART_SetConfig+0xf2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a67      	ldr	r2, [pc, #412]	; (8003a74 <UART_SetConfig+0x278>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d104      	bne.n	80038e6 <UART_SetConfig+0xea>
 80038dc:	231f      	movs	r3, #31
 80038de:	18fb      	adds	r3, r7, r3
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
 80038e4:	e003      	b.n	80038ee <UART_SetConfig+0xf2>
 80038e6:	231f      	movs	r3, #31
 80038e8:	18fb      	adds	r3, r7, r3
 80038ea:	2210      	movs	r2, #16
 80038ec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69da      	ldr	r2, [r3, #28]
 80038f2:	2380      	movs	r3, #128	; 0x80
 80038f4:	021b      	lsls	r3, r3, #8
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d15d      	bne.n	80039b6 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 80038fa:	231f      	movs	r3, #31
 80038fc:	18fb      	adds	r3, r7, r3
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	2b08      	cmp	r3, #8
 8003902:	d015      	beq.n	8003930 <UART_SetConfig+0x134>
 8003904:	dc18      	bgt.n	8003938 <UART_SetConfig+0x13c>
 8003906:	2b04      	cmp	r3, #4
 8003908:	d00d      	beq.n	8003926 <UART_SetConfig+0x12a>
 800390a:	dc15      	bgt.n	8003938 <UART_SetConfig+0x13c>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <UART_SetConfig+0x11a>
 8003910:	2b02      	cmp	r3, #2
 8003912:	d005      	beq.n	8003920 <UART_SetConfig+0x124>
 8003914:	e010      	b.n	8003938 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003916:	f7ff f86b 	bl	80029f0 <HAL_RCC_GetPCLK1Freq>
 800391a:	0003      	movs	r3, r0
 800391c:	61bb      	str	r3, [r7, #24]
        break;
 800391e:	e012      	b.n	8003946 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003920:	4b55      	ldr	r3, [pc, #340]	; (8003a78 <UART_SetConfig+0x27c>)
 8003922:	61bb      	str	r3, [r7, #24]
        break;
 8003924:	e00f      	b.n	8003946 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003926:	f7fe fff5 	bl	8002914 <HAL_RCC_GetSysClockFreq>
 800392a:	0003      	movs	r3, r0
 800392c:	61bb      	str	r3, [r7, #24]
        break;
 800392e:	e00a      	b.n	8003946 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	021b      	lsls	r3, r3, #8
 8003934:	61bb      	str	r3, [r7, #24]
        break;
 8003936:	e006      	b.n	8003946 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800393c:	231e      	movs	r3, #30
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
        break;
 8003944:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d100      	bne.n	800394e <UART_SetConfig+0x152>
 800394c:	e07b      	b.n	8003a46 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	005a      	lsls	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	085b      	lsrs	r3, r3, #1
 8003958:	18d2      	adds	r2, r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	0019      	movs	r1, r3
 8003960:	0010      	movs	r0, r2
 8003962:	f7fc fbe3 	bl	800012c <__udivsi3>
 8003966:	0003      	movs	r3, r0
 8003968:	b29b      	uxth	r3, r3
 800396a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	2b0f      	cmp	r3, #15
 8003970:	d91c      	bls.n	80039ac <UART_SetConfig+0x1b0>
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	2380      	movs	r3, #128	; 0x80
 8003976:	025b      	lsls	r3, r3, #9
 8003978:	429a      	cmp	r2, r3
 800397a:	d217      	bcs.n	80039ac <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	b29a      	uxth	r2, r3
 8003980:	200e      	movs	r0, #14
 8003982:	183b      	adds	r3, r7, r0
 8003984:	210f      	movs	r1, #15
 8003986:	438a      	bics	r2, r1
 8003988:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	085b      	lsrs	r3, r3, #1
 800398e:	b29b      	uxth	r3, r3
 8003990:	2207      	movs	r2, #7
 8003992:	4013      	ands	r3, r2
 8003994:	b299      	uxth	r1, r3
 8003996:	183b      	adds	r3, r7, r0
 8003998:	183a      	adds	r2, r7, r0
 800399a:	8812      	ldrh	r2, [r2, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	183a      	adds	r2, r7, r0
 80039a6:	8812      	ldrh	r2, [r2, #0]
 80039a8:	60da      	str	r2, [r3, #12]
 80039aa:	e04c      	b.n	8003a46 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80039ac:	231e      	movs	r3, #30
 80039ae:	18fb      	adds	r3, r7, r3
 80039b0:	2201      	movs	r2, #1
 80039b2:	701a      	strb	r2, [r3, #0]
 80039b4:	e047      	b.n	8003a46 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039b6:	231f      	movs	r3, #31
 80039b8:	18fb      	adds	r3, r7, r3
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	2b08      	cmp	r3, #8
 80039be:	d015      	beq.n	80039ec <UART_SetConfig+0x1f0>
 80039c0:	dc18      	bgt.n	80039f4 <UART_SetConfig+0x1f8>
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d00d      	beq.n	80039e2 <UART_SetConfig+0x1e6>
 80039c6:	dc15      	bgt.n	80039f4 <UART_SetConfig+0x1f8>
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d002      	beq.n	80039d2 <UART_SetConfig+0x1d6>
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d005      	beq.n	80039dc <UART_SetConfig+0x1e0>
 80039d0:	e010      	b.n	80039f4 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039d2:	f7ff f80d 	bl	80029f0 <HAL_RCC_GetPCLK1Freq>
 80039d6:	0003      	movs	r3, r0
 80039d8:	61bb      	str	r3, [r7, #24]
        break;
 80039da:	e012      	b.n	8003a02 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039dc:	4b26      	ldr	r3, [pc, #152]	; (8003a78 <UART_SetConfig+0x27c>)
 80039de:	61bb      	str	r3, [r7, #24]
        break;
 80039e0:	e00f      	b.n	8003a02 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039e2:	f7fe ff97 	bl	8002914 <HAL_RCC_GetSysClockFreq>
 80039e6:	0003      	movs	r3, r0
 80039e8:	61bb      	str	r3, [r7, #24]
        break;
 80039ea:	e00a      	b.n	8003a02 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	021b      	lsls	r3, r3, #8
 80039f0:	61bb      	str	r3, [r7, #24]
        break;
 80039f2:	e006      	b.n	8003a02 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039f8:	231e      	movs	r3, #30
 80039fa:	18fb      	adds	r3, r7, r3
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]
        break;
 8003a00:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d01e      	beq.n	8003a46 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	085a      	lsrs	r2, r3, #1
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	18d2      	adds	r2, r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	0019      	movs	r1, r3
 8003a18:	0010      	movs	r0, r2
 8003a1a:	f7fc fb87 	bl	800012c <__udivsi3>
 8003a1e:	0003      	movs	r3, r0
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	2b0f      	cmp	r3, #15
 8003a28:	d909      	bls.n	8003a3e <UART_SetConfig+0x242>
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	025b      	lsls	r3, r3, #9
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d204      	bcs.n	8003a3e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	60da      	str	r2, [r3, #12]
 8003a3c:	e003      	b.n	8003a46 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003a3e:	231e      	movs	r3, #30
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	2201      	movs	r2, #1
 8003a44:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a52:	231e      	movs	r3, #30
 8003a54:	18fb      	adds	r3, r7, r3
 8003a56:	781b      	ldrb	r3, [r3, #0]
}
 8003a58:	0018      	movs	r0, r3
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	b008      	add	sp, #32
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	ffff69f3 	.word	0xffff69f3
 8003a64:	ffffcfff 	.word	0xffffcfff
 8003a68:	fffff4ff 	.word	0xfffff4ff
 8003a6c:	40013800 	.word	0x40013800
 8003a70:	40021000 	.word	0x40021000
 8003a74:	40004400 	.word	0x40004400
 8003a78:	007a1200 	.word	0x007a1200

08003a7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a88:	2201      	movs	r2, #1
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d00b      	beq.n	8003aa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	4a4a      	ldr	r2, [pc, #296]	; (8003bc0 <UART_AdvFeatureConfig+0x144>)
 8003a96:	4013      	ands	r3, r2
 8003a98:	0019      	movs	r1, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aaa:	2202      	movs	r2, #2
 8003aac:	4013      	ands	r3, r2
 8003aae:	d00b      	beq.n	8003ac8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	4a43      	ldr	r2, [pc, #268]	; (8003bc4 <UART_AdvFeatureConfig+0x148>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	0019      	movs	r1, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003acc:	2204      	movs	r2, #4
 8003ace:	4013      	ands	r3, r2
 8003ad0:	d00b      	beq.n	8003aea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	4a3b      	ldr	r2, [pc, #236]	; (8003bc8 <UART_AdvFeatureConfig+0x14c>)
 8003ada:	4013      	ands	r3, r2
 8003adc:	0019      	movs	r1, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aee:	2208      	movs	r2, #8
 8003af0:	4013      	ands	r3, r2
 8003af2:	d00b      	beq.n	8003b0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	4a34      	ldr	r2, [pc, #208]	; (8003bcc <UART_AdvFeatureConfig+0x150>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	0019      	movs	r1, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b10:	2210      	movs	r2, #16
 8003b12:	4013      	ands	r3, r2
 8003b14:	d00b      	beq.n	8003b2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	4a2c      	ldr	r2, [pc, #176]	; (8003bd0 <UART_AdvFeatureConfig+0x154>)
 8003b1e:	4013      	ands	r3, r2
 8003b20:	0019      	movs	r1, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	2220      	movs	r2, #32
 8003b34:	4013      	ands	r3, r2
 8003b36:	d00b      	beq.n	8003b50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	4a25      	ldr	r2, [pc, #148]	; (8003bd4 <UART_AdvFeatureConfig+0x158>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	0019      	movs	r1, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b54:	2240      	movs	r2, #64	; 0x40
 8003b56:	4013      	ands	r3, r2
 8003b58:	d01d      	beq.n	8003b96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	4a1d      	ldr	r2, [pc, #116]	; (8003bd8 <UART_AdvFeatureConfig+0x15c>)
 8003b62:	4013      	ands	r3, r2
 8003b64:	0019      	movs	r1, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b76:	2380      	movs	r3, #128	; 0x80
 8003b78:	035b      	lsls	r3, r3, #13
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d10b      	bne.n	8003b96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	4a15      	ldr	r2, [pc, #84]	; (8003bdc <UART_AdvFeatureConfig+0x160>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	0019      	movs	r1, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	2280      	movs	r2, #128	; 0x80
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d00b      	beq.n	8003bb8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4a0e      	ldr	r2, [pc, #56]	; (8003be0 <UART_AdvFeatureConfig+0x164>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	0019      	movs	r1, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	605a      	str	r2, [r3, #4]
  }
}
 8003bb8:	46c0      	nop			; (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b002      	add	sp, #8
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	fffdffff 	.word	0xfffdffff
 8003bc4:	fffeffff 	.word	0xfffeffff
 8003bc8:	fffbffff 	.word	0xfffbffff
 8003bcc:	ffff7fff 	.word	0xffff7fff
 8003bd0:	ffffefff 	.word	0xffffefff
 8003bd4:	ffffdfff 	.word	0xffffdfff
 8003bd8:	ffefffff 	.word	0xffefffff
 8003bdc:	ff9fffff 	.word	0xff9fffff
 8003be0:	fff7ffff 	.word	0xfff7ffff

08003be4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af02      	add	r7, sp, #8
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2280      	movs	r2, #128	; 0x80
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bf4:	f7fd f9a2 	bl	8000f3c <HAL_GetTick>
 8003bf8:	0003      	movs	r3, r0
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2208      	movs	r2, #8
 8003c04:	4013      	ands	r3, r2
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d10c      	bne.n	8003c24 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2280      	movs	r2, #128	; 0x80
 8003c0e:	0391      	lsls	r1, r2, #14
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	4a17      	ldr	r2, [pc, #92]	; (8003c70 <UART_CheckIdleState+0x8c>)
 8003c14:	9200      	str	r2, [sp, #0]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f000 f82c 	bl	8003c74 <UART_WaitOnFlagUntilTimeout>
 8003c1c:	1e03      	subs	r3, r0, #0
 8003c1e:	d001      	beq.n	8003c24 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e021      	b.n	8003c68 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2204      	movs	r2, #4
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d10c      	bne.n	8003c4c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2280      	movs	r2, #128	; 0x80
 8003c36:	03d1      	lsls	r1, r2, #15
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	4a0d      	ldr	r2, [pc, #52]	; (8003c70 <UART_CheckIdleState+0x8c>)
 8003c3c:	9200      	str	r2, [sp, #0]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f000 f818 	bl	8003c74 <UART_WaitOnFlagUntilTimeout>
 8003c44:	1e03      	subs	r3, r0, #0
 8003c46:	d001      	beq.n	8003c4c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e00d      	b.n	8003c68 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2220      	movs	r2, #32
 8003c56:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2274      	movs	r2, #116	; 0x74
 8003c62:	2100      	movs	r1, #0
 8003c64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	0018      	movs	r0, r3
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	b004      	add	sp, #16
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	01ffffff 	.word	0x01ffffff

08003c74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b094      	sub	sp, #80	; 0x50
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	603b      	str	r3, [r7, #0]
 8003c80:	1dfb      	adds	r3, r7, #7
 8003c82:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c84:	e0a3      	b.n	8003dce <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c88:	3301      	adds	r3, #1
 8003c8a:	d100      	bne.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x1a>
 8003c8c:	e09f      	b.n	8003dce <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c8e:	f7fd f955 	bl	8000f3c <HAL_GetTick>
 8003c92:	0002      	movs	r2, r0
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d302      	bcc.n	8003ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d13d      	bne.n	8003d20 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ca4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cac:	647b      	str	r3, [r7, #68]	; 0x44
 8003cae:	2301      	movs	r3, #1
 8003cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb4:	f383 8810 	msr	PRIMASK, r3
}
 8003cb8:	46c0      	nop			; (mov r8, r8)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	494c      	ldr	r1, [pc, #304]	; (8003df8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003cc6:	400a      	ands	r2, r1
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ccc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd0:	f383 8810 	msr	PRIMASK, r3
}
 8003cd4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cda:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cde:	643b      	str	r3, [r7, #64]	; 0x40
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce6:	f383 8810 	msr	PRIMASK, r3
}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	438a      	bics	r2, r1
 8003cfa:	609a      	str	r2, [r3, #8]
 8003cfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d02:	f383 8810 	msr	PRIMASK, r3
}
 8003d06:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2220      	movs	r2, #32
 8003d12:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2274      	movs	r2, #116	; 0x74
 8003d18:	2100      	movs	r1, #0
 8003d1a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e067      	b.n	8003df0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2204      	movs	r2, #4
 8003d28:	4013      	ands	r3, r2
 8003d2a:	d050      	beq.n	8003dce <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	69da      	ldr	r2, [r3, #28]
 8003d32:	2380      	movs	r3, #128	; 0x80
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	401a      	ands	r2, r3
 8003d38:	2380      	movs	r3, #128	; 0x80
 8003d3a:	011b      	lsls	r3, r3, #4
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d146      	bne.n	8003dce <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2280      	movs	r2, #128	; 0x80
 8003d46:	0112      	lsls	r2, r2, #4
 8003d48:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d4e:	613b      	str	r3, [r7, #16]
  return(result);
 8003d50:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d54:	2301      	movs	r3, #1
 8003d56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f383 8810 	msr	PRIMASK, r3
}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4923      	ldr	r1, [pc, #140]	; (8003df8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	f383 8810 	msr	PRIMASK, r3
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d80:	61fb      	str	r3, [r7, #28]
  return(result);
 8003d82:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d84:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d86:	2301      	movs	r3, #1
 8003d88:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d8a:	6a3b      	ldr	r3, [r7, #32]
 8003d8c:	f383 8810 	msr	PRIMASK, r3
}
 8003d90:	46c0      	nop			; (mov r8, r8)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	438a      	bics	r2, r1
 8003da0:	609a      	str	r2, [r3, #8]
 8003da2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	f383 8810 	msr	PRIMASK, r3
}
 8003dac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2220      	movs	r2, #32
 8003db2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2220      	movs	r2, #32
 8003db8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2280      	movs	r2, #128	; 0x80
 8003dbe:	2120      	movs	r1, #32
 8003dc0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2274      	movs	r2, #116	; 0x74
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e010      	b.n	8003df0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	425a      	negs	r2, r3
 8003dde:	4153      	adcs	r3, r2
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	001a      	movs	r2, r3
 8003de4:	1dfb      	adds	r3, r7, #7
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d100      	bne.n	8003dee <UART_WaitOnFlagUntilTimeout+0x17a>
 8003dec:	e74b      	b.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	0018      	movs	r0, r3
 8003df2:	46bd      	mov	sp, r7
 8003df4:	b014      	add	sp, #80	; 0x50
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	fffffe5f 	.word	0xfffffe5f

08003dfc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e04:	f3ef 8310 	mrs	r3, PRIMASK
 8003e08:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e0a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	2301      	movs	r3, #1
 8003e10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f383 8810 	msr	PRIMASK, r3
}
 8003e18:	46c0      	nop			; (mov r8, r8)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	21c0      	movs	r1, #192	; 0xc0
 8003e26:	438a      	bics	r2, r1
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f383 8810 	msr	PRIMASK, r3
}
 8003e34:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	679a      	str	r2, [r3, #120]	; 0x78
}
 8003e3c:	46c0      	nop			; (mov r8, r8)
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	b006      	add	sp, #24
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08e      	sub	sp, #56	; 0x38
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e4c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e50:	617b      	str	r3, [r7, #20]
  return(result);
 8003e52:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e54:	637b      	str	r3, [r7, #52]	; 0x34
 8003e56:	2301      	movs	r3, #1
 8003e58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	f383 8810 	msr	PRIMASK, r3
}
 8003e60:	46c0      	nop			; (mov r8, r8)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4925      	ldr	r1, [pc, #148]	; (8003f04 <UART_EndRxTransfer+0xc0>)
 8003e6e:	400a      	ands	r2, r1
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	f383 8810 	msr	PRIMASK, r3
}
 8003e7c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e7e:	f3ef 8310 	mrs	r3, PRIMASK
 8003e82:	623b      	str	r3, [r7, #32]
  return(result);
 8003e84:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e86:	633b      	str	r3, [r7, #48]	; 0x30
 8003e88:	2301      	movs	r3, #1
 8003e8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	f383 8810 	msr	PRIMASK, r3
}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	438a      	bics	r2, r1
 8003ea2:	609a      	str	r2, [r3, #8]
 8003ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eaa:	f383 8810 	msr	PRIMASK, r3
}
 8003eae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d118      	bne.n	8003eea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8003ebc:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ebe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f383 8810 	msr	PRIMASK, r3
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2110      	movs	r1, #16
 8003eda:	438a      	bics	r2, r1
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f383 8810 	msr	PRIMASK, r3
}
 8003ee8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2220      	movs	r2, #32
 8003eee:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003efc:	46c0      	nop			; (mov r8, r8)
 8003efe:	46bd      	mov	sp, r7
 8003f00:	b00e      	add	sp, #56	; 0x38
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	fffffedf 	.word	0xfffffedf

08003f08 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08c      	sub	sp, #48	; 0x30
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f14:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	2b20      	cmp	r3, #32
 8003f1c:	d035      	beq.n	8003f8a <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8003f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f20:	2252      	movs	r2, #82	; 0x52
 8003f22:	2100      	movs	r1, #0
 8003f24:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f26:	f3ef 8310 	mrs	r3, PRIMASK
 8003f2a:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f2c:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f30:	2301      	movs	r3, #1
 8003f32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	f383 8810 	msr	PRIMASK, r3
}
 8003f3a:	46c0      	nop			; (mov r8, r8)
 8003f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2180      	movs	r1, #128	; 0x80
 8003f48:	438a      	bics	r2, r1
 8003f4a:	609a      	str	r2, [r3, #8]
 8003f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f383 8810 	msr	PRIMASK, r3
}
 8003f56:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f58:	f3ef 8310 	mrs	r3, PRIMASK
 8003f5c:	61bb      	str	r3, [r7, #24]
  return(result);
 8003f5e:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f60:	627b      	str	r3, [r7, #36]	; 0x24
 8003f62:	2301      	movs	r3, #1
 8003f64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	f383 8810 	msr	PRIMASK, r3
}
 8003f6c:	46c0      	nop			; (mov r8, r8)
 8003f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2140      	movs	r1, #64	; 0x40
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f80:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	f383 8810 	msr	PRIMASK, r3
}
 8003f88:	e004      	b.n	8003f94 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8003f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	f7fc fc31 	bl	80007f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	46c0      	nop			; (mov r8, r8)
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b00c      	add	sp, #48	; 0x30
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	0018      	movs	r0, r3
 8003fae:	f7fc fc29 	bl	8000804 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fb2:	46c0      	nop			; (mov r8, r8)
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	b004      	add	sp, #16
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b086      	sub	sp, #24
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fcc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2280      	movs	r2, #128	; 0x80
 8003fdc:	4013      	ands	r3, r2
 8003fde:	2b80      	cmp	r3, #128	; 0x80
 8003fe0:	d10a      	bne.n	8003ff8 <UART_DMAError+0x3e>
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	2b21      	cmp	r3, #33	; 0x21
 8003fe6:	d107      	bne.n	8003ff8 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	2252      	movs	r2, #82	; 0x52
 8003fec:	2100      	movs	r1, #0
 8003fee:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	f7ff ff02 	bl	8003dfc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	2240      	movs	r2, #64	; 0x40
 8004000:	4013      	ands	r3, r2
 8004002:	2b40      	cmp	r3, #64	; 0x40
 8004004:	d10a      	bne.n	800401c <UART_DMAError+0x62>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2b22      	cmp	r3, #34	; 0x22
 800400a:	d107      	bne.n	800401c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	225a      	movs	r2, #90	; 0x5a
 8004010:	2100      	movs	r1, #0
 8004012:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	0018      	movs	r0, r3
 8004018:	f7ff ff14 	bl	8003e44 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2280      	movs	r2, #128	; 0x80
 8004020:	589b      	ldr	r3, [r3, r2]
 8004022:	2210      	movs	r2, #16
 8004024:	431a      	orrs	r2, r3
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2180      	movs	r1, #128	; 0x80
 800402a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	0018      	movs	r0, r3
 8004030:	f7ff fbd0 	bl	80037d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004034:	46c0      	nop			; (mov r8, r8)
 8004036:	46bd      	mov	sp, r7
 8004038:	b006      	add	sp, #24
 800403a:	bd80      	pop	{r7, pc}

0800403c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004048:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	225a      	movs	r2, #90	; 0x5a
 800404e:	2100      	movs	r1, #0
 8004050:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2252      	movs	r2, #82	; 0x52
 8004056:	2100      	movs	r1, #0
 8004058:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	0018      	movs	r0, r3
 800405e:	f7ff fbb9 	bl	80037d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004062:	46c0      	nop			; (mov r8, r8)
 8004064:	46bd      	mov	sp, r7
 8004066:	b004      	add	sp, #16
 8004068:	bd80      	pop	{r7, pc}

0800406a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b086      	sub	sp, #24
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004072:	f3ef 8310 	mrs	r3, PRIMASK
 8004076:	60bb      	str	r3, [r7, #8]
  return(result);
 8004078:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800407a:	617b      	str	r3, [r7, #20]
 800407c:	2301      	movs	r3, #1
 800407e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f383 8810 	msr	PRIMASK, r3
}
 8004086:	46c0      	nop			; (mov r8, r8)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2140      	movs	r1, #64	; 0x40
 8004094:	438a      	bics	r2, r1
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f383 8810 	msr	PRIMASK, r3
}
 80040a2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2220      	movs	r2, #32
 80040a8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	0018      	movs	r0, r3
 80040b4:	f7fc fb9e 	bl	80007f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040b8:	46c0      	nop			; (mov r8, r8)
 80040ba:	46bd      	mov	sp, r7
 80040bc:	b006      	add	sp, #24
 80040be:	bd80      	pop	{r7, pc}

080040c0 <__errno>:
 80040c0:	4b01      	ldr	r3, [pc, #4]	; (80040c8 <__errno+0x8>)
 80040c2:	6818      	ldr	r0, [r3, #0]
 80040c4:	4770      	bx	lr
 80040c6:	46c0      	nop			; (mov r8, r8)
 80040c8:	2000000c 	.word	0x2000000c

080040cc <__libc_init_array>:
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	2600      	movs	r6, #0
 80040d0:	4d0c      	ldr	r5, [pc, #48]	; (8004104 <__libc_init_array+0x38>)
 80040d2:	4c0d      	ldr	r4, [pc, #52]	; (8004108 <__libc_init_array+0x3c>)
 80040d4:	1b64      	subs	r4, r4, r5
 80040d6:	10a4      	asrs	r4, r4, #2
 80040d8:	42a6      	cmp	r6, r4
 80040da:	d109      	bne.n	80040f0 <__libc_init_array+0x24>
 80040dc:	2600      	movs	r6, #0
 80040de:	f000 fc8b 	bl	80049f8 <_init>
 80040e2:	4d0a      	ldr	r5, [pc, #40]	; (800410c <__libc_init_array+0x40>)
 80040e4:	4c0a      	ldr	r4, [pc, #40]	; (8004110 <__libc_init_array+0x44>)
 80040e6:	1b64      	subs	r4, r4, r5
 80040e8:	10a4      	asrs	r4, r4, #2
 80040ea:	42a6      	cmp	r6, r4
 80040ec:	d105      	bne.n	80040fa <__libc_init_array+0x2e>
 80040ee:	bd70      	pop	{r4, r5, r6, pc}
 80040f0:	00b3      	lsls	r3, r6, #2
 80040f2:	58eb      	ldr	r3, [r5, r3]
 80040f4:	4798      	blx	r3
 80040f6:	3601      	adds	r6, #1
 80040f8:	e7ee      	b.n	80040d8 <__libc_init_array+0xc>
 80040fa:	00b3      	lsls	r3, r6, #2
 80040fc:	58eb      	ldr	r3, [r5, r3]
 80040fe:	4798      	blx	r3
 8004100:	3601      	adds	r6, #1
 8004102:	e7f2      	b.n	80040ea <__libc_init_array+0x1e>
 8004104:	08004a88 	.word	0x08004a88
 8004108:	08004a88 	.word	0x08004a88
 800410c:	08004a88 	.word	0x08004a88
 8004110:	08004a8c 	.word	0x08004a8c

08004114 <memset>:
 8004114:	0003      	movs	r3, r0
 8004116:	1882      	adds	r2, r0, r2
 8004118:	4293      	cmp	r3, r2
 800411a:	d100      	bne.n	800411e <memset+0xa>
 800411c:	4770      	bx	lr
 800411e:	7019      	strb	r1, [r3, #0]
 8004120:	3301      	adds	r3, #1
 8004122:	e7f9      	b.n	8004118 <memset+0x4>

08004124 <siprintf>:
 8004124:	b40e      	push	{r1, r2, r3}
 8004126:	b500      	push	{lr}
 8004128:	490b      	ldr	r1, [pc, #44]	; (8004158 <siprintf+0x34>)
 800412a:	b09c      	sub	sp, #112	; 0x70
 800412c:	ab1d      	add	r3, sp, #116	; 0x74
 800412e:	9002      	str	r0, [sp, #8]
 8004130:	9006      	str	r0, [sp, #24]
 8004132:	9107      	str	r1, [sp, #28]
 8004134:	9104      	str	r1, [sp, #16]
 8004136:	4809      	ldr	r0, [pc, #36]	; (800415c <siprintf+0x38>)
 8004138:	4909      	ldr	r1, [pc, #36]	; (8004160 <siprintf+0x3c>)
 800413a:	cb04      	ldmia	r3!, {r2}
 800413c:	9105      	str	r1, [sp, #20]
 800413e:	6800      	ldr	r0, [r0, #0]
 8004140:	a902      	add	r1, sp, #8
 8004142:	9301      	str	r3, [sp, #4]
 8004144:	f000 f870 	bl	8004228 <_svfiprintf_r>
 8004148:	2300      	movs	r3, #0
 800414a:	9a02      	ldr	r2, [sp, #8]
 800414c:	7013      	strb	r3, [r2, #0]
 800414e:	b01c      	add	sp, #112	; 0x70
 8004150:	bc08      	pop	{r3}
 8004152:	b003      	add	sp, #12
 8004154:	4718      	bx	r3
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	7fffffff 	.word	0x7fffffff
 800415c:	2000000c 	.word	0x2000000c
 8004160:	ffff0208 	.word	0xffff0208

08004164 <__ssputs_r>:
 8004164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004166:	688e      	ldr	r6, [r1, #8]
 8004168:	b085      	sub	sp, #20
 800416a:	0007      	movs	r7, r0
 800416c:	000c      	movs	r4, r1
 800416e:	9203      	str	r2, [sp, #12]
 8004170:	9301      	str	r3, [sp, #4]
 8004172:	429e      	cmp	r6, r3
 8004174:	d83c      	bhi.n	80041f0 <__ssputs_r+0x8c>
 8004176:	2390      	movs	r3, #144	; 0x90
 8004178:	898a      	ldrh	r2, [r1, #12]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	421a      	tst	r2, r3
 800417e:	d034      	beq.n	80041ea <__ssputs_r+0x86>
 8004180:	6909      	ldr	r1, [r1, #16]
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	6960      	ldr	r0, [r4, #20]
 8004186:	1a5b      	subs	r3, r3, r1
 8004188:	9302      	str	r3, [sp, #8]
 800418a:	2303      	movs	r3, #3
 800418c:	4343      	muls	r3, r0
 800418e:	0fdd      	lsrs	r5, r3, #31
 8004190:	18ed      	adds	r5, r5, r3
 8004192:	9b01      	ldr	r3, [sp, #4]
 8004194:	9802      	ldr	r0, [sp, #8]
 8004196:	3301      	adds	r3, #1
 8004198:	181b      	adds	r3, r3, r0
 800419a:	106d      	asrs	r5, r5, #1
 800419c:	42ab      	cmp	r3, r5
 800419e:	d900      	bls.n	80041a2 <__ssputs_r+0x3e>
 80041a0:	001d      	movs	r5, r3
 80041a2:	0553      	lsls	r3, r2, #21
 80041a4:	d532      	bpl.n	800420c <__ssputs_r+0xa8>
 80041a6:	0029      	movs	r1, r5
 80041a8:	0038      	movs	r0, r7
 80041aa:	f000 fb53 	bl	8004854 <_malloc_r>
 80041ae:	1e06      	subs	r6, r0, #0
 80041b0:	d109      	bne.n	80041c6 <__ssputs_r+0x62>
 80041b2:	230c      	movs	r3, #12
 80041b4:	603b      	str	r3, [r7, #0]
 80041b6:	2340      	movs	r3, #64	; 0x40
 80041b8:	2001      	movs	r0, #1
 80041ba:	89a2      	ldrh	r2, [r4, #12]
 80041bc:	4240      	negs	r0, r0
 80041be:	4313      	orrs	r3, r2
 80041c0:	81a3      	strh	r3, [r4, #12]
 80041c2:	b005      	add	sp, #20
 80041c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041c6:	9a02      	ldr	r2, [sp, #8]
 80041c8:	6921      	ldr	r1, [r4, #16]
 80041ca:	f000 faba 	bl	8004742 <memcpy>
 80041ce:	89a3      	ldrh	r3, [r4, #12]
 80041d0:	4a14      	ldr	r2, [pc, #80]	; (8004224 <__ssputs_r+0xc0>)
 80041d2:	401a      	ands	r2, r3
 80041d4:	2380      	movs	r3, #128	; 0x80
 80041d6:	4313      	orrs	r3, r2
 80041d8:	81a3      	strh	r3, [r4, #12]
 80041da:	9b02      	ldr	r3, [sp, #8]
 80041dc:	6126      	str	r6, [r4, #16]
 80041de:	18f6      	adds	r6, r6, r3
 80041e0:	6026      	str	r6, [r4, #0]
 80041e2:	6165      	str	r5, [r4, #20]
 80041e4:	9e01      	ldr	r6, [sp, #4]
 80041e6:	1aed      	subs	r5, r5, r3
 80041e8:	60a5      	str	r5, [r4, #8]
 80041ea:	9b01      	ldr	r3, [sp, #4]
 80041ec:	429e      	cmp	r6, r3
 80041ee:	d900      	bls.n	80041f2 <__ssputs_r+0x8e>
 80041f0:	9e01      	ldr	r6, [sp, #4]
 80041f2:	0032      	movs	r2, r6
 80041f4:	9903      	ldr	r1, [sp, #12]
 80041f6:	6820      	ldr	r0, [r4, #0]
 80041f8:	f000 faac 	bl	8004754 <memmove>
 80041fc:	68a3      	ldr	r3, [r4, #8]
 80041fe:	2000      	movs	r0, #0
 8004200:	1b9b      	subs	r3, r3, r6
 8004202:	60a3      	str	r3, [r4, #8]
 8004204:	6823      	ldr	r3, [r4, #0]
 8004206:	199e      	adds	r6, r3, r6
 8004208:	6026      	str	r6, [r4, #0]
 800420a:	e7da      	b.n	80041c2 <__ssputs_r+0x5e>
 800420c:	002a      	movs	r2, r5
 800420e:	0038      	movs	r0, r7
 8004210:	f000 fb96 	bl	8004940 <_realloc_r>
 8004214:	1e06      	subs	r6, r0, #0
 8004216:	d1e0      	bne.n	80041da <__ssputs_r+0x76>
 8004218:	0038      	movs	r0, r7
 800421a:	6921      	ldr	r1, [r4, #16]
 800421c:	f000 faae 	bl	800477c <_free_r>
 8004220:	e7c7      	b.n	80041b2 <__ssputs_r+0x4e>
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	fffffb7f 	.word	0xfffffb7f

08004228 <_svfiprintf_r>:
 8004228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800422a:	b0a1      	sub	sp, #132	; 0x84
 800422c:	9003      	str	r0, [sp, #12]
 800422e:	001d      	movs	r5, r3
 8004230:	898b      	ldrh	r3, [r1, #12]
 8004232:	000f      	movs	r7, r1
 8004234:	0016      	movs	r6, r2
 8004236:	061b      	lsls	r3, r3, #24
 8004238:	d511      	bpl.n	800425e <_svfiprintf_r+0x36>
 800423a:	690b      	ldr	r3, [r1, #16]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10e      	bne.n	800425e <_svfiprintf_r+0x36>
 8004240:	2140      	movs	r1, #64	; 0x40
 8004242:	f000 fb07 	bl	8004854 <_malloc_r>
 8004246:	6038      	str	r0, [r7, #0]
 8004248:	6138      	str	r0, [r7, #16]
 800424a:	2800      	cmp	r0, #0
 800424c:	d105      	bne.n	800425a <_svfiprintf_r+0x32>
 800424e:	230c      	movs	r3, #12
 8004250:	9a03      	ldr	r2, [sp, #12]
 8004252:	3801      	subs	r0, #1
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	b021      	add	sp, #132	; 0x84
 8004258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800425a:	2340      	movs	r3, #64	; 0x40
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	2300      	movs	r3, #0
 8004260:	ac08      	add	r4, sp, #32
 8004262:	6163      	str	r3, [r4, #20]
 8004264:	3320      	adds	r3, #32
 8004266:	7663      	strb	r3, [r4, #25]
 8004268:	3310      	adds	r3, #16
 800426a:	76a3      	strb	r3, [r4, #26]
 800426c:	9507      	str	r5, [sp, #28]
 800426e:	0035      	movs	r5, r6
 8004270:	782b      	ldrb	r3, [r5, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <_svfiprintf_r+0x52>
 8004276:	2b25      	cmp	r3, #37	; 0x25
 8004278:	d147      	bne.n	800430a <_svfiprintf_r+0xe2>
 800427a:	1bab      	subs	r3, r5, r6
 800427c:	9305      	str	r3, [sp, #20]
 800427e:	42b5      	cmp	r5, r6
 8004280:	d00c      	beq.n	800429c <_svfiprintf_r+0x74>
 8004282:	0032      	movs	r2, r6
 8004284:	0039      	movs	r1, r7
 8004286:	9803      	ldr	r0, [sp, #12]
 8004288:	f7ff ff6c 	bl	8004164 <__ssputs_r>
 800428c:	1c43      	adds	r3, r0, #1
 800428e:	d100      	bne.n	8004292 <_svfiprintf_r+0x6a>
 8004290:	e0ae      	b.n	80043f0 <_svfiprintf_r+0x1c8>
 8004292:	6962      	ldr	r2, [r4, #20]
 8004294:	9b05      	ldr	r3, [sp, #20]
 8004296:	4694      	mov	ip, r2
 8004298:	4463      	add	r3, ip
 800429a:	6163      	str	r3, [r4, #20]
 800429c:	782b      	ldrb	r3, [r5, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d100      	bne.n	80042a4 <_svfiprintf_r+0x7c>
 80042a2:	e0a5      	b.n	80043f0 <_svfiprintf_r+0x1c8>
 80042a4:	2201      	movs	r2, #1
 80042a6:	2300      	movs	r3, #0
 80042a8:	4252      	negs	r2, r2
 80042aa:	6062      	str	r2, [r4, #4]
 80042ac:	a904      	add	r1, sp, #16
 80042ae:	3254      	adds	r2, #84	; 0x54
 80042b0:	1852      	adds	r2, r2, r1
 80042b2:	1c6e      	adds	r6, r5, #1
 80042b4:	6023      	str	r3, [r4, #0]
 80042b6:	60e3      	str	r3, [r4, #12]
 80042b8:	60a3      	str	r3, [r4, #8]
 80042ba:	7013      	strb	r3, [r2, #0]
 80042bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80042be:	2205      	movs	r2, #5
 80042c0:	7831      	ldrb	r1, [r6, #0]
 80042c2:	4854      	ldr	r0, [pc, #336]	; (8004414 <_svfiprintf_r+0x1ec>)
 80042c4:	f000 fa32 	bl	800472c <memchr>
 80042c8:	1c75      	adds	r5, r6, #1
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d11f      	bne.n	800430e <_svfiprintf_r+0xe6>
 80042ce:	6822      	ldr	r2, [r4, #0]
 80042d0:	06d3      	lsls	r3, r2, #27
 80042d2:	d504      	bpl.n	80042de <_svfiprintf_r+0xb6>
 80042d4:	2353      	movs	r3, #83	; 0x53
 80042d6:	a904      	add	r1, sp, #16
 80042d8:	185b      	adds	r3, r3, r1
 80042da:	2120      	movs	r1, #32
 80042dc:	7019      	strb	r1, [r3, #0]
 80042de:	0713      	lsls	r3, r2, #28
 80042e0:	d504      	bpl.n	80042ec <_svfiprintf_r+0xc4>
 80042e2:	2353      	movs	r3, #83	; 0x53
 80042e4:	a904      	add	r1, sp, #16
 80042e6:	185b      	adds	r3, r3, r1
 80042e8:	212b      	movs	r1, #43	; 0x2b
 80042ea:	7019      	strb	r1, [r3, #0]
 80042ec:	7833      	ldrb	r3, [r6, #0]
 80042ee:	2b2a      	cmp	r3, #42	; 0x2a
 80042f0:	d016      	beq.n	8004320 <_svfiprintf_r+0xf8>
 80042f2:	0035      	movs	r5, r6
 80042f4:	2100      	movs	r1, #0
 80042f6:	200a      	movs	r0, #10
 80042f8:	68e3      	ldr	r3, [r4, #12]
 80042fa:	782a      	ldrb	r2, [r5, #0]
 80042fc:	1c6e      	adds	r6, r5, #1
 80042fe:	3a30      	subs	r2, #48	; 0x30
 8004300:	2a09      	cmp	r2, #9
 8004302:	d94e      	bls.n	80043a2 <_svfiprintf_r+0x17a>
 8004304:	2900      	cmp	r1, #0
 8004306:	d111      	bne.n	800432c <_svfiprintf_r+0x104>
 8004308:	e017      	b.n	800433a <_svfiprintf_r+0x112>
 800430a:	3501      	adds	r5, #1
 800430c:	e7b0      	b.n	8004270 <_svfiprintf_r+0x48>
 800430e:	4b41      	ldr	r3, [pc, #260]	; (8004414 <_svfiprintf_r+0x1ec>)
 8004310:	6822      	ldr	r2, [r4, #0]
 8004312:	1ac0      	subs	r0, r0, r3
 8004314:	2301      	movs	r3, #1
 8004316:	4083      	lsls	r3, r0
 8004318:	4313      	orrs	r3, r2
 800431a:	002e      	movs	r6, r5
 800431c:	6023      	str	r3, [r4, #0]
 800431e:	e7ce      	b.n	80042be <_svfiprintf_r+0x96>
 8004320:	9b07      	ldr	r3, [sp, #28]
 8004322:	1d19      	adds	r1, r3, #4
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	9107      	str	r1, [sp, #28]
 8004328:	2b00      	cmp	r3, #0
 800432a:	db01      	blt.n	8004330 <_svfiprintf_r+0x108>
 800432c:	930b      	str	r3, [sp, #44]	; 0x2c
 800432e:	e004      	b.n	800433a <_svfiprintf_r+0x112>
 8004330:	425b      	negs	r3, r3
 8004332:	60e3      	str	r3, [r4, #12]
 8004334:	2302      	movs	r3, #2
 8004336:	4313      	orrs	r3, r2
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	782b      	ldrb	r3, [r5, #0]
 800433c:	2b2e      	cmp	r3, #46	; 0x2e
 800433e:	d10a      	bne.n	8004356 <_svfiprintf_r+0x12e>
 8004340:	786b      	ldrb	r3, [r5, #1]
 8004342:	2b2a      	cmp	r3, #42	; 0x2a
 8004344:	d135      	bne.n	80043b2 <_svfiprintf_r+0x18a>
 8004346:	9b07      	ldr	r3, [sp, #28]
 8004348:	3502      	adds	r5, #2
 800434a:	1d1a      	adds	r2, r3, #4
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	9207      	str	r2, [sp, #28]
 8004350:	2b00      	cmp	r3, #0
 8004352:	db2b      	blt.n	80043ac <_svfiprintf_r+0x184>
 8004354:	9309      	str	r3, [sp, #36]	; 0x24
 8004356:	4e30      	ldr	r6, [pc, #192]	; (8004418 <_svfiprintf_r+0x1f0>)
 8004358:	2203      	movs	r2, #3
 800435a:	0030      	movs	r0, r6
 800435c:	7829      	ldrb	r1, [r5, #0]
 800435e:	f000 f9e5 	bl	800472c <memchr>
 8004362:	2800      	cmp	r0, #0
 8004364:	d006      	beq.n	8004374 <_svfiprintf_r+0x14c>
 8004366:	2340      	movs	r3, #64	; 0x40
 8004368:	1b80      	subs	r0, r0, r6
 800436a:	4083      	lsls	r3, r0
 800436c:	6822      	ldr	r2, [r4, #0]
 800436e:	3501      	adds	r5, #1
 8004370:	4313      	orrs	r3, r2
 8004372:	6023      	str	r3, [r4, #0]
 8004374:	7829      	ldrb	r1, [r5, #0]
 8004376:	2206      	movs	r2, #6
 8004378:	4828      	ldr	r0, [pc, #160]	; (800441c <_svfiprintf_r+0x1f4>)
 800437a:	1c6e      	adds	r6, r5, #1
 800437c:	7621      	strb	r1, [r4, #24]
 800437e:	f000 f9d5 	bl	800472c <memchr>
 8004382:	2800      	cmp	r0, #0
 8004384:	d03c      	beq.n	8004400 <_svfiprintf_r+0x1d8>
 8004386:	4b26      	ldr	r3, [pc, #152]	; (8004420 <_svfiprintf_r+0x1f8>)
 8004388:	2b00      	cmp	r3, #0
 800438a:	d125      	bne.n	80043d8 <_svfiprintf_r+0x1b0>
 800438c:	2207      	movs	r2, #7
 800438e:	9b07      	ldr	r3, [sp, #28]
 8004390:	3307      	adds	r3, #7
 8004392:	4393      	bics	r3, r2
 8004394:	3308      	adds	r3, #8
 8004396:	9307      	str	r3, [sp, #28]
 8004398:	6963      	ldr	r3, [r4, #20]
 800439a:	9a04      	ldr	r2, [sp, #16]
 800439c:	189b      	adds	r3, r3, r2
 800439e:	6163      	str	r3, [r4, #20]
 80043a0:	e765      	b.n	800426e <_svfiprintf_r+0x46>
 80043a2:	4343      	muls	r3, r0
 80043a4:	0035      	movs	r5, r6
 80043a6:	2101      	movs	r1, #1
 80043a8:	189b      	adds	r3, r3, r2
 80043aa:	e7a6      	b.n	80042fa <_svfiprintf_r+0xd2>
 80043ac:	2301      	movs	r3, #1
 80043ae:	425b      	negs	r3, r3
 80043b0:	e7d0      	b.n	8004354 <_svfiprintf_r+0x12c>
 80043b2:	2300      	movs	r3, #0
 80043b4:	200a      	movs	r0, #10
 80043b6:	001a      	movs	r2, r3
 80043b8:	3501      	adds	r5, #1
 80043ba:	6063      	str	r3, [r4, #4]
 80043bc:	7829      	ldrb	r1, [r5, #0]
 80043be:	1c6e      	adds	r6, r5, #1
 80043c0:	3930      	subs	r1, #48	; 0x30
 80043c2:	2909      	cmp	r1, #9
 80043c4:	d903      	bls.n	80043ce <_svfiprintf_r+0x1a6>
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0c5      	beq.n	8004356 <_svfiprintf_r+0x12e>
 80043ca:	9209      	str	r2, [sp, #36]	; 0x24
 80043cc:	e7c3      	b.n	8004356 <_svfiprintf_r+0x12e>
 80043ce:	4342      	muls	r2, r0
 80043d0:	0035      	movs	r5, r6
 80043d2:	2301      	movs	r3, #1
 80043d4:	1852      	adds	r2, r2, r1
 80043d6:	e7f1      	b.n	80043bc <_svfiprintf_r+0x194>
 80043d8:	ab07      	add	r3, sp, #28
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	003a      	movs	r2, r7
 80043de:	0021      	movs	r1, r4
 80043e0:	4b10      	ldr	r3, [pc, #64]	; (8004424 <_svfiprintf_r+0x1fc>)
 80043e2:	9803      	ldr	r0, [sp, #12]
 80043e4:	e000      	b.n	80043e8 <_svfiprintf_r+0x1c0>
 80043e6:	bf00      	nop
 80043e8:	9004      	str	r0, [sp, #16]
 80043ea:	9b04      	ldr	r3, [sp, #16]
 80043ec:	3301      	adds	r3, #1
 80043ee:	d1d3      	bne.n	8004398 <_svfiprintf_r+0x170>
 80043f0:	89bb      	ldrh	r3, [r7, #12]
 80043f2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80043f4:	065b      	lsls	r3, r3, #25
 80043f6:	d400      	bmi.n	80043fa <_svfiprintf_r+0x1d2>
 80043f8:	e72d      	b.n	8004256 <_svfiprintf_r+0x2e>
 80043fa:	2001      	movs	r0, #1
 80043fc:	4240      	negs	r0, r0
 80043fe:	e72a      	b.n	8004256 <_svfiprintf_r+0x2e>
 8004400:	ab07      	add	r3, sp, #28
 8004402:	9300      	str	r3, [sp, #0]
 8004404:	003a      	movs	r2, r7
 8004406:	0021      	movs	r1, r4
 8004408:	4b06      	ldr	r3, [pc, #24]	; (8004424 <_svfiprintf_r+0x1fc>)
 800440a:	9803      	ldr	r0, [sp, #12]
 800440c:	f000 f87c 	bl	8004508 <_printf_i>
 8004410:	e7ea      	b.n	80043e8 <_svfiprintf_r+0x1c0>
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	08004a54 	.word	0x08004a54
 8004418:	08004a5a 	.word	0x08004a5a
 800441c:	08004a5e 	.word	0x08004a5e
 8004420:	00000000 	.word	0x00000000
 8004424:	08004165 	.word	0x08004165

08004428 <_printf_common>:
 8004428:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800442a:	0015      	movs	r5, r2
 800442c:	9301      	str	r3, [sp, #4]
 800442e:	688a      	ldr	r2, [r1, #8]
 8004430:	690b      	ldr	r3, [r1, #16]
 8004432:	000c      	movs	r4, r1
 8004434:	9000      	str	r0, [sp, #0]
 8004436:	4293      	cmp	r3, r2
 8004438:	da00      	bge.n	800443c <_printf_common+0x14>
 800443a:	0013      	movs	r3, r2
 800443c:	0022      	movs	r2, r4
 800443e:	602b      	str	r3, [r5, #0]
 8004440:	3243      	adds	r2, #67	; 0x43
 8004442:	7812      	ldrb	r2, [r2, #0]
 8004444:	2a00      	cmp	r2, #0
 8004446:	d001      	beq.n	800444c <_printf_common+0x24>
 8004448:	3301      	adds	r3, #1
 800444a:	602b      	str	r3, [r5, #0]
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	069b      	lsls	r3, r3, #26
 8004450:	d502      	bpl.n	8004458 <_printf_common+0x30>
 8004452:	682b      	ldr	r3, [r5, #0]
 8004454:	3302      	adds	r3, #2
 8004456:	602b      	str	r3, [r5, #0]
 8004458:	6822      	ldr	r2, [r4, #0]
 800445a:	2306      	movs	r3, #6
 800445c:	0017      	movs	r7, r2
 800445e:	401f      	ands	r7, r3
 8004460:	421a      	tst	r2, r3
 8004462:	d027      	beq.n	80044b4 <_printf_common+0x8c>
 8004464:	0023      	movs	r3, r4
 8004466:	3343      	adds	r3, #67	; 0x43
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	1e5a      	subs	r2, r3, #1
 800446c:	4193      	sbcs	r3, r2
 800446e:	6822      	ldr	r2, [r4, #0]
 8004470:	0692      	lsls	r2, r2, #26
 8004472:	d430      	bmi.n	80044d6 <_printf_common+0xae>
 8004474:	0022      	movs	r2, r4
 8004476:	9901      	ldr	r1, [sp, #4]
 8004478:	9800      	ldr	r0, [sp, #0]
 800447a:	9e08      	ldr	r6, [sp, #32]
 800447c:	3243      	adds	r2, #67	; 0x43
 800447e:	47b0      	blx	r6
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	d025      	beq.n	80044d0 <_printf_common+0xa8>
 8004484:	2306      	movs	r3, #6
 8004486:	6820      	ldr	r0, [r4, #0]
 8004488:	682a      	ldr	r2, [r5, #0]
 800448a:	68e1      	ldr	r1, [r4, #12]
 800448c:	2500      	movs	r5, #0
 800448e:	4003      	ands	r3, r0
 8004490:	2b04      	cmp	r3, #4
 8004492:	d103      	bne.n	800449c <_printf_common+0x74>
 8004494:	1a8d      	subs	r5, r1, r2
 8004496:	43eb      	mvns	r3, r5
 8004498:	17db      	asrs	r3, r3, #31
 800449a:	401d      	ands	r5, r3
 800449c:	68a3      	ldr	r3, [r4, #8]
 800449e:	6922      	ldr	r2, [r4, #16]
 80044a0:	4293      	cmp	r3, r2
 80044a2:	dd01      	ble.n	80044a8 <_printf_common+0x80>
 80044a4:	1a9b      	subs	r3, r3, r2
 80044a6:	18ed      	adds	r5, r5, r3
 80044a8:	2700      	movs	r7, #0
 80044aa:	42bd      	cmp	r5, r7
 80044ac:	d120      	bne.n	80044f0 <_printf_common+0xc8>
 80044ae:	2000      	movs	r0, #0
 80044b0:	e010      	b.n	80044d4 <_printf_common+0xac>
 80044b2:	3701      	adds	r7, #1
 80044b4:	68e3      	ldr	r3, [r4, #12]
 80044b6:	682a      	ldr	r2, [r5, #0]
 80044b8:	1a9b      	subs	r3, r3, r2
 80044ba:	42bb      	cmp	r3, r7
 80044bc:	ddd2      	ble.n	8004464 <_printf_common+0x3c>
 80044be:	0022      	movs	r2, r4
 80044c0:	2301      	movs	r3, #1
 80044c2:	9901      	ldr	r1, [sp, #4]
 80044c4:	9800      	ldr	r0, [sp, #0]
 80044c6:	9e08      	ldr	r6, [sp, #32]
 80044c8:	3219      	adds	r2, #25
 80044ca:	47b0      	blx	r6
 80044cc:	1c43      	adds	r3, r0, #1
 80044ce:	d1f0      	bne.n	80044b2 <_printf_common+0x8a>
 80044d0:	2001      	movs	r0, #1
 80044d2:	4240      	negs	r0, r0
 80044d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80044d6:	2030      	movs	r0, #48	; 0x30
 80044d8:	18e1      	adds	r1, r4, r3
 80044da:	3143      	adds	r1, #67	; 0x43
 80044dc:	7008      	strb	r0, [r1, #0]
 80044de:	0021      	movs	r1, r4
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	3145      	adds	r1, #69	; 0x45
 80044e4:	7809      	ldrb	r1, [r1, #0]
 80044e6:	18a2      	adds	r2, r4, r2
 80044e8:	3243      	adds	r2, #67	; 0x43
 80044ea:	3302      	adds	r3, #2
 80044ec:	7011      	strb	r1, [r2, #0]
 80044ee:	e7c1      	b.n	8004474 <_printf_common+0x4c>
 80044f0:	0022      	movs	r2, r4
 80044f2:	2301      	movs	r3, #1
 80044f4:	9901      	ldr	r1, [sp, #4]
 80044f6:	9800      	ldr	r0, [sp, #0]
 80044f8:	9e08      	ldr	r6, [sp, #32]
 80044fa:	321a      	adds	r2, #26
 80044fc:	47b0      	blx	r6
 80044fe:	1c43      	adds	r3, r0, #1
 8004500:	d0e6      	beq.n	80044d0 <_printf_common+0xa8>
 8004502:	3701      	adds	r7, #1
 8004504:	e7d1      	b.n	80044aa <_printf_common+0x82>
	...

08004508 <_printf_i>:
 8004508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800450a:	b08b      	sub	sp, #44	; 0x2c
 800450c:	9206      	str	r2, [sp, #24]
 800450e:	000a      	movs	r2, r1
 8004510:	3243      	adds	r2, #67	; 0x43
 8004512:	9307      	str	r3, [sp, #28]
 8004514:	9005      	str	r0, [sp, #20]
 8004516:	9204      	str	r2, [sp, #16]
 8004518:	7e0a      	ldrb	r2, [r1, #24]
 800451a:	000c      	movs	r4, r1
 800451c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800451e:	2a78      	cmp	r2, #120	; 0x78
 8004520:	d807      	bhi.n	8004532 <_printf_i+0x2a>
 8004522:	2a62      	cmp	r2, #98	; 0x62
 8004524:	d809      	bhi.n	800453a <_printf_i+0x32>
 8004526:	2a00      	cmp	r2, #0
 8004528:	d100      	bne.n	800452c <_printf_i+0x24>
 800452a:	e0c1      	b.n	80046b0 <_printf_i+0x1a8>
 800452c:	2a58      	cmp	r2, #88	; 0x58
 800452e:	d100      	bne.n	8004532 <_printf_i+0x2a>
 8004530:	e08c      	b.n	800464c <_printf_i+0x144>
 8004532:	0026      	movs	r6, r4
 8004534:	3642      	adds	r6, #66	; 0x42
 8004536:	7032      	strb	r2, [r6, #0]
 8004538:	e022      	b.n	8004580 <_printf_i+0x78>
 800453a:	0010      	movs	r0, r2
 800453c:	3863      	subs	r0, #99	; 0x63
 800453e:	2815      	cmp	r0, #21
 8004540:	d8f7      	bhi.n	8004532 <_printf_i+0x2a>
 8004542:	f7fb fde9 	bl	8000118 <__gnu_thumb1_case_shi>
 8004546:	0016      	.short	0x0016
 8004548:	fff6001f 	.word	0xfff6001f
 800454c:	fff6fff6 	.word	0xfff6fff6
 8004550:	001ffff6 	.word	0x001ffff6
 8004554:	fff6fff6 	.word	0xfff6fff6
 8004558:	fff6fff6 	.word	0xfff6fff6
 800455c:	003600a8 	.word	0x003600a8
 8004560:	fff6009a 	.word	0xfff6009a
 8004564:	00b9fff6 	.word	0x00b9fff6
 8004568:	0036fff6 	.word	0x0036fff6
 800456c:	fff6fff6 	.word	0xfff6fff6
 8004570:	009e      	.short	0x009e
 8004572:	0026      	movs	r6, r4
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	3642      	adds	r6, #66	; 0x42
 8004578:	1d11      	adds	r1, r2, #4
 800457a:	6019      	str	r1, [r3, #0]
 800457c:	6813      	ldr	r3, [r2, #0]
 800457e:	7033      	strb	r3, [r6, #0]
 8004580:	2301      	movs	r3, #1
 8004582:	e0a7      	b.n	80046d4 <_printf_i+0x1cc>
 8004584:	6808      	ldr	r0, [r1, #0]
 8004586:	6819      	ldr	r1, [r3, #0]
 8004588:	1d0a      	adds	r2, r1, #4
 800458a:	0605      	lsls	r5, r0, #24
 800458c:	d50b      	bpl.n	80045a6 <_printf_i+0x9e>
 800458e:	680d      	ldr	r5, [r1, #0]
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	2d00      	cmp	r5, #0
 8004594:	da03      	bge.n	800459e <_printf_i+0x96>
 8004596:	232d      	movs	r3, #45	; 0x2d
 8004598:	9a04      	ldr	r2, [sp, #16]
 800459a:	426d      	negs	r5, r5
 800459c:	7013      	strb	r3, [r2, #0]
 800459e:	4b61      	ldr	r3, [pc, #388]	; (8004724 <_printf_i+0x21c>)
 80045a0:	270a      	movs	r7, #10
 80045a2:	9303      	str	r3, [sp, #12]
 80045a4:	e01b      	b.n	80045de <_printf_i+0xd6>
 80045a6:	680d      	ldr	r5, [r1, #0]
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	0641      	lsls	r1, r0, #25
 80045ac:	d5f1      	bpl.n	8004592 <_printf_i+0x8a>
 80045ae:	b22d      	sxth	r5, r5
 80045b0:	e7ef      	b.n	8004592 <_printf_i+0x8a>
 80045b2:	680d      	ldr	r5, [r1, #0]
 80045b4:	6819      	ldr	r1, [r3, #0]
 80045b6:	1d08      	adds	r0, r1, #4
 80045b8:	6018      	str	r0, [r3, #0]
 80045ba:	062e      	lsls	r6, r5, #24
 80045bc:	d501      	bpl.n	80045c2 <_printf_i+0xba>
 80045be:	680d      	ldr	r5, [r1, #0]
 80045c0:	e003      	b.n	80045ca <_printf_i+0xc2>
 80045c2:	066d      	lsls	r5, r5, #25
 80045c4:	d5fb      	bpl.n	80045be <_printf_i+0xb6>
 80045c6:	680d      	ldr	r5, [r1, #0]
 80045c8:	b2ad      	uxth	r5, r5
 80045ca:	4b56      	ldr	r3, [pc, #344]	; (8004724 <_printf_i+0x21c>)
 80045cc:	2708      	movs	r7, #8
 80045ce:	9303      	str	r3, [sp, #12]
 80045d0:	2a6f      	cmp	r2, #111	; 0x6f
 80045d2:	d000      	beq.n	80045d6 <_printf_i+0xce>
 80045d4:	3702      	adds	r7, #2
 80045d6:	0023      	movs	r3, r4
 80045d8:	2200      	movs	r2, #0
 80045da:	3343      	adds	r3, #67	; 0x43
 80045dc:	701a      	strb	r2, [r3, #0]
 80045de:	6863      	ldr	r3, [r4, #4]
 80045e0:	60a3      	str	r3, [r4, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	db03      	blt.n	80045ee <_printf_i+0xe6>
 80045e6:	2204      	movs	r2, #4
 80045e8:	6821      	ldr	r1, [r4, #0]
 80045ea:	4391      	bics	r1, r2
 80045ec:	6021      	str	r1, [r4, #0]
 80045ee:	2d00      	cmp	r5, #0
 80045f0:	d102      	bne.n	80045f8 <_printf_i+0xf0>
 80045f2:	9e04      	ldr	r6, [sp, #16]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00c      	beq.n	8004612 <_printf_i+0x10a>
 80045f8:	9e04      	ldr	r6, [sp, #16]
 80045fa:	0028      	movs	r0, r5
 80045fc:	0039      	movs	r1, r7
 80045fe:	f7fb fe1b 	bl	8000238 <__aeabi_uidivmod>
 8004602:	9b03      	ldr	r3, [sp, #12]
 8004604:	3e01      	subs	r6, #1
 8004606:	5c5b      	ldrb	r3, [r3, r1]
 8004608:	7033      	strb	r3, [r6, #0]
 800460a:	002b      	movs	r3, r5
 800460c:	0005      	movs	r5, r0
 800460e:	429f      	cmp	r7, r3
 8004610:	d9f3      	bls.n	80045fa <_printf_i+0xf2>
 8004612:	2f08      	cmp	r7, #8
 8004614:	d109      	bne.n	800462a <_printf_i+0x122>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	07db      	lsls	r3, r3, #31
 800461a:	d506      	bpl.n	800462a <_printf_i+0x122>
 800461c:	6863      	ldr	r3, [r4, #4]
 800461e:	6922      	ldr	r2, [r4, #16]
 8004620:	4293      	cmp	r3, r2
 8004622:	dc02      	bgt.n	800462a <_printf_i+0x122>
 8004624:	2330      	movs	r3, #48	; 0x30
 8004626:	3e01      	subs	r6, #1
 8004628:	7033      	strb	r3, [r6, #0]
 800462a:	9b04      	ldr	r3, [sp, #16]
 800462c:	1b9b      	subs	r3, r3, r6
 800462e:	6123      	str	r3, [r4, #16]
 8004630:	9b07      	ldr	r3, [sp, #28]
 8004632:	0021      	movs	r1, r4
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	9805      	ldr	r0, [sp, #20]
 8004638:	9b06      	ldr	r3, [sp, #24]
 800463a:	aa09      	add	r2, sp, #36	; 0x24
 800463c:	f7ff fef4 	bl	8004428 <_printf_common>
 8004640:	1c43      	adds	r3, r0, #1
 8004642:	d14c      	bne.n	80046de <_printf_i+0x1d6>
 8004644:	2001      	movs	r0, #1
 8004646:	4240      	negs	r0, r0
 8004648:	b00b      	add	sp, #44	; 0x2c
 800464a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800464c:	3145      	adds	r1, #69	; 0x45
 800464e:	700a      	strb	r2, [r1, #0]
 8004650:	4a34      	ldr	r2, [pc, #208]	; (8004724 <_printf_i+0x21c>)
 8004652:	9203      	str	r2, [sp, #12]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	6821      	ldr	r1, [r4, #0]
 8004658:	ca20      	ldmia	r2!, {r5}
 800465a:	601a      	str	r2, [r3, #0]
 800465c:	0608      	lsls	r0, r1, #24
 800465e:	d516      	bpl.n	800468e <_printf_i+0x186>
 8004660:	07cb      	lsls	r3, r1, #31
 8004662:	d502      	bpl.n	800466a <_printf_i+0x162>
 8004664:	2320      	movs	r3, #32
 8004666:	4319      	orrs	r1, r3
 8004668:	6021      	str	r1, [r4, #0]
 800466a:	2710      	movs	r7, #16
 800466c:	2d00      	cmp	r5, #0
 800466e:	d1b2      	bne.n	80045d6 <_printf_i+0xce>
 8004670:	2320      	movs	r3, #32
 8004672:	6822      	ldr	r2, [r4, #0]
 8004674:	439a      	bics	r2, r3
 8004676:	6022      	str	r2, [r4, #0]
 8004678:	e7ad      	b.n	80045d6 <_printf_i+0xce>
 800467a:	2220      	movs	r2, #32
 800467c:	6809      	ldr	r1, [r1, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	6022      	str	r2, [r4, #0]
 8004682:	0022      	movs	r2, r4
 8004684:	2178      	movs	r1, #120	; 0x78
 8004686:	3245      	adds	r2, #69	; 0x45
 8004688:	7011      	strb	r1, [r2, #0]
 800468a:	4a27      	ldr	r2, [pc, #156]	; (8004728 <_printf_i+0x220>)
 800468c:	e7e1      	b.n	8004652 <_printf_i+0x14a>
 800468e:	0648      	lsls	r0, r1, #25
 8004690:	d5e6      	bpl.n	8004660 <_printf_i+0x158>
 8004692:	b2ad      	uxth	r5, r5
 8004694:	e7e4      	b.n	8004660 <_printf_i+0x158>
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	680d      	ldr	r5, [r1, #0]
 800469a:	1d10      	adds	r0, r2, #4
 800469c:	6949      	ldr	r1, [r1, #20]
 800469e:	6018      	str	r0, [r3, #0]
 80046a0:	6813      	ldr	r3, [r2, #0]
 80046a2:	062e      	lsls	r6, r5, #24
 80046a4:	d501      	bpl.n	80046aa <_printf_i+0x1a2>
 80046a6:	6019      	str	r1, [r3, #0]
 80046a8:	e002      	b.n	80046b0 <_printf_i+0x1a8>
 80046aa:	066d      	lsls	r5, r5, #25
 80046ac:	d5fb      	bpl.n	80046a6 <_printf_i+0x19e>
 80046ae:	8019      	strh	r1, [r3, #0]
 80046b0:	2300      	movs	r3, #0
 80046b2:	9e04      	ldr	r6, [sp, #16]
 80046b4:	6123      	str	r3, [r4, #16]
 80046b6:	e7bb      	b.n	8004630 <_printf_i+0x128>
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	1d11      	adds	r1, r2, #4
 80046bc:	6019      	str	r1, [r3, #0]
 80046be:	6816      	ldr	r6, [r2, #0]
 80046c0:	2100      	movs	r1, #0
 80046c2:	0030      	movs	r0, r6
 80046c4:	6862      	ldr	r2, [r4, #4]
 80046c6:	f000 f831 	bl	800472c <memchr>
 80046ca:	2800      	cmp	r0, #0
 80046cc:	d001      	beq.n	80046d2 <_printf_i+0x1ca>
 80046ce:	1b80      	subs	r0, r0, r6
 80046d0:	6060      	str	r0, [r4, #4]
 80046d2:	6863      	ldr	r3, [r4, #4]
 80046d4:	6123      	str	r3, [r4, #16]
 80046d6:	2300      	movs	r3, #0
 80046d8:	9a04      	ldr	r2, [sp, #16]
 80046da:	7013      	strb	r3, [r2, #0]
 80046dc:	e7a8      	b.n	8004630 <_printf_i+0x128>
 80046de:	6923      	ldr	r3, [r4, #16]
 80046e0:	0032      	movs	r2, r6
 80046e2:	9906      	ldr	r1, [sp, #24]
 80046e4:	9805      	ldr	r0, [sp, #20]
 80046e6:	9d07      	ldr	r5, [sp, #28]
 80046e8:	47a8      	blx	r5
 80046ea:	1c43      	adds	r3, r0, #1
 80046ec:	d0aa      	beq.n	8004644 <_printf_i+0x13c>
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	079b      	lsls	r3, r3, #30
 80046f2:	d415      	bmi.n	8004720 <_printf_i+0x218>
 80046f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046f6:	68e0      	ldr	r0, [r4, #12]
 80046f8:	4298      	cmp	r0, r3
 80046fa:	daa5      	bge.n	8004648 <_printf_i+0x140>
 80046fc:	0018      	movs	r0, r3
 80046fe:	e7a3      	b.n	8004648 <_printf_i+0x140>
 8004700:	0022      	movs	r2, r4
 8004702:	2301      	movs	r3, #1
 8004704:	9906      	ldr	r1, [sp, #24]
 8004706:	9805      	ldr	r0, [sp, #20]
 8004708:	9e07      	ldr	r6, [sp, #28]
 800470a:	3219      	adds	r2, #25
 800470c:	47b0      	blx	r6
 800470e:	1c43      	adds	r3, r0, #1
 8004710:	d098      	beq.n	8004644 <_printf_i+0x13c>
 8004712:	3501      	adds	r5, #1
 8004714:	68e3      	ldr	r3, [r4, #12]
 8004716:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004718:	1a9b      	subs	r3, r3, r2
 800471a:	42ab      	cmp	r3, r5
 800471c:	dcf0      	bgt.n	8004700 <_printf_i+0x1f8>
 800471e:	e7e9      	b.n	80046f4 <_printf_i+0x1ec>
 8004720:	2500      	movs	r5, #0
 8004722:	e7f7      	b.n	8004714 <_printf_i+0x20c>
 8004724:	08004a65 	.word	0x08004a65
 8004728:	08004a76 	.word	0x08004a76

0800472c <memchr>:
 800472c:	b2c9      	uxtb	r1, r1
 800472e:	1882      	adds	r2, r0, r2
 8004730:	4290      	cmp	r0, r2
 8004732:	d101      	bne.n	8004738 <memchr+0xc>
 8004734:	2000      	movs	r0, #0
 8004736:	4770      	bx	lr
 8004738:	7803      	ldrb	r3, [r0, #0]
 800473a:	428b      	cmp	r3, r1
 800473c:	d0fb      	beq.n	8004736 <memchr+0xa>
 800473e:	3001      	adds	r0, #1
 8004740:	e7f6      	b.n	8004730 <memchr+0x4>

08004742 <memcpy>:
 8004742:	2300      	movs	r3, #0
 8004744:	b510      	push	{r4, lr}
 8004746:	429a      	cmp	r2, r3
 8004748:	d100      	bne.n	800474c <memcpy+0xa>
 800474a:	bd10      	pop	{r4, pc}
 800474c:	5ccc      	ldrb	r4, [r1, r3]
 800474e:	54c4      	strb	r4, [r0, r3]
 8004750:	3301      	adds	r3, #1
 8004752:	e7f8      	b.n	8004746 <memcpy+0x4>

08004754 <memmove>:
 8004754:	b510      	push	{r4, lr}
 8004756:	4288      	cmp	r0, r1
 8004758:	d902      	bls.n	8004760 <memmove+0xc>
 800475a:	188b      	adds	r3, r1, r2
 800475c:	4298      	cmp	r0, r3
 800475e:	d303      	bcc.n	8004768 <memmove+0x14>
 8004760:	2300      	movs	r3, #0
 8004762:	e007      	b.n	8004774 <memmove+0x20>
 8004764:	5c8b      	ldrb	r3, [r1, r2]
 8004766:	5483      	strb	r3, [r0, r2]
 8004768:	3a01      	subs	r2, #1
 800476a:	d2fb      	bcs.n	8004764 <memmove+0x10>
 800476c:	bd10      	pop	{r4, pc}
 800476e:	5ccc      	ldrb	r4, [r1, r3]
 8004770:	54c4      	strb	r4, [r0, r3]
 8004772:	3301      	adds	r3, #1
 8004774:	429a      	cmp	r2, r3
 8004776:	d1fa      	bne.n	800476e <memmove+0x1a>
 8004778:	e7f8      	b.n	800476c <memmove+0x18>
	...

0800477c <_free_r>:
 800477c:	b570      	push	{r4, r5, r6, lr}
 800477e:	0005      	movs	r5, r0
 8004780:	2900      	cmp	r1, #0
 8004782:	d010      	beq.n	80047a6 <_free_r+0x2a>
 8004784:	1f0c      	subs	r4, r1, #4
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	da00      	bge.n	800478e <_free_r+0x12>
 800478c:	18e4      	adds	r4, r4, r3
 800478e:	0028      	movs	r0, r5
 8004790:	f000 f918 	bl	80049c4 <__malloc_lock>
 8004794:	4a1d      	ldr	r2, [pc, #116]	; (800480c <_free_r+0x90>)
 8004796:	6813      	ldr	r3, [r2, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d105      	bne.n	80047a8 <_free_r+0x2c>
 800479c:	6063      	str	r3, [r4, #4]
 800479e:	6014      	str	r4, [r2, #0]
 80047a0:	0028      	movs	r0, r5
 80047a2:	f000 f917 	bl	80049d4 <__malloc_unlock>
 80047a6:	bd70      	pop	{r4, r5, r6, pc}
 80047a8:	42a3      	cmp	r3, r4
 80047aa:	d908      	bls.n	80047be <_free_r+0x42>
 80047ac:	6821      	ldr	r1, [r4, #0]
 80047ae:	1860      	adds	r0, r4, r1
 80047b0:	4283      	cmp	r3, r0
 80047b2:	d1f3      	bne.n	800479c <_free_r+0x20>
 80047b4:	6818      	ldr	r0, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	1841      	adds	r1, r0, r1
 80047ba:	6021      	str	r1, [r4, #0]
 80047bc:	e7ee      	b.n	800479c <_free_r+0x20>
 80047be:	001a      	movs	r2, r3
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d001      	beq.n	80047ca <_free_r+0x4e>
 80047c6:	42a3      	cmp	r3, r4
 80047c8:	d9f9      	bls.n	80047be <_free_r+0x42>
 80047ca:	6811      	ldr	r1, [r2, #0]
 80047cc:	1850      	adds	r0, r2, r1
 80047ce:	42a0      	cmp	r0, r4
 80047d0:	d10b      	bne.n	80047ea <_free_r+0x6e>
 80047d2:	6820      	ldr	r0, [r4, #0]
 80047d4:	1809      	adds	r1, r1, r0
 80047d6:	1850      	adds	r0, r2, r1
 80047d8:	6011      	str	r1, [r2, #0]
 80047da:	4283      	cmp	r3, r0
 80047dc:	d1e0      	bne.n	80047a0 <_free_r+0x24>
 80047de:	6818      	ldr	r0, [r3, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	1841      	adds	r1, r0, r1
 80047e4:	6011      	str	r1, [r2, #0]
 80047e6:	6053      	str	r3, [r2, #4]
 80047e8:	e7da      	b.n	80047a0 <_free_r+0x24>
 80047ea:	42a0      	cmp	r0, r4
 80047ec:	d902      	bls.n	80047f4 <_free_r+0x78>
 80047ee:	230c      	movs	r3, #12
 80047f0:	602b      	str	r3, [r5, #0]
 80047f2:	e7d5      	b.n	80047a0 <_free_r+0x24>
 80047f4:	6821      	ldr	r1, [r4, #0]
 80047f6:	1860      	adds	r0, r4, r1
 80047f8:	4283      	cmp	r3, r0
 80047fa:	d103      	bne.n	8004804 <_free_r+0x88>
 80047fc:	6818      	ldr	r0, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	1841      	adds	r1, r0, r1
 8004802:	6021      	str	r1, [r4, #0]
 8004804:	6063      	str	r3, [r4, #4]
 8004806:	6054      	str	r4, [r2, #4]
 8004808:	e7ca      	b.n	80047a0 <_free_r+0x24>
 800480a:	46c0      	nop			; (mov r8, r8)
 800480c:	200003a0 	.word	0x200003a0

08004810 <sbrk_aligned>:
 8004810:	b570      	push	{r4, r5, r6, lr}
 8004812:	4e0f      	ldr	r6, [pc, #60]	; (8004850 <sbrk_aligned+0x40>)
 8004814:	000d      	movs	r5, r1
 8004816:	6831      	ldr	r1, [r6, #0]
 8004818:	0004      	movs	r4, r0
 800481a:	2900      	cmp	r1, #0
 800481c:	d102      	bne.n	8004824 <sbrk_aligned+0x14>
 800481e:	f000 f8bf 	bl	80049a0 <_sbrk_r>
 8004822:	6030      	str	r0, [r6, #0]
 8004824:	0029      	movs	r1, r5
 8004826:	0020      	movs	r0, r4
 8004828:	f000 f8ba 	bl	80049a0 <_sbrk_r>
 800482c:	1c43      	adds	r3, r0, #1
 800482e:	d00a      	beq.n	8004846 <sbrk_aligned+0x36>
 8004830:	2303      	movs	r3, #3
 8004832:	1cc5      	adds	r5, r0, #3
 8004834:	439d      	bics	r5, r3
 8004836:	42a8      	cmp	r0, r5
 8004838:	d007      	beq.n	800484a <sbrk_aligned+0x3a>
 800483a:	1a29      	subs	r1, r5, r0
 800483c:	0020      	movs	r0, r4
 800483e:	f000 f8af 	bl	80049a0 <_sbrk_r>
 8004842:	1c43      	adds	r3, r0, #1
 8004844:	d101      	bne.n	800484a <sbrk_aligned+0x3a>
 8004846:	2501      	movs	r5, #1
 8004848:	426d      	negs	r5, r5
 800484a:	0028      	movs	r0, r5
 800484c:	bd70      	pop	{r4, r5, r6, pc}
 800484e:	46c0      	nop			; (mov r8, r8)
 8004850:	200003a4 	.word	0x200003a4

08004854 <_malloc_r>:
 8004854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004856:	2203      	movs	r2, #3
 8004858:	1ccb      	adds	r3, r1, #3
 800485a:	4393      	bics	r3, r2
 800485c:	3308      	adds	r3, #8
 800485e:	0006      	movs	r6, r0
 8004860:	001f      	movs	r7, r3
 8004862:	2b0c      	cmp	r3, #12
 8004864:	d232      	bcs.n	80048cc <_malloc_r+0x78>
 8004866:	270c      	movs	r7, #12
 8004868:	42b9      	cmp	r1, r7
 800486a:	d831      	bhi.n	80048d0 <_malloc_r+0x7c>
 800486c:	0030      	movs	r0, r6
 800486e:	f000 f8a9 	bl	80049c4 <__malloc_lock>
 8004872:	4d32      	ldr	r5, [pc, #200]	; (800493c <_malloc_r+0xe8>)
 8004874:	682b      	ldr	r3, [r5, #0]
 8004876:	001c      	movs	r4, r3
 8004878:	2c00      	cmp	r4, #0
 800487a:	d12e      	bne.n	80048da <_malloc_r+0x86>
 800487c:	0039      	movs	r1, r7
 800487e:	0030      	movs	r0, r6
 8004880:	f7ff ffc6 	bl	8004810 <sbrk_aligned>
 8004884:	0004      	movs	r4, r0
 8004886:	1c43      	adds	r3, r0, #1
 8004888:	d11e      	bne.n	80048c8 <_malloc_r+0x74>
 800488a:	682c      	ldr	r4, [r5, #0]
 800488c:	0025      	movs	r5, r4
 800488e:	2d00      	cmp	r5, #0
 8004890:	d14a      	bne.n	8004928 <_malloc_r+0xd4>
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	0029      	movs	r1, r5
 8004896:	18e3      	adds	r3, r4, r3
 8004898:	0030      	movs	r0, r6
 800489a:	9301      	str	r3, [sp, #4]
 800489c:	f000 f880 	bl	80049a0 <_sbrk_r>
 80048a0:	9b01      	ldr	r3, [sp, #4]
 80048a2:	4283      	cmp	r3, r0
 80048a4:	d143      	bne.n	800492e <_malloc_r+0xda>
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	3703      	adds	r7, #3
 80048aa:	1aff      	subs	r7, r7, r3
 80048ac:	2303      	movs	r3, #3
 80048ae:	439f      	bics	r7, r3
 80048b0:	3708      	adds	r7, #8
 80048b2:	2f0c      	cmp	r7, #12
 80048b4:	d200      	bcs.n	80048b8 <_malloc_r+0x64>
 80048b6:	270c      	movs	r7, #12
 80048b8:	0039      	movs	r1, r7
 80048ba:	0030      	movs	r0, r6
 80048bc:	f7ff ffa8 	bl	8004810 <sbrk_aligned>
 80048c0:	1c43      	adds	r3, r0, #1
 80048c2:	d034      	beq.n	800492e <_malloc_r+0xda>
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	19df      	adds	r7, r3, r7
 80048c8:	6027      	str	r7, [r4, #0]
 80048ca:	e013      	b.n	80048f4 <_malloc_r+0xa0>
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	dacb      	bge.n	8004868 <_malloc_r+0x14>
 80048d0:	230c      	movs	r3, #12
 80048d2:	2500      	movs	r5, #0
 80048d4:	6033      	str	r3, [r6, #0]
 80048d6:	0028      	movs	r0, r5
 80048d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048da:	6822      	ldr	r2, [r4, #0]
 80048dc:	1bd1      	subs	r1, r2, r7
 80048de:	d420      	bmi.n	8004922 <_malloc_r+0xce>
 80048e0:	290b      	cmp	r1, #11
 80048e2:	d917      	bls.n	8004914 <_malloc_r+0xc0>
 80048e4:	19e2      	adds	r2, r4, r7
 80048e6:	6027      	str	r7, [r4, #0]
 80048e8:	42a3      	cmp	r3, r4
 80048ea:	d111      	bne.n	8004910 <_malloc_r+0xbc>
 80048ec:	602a      	str	r2, [r5, #0]
 80048ee:	6863      	ldr	r3, [r4, #4]
 80048f0:	6011      	str	r1, [r2, #0]
 80048f2:	6053      	str	r3, [r2, #4]
 80048f4:	0030      	movs	r0, r6
 80048f6:	0025      	movs	r5, r4
 80048f8:	f000 f86c 	bl	80049d4 <__malloc_unlock>
 80048fc:	2207      	movs	r2, #7
 80048fe:	350b      	adds	r5, #11
 8004900:	1d23      	adds	r3, r4, #4
 8004902:	4395      	bics	r5, r2
 8004904:	1aea      	subs	r2, r5, r3
 8004906:	429d      	cmp	r5, r3
 8004908:	d0e5      	beq.n	80048d6 <_malloc_r+0x82>
 800490a:	1b5b      	subs	r3, r3, r5
 800490c:	50a3      	str	r3, [r4, r2]
 800490e:	e7e2      	b.n	80048d6 <_malloc_r+0x82>
 8004910:	605a      	str	r2, [r3, #4]
 8004912:	e7ec      	b.n	80048ee <_malloc_r+0x9a>
 8004914:	6862      	ldr	r2, [r4, #4]
 8004916:	42a3      	cmp	r3, r4
 8004918:	d101      	bne.n	800491e <_malloc_r+0xca>
 800491a:	602a      	str	r2, [r5, #0]
 800491c:	e7ea      	b.n	80048f4 <_malloc_r+0xa0>
 800491e:	605a      	str	r2, [r3, #4]
 8004920:	e7e8      	b.n	80048f4 <_malloc_r+0xa0>
 8004922:	0023      	movs	r3, r4
 8004924:	6864      	ldr	r4, [r4, #4]
 8004926:	e7a7      	b.n	8004878 <_malloc_r+0x24>
 8004928:	002c      	movs	r4, r5
 800492a:	686d      	ldr	r5, [r5, #4]
 800492c:	e7af      	b.n	800488e <_malloc_r+0x3a>
 800492e:	230c      	movs	r3, #12
 8004930:	0030      	movs	r0, r6
 8004932:	6033      	str	r3, [r6, #0]
 8004934:	f000 f84e 	bl	80049d4 <__malloc_unlock>
 8004938:	e7cd      	b.n	80048d6 <_malloc_r+0x82>
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	200003a0 	.word	0x200003a0

08004940 <_realloc_r>:
 8004940:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004942:	0007      	movs	r7, r0
 8004944:	000e      	movs	r6, r1
 8004946:	0014      	movs	r4, r2
 8004948:	2900      	cmp	r1, #0
 800494a:	d105      	bne.n	8004958 <_realloc_r+0x18>
 800494c:	0011      	movs	r1, r2
 800494e:	f7ff ff81 	bl	8004854 <_malloc_r>
 8004952:	0005      	movs	r5, r0
 8004954:	0028      	movs	r0, r5
 8004956:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004958:	2a00      	cmp	r2, #0
 800495a:	d103      	bne.n	8004964 <_realloc_r+0x24>
 800495c:	f7ff ff0e 	bl	800477c <_free_r>
 8004960:	0025      	movs	r5, r4
 8004962:	e7f7      	b.n	8004954 <_realloc_r+0x14>
 8004964:	f000 f83e 	bl	80049e4 <_malloc_usable_size_r>
 8004968:	9001      	str	r0, [sp, #4]
 800496a:	4284      	cmp	r4, r0
 800496c:	d803      	bhi.n	8004976 <_realloc_r+0x36>
 800496e:	0035      	movs	r5, r6
 8004970:	0843      	lsrs	r3, r0, #1
 8004972:	42a3      	cmp	r3, r4
 8004974:	d3ee      	bcc.n	8004954 <_realloc_r+0x14>
 8004976:	0021      	movs	r1, r4
 8004978:	0038      	movs	r0, r7
 800497a:	f7ff ff6b 	bl	8004854 <_malloc_r>
 800497e:	1e05      	subs	r5, r0, #0
 8004980:	d0e8      	beq.n	8004954 <_realloc_r+0x14>
 8004982:	9b01      	ldr	r3, [sp, #4]
 8004984:	0022      	movs	r2, r4
 8004986:	429c      	cmp	r4, r3
 8004988:	d900      	bls.n	800498c <_realloc_r+0x4c>
 800498a:	001a      	movs	r2, r3
 800498c:	0031      	movs	r1, r6
 800498e:	0028      	movs	r0, r5
 8004990:	f7ff fed7 	bl	8004742 <memcpy>
 8004994:	0031      	movs	r1, r6
 8004996:	0038      	movs	r0, r7
 8004998:	f7ff fef0 	bl	800477c <_free_r>
 800499c:	e7da      	b.n	8004954 <_realloc_r+0x14>
	...

080049a0 <_sbrk_r>:
 80049a0:	2300      	movs	r3, #0
 80049a2:	b570      	push	{r4, r5, r6, lr}
 80049a4:	4d06      	ldr	r5, [pc, #24]	; (80049c0 <_sbrk_r+0x20>)
 80049a6:	0004      	movs	r4, r0
 80049a8:	0008      	movs	r0, r1
 80049aa:	602b      	str	r3, [r5, #0]
 80049ac:	f7fc f8de 	bl	8000b6c <_sbrk>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d103      	bne.n	80049bc <_sbrk_r+0x1c>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d000      	beq.n	80049bc <_sbrk_r+0x1c>
 80049ba:	6023      	str	r3, [r4, #0]
 80049bc:	bd70      	pop	{r4, r5, r6, pc}
 80049be:	46c0      	nop			; (mov r8, r8)
 80049c0:	200003a8 	.word	0x200003a8

080049c4 <__malloc_lock>:
 80049c4:	b510      	push	{r4, lr}
 80049c6:	4802      	ldr	r0, [pc, #8]	; (80049d0 <__malloc_lock+0xc>)
 80049c8:	f000 f814 	bl	80049f4 <__retarget_lock_acquire_recursive>
 80049cc:	bd10      	pop	{r4, pc}
 80049ce:	46c0      	nop			; (mov r8, r8)
 80049d0:	200003ac 	.word	0x200003ac

080049d4 <__malloc_unlock>:
 80049d4:	b510      	push	{r4, lr}
 80049d6:	4802      	ldr	r0, [pc, #8]	; (80049e0 <__malloc_unlock+0xc>)
 80049d8:	f000 f80d 	bl	80049f6 <__retarget_lock_release_recursive>
 80049dc:	bd10      	pop	{r4, pc}
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	200003ac 	.word	0x200003ac

080049e4 <_malloc_usable_size_r>:
 80049e4:	1f0b      	subs	r3, r1, #4
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	1f18      	subs	r0, r3, #4
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	da01      	bge.n	80049f2 <_malloc_usable_size_r+0xe>
 80049ee:	580b      	ldr	r3, [r1, r0]
 80049f0:	18c0      	adds	r0, r0, r3
 80049f2:	4770      	bx	lr

080049f4 <__retarget_lock_acquire_recursive>:
 80049f4:	4770      	bx	lr

080049f6 <__retarget_lock_release_recursive>:
 80049f6:	4770      	bx	lr

080049f8 <_init>:
 80049f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049fa:	46c0      	nop			; (mov r8, r8)
 80049fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049fe:	bc08      	pop	{r3}
 8004a00:	469e      	mov	lr, r3
 8004a02:	4770      	bx	lr

08004a04 <_fini>:
 8004a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0a:	bc08      	pop	{r3}
 8004a0c:	469e      	mov	lr, r3
 8004a0e:	4770      	bx	lr
