#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c131fc49c0 .scope module, "data_memory_tb" "data_memory_tb" 2 1;
 .timescale 0 0;
v000001c131fd3de0_0 .var "address", 31 0;
v000001c131fd3e80_0 .var "clk", 0 0;
v000001c131fd3f20_0 .net "read_data", 7 0, v000001c131fd7a80_0;  1 drivers
v000001c132024460_0 .var "read_enable", 0 0;
v000001c132023e20_0 .var "reset", 0 0;
v000001c132023b00_0 .var "write_data", 7 0;
v000001c132024500_0 .var "write_enable", 0 0;
S_000001c131fd77b0 .scope module, "data_memory0" "data_memory" 2 10, 3 1 0, S_000001c131fc49c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 8 "read_data";
v000001c131f1bd00_0 .net "address", 31 0, v000001c131fd3de0_0;  1 drivers
v000001c131fa2910_0 .net "clk", 0 0, v000001c131fd3e80_0;  1 drivers
v000001c131fd7940_0 .var/i "i", 31 0;
v000001c131fd79e0 .array "memory", 4095 0, 7 0;
v000001c131fd7a80_0 .var "read_data", 7 0;
v000001c131fd7b20_0 .net "read_enable", 0 0, v000001c132024460_0;  1 drivers
v000001c131fd3c00_0 .net "reset", 0 0, v000001c132023e20_0;  1 drivers
v000001c131fd3ca0_0 .net "write_data", 7 0, v000001c132023b00_0;  1 drivers
v000001c131fd3d40_0 .net "write_enable", 0 0, v000001c132024500_0;  1 drivers
E_000001c131fc5b20 .event anyedge, v000001c131f1bd00_0, v000001c131fd7b20_0;
E_000001c131fc5d60 .event posedge, v000001c131fd3c00_0, v000001c131fa2910_0;
    .scope S_000001c131fd77b0;
T_0 ;
    %wait E_000001c131fc5d60;
    %load/vec4 v000001c131fd3c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c131fd7940_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001c131fd7940_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001c131fd7940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c131fd79e0, 0, 4;
    %load/vec4 v000001c131fd7940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c131fd7940_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c131fd3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c131fd3ca0_0;
    %ix/getv 3, v000001c131f1bd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c131fd79e0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c131fd77b0;
T_1 ;
    %wait E_000001c131fc5b20;
    %load/vec4 v000001c131fd7b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %ix/getv 4, v000001c131f1bd00_0;
    %load/vec4a v000001c131fd79e0, 4;
    %assign/vec4 v000001c131fd7a80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000001c131fd7a80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c131fc49c0;
T_2 ;
    %vpi_call 2 20 "$dumpfile", "Dumpfiles/data_memory.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c131fc49c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c131fd3e80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c131fd3de0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c132023b00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c132024500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c132024460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c132023e20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c132023e20_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c132023e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c132024500_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001c131fd3de0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c132023b00_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c132024500_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c132024460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001c131fd3de0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c132024460_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c131fc49c0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001c131fd3e80_0;
    %inv;
    %store/vec4 v000001c131fd3e80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench/data_memory_tb.v";
    "Components/data_memory.v";
