\hypertarget{core__cm4_8h_source}{}\doxysection{core\+\_\+cm4.\+h}
\label{core__cm4_8h_source}\index{Autodrone32/Libraries/CMSIS/Include/core\_cm4.h@{Autodrone32/Libraries/CMSIS/Include/core\_cm4.h}}
\mbox{\hyperlink{core__cm4_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00001}00001 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00007}00007 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00008}00008 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00010}00010 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00011}00011 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00012}00012 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00013}00013 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00014}00014 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00016}00016 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00017}00017 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00018}00018 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00019}00019 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00020}00020 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00021}00021 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00022}00022 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00023}00023 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00024}00024 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00025}00025 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00026}00026 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00027}00027 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00028}00028 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00029}00029 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00031}00031 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM4\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00032}\mbox{\hyperlink{core__cm4_8h_a041c3808b4c105d23b90b54646e2eeb6}{00032}} \textcolor{preprocessor}{\#define \_\_CORE\_CM4\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00034}00034 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00036}00036 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00037}00037  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00038}00038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00039}00039 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00055}00055 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00056}00056 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00057}00057 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00063}00063 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_version.h"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00065}00065 \textcolor{comment}{/* CMSIS CM4 definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00066}\mbox{\hyperlink{core__cm4_8h_a90ffc8179476f80347379bfe29639edc}{00066}} \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00067}\mbox{\hyperlink{core__cm4_8h_afc7392964da961a44e916fcff7add532}{00067}} \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00068}00068 \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION       ((\_\_CM4\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00069}\mbox{\hyperlink{core__cm4_8h_acb6f5d2c3271c95d0a02fd06723af25d}{00069}} \textcolor{preprocessor}{                                    \_\_CM4\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00071}\mbox{\hyperlink{core__cm4_8h_a63ea62503c88acab19fcf3d5743009e3}{00071}} \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (4U)                                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00076}00076 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00077}00077 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00078}00078 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00079}00079 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00080}00080 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00081}00081 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00082}00082 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00083}00083 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00084}00084 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00085}00085 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00086}00086 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00087}00087 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00088}00088 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00089}00089 \textcolor{preprocessor}{  \#if defined \_\_ARM\_PCS\_VFP}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00090}00090 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00091}00091 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00092}00092 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00093}00093 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00094}00094 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00095}00095 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00096}00096 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00097}00097 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00098}00098 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00099}00099 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00100}00100 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00101}00101 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00102}00102 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00103}00103 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00104}00104 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00105}00105 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00106}00106 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00107}00107 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00108}00108 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00109}00109 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00110}00110 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00111}00111 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00112}00112 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00113}00113 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00114}00114 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00115}00115 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00116}00116 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00117}00117 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00118}00118 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00119}00119 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00120}00120 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00121}00121 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00122}00122 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00124}00124 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00125}00125 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00126}00126 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00127}00127 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00128}00128 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00129}00129 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00130}00130 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00131}00131 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00132}00132 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00133}00133 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00134}00134 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00135}00135 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00136}00136 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00137}00137 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00138}00138 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00139}00139 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00140}00140 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00141}00141 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00142}00142 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00143}00143 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00144}00144 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00145}00145 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00146}00146 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00147}00147 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00148}00148 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00149}00149 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00150}00150 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00151}00151 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00152}00152 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00153}00153 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00154}00154 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00155}00155 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00156}00156 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00157}00157 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00158}00158 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00159}00159 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00160}00160 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00161}00161 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00162}00162 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_compiler.h"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00163}00163 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00164}00164 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00165}00165 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00166}00166 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00167}00167 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00168}00168 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00169}00169 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM4\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00170}00170 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00171}00171 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00172}00172 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00173}00173 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM4\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00174}\mbox{\hyperlink{core__cm4_8h_a65104fb6a96df4ec7f7e72781b561060}{00174}} \textcolor{preprocessor}{\#define \_\_CORE\_CM4\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00175}00175 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00176}00176 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00177}00177  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00178}00178 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00179}00179 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00180}00180 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00181}00181 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00182}00182 \textcolor{preprocessor}{  \#ifndef \_\_CM4\_REV}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00183}00183 \textcolor{preprocessor}{    \#define \_\_CM4\_REV               0x0000U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00184}00184 \textcolor{preprocessor}{    \#warning "{}\_\_CM4\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00185}00185 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00186}00186 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00187}00187 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00188}00188 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00189}00189 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00190}00190 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00191}00191 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00192}00192 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00193}00193 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00194}00194 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00195}00195 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00196}00196 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00197}00197 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00198}00198 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          3U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00199}00199 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00200}00200 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00201}00201 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00202}00202 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00203}00203 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00204}00204 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00205}00205 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00206}00206 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00207}00207 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00208}00208 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00216}00216 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00217}00217 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00218}00218 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00219}\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{00219}} \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00220}00220 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00221}\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{00221}} \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00222}\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{00222}} \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00224}00224 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00225}\mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{00225}} \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00226}\mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{00226}} \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00227}\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{00227}} \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00233}00233 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00234}00234 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00235}00235 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00236}00236 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00237}00237 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00238}00238 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00239}00239 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00240}00240 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00241}00241 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00242}00242 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00243}00243 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00259}00259 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00260}00260 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00261}00261   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00262}00262   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00263}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00263}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00264}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{00264}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;                       }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00265}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00265}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00266}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{00266}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00267}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{00267}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00268}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00268}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00269}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00269}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00270}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00270}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00271}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9aa38520e7472187209019363fa73c35}{00271}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00272}00272   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00273}00273 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00274}00274 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00275}00275 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00276}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac469528d210043c7bd3f12f0e6824766}{00276}} \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00277}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadbc2cf55a026f661b53fadfcf822cef1}{00277}} \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00279}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga3661286d108b1aca308d7445685eae3a}{00279}} \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00280}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga1deb4d1aa72bb83d1f79329406f15711}{00280}} \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00282}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6cf72aa6f09a168f9e5beda1a4a887b9}{00282}} \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00283}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6d47803fbad455bc10bd1ce59f2f335d}{00283}} \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00285}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac62830f67679ccd11658c4172c3e6ea7}{00285}} \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00286}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga33305d6701356bff6890b315fe8b5489}{00286}} \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00288}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga298749e176f12827328bb7b92a6b2411}{00288}} \textcolor{preprocessor}{\#define APSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00289}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga90ffd4ec4149c2f5dd7747c1533fb002}{00289}} \textcolor{preprocessor}{\#define APSR\_Q\_Msk                         (1UL << APSR\_Q\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00291}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga722cb42b5c75af3e8909fac6fd40dfdc}{00291}} \textcolor{preprocessor}{\#define APSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00292}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8a3ecbc0ea2029462b0f4ce50e227db1}{00292}} \textcolor{preprocessor}{\#define APSR\_GE\_Msk                        (0xFUL << APSR\_GE\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00298}00298 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00299}00299 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00300}00300   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00301}00301   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00302}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00302}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00303}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00303}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00304}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab415a34e435c65c35a441db35767c8d1}{00304}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00305}00305   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00306}00306 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00307}00307 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00308}00308 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00309}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga0e34027584d02c43811ae908a5ca9adf}{00309}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00310}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf013a4579a64d1f21f56ea9f1b33ab56}{00310}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00316}00316 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00317}00317 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00318}00318   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00319}00319   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00320}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00320}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00321}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00321}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00322}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{00322}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00323}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{00323}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;                       }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00324}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00324}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00325}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{00325}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00326}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{00326}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00327}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{00327}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00328}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{00328}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00329}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00329}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00330}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00330}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00331}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00331}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00332}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad4e68e7c3caae55e10de068e64e4318}{00332}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00333}00333   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00334}00334 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00335}00335 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00336}00336 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00337}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae}{00337}} \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00338}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf600f4ff41b62cf2f3b0a59b6d2e93d6}{00338}} \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00340}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga5869dd608eea73c80f0567d781d2230b}{00340}} \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00341}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga907599209fba99f579778e662021c4f2}{00341}} \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00343}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga14adb79b91f6634b351a1b57394e2db6}{00343}} \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00344}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21e2497255d380f956ca0f48d11d0775}{00344}} \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00346}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae0cfbb394490db402623d97e6a979e00}{00346}} \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00347}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gab07f94ed3b6ee695f5af719dc27995c2}{00347}} \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00349}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaabb4178d50676a8f19cf8f727f38ace8}{00349}} \textcolor{preprocessor}{\#define xPSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00350}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga133ac393c38559ae43ac36383e731dd4}{00350}} \textcolor{preprocessor}{\#define xPSR\_Q\_Msk                         (1UL << xPSR\_Q\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00352}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaffb36d1bb0280b1caafcf9b00f6a6da0}{00352}} \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_2\_Pos                  25U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00353}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaa47c89b028499f8d9ebe6d554439a2b3}{00353}} \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_2\_Msk                  (3UL << xPSR\_ICI\_IT\_2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00355}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga98d801da9a49cda944f52aeae104dd38}{00355}} \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00356}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga30ae2111816e82d47636a8d4577eb6ee}{00356}} \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00358}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae2b0f3def0f378e9f1d10a4c727a064b}{00358}} \textcolor{preprocessor}{\#define xPSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00359}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga967634e605d013e9b07002eca31f7903}{00359}} \textcolor{preprocessor}{\#define xPSR\_GE\_Msk                        (0xFUL << xPSR\_GE\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00361}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gafdcd08cbd7116d65ae1a5b8182dc55ae}{00361}} \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_1\_Pos                  10U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00362}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae98918458d70d79b32ce200b55ffe744}{00362}} \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_1\_Msk                  (0x3FUL << xPSR\_ICI\_IT\_1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00364}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21bff245fb1aef9683f693d9d7bb2233}{00364}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00365}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadf8eed87e0081dfe1ef1c78a0ea91afd}{00365}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00371}00371 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00372}00372 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00373}00373   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00374}00374   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00375}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{00375}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00376}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{00376}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00377}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{00377}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00378}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00378}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:29;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00379}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9681008056adeaf8612f6d6ac5ff17ac}{00379}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00380}00380   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00381}00381 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00382}00382 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00383}00383 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00384}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac7018b59b07134c5363b33eb94918a58}{00384}} \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Pos                    2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00385}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gad20bb0212b2e1864f24af38d93587c79}{00385}} \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Msk                   (1UL << CONTROL\_FPCA\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00387}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga07eafc53e609895342c6a530e9d01310}{00387}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00388}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga70b29840969b06909da21369b0b05b53}{00388}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00390}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga51b95bc03ec0d815b459bde0b14a5908}{00390}} \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00391}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaef3b20d77acb213338f89ce5e7bc36b0}{00391}} \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00406}00406 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00407}00407 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00408}00408   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISER[8U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00409}00409         uint32\_t RESERVED0[24U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00410}00410   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICER[8U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00411}00411         uint32\_t RSERVED1[24U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00412}00412   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISPR[8U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00413}00413         uint32\_t RESERVED2[24U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00414}00414   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICPR[8U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00415}00415         uint32\_t RESERVED3[24U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00416}00416   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IABR[8U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00417}00417         uint32\_t RESERVED4[56U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00418}00418   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint8\_t  IP[240U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00419}00419         uint32\_t RESERVED5[644U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00420}00420   \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t STIR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00421}00421 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00422}00422 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00423}00423 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00424}\mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{00424}} \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00425}\mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{00425}} \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL }\textcolor{comment}{/*<< NVIC\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00440}00440 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00441}00441 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00442}00442   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CPUID;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00443}00443   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00444}00444   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VTOR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00445}00445   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t AIRCR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00446}00446   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SCR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00447}00447   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CCR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00448}00448   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint8\_t  SHP[12U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00449}00449   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHCSR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00450}00450   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CFSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00451}00451   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t HFSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00452}00452   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DFSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00453}00453   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MMFAR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00454}00454   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t BFAR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00455}00455   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t AFSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00456}00456   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PFR[2U];                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00457}00457   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t DFR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00458}00458   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ADR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00459}00459   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t MMFR[4U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00460}00460   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ISAR[5U];               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00461}00461         uint32\_t RESERVED0[5U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00462}00462   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CPACR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00463}00463 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00464}00464 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00465}00465 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00466}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{00466}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00467}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{00467}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00469}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{00469}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00470}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{00470}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00472}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{00472}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00473}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{00473}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00475}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{00475}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00476}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{00476}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00478}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{00478}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00479}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{00479}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00481}00481 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00482}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{00482}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00483}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{00483}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00485}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00485}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00486}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{00486}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00488}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{00488}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00489}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{00489}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00491}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{00491}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00492}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{00492}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00494}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{00494}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00495}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{00495}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00497}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{00497}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00498}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{00498}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00500}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{00500}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00501}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{00501}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00503}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{00503}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00504}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{00504}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00506}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{00506}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00507}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}{00507}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00509}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{00509}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00510}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{00510}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00512}00512 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00513}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{00513}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00514}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}{00514}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00516}00516 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00517}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{00517}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00518}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00518}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00520}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{00520}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00521}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{00521}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00523}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{00523}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00524}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{00524}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00526}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{00526}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00527}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{00527}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00529}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{00529}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00530}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{00530}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00532}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{00532}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00533}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{00533}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00535}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}{00535}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00536}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}{00536}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Msk            (1UL }\textcolor{comment}{/*<< SCB\_AIRCR\_VECTRESET\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00538}00538 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00539}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{00539}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00540}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{00540}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00542}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{00542}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00543}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{00543}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00545}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{00545}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00546}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{00546}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00548}00548 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00549}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{00549}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00550}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}{00550}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00552}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{00552}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00553}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}{00553}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00555}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{00555}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00556}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}{00556}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00558}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{00558}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00559}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{00559}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00561}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{00561}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00562}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}{00562}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00564}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}{00564}} \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Pos          0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00565}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}{00565}} \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Msk         (1UL }\textcolor{comment}{/*<< SCB\_CCR\_NONBASETHRDENA\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00567}00567 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00568}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}{00568}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00569}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}{00569}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00571}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}{00571}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00572}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}{00572}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00574}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}{00574}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00575}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{00575}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00577}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00577}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00578}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{00578}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00580}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}{00580}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00581}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}{00581}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00583}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}{00583}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00584}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}{00584}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00586}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}{00586}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00587}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}{00587}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00589}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{00589}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00590}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}{00590}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00592}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{00592}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00593}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}{00593}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00595}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}{00595}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00596}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}{00596}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00598}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{00598}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00599}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}{00599}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00601}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}{00601}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00602}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}{00602}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00604}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}{00604}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00605}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}{00605}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00607}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}{00607}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00608}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}{00608}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL }\textcolor{comment}{/*<< SCB\_SHCSR\_MEMFAULTACT\_Pos*/}\textcolor{preprocessor}{)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00610}00610 \textcolor{comment}{/* SCB Configurable Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00611}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}{00611}} \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00612}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}{00612}} \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00614}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}{00614}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00615}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}{00615}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00617}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}{00617}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00618}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}{00618}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL }\textcolor{comment}{/*<< SCB\_CFSR\_MEMFAULTSR\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00620}00620 \textcolor{comment}{/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00621}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf9a595a3a8e0171473d486b490669165}{00621}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 7U)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00622}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33f17b24b05b0405de908ce185bef5c3}{00622}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Msk             (1UL << SCB\_CFSR\_MMARVALID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00624}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1390a486a538d1bb8e9661b678e88e39}{00624}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 5U)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00625}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac0602ef4ef443ef6ccb1f24d6886661a}{00625}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Msk               (1UL << SCB\_CFSR\_MLSPERR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00627}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga76517c60f54396e7cf075876e8af7a62}{00627}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 4U)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00628}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga30331822fa13db8ee288173cfbcbbf72}{00628}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Msk               (1UL << SCB\_CFSR\_MSTKERR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00630}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9e5bd9bcd654e271a3e78c5c0a39444d}{00630}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 3U)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00631}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2d77850270c5ca96e63e456315609876}{00631}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Msk             (1UL << SCB\_CFSR\_MUNSTKERR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00633}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa9c22daf6e72e64259673b55ae095725}{00633}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 1U)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00634}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacd585d5b620c175f80dd99aecbe42bcf}{00634}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Msk              (1UL << SCB\_CFSR\_DACCVIOL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00636}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga964f0465dfaca775e31db26e50f395d5}{00636}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 0U)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00637}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac0a8e6525cd6c610f05d99640b40e6b7}{00637}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Msk              (1UL }\textcolor{comment}{/*<< SCB\_CFSR\_IACCVIOL\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00639}00639 \textcolor{comment}{/* BusFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00640}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1cdff62f1f5730c14c809fef9009bfbb}{00640}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 7U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00641}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga56dd2218996bebbf2a38180ae6f9fcf7}{00641}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Msk            (1UL << SCB\_CFSR\_BFARVALID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00643}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf9b4a695a4f8d14a17be613423ef30e1}{00643}} \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 5U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00644}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8af8c68915f63358325fb4ebc5d7acc1}{00644}} \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Msk               (1UL << SCB\_CFSR\_LSPERR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00646}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga62a8fe875fb6cc28e0e36ddf27d81a8f}{00646}} \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00647}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77076fdfa5941327d4d8f0cb99653872}{00647}} \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Msk               (1UL << SCB\_CFSR\_STKERR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00649}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7f70b590d3d8f11145e4ff20f7c9f3e8}{00649}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Pos             (SCB\_CFSR\_BUSFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00650}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2dfce5c289681884651f92377d09380e}{00650}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Msk             (1UL << SCB\_CFSR\_UNSTKERR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00652}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec426f59eb8d75acd48b32953ac154f5}{00652}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Pos          (SCB\_CFSR\_BUSFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00653}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6e6b3b643e1c2e14c96f10b42d59fc64}{00653}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Msk          (1UL << SCB\_CFSR\_IMPRECISERR\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00655}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf4744e87d7f6eddbff803977901d6ad0}{00655}} \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00656}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad8fc0d1f80364470e52d3dcf941f38cc}{00656}} \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Msk            (1UL << SCB\_CFSR\_PRECISERR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00658}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad01f4e7c1daa67e2ca8eb4411fd80df4}{00658}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Pos              (SCB\_CFSR\_BUSFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00659}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2a0907c95aabc4b9d77c3e28d14a717f}{00659}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Msk              (1UL << SCB\_CFSR\_IBUSERR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00661}00661 \textcolor{comment}{/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00662}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa8fc61d57be3e94db000367f521aa1fc}{00662}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 9U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00663}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9d91a0850b4962ad1335b2eadac6777e}{00663}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Msk            (1UL << SCB\_CFSR\_DIVBYZERO\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00665}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8836da99a7e569d7a5a79ab4eaa85690}{00665}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 8U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00666}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac7d2aa508a08a2cab97aa8683c87d125}{00666}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Msk            (1UL << SCB\_CFSR\_UNALIGNED\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00668}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga769b841a38d4e7b8c5e7e74cf0455754}{00668}} \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Pos                 (SCB\_CFSR\_USGFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00669}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6cbafe22a9550ca20427cd7e2f2bed7f}{00669}} \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Msk                 (1UL << SCB\_CFSR\_NOCP\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00671}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga526d3cebe0e96962941e5e3a729307c2}{00671}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00672}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafd7f0192bfedbde5d313fe7e637f55f1}{00672}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Msk                (1UL << SCB\_CFSR\_INVPC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00674}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga85ecc14a387d790129e9a3fb1312407a}{00674}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Pos             (SCB\_CFSR\_USGFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00675}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8088a459ac3900a43a54f5cd4252484d}{00675}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Msk             (1UL << SCB\_CFSR\_INVSTATE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00677}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga28219a6a1ae6b6118ffd1682c362c63d}{00677}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Pos           (SCB\_CFSR\_USGFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00678}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga96e201c8da2bd76df35e184f31b89f1e}{00678}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Msk           (1UL << SCB\_CFSR\_UNDEFINSTR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00680}00680 \textcolor{comment}{/* SCB Hard Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00681}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}{00681}} \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00682}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}{00682}} \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00684}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}{00684}} \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00685}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}{00685}} \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00687}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}{00687}} \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00688}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}{00688}} \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00690}00690 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00691}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}{00691}} \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00692}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}{00692}} \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00694}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}{00694}} \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00695}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}{00695}} \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00697}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}{00697}} \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00698}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}{00698}} \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00700}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}{00700}} \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00701}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}{00701}} \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00703}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}{00703}} \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00704}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}{00704}} \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL }\textcolor{comment}{/*<< SCB\_DFSR\_HALTED\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00719}00719 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00720}00720 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00721}00721         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00722}00722   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ICTR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00723}00723   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ACTLR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00724}00724 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00725}00725 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00726}00726 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00727}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga0777ddf379af50f9ca41d40573bfffc5}{00727}} \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00728}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga3efa0f5210051464e1034b19fc7b33c7}{00728}} \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL }\textcolor{comment}{/*<< SCnSCB\_ICTR\_INTLINESNUM\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00730}00730 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00731}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaff0b57464c60fea8182b903676f8de49}{00731}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISOOFP\_Pos            9U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00732}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga1ecd6adafa43464d7097b132c19e8640}{00732}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISOOFP\_Msk           (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00734}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaa194809383bc72ecf3416d85709281d7}{00734}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFPCA\_Pos            8U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00735}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga10d5aa4a196dcde6f476016ece2c1b69}{00735}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFPCA\_Msk           (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00737}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaab395870643a0bee78906bb15ca5bd02}{00737}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Pos            2U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00738}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaa9dd2d4a2350499188f438d0aa9fd982}{00738}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Msk           (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00740}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gafa2eb37493c0f8dae77cde81ecf80f77}{00740}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos         1U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00741}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga6cda7b7219232a008ec52cc8e89d5d08}{00741}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk        (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00743}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{00743}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos         0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00744}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga2a2818f0489ad10b6ea2964e899d4cbc}{00744}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk        (1UL }\textcolor{comment}{/*<< SCnSCB\_ACTLR\_DISMCYCINT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00759}00759 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00760}00760 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00761}00761   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00762}00762   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t LOAD;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00763}00763   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VAL;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00764}00764   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CALIB;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00765}00765 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00766}00766 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00767}00767 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00768}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadbb65d4a815759649db41df216ed4d60}{00768}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00769}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga1bf3033ecccf200f59baefe15dbb367c}{00769}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00771}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga24fbc69a5f0b78d67fda2300257baff1}{00771}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00772}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{00772}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00774}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga88f45bbb89ce8df3cd2b2613c7b48214}{00774}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00775}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{00775}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00777}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga0b48cc1e36d92a92e4bf632890314810}{00777}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00778}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{00778}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00780}00780 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00781}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf44d10df359dc5bf5752b0894ae3bad2}{00781}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00782}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{00782}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00784}00784 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00785}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3208104c3b019b5de35ae8c21d5c34dd}{00785}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00786}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gafc77b56d568930b49a2474debc75ab45}{00786}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00788}00788 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00789}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga534dbe414e7a46a6ce4c1eca1fbff409}{00789}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00790}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3af0d891fdd99bcc8d8912d37830edb6}{00790}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00792}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadd0c9cd6641b9f6a0c618e7982954860}{00792}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00793}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga8a6a85a87334776f33d77fd147587431}{00793}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00795}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gacae558f6e75a0bed5d826f606d8e695e}{00795}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00796}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf1e68865c5aece2ad58971225bd3e95e}{00796}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00811}00811 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00812}00812 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00813}00813   \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00814}00814   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00815}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{00815}}     \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}};                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00816}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{00816}}     \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}};                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00817}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{00817}}     \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}};                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00818}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0c37089bfb34c34543d29b98455c2b35}{00818}}   \}  PORT [32U];                         }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00819}00819         uint32\_t RESERVED0[864U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00820}00820   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t TER;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00821}00821         uint32\_t RESERVED1[15U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00822}00822   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t TPR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00823}00823         uint32\_t RESERVED2[15U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00824}00824   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t TCR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00825}00825         uint32\_t RESERVED3[29U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00826}00826   \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t IWR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00827}00827   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t IRR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00828}00828   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IMCR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00829}00829         uint32\_t RESERVED4[43U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00830}00830   \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t LAR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00831}00831   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t LSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00832}00832         uint32\_t RESERVED5[6U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00833}00833   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID4;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00834}00834   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID5;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00835}00835   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID6;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00836}00836   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID7;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00837}00837   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID0;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00838}00838   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID1;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00839}00839   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID2;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00840}00840   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PID3;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00841}00841   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CID0;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00842}00842   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CID1;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00843}00843   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CID2;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00844}00844   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CID3;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00845}00845 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00846}00846 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00847}00847 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00848}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7abe5e590d1611599df87a1884a352e8}{00848}} \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00849}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga168e089d882df325a387aab3a802a46b}{00849}} \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFFFFFFFFUL }\textcolor{comment}{/*<< ITM\_TPR\_PRIVMASK\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00851}00851 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00852}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga9174ad4a36052c377cef4e6aba2ed484}{00852}} \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00853}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga43ad7cf33de12f2ef3a412d4f354c60f}{00853}} \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00855}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaca0281de867f33114aac0636f7ce65d3}{00855}} \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Pos             16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00856}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga60c20bd9649d1da5a2be8e656ba19a60}{00856}} \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Msk             (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00858}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga96c7c7cbc0d98426c408090b41f583f1}{00858}} \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00859}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gade862cf009827f7f6748fc44c541b067}{00859}} \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00861}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gad7bc9ee1732032c6e0de035f0978e473}{00861}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Pos              8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00862}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7a723f71bfb0204c264d8dbe8cc7ae52}{00862}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Msk             (3UL << ITM\_TCR\_TSPrescale\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00864}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7a380f0c8078f6560051406583ecd6a5}{00864}} \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00865}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga97476cb65bab16a328b35f81fd02010a}{00865}} \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00867}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga30e83ebb33aa766070fe3d1f27ae820e}{00867}} \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00868}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga98ea1c596d43d3633a202f9ee746cf70}{00868}} \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00870}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa93a1147a39fc63980d299231252a30e}{00870}} \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00871}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac89b74a78701c25b442105d7fe2bbefb}{00871}} \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00873}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga5aa381845f810114ab519b90753922a1}{00873}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00874}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga436b2e8fa24328f48f2da31c00fc9e65}{00874}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00876}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3286b86004bce7ffe17ee269f87f8d9d}{00876}} \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00877}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{00877}} \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL }\textcolor{comment}{/*<< ITM\_TCR\_ITMENA\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00879}00879 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00880}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga04d3f842ad48f6a9127b4cecc963e1d7}{00880}} \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00881}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga67b969f8f04ed15886727788f0e2ffd7}{00881}} \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IWR\_ATVALIDM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00883}00883 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00884}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga259edfd1d2e877a62e06d7a240df97f4}{00884}} \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00885}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3dbc3e15f5bde2669cd8121a1fe419b9}{00885}} \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IRR\_ATREADYM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00887}00887 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00888}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga08de02bf32caf48aaa29f7c68ff5d755}{00888}} \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00889}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga8838bd3dd04c1a6be97cd946364a3fd2}{00889}} \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL }\textcolor{comment}{/*<< ITM\_IMCR\_INTEGRATION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00891}00891 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00892}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gabfae3e570edc8759597311ed6dfb478e}{00892}} \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00893}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga91f492b2891bb8b7eac5b58de7b220f4}{00893}} \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00895}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga144a49e12b83ad9809fdd2769094fdc0}{00895}} \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00896}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac8ae69f11c0311da226c0c8ec40b3d37}{00896}} \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00898}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaf5740689cf14564d3f3fd91299b6c88d}{00898}} \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00899}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa5bc2a7f5f1d69ff819531f5508bb017}{00899}} \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL }\textcolor{comment}{/*<< ITM\_LSR\_Present\_Pos*/}\textcolor{preprocessor}{)                }\textcolor{comment}{/* end of group CMSIS\_ITM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00902}00902 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00903}00903 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00914}00914 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00915}00915 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00916}00916   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00917}00917   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CYCCNT;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00918}00918   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CPICNT;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00919}00919   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t EXCCNT;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00920}00920   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SLEEPCNT;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00921}00921   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t LSUCNT;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00922}00922   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FOLDCNT;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00923}00923   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PCSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00924}00924   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP0;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00925}00925   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MASK0;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00926}00926   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION0;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00927}00927         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00928}00928   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP1;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00929}00929   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MASK1;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00930}00930   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION1;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00931}00931         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00932}00932   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP2;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00933}00933   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MASK2;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00934}00934   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION2;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00935}00935         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00936}00936   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP3;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00937}00937   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MASK3;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00938}00938   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION3;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00939}00939 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00940}00940 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00941}00941 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00942}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaac44b9b7d5391a7ffef129b7f6c84cd7}{00942}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00943}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa3d37d68c2ba73f2026265584c2815e7}{00943}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00945}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa82840323a2628e7f4a2b09b74fa73fd}{00945}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00946}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga04d8bb0a065ca38e2e5f13a97e1f7073}{00946}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00948}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad997b9026715d5609b5a3b144eca42d0}{00948}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00949}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gacc7d15edf7a27147c422099ab475953e}{00949}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00951}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga337f6167d960f57f12aa382ffecce522}{00951}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00952}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf40c8d7a4fd978034c137e90f714c143}{00952}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00954}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad52a0e5be84363ab166cc17beca0d048}{00954}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00955}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafd8448d7db4bc51f27f202e6e1f27823}{00955}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00957}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0cb0640aaeb18a626d7823570d5c3cb6}{00957}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00958}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga40554bd81460e39abf08810f45fac1a2}{00958}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00960}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga5602b0707f446ce78d88ff2a3a82bfff}{00960}} \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00961}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga717e679d775562ae09185a3776b1582f}{00961}} \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00963}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaea5d1ee72188dc1d57b54c60a9f5233e}{00963}} \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00964}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac47427f455fbc29d4b6f8a479169f2b2}{00964}} \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00966}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9c6d62d121164013a8e3ee372f17f3e5}{00966}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00967}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2f431b3734fb840daf5b361034856da9}{00967}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00969}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf4e73f548ae3e945ef8b1d9ff1281544}{00969}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00970}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab7ee0def33423b5859ca4030dff63b58}{00970}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00972}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9fff0b71fb0be1499f5180c6bce1fc8f}{00972}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00973}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga189089c30aade60b983df17ad2412f6f}{00973}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00975}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga05f13b547a9a1e63e003ee0bc6446d0d}{00975}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00976}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf4fbb509ab3cbb768f16484c660a24c3}{00976}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00978}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga1e14afc7790fcb424fcf619e192554c9}{00978}} \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00979}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafdcf1c86f43fbeaf2780ce797c9ef3d6}{00979}} \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00981}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga678ef08786edcbef964479217efb9284}{00981}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00982}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf1e6c3729d56ecadeb6eeff4d225968c}{00982}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00984}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf70b80936c7db60bf84fb6dadb8a3559}{00984}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00985}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga6c12e2868b8989a69445646698b8c331}{00985}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00987}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2868c0b28eb13be930afb819f55f6f25}{00987}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00988}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab8cbbee1e1d94d09f9a1f86379a08ee8}{00988}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00990}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga129bc152febfddd67a0c20c6814cba69}{00990}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00991}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga11d9e1e2a758fdd2657aa68ce61b9c9d}{00991}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00993}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa4509f5f8514a7200be61691f0e01f10}{00993}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00994}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4a9d209dc2a81ea6bfa0ea21331769d3}{00994}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL }\textcolor{comment}{/*<< DWT\_CTRL\_CYCCNTENA\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00996}00996 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00997}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{00997}} \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00998}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga76f39e7bca3fa86a4dbf7b8f6adb7217}{00998}} \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_CPICNT\_CPICNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01000}01000 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01001}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga031c693654030d4cba398b45d2925b1d}{01001}} \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01002}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga057fa604a107b58a198bbbadb47e69c9}{01002}} \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_EXCCNT\_EXCCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01004}01004 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01005}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0371a84a7996dc5852c56afb2676ba1c}{01005}} \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01006}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga1e340751d71413fef400a0a1d76cc828}{01006}} \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL }\textcolor{comment}{/*<< DWT\_SLEEPCNT\_SLEEPCNT\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01008}01008 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01009}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab9394c7911b0b4312a096dad91d53a3d}{01009}} \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01010}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2186d7fc9317e20bad61336ee2925615}{01010}} \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_LSUCNT\_LSUCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01012}01012 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01013}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga7f8af5ac12d178ba31a516f6ed141455}{01013}} \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01014}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9cb73d0342d38b14e41027d3c5c02647}{01014}} \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL }\textcolor{comment}{/*<< DWT\_FOLDCNT\_FOLDCNT\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01016}01016 \textcolor{comment}{/* DWT Comparator Mask Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01017}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf798ae34e2b9280ea64f4d9920cd2e7d}{01017}} \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Pos                   0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01018}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gadd798deb0f1312feab4fb05dcddc229b}{01018}} \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Msk                  (0x1FUL }\textcolor{comment}{/*<< DWT\_MASK\_MASK\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01020}01020 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01021}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga22c5787493f74a6bacf6ffb103a190ba}{01021}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01022}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac8b1a655947490280709037808eec8ac}{01022}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01024}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{01024}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Pos        16U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01025}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafdbf5a8c367befe8661a4f6945c83445}{01025}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01027}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9854cd8bf16f7dce0fb196a8029b018e}{01027}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Pos        12U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01028}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafc5efbe8f9b51e04aecd00c8a4eb50fb}{01028}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR0\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01030}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0517a186d4d448aa6416440f40fe7a4d}{01030}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01031}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaab42cbc1e6084c44d5de70971613ea76}{01031}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01033}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga89d7c48858b4d4de96cdadfac91856a1}{01033}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Pos            9U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01034}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga64bd419260c3337cacf93607d1ad27ac}{01034}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Msk           (0x1UL << DWT\_FUNCTION\_LNK1ENA\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01036}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga106f3672cd4be7c7c846e20497ebe5a6}{01036}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Pos         8U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01037}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga32af1f1c0fcd2d8d9afd1ad79cd9970e}{01037}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Msk        (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01039}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4b65d79ca37ae8010b4a726312413efd}{01039}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Pos           7U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01040}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25}{01040}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Msk          (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01042}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga41d5b332216baa8d29561260a1b85659}{01042}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Pos          5U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01043}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad46dd5aba29f2e28d4d3f50b1d291f41}{01043}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Msk         (0x1UL << DWT\_FUNCTION\_EMITRANGE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01045}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga5797b556edde2bbaa4d33dcdb1a891bb}{01045}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Pos           0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01046}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga3b2cda708755ecf5f921d08b25d774d1}{01046}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Msk          (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_FUNCTION\_Pos*/}\textcolor{preprocessor}{)     }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01049}01049 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01050}01050 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01061}01061 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01062}01062 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01063}01063   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t SSPSR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01064}01064   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CSPSR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01065}01065         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01066}01066   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ACPR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01067}01067         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01068}01068   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SPPR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01069}01069         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01070}01070   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FFSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01071}01071   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FFCR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01072}01072   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FSCR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01073}01073         uint32\_t RESERVED3[759U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01074}01074   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TRIGGER;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01075}01075   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FIFO0;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01076}01076   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ITATBCTR2;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01077}01077         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01078}01078   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ITATBCTR0;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01079}01079   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FIFO1;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01080}01080   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ITCTRL;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01081}01081         uint32\_t RESERVED5[39U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01082}01082   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CLAIMSET;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01083}01083   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CLAIMCLR;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01084}01084         uint32\_t RESERVED7[8U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01085}01085   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t DEVID;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01086}01086   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t DEVTYPE;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01087}01087 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01088}01088 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01089}01089 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01090}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5a82d274eb2df8b0c92dd4ed63535928}{01090}} \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01091}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4fcacd27208419929921aec8457a8c13}{01091}} \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_PRESCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01093}01093 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01094}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0f302797b94bb2da24052082ab630858}{01094}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01095}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaca085c8a954393d70dbd7240bb02cc1f}{01095}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01097}01097 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01098}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9537b8a660cc8803f57cbbee320b2fc8}{01098}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01099}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaaa313f980974a8cfc7dac68c4d805ab1}{01099}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01101}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad30fde0c058da2ffb2b0a213be7a1b5c}{01101}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01102}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0d6bfd263ff2fdec72d6ec9415fb1135}{01102}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01104}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaedf31fd453a878021b542b644e2869d2}{01104}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01105}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ab6c3abe1cf6311ee07e7c479ce5f78}{01105}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01107}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga542ca74a081588273e6d5275ba5da6bf}{01107}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01108}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga63dfb09259893958962914fc3a9e3824}{01108}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01110}01110 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01111}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa7ea11ba6ea75b541cd82e185c725b5b}{01111}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01112}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga360b413bc5da61f751546a7133c3e4dd}{01112}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01114}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga99e58a0960b275a773b245e2b69b9a64}{01114}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01115}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga27d1ecf2e0ff496df03457a2a97cb2c9}{01115}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01117}01117 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01118}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5517fa2ced64efbbd413720329c50b99}{01118}} \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01119}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga814227af2b2665a0687bb49345e21110}{01119}} \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL }\textcolor{comment}{/*<< TPI\_TRIGGER\_TRIGGER\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01121}01121 \textcolor{comment}{/* TPI Integration ETM Data Register Definitions (FIFO0) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01122}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa7e050e9eb6528241ebc6835783b6bae}{01122}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01123}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga94cb2493ed35d2dab7bd4092b88a05bc}{01123}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01125}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac2b6f7f13a2fa0be4aa7645a47dcac52}{01125}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01126}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga07bafa971b8daf0d63b3f92b9ae7fa16}{01126}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01128}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{01128}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01129}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4f0005dc420b28f2369179a935b9a9d3}{01129}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01131}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga2f738e45386ebf58c4d406f578e7ddaf}{01131}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01132}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad2536b3a935361c68453cd068640af92}{01132}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01134}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5f0037cc80c65e86d9e94e5005077a48}{01134}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Pos                 16U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01135}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa82a7b9b99c990fb12eafb3c84b68254}{01135}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01137}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac5a2ef4b7f811d1f3d81ec919d794413}{01137}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Pos                  8U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01138}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaad9c1a6ed34a70905005a0cc14d5f01b}{01138}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01140}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga48783ce3c695d8c06b1352a526110a87}{01140}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Pos                  0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01141}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaf924f7d1662f3f6c1da12052390cb118}{01141}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO0\_ETM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01143}01143 \textcolor{comment}{/* TPI ITATBCTR2 Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01144}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga36b77b6a6a9808dec534802232ffcaa4}{01144}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY2\_Pos          0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01145}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaef520d45da3808f8ffde92b915cd6c7c}{01145}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY2\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY2\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01147}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gae0edc53203a2373fef7734be91e6125a}{01147}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY1\_Pos          0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01148}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga32573fb2508a35660ab785a85c5b38a7}{01148}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY1\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY1\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01150}01150 \textcolor{comment}{/* TPI Integration ITM Data Register Definitions (FIFO1) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01151}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga08edfc862b2c8c415854cc4ae2067dfb}{01151}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01152}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gabc1f6a3b6cac0099d7c01ca949b4dd08}{01152}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01154}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{01154}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01155}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gacba2edfc0499828019550141356b0dcb}{01155}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01157}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3177b8d815cf4a707a2d3d3d5499315d}{01157}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01158}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0e8f29a1e9378d1ceb0708035edbb86d}{01158}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01160}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaab31238152b5691af633a7475eaf1f06}{01160}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01161}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab554305459953b80554fdb1908b73291}{01161}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01163}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1828c228f3940005f48fb8dd88ada35b}{01163}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Pos                 16U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01164}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gae54512f926ebc00f2e056232aa21d335}{01164}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01166}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaece86ab513bc3d0e0a9dbd82258af49f}{01166}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Pos                  8U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01167}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3347f42828920dfe56e3130ad319a9e6}{01167}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01169}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga2188671488417a52abb075bcd4d73440}{01169}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Pos                  0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01170}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga8ae09f544fc1a428797e2a150f14a4c9}{01170}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO1\_ITM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01172}01172 \textcolor{comment}{/* TPI ITATBCTR0 Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01173}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3f0249dfcfd58090c08fd4a0adea6b22}{01173}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY2\_Pos          0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01174}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaf985067de6e6e68fbbd2350646b9125e}{01174}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY2\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY2\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01176}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaded82241155665db59493d912d44c65c}{01176}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY1\_Pos          0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01177}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga21e1f9c5532e75ee2edc8eb4cf69b1f0}{01177}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY1\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY1\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01179}01179 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01180}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa847adb71a1bc811d2e3190528f495f0}{01180}} \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01181}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad6f87550b468ad0920d5f405bfd3f017}{01181}} \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_ITCTRL\_Mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01183}01183 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01184}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9f46cf1a1708575f56d6b827766277f4}{01184}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01185}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gacecc8710a8f6a23a7d1d4f5674daf02a}{01185}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01187}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga675534579d9e25477bb38970e3ef973c}{01187}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01188}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}{01188}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01190}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga974cccf4c958b4a45cb71c7b5de39b7b}{01190}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01191}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ca84d62243e475836bba02516ba6b97}{01191}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01193}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3f7da5de2a34be41a092e5eddd22ac4d}{01193}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Pos              6U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01194}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga939e068ff3f1a65b35187ab34a342cd8}{01194}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Msk             (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01196}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab382b1296b5efd057be606eb8f768df8}{01196}} \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Pos             5U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01197}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab67830557d2d10be882284275025a2d3}{01197}} \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Msk            (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01199}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga80ecae7fec479e80e583f545996868ed}{01199}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01200}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gabed454418d2140043cd65ec899abd97f}{01200}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x1FUL }\textcolor{comment}{/*<< TPI\_DEVID\_NrTraceInput\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01202}01202 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01203}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0c799ff892af5eb3162d152abc00af7a}{01203}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             4U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01204}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5b2fd7dddaf5f64855d9c0696acd65c1}{01204}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01206}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga69c4892d332755a9f64c1680497cebdd}{01206}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           0U                                         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01207}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaecbceed6d08ec586403b37ad47b38c88}{01207}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01210}01210 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01211}01211 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01212}01212 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01223}01223 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01224}01224 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01225}01225   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01226}01226   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01227}01227   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01228}01228   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01229}01229   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RASR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01230}01230   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A1;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01231}01231   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RASR\_A1;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01232}01232   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A2;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01233}01233   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RASR\_A2;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01234}01234   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A3;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01235}01235   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RASR\_A3;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01236}01236 \} MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01237}01237 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01238}01238 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  4U}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01239}01239 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01240}01240 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01241}01241 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01242}01242 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01244}01244 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01245}01245 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01247}01247 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01248}01248 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01250}01250 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01251}01251 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01252}01252 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01254}01254 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01255}01255 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01257}01257 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01258}01258 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01260}01260 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01261}01261 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01262}01262 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01264}01264 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01265}01265 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01266}01266 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01268}01268 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01269}01269 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01271}01271 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01272}01272 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL }\textcolor{comment}{/*<< MPU\_RBAR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01274}01274 \textcolor{comment}{/* MPU Region Attribute and Size Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01275}01275 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01276}01276 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01278}01278 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01279}01279 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01281}01281 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01282}01282 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01284}01284 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01285}01285 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01287}01287 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01288}01288 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01290}01290 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01291}01291 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01293}01293 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01294}01294 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01296}01296 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01297}01297 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01299}01299 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01300}01300 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01302}01302 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01303}01303 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_RASR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01306}01306 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01307}01307 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01308}01308 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01319}01319 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01320}01320 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01321}01321         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01322}01322   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FPCCR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01323}01323   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FPCAR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01324}01324   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FPDSCR;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01325}01325   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t MVFR0;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01326}01326   \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t MVFR1;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01327}01327 \} \mbox{\hyperlink{struct_f_p_u___type}{FPU\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01328}01328 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01329}01329 \textcolor{comment}{/* Floating-\/Point Context Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01330}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga4228a923ddf665f868e56b4b9e9bff7b}{01330}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01331}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga309886ff6bbd25cb13c061c6683c6c0c}{01331}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01333}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gac7d70e051fe759ad8fed83bf5b5aebc1}{01333}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01334}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf4ab19de45df6522dd882bc116f938e9}{01334}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01336}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gae0a4effc79209d821ded517c2be326ba}{01336}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01337}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga42067729a887081cf56b8fe1029be7a1}{01337}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01339}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga6d633920f92c3ce4133d769701619b17}{01339}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01340}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gad349eb1323d8399d54a04c0bfd520cb2}{01340}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01342}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaccdb481211629f9440431439231187f1}{01342}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01343}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gadedfaec9fdd07261573e823a4dcfb5c4}{01343}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01345}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gab12733991487acc2da41ca300fe36fb6}{01345}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01346}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf4beaa279abff34828344bd594fff8a1}{01346}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01348}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga0937d64c42374200af44b22e5b49fd26}{01348}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01349}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga8d18cd88336d63d4b1810383aa8da700}{01349}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01351}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaea663104375ce6be15470e3db294c92d}{01351}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01352}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga2eb70427eeaa7344196219cf5a8620a4}{01352}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01354}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga803bf3f6d15b04deaad0801bee5b35ed}{01354}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01355}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga86e7c2fa52ba65c3b535dfa33f2586eb}{01355}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL }\textcolor{comment}{/*<< FPU\_FPCCR\_LSPACT\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01357}01357 \textcolor{comment}{/* Floating-\/Point Context Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01358}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf45377b7e45be8517ddbcf2028b80ae7}{01358}} \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01359}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga517d89370c81325c5387b9c3085ac554}{01359}} \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01361}01361 \textcolor{comment}{/* Floating-\/Point Default Status Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01362}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga138f54bc002629ab3e4de814c58abb29}{01362}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01363}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gab2789cebebda5fda8c4e9d87e24f32be}{01363}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01365}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga41776b80fa450ef2ea6d3fee89aa35f2}{01365}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01366}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga40c2d4a297ca2ceffe174703a4ad17f6}{01366}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01368}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gab3c2fc96e312ba47b902d5f80d9b8575}{01368}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01369}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaae7d901442d4af97c6d22939cffc8ad9}{01369}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01371}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga7aeedf36be8f170dd3e276028e8e29ed}{01371}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01372}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga449beb50211f8e97df6b2640c82c4741}{01372}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01374}01374 \textcolor{comment}{/* Media and FP Feature Register 0 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01375}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga1ebcc9076f08013f0ea814540df03e82}{01375}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01376}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gae6dc9339ac72227d5d54360bb9fbef1b}{01376}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01378}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gabbf83a918536ebf10889cee71a0404c7}{01378}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01379}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gabf261a72023fdfc64f32c6b21d55c5b9}{01379}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01381}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga176c85453ba03257bf263adec05f7344}{01381}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01382}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3ec0bfec1640bdaf9dff027f275b446d}{01382}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01384}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga167be203091e6cc7d00ad40ca48c4396}{01384}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01385}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaeb7370768c6cdf06f8a15c86c6102ed2}{01385}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01387}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga5c0715c41c4470f8bb0b6dcd34707f1c}{01387}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01388}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga29bbddd679e821e050699fda23e6c85e}{01388}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01390}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga461e26147be0c39402a78cb6249e8f84}{01390}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01391}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{01391}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01393}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga1b4e9fe31992b1495c7a158747d42571}{01393}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01394}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{01394}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01396}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaa1de44af3e3162c8c176a57564611618}{01396}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01397}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga118f13f9562805356e92b5ad52573021}{01397}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR0\_A\_SIMD\_registers\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01399}01399 \textcolor{comment}{/* Media and FP Feature Register 1 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01400}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga68c53771f02f4c73122a7b40796549cc}{01400}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01401}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf5129ab18948ff573a1ab29f0be47bc2}{01401}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01403}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga02ceac0abcbdc8670633056bec005bfd}{01403}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01404}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gafe29dd327ed3b723b3f01759568e116d}{01404}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01406}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gae34d7ce42e50e2f1ea3e654fd3ba690a}{01406}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01407}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gad6af7c4632dba5a417307d456fe9b8a7}{01407}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01409}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga7faa5bfa85036f8511793234cbbc2409}{01409}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01410}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gac566bde39a7afcceffbb21d830c269c1}{01410}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR1\_FtZ\_mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01425}01425 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01426}01426 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01427}01427   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DHCSR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01428}01428   \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t DCRSR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01429}01429   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DCRDR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01430}01430   \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DEMCR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01431}01431 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01432}01432 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01433}01433 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01434}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{01434}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01435}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{01435}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01437}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{01437}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01438}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{01438}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01440}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{01440}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01441}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{01441}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01443}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{01443}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01444}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{01444}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01446}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{01446}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01447}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{01447}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01449}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{01449}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01450}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{01450}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01452}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{01452}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01453}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{01453}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01455}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{01455}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01456}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{01456}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01458}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{01458}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01459}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{01459}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01461}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{01461}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01462}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{01462}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01464}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{01464}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01465}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{01465}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01467}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{01467}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01468}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{01468}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01470}01470 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01471}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{01471}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01472}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{01472}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01474}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{01474}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01475}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{01475}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01477}01477 \textcolor{comment}{/* Debug Exception and Monitor Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01478}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{01478}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01479}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{01479}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01481}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{01481}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01482}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{01482}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01484}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{01484}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01485}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{01485}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01487}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{01487}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01488}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{01488}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01490}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{01490}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01491}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{01491}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01493}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{01493}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01494}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{01494}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01496}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{01496}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01497}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{01497}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01499}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{01499}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01500}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{01500}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01502}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{01502}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01503}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{01503}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01505}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{01505}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01506}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{01506}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01508}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{01508}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01509}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{01509}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01511}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{01511}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01512}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{01512}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01514}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{01514}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01515}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{01515}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01533}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{01533}} \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01534}01534 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01541}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{01541}} \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01542}01542 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01553}01553 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01554}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{01554}} \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01555}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}{01555}} \textcolor{preprocessor}{\#define ITM\_BASE            (0xE0000000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01556}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}{01556}} \textcolor{preprocessor}{\#define DWT\_BASE            (0xE0001000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01557}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}{01557}} \textcolor{preprocessor}{\#define TPI\_BASE            (0xE0040000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01558}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{01558}} \textcolor{preprocessor}{\#define CoreDebug\_BASE      (0xE000EDF0UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01559}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}{01559}} \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01560}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}{01560}} \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01561}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{01561}} \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01563}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{01563}} \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01564}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{01564}} \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01565}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{01565}} \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01566}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{01566}} \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01567}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{01567}} \textcolor{preprocessor}{\#define ITM                 ((ITM\_Type       *)     ITM\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01568}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{01568}} \textcolor{preprocessor}{\#define DWT                 ((DWT\_Type       *)     DWT\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01569}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{01569}} \textcolor{preprocessor}{\#define TPI                 ((TPI\_Type       *)     TPI\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01570}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{01570}} \textcolor{preprocessor}{\#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01572}01572 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01573}01573 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01574}01574 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01575}01575 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01576}01576 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01577}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga4dcad4027118c098c07bcd575f1fbb28}{01577}} \textcolor{preprocessor}{\#define FPU\_BASE            (SCS\_BASE +  0x0F30UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01578}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}{01578}} \textcolor{preprocessor}{\#define FPU                 ((FPU\_Type       *)     FPU\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01584}01584 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01585}01585 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01586}01586 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01587}01587 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01588}01588 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01589}01589 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01590}01590 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01591}01591 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01598}01598 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01606}01606 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01607}01607 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01608}01608 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01609}01609 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01610}01610 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01611}01611 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01612}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0e798d5aec68cdd8263db86a76df788f}{01612}} \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01613}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4eeb9214f2264fc23c34ad5de2d3fa11}{01613}} \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01614}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{01614}} \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01615}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}{01615}} \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01616}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{01616}} \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01617}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{01617}} \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01618}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{01618}} \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01619}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{01619}} \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01620}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga58ad3f352f832235ab3b192ff4745320}{01620}} \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01621}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{01621}} \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01622}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{01622}} \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01623}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}{01623}} \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01624}01624 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01625}01625 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01626}01626 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01627}01627 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01628}01628 \textcolor{preprocessor}{   \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01629}01629 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01630}01630 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01631}01631 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01632}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}{01632}} \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01633}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}{01633}} \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01634}01634 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01635}01635 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01636}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{01636}} \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01637}01637 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01638}01638 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01639}01639 \textcolor{comment}{/* The following EXC\_RETURN values are saved the LR on exception entry */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01640}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa6fa2b10f756385433e08522d9e4632f}{01640}} \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER         (0xFFFFFFF1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01641}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaea4703101b5e679f695e231f7ee72331}{01641}} \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP      (0xFFFFFFF9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01642}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9998daf0fbdf31dbc8f81cd604b58175}{01642}} \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP      (0xFFFFFFFDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01643}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3aa6648e1c3c09fbab1f543b9dcffc3a}{01643}} \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER\_FPU     (0xFFFFFFE1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return, restore floating-\/point state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01644}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaad4cb3b34fd4264ccfae1fbbc75a3431}{01644}} \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP\_FPU  (0xFFFFFFE9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return, restore floating-\/point state  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01645}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadd2299e1d3a79c90b610c6b6f4cadb95}{01645}} \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP\_FPU  (0xFFFFFFEDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return, restore floating-\/point state  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01646}01646 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01647}01647 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01657}01657 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafc94dcbaee03e4746ade1f5bb9aaa56d}{\_\_NVIC\_SetPriorityGrouping}}(uint32\_t PriorityGroup)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01658}01658 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01659}01659   uint32\_t reg\_value;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01660}01660   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01661}01661 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01662}01662   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01663}01663   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})); \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01664}01664   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01665}01665                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01666}01666                 (PriorityGroupTmp << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}})  );              \textcolor{comment}{/* Insert write key and priority group */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01667}01667   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01668}01668 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01669}01669 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01670}01670 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01676}01676 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9b894af672df4373eb637f8288845c05}{\_\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01677}01677 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01678}01678   \textcolor{keywordflow}{return} ((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01679}01679 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01680}01680 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01681}01681 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01688}01688 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01689}01689 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01690}01690   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01691}01691   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01692}01692     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01693}01693   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01694}01694 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01695}01695 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01696}01696 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01705}01705 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01706}01706 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01707}01707   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01708}01708   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01709}01709     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01710}01710   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01711}01711   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01712}01712   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01713}01713     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01714}01714   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01715}01715 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01716}01716 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01717}01717 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01724}01724 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01725}01725 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01726}01726   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01727}01727   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01728}01728     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01729}01729     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01730}01730     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01731}01731   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01732}01732 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01733}01733 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01734}01734 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01743}01743 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01744}01744 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01745}01745   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01746}01746   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01747}01747     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01748}01748   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01749}01749   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01750}01750   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01751}01751     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01752}01752   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01753}01753 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01754}01754 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01755}01755 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01762}01762 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01763}01763 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01764}01764   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01765}01765   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01766}01766     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01767}01767   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01768}01768 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01769}01769 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01770}01770 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01777}01777 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01778}01778 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01779}01779   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01780}01780   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01781}01781     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01782}01782   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01783}01783 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01784}01784 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01785}01785 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01794}01794 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01795}01795 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01796}01796   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01797}01797   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01798}01798     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01799}01799   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01800}01800   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01801}01801   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01802}01802     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01803}01803   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01804}01804 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01805}01805 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01806}01806 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01816}01816 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01817}01817 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01818}01818   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01819}01819   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01820}01820     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[((uint32\_t)IRQn)]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01821}01821   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01822}01822   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01823}01823   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01824}01824     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01825}01825   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01826}01826 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01827}01827 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01828}01828 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01838}01838 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01839}01839 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01840}01840 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01841}01841   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01842}01842   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01843}01843     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[((uint32\_t)IRQn)]               >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01844}01844   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01845}01845   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01846}01846   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01847}01847     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01848}01848   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01849}01849 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01850}01850 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01851}01851 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01863}01863 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01864}01864 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01865}01865   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01866}01866   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01867}01867   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01868}01868 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01869}01869   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01870}01870   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01871}01871 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01872}01872   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01873}01873            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01874}01874            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01875}01875          );}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01876}01876 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01877}01877 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01878}01878 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01890}01890 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01891}01891 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01892}01892   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01893}01893   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01894}01894   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01895}01895 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01896}01896   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01897}01897   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01898}01898 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01899}01899   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01900}01900   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01901}01901 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01902}01902 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01903}01903 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01913}01913 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01914}01914 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01915}01915   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01916}01916   vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}] = vector;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01917}01917 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01918}01918 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01919}01919 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01928}01928 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01929}01929 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01930}01930   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01931}01931   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01932}01932 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01933}01933 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01934}01934 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01939}01939 \mbox{\hyperlink{cmsis__armcc_8h_a153a4a31b276a9758959580538720a51}{\_\_NO\_RETURN}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01940}01940 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01941}01941   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01942}01942 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01943}01943   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = (uint32\_t)((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})    |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01944}01944                            (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01945}01945                             \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}    );         \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01946}01946   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01947}01947 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01948}01948   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01949}01949   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01950}01950     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01951}01951   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01952}01952 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01953}01953 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01956}01956 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01957}01957 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01958}01958 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01959}01959 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01960}01960 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/mpu\_armv7.h"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01961}01961 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01962}01962 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01963}01963 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01964}01964 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01965}01965 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01981}01981 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01982}01982 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01983}01983   uint32\_t mvfr0;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01984}01984 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01985}01985   mvfr0 = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}-\/>MVFR0;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01986}01986   \textcolor{keywordflow}{if}      ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x020U)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01987}01987   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01988}01988     \textcolor{keywordflow}{return} 1U;           \textcolor{comment}{/* Single precision FPU */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01989}01989   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01990}01990   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01991}01991   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01992}01992     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01993}01993   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01994}01994 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01995}01995 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01996}01996 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02001}02001 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02009}02009 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02010}02010 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02022}02022 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02023}02023 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02024}02024   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02025}02025   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02026}02026     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02027}02027   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02028}02028 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02029}02029   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02030}02030   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02031}02031   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02032}02032   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02033}02033                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02034}02034                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02035}02035   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02036}02036 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02037}02037 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02038}02038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02039}02039 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02044}02044 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02052}02052 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02053}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{02053}} \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY  ((int32\_t)0x5AA55AA5U) }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02064}02064 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t \mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02065}02065 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02066}02066   \textcolor{keywordflow}{if} (((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}}) != 0UL) \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02067}02067       ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& 1UL               ) != 0UL)   )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02068}02068   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02069}02069     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32 == 0UL)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02070}02070     \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02071}02071       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02072}02072     \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02073}02073     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8 = (uint8\_t)\mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02074}02074   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02075}02075   \textcolor{keywordflow}{return} (\mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}});}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02076}02076 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02077}02077 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02078}02078 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02085}02085 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02086}02086 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02087}02087   int32\_t \mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}} = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02088}02088 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02089}02089   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02090}02090   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02091}02091     \mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02092}02092     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02093}02093   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02094}02094 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02095}02095   \textcolor{keywordflow}{return} (\mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}});}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02096}02096 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02097}02097 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02098}02098 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02105}02105 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02106}02106 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02107}02107 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02108}02108   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02109}02109   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02110}02110     \textcolor{keywordflow}{return} (0);                              \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02111}02111   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02112}02112   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02113}02113   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02114}02114     \textcolor{keywordflow}{return} (1);                              \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02115}02115   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02116}02116 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02117}02117 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02123}02123 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02124}02124 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02125}02125 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02126}02126 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02127}02127 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM4\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02128}02128 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l02129}02129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
