Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 02:38:02 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /mnt/hgfs/shared_folder/LAB4_2/project_2/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.965        0.000                      0                 1244        0.075        0.000                      0                 1244        3.250        0.000                       0                   522  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.965        0.000                      0                 1244        0.075        0.000                      0                 1244        3.250        0.000                       0                   522  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_153
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_143
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_142
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_141
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_140
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_139
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_138
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_137
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_136
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 wb2axi_inst/ss_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            fir_inst/mult_out__1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (wb_clk_i rise@9.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 4.624ns (71.638%)  route 1.831ns (28.362%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.128 - 9.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.584     2.456    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/ss_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  wb2axi_inst/ss_tdata_r_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_inst/ss_tdata[16]
                                                                      r  fir_inst/mult_out_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_inst/mult_out_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    fir_inst/mult_in1[16]
                                                                      r  fir_inst/mult_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      3.851     8.856 r  fir_inst/mult_out__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     8.911    fir_inst/mult_out__0_n_135
                         DSP48E1                                      r  fir_inst/mult_out__1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    10.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.439    11.128    fir_inst/axis_clk
                         DSP48E1                                      r  fir_inst/mult_out__1/CLK
                         clock pessimism              0.184    11.311    
                         clock uncertainty           -0.035    11.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.876    fir_inst/mult_out__1
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_0_0/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_10_10/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[11]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_11_11/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_12_12/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[13]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_13_13/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[14]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_14_14/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[15]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_15_15/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[16]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_16_16/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[17]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_17_17/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_17_17/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_inst/data_Di_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dataRAM/RAM_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/data_Di_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_inst/data_Di_r_reg[18]/Q
                         net (fo=1, unplaced)         0.141     0.965    dataRAM/RAM_reg_0_15_18_18/D
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    dataRAM/RAM_reg_0_15_18_18/WCLK
                         RAMS32                                       r  dataRAM/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    dataRAM/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.000       6.056                mprj/user_bram/RAM_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.500       3.250                dataRAM/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/wbs_dat_o[31]
                                                                      r  mprj/wbs_ack_o_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.013    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[18]
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    wb2axi_inst/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  wb2axi_inst/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.454    mprj/user_bram/wbs_dat_o[31]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.578 r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.013    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[11]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[13]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_3/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[15]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[17]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[19]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_0_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[1]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[21]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[21]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_3/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[23]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[23]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_3_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_3_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_3_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[25]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[25]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[25]
                                                                      r  wbs_dat_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[25]
                                                                      r  wbs_dat_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_3_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_3_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_3_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    mprj/user_bram/urpj_dat[27]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[27]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  mprj/user_bram/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.582    wbs_dat_o_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.216    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[0]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[10]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[10]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[12]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[12]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[14]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[14]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[16]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[16]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[18]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[18]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[20]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[20]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[22]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[22]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[24]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[24]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb2axi_inst/wbs_dat_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.117%)  route 0.540ns (27.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.114     0.678    wb2axi_inst/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  wb2axi_inst/wbs_dat_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wb2axi_inst/wbs_dat_r_reg[26]/Q
                         net (fo=2, unplaced)         0.203     1.027    mprj/user_bram/Q[26]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[26]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.125 r  mprj/user_bram/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.462    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.614 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.614    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay          1079 Endpoints
Min Delay          1079 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_1/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_2/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_3/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.344ns (30.698%)  route 3.033ns (69.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb2axi_inst/wbs_adr_i_IBUF[25]
                                                                      f  wb2axi_inst/RAM_reg_0_0_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  wb2axi_inst/RAM_reg_0_0_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram/RAM_reg_3_3_0
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=19, unplaced)        0.508     3.453    mprj/user_bram/wbs_stb_i
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.577 r  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=16, unplaced)        0.800     4.377    mprj/user_bram/valid
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[10]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[10]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[11]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[11]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[12]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[12]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[13]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[13]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[14]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[14]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[15]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[15]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[16]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[16]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[17]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[17]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_inst/accumulater_r_reg[18]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=343, unplaced)       0.337     0.538    fir_inst/axis_rst_n
                         FDCE                                         f  fir_inst/accumulater_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=471, unplaced)       0.259     1.032    fir_inst/axis_clk
                         FDCE                                         r  fir_inst/accumulater_r_reg[18]/C





