Time resolution is 1 ps
						            INPUTS                  EXPECTD OUTPUTS        REAL    OUTPUT  

						  OPCODE   DATA IN    ACCUM IN  |  ALU OUT   ZERO BIT |  ALU OUT   ZERO BIT
						  ------   --------   --------  |  --------  -------- |  --------  --------
initial test, reset enable, alu_out = 00000000
PASS ACCUM OPERATION:      000     01101010   01000110  |  01000110      0    |  01000110      0
ADD OPERATION       :      001     00100000   10100101  |  11000101      0    |  11000101      0
SUB OPERATION       :      010     00011010   01111001  |  01011111      0    |  01011111      0
AND OPERATION       :      011     00011010   01101110  |  00001010      0    |  00001010      0
XOR OPERATION       :      100     10101010   00101111  |  10000101      0    |  10000101      0
ABS OPERATION       :      101     11001010   00111111  |  00111111      0    |  00111111      0
MUL OPERATION       :      110     00001100   00001100  |  00010000      0    |  00010000      0
PASS DATA OPERATION :      111     01000010   00111101  |  01000010      0    |  01000010      0
PASS ACCUM OPERATION:      000     11110010   01100001  |  01100001      0    |  01100001      0
ADD OPERATION       :      001     10111100   10011011  |  01010111      0    |  01010111      0
SUB OPERATION       :      010     00000001   11011010  |  11011001      0    |  11011001      0
AND OPERATION       :      011     00010100   10000010  |  00000000      0    |  00000000      0
XOR OPERATION       :      100     10111011   01000100  |  11111111      0    |  11111111      0
ABS OPERATION       :      101     10010000   00011100  |  00011100      0    |  00011100      0
MUL OPERATION       :      110     00001000   00000110  |  11010000      0    |  11010000      0
PASS DATA OPERATION :      111     00101011   10100110  |  00101011      0    |  00101011      0
PASS ACCUM OPERATION:      000     01001011   00111000  |  00111000      0    |  00111000      0
ADD OPERATION       :      001     11010000   00110101  |  00000101      0    |  00000101      0
SUB OPERATION       :      010     01100001   10010110  |  00110101      0    |  00110101      0
AND OPERATION       :      011     10111101   11101000  |  10101000      0    |  10101000      0
XOR OPERATION       :      100     10110001   11001000  |  01111001      0    |  01111001      0
ABS OPERATION       :      101     10111101   11111100  |  00000100      0    |  00000100      0
MUL OPERATION       :      110     00000110   00000011  |  00010010      0    |  00010010      0
