{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701357214955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701357214955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:13:34 2023 " "Processing started: Thu Nov 30 10:13:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701357214955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357214955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357214955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701357215167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701357215167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701357227919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701357227919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701357227924 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "top.v(42) " "Verilog HDL Conditional Statement error at top.v(42): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 42 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227934 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "top.v(52) " "Verilog HDL Conditional Statement error at top.v(52): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 52 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227937 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "top.v(69) " "Verilog HDL Conditional Statement error at top.v(69): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 69 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227939 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ti_on top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"ti_on\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227945 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ul_on top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"ul_on\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227946 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_0 top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"count_0\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227947 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_1 top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"count_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227948 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ul_off top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"ul_off\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227949 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227950 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227950 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227951 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227952 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e top.v(36) " "Verilog HDL Always Construct warning at top.v(36): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701357227952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e top.v(36) " "Inferred latch for \"e\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227966 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d top.v(36) " "Inferred latch for \"d\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227967 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c top.v(36) " "Inferred latch for \"c\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227968 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b top.v(36) " "Inferred latch for \"b\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227969 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a top.v(36) " "Inferred latch for \"a\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227970 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ul_off top.v(36) " "Inferred latch for \"ul_off\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227971 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[0\] top.v(36) " "Inferred latch for \"count_1\[0\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227972 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[1\] top.v(36) " "Inferred latch for \"count_1\[1\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227973 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[2\] top.v(36) " "Inferred latch for \"count_1\[2\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227973 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[3\] top.v(36) " "Inferred latch for \"count_1\[3\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227974 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[4\] top.v(36) " "Inferred latch for \"count_1\[4\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227974 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[5\] top.v(36) " "Inferred latch for \"count_1\[5\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227974 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[6\] top.v(36) " "Inferred latch for \"count_1\[6\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227974 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[7\] top.v(36) " "Inferred latch for \"count_1\[7\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227974 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[8\] top.v(36) " "Inferred latch for \"count_1\[8\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227975 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[9\] top.v(36) " "Inferred latch for \"count_1\[9\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227976 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[10\] top.v(36) " "Inferred latch for \"count_1\[10\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227977 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[11\] top.v(36) " "Inferred latch for \"count_1\[11\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227978 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[12\] top.v(36) " "Inferred latch for \"count_1\[12\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227979 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[13\] top.v(36) " "Inferred latch for \"count_1\[13\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227980 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[14\] top.v(36) " "Inferred latch for \"count_1\[14\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227981 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[15\] top.v(36) " "Inferred latch for \"count_1\[15\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227982 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_1\[16\] top.v(36) " "Inferred latch for \"count_1\[16\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227983 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[0\] top.v(36) " "Inferred latch for \"count_0\[0\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227984 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[1\] top.v(36) " "Inferred latch for \"count_0\[1\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227984 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[2\] top.v(36) " "Inferred latch for \"count_0\[2\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227984 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[3\] top.v(36) " "Inferred latch for \"count_0\[3\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227985 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[4\] top.v(36) " "Inferred latch for \"count_0\[4\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227986 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[5\] top.v(36) " "Inferred latch for \"count_0\[5\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227986 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[6\] top.v(36) " "Inferred latch for \"count_0\[6\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227987 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[7\] top.v(36) " "Inferred latch for \"count_0\[7\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227988 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[8\] top.v(36) " "Inferred latch for \"count_0\[8\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227989 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[9\] top.v(36) " "Inferred latch for \"count_0\[9\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227990 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[10\] top.v(36) " "Inferred latch for \"count_0\[10\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227991 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[11\] top.v(36) " "Inferred latch for \"count_0\[11\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227992 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[12\] top.v(36) " "Inferred latch for \"count_0\[12\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227993 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[13\] top.v(36) " "Inferred latch for \"count_0\[13\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227994 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[14\] top.v(36) " "Inferred latch for \"count_0\[14\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227995 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[15\] top.v(36) " "Inferred latch for \"count_0\[15\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227995 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_0\[16\] top.v(36) " "Inferred latch for \"count_0\[16\]\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227995 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ul_on top.v(36) " "Inferred latch for \"ul_on\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227995 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ti_on top.v(36) " "Inferred latch for \"ti_on\" at top.v(36)" {  } { { "top.v" "" { Text "/home/alejandro/Documents/gits/Digital-UN-2023_2/lab_ultra/top.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357227996 "|top"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701357228008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701357228217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 10:13:48 2023 " "Processing ended: Thu Nov 30 10:13:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701357228217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701357228217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701357228217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701357228217 ""}
