// Seed: 4102836388
module module_0 (
    input  tri0 id_0,
    input  tri  id_1
    , id_6,
    output tri  id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  wire id_7;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    inout tri0 id_7,
    input wire id_8,
    output supply1 id_9,
    input tri id_10,
    input uwire module_1,
    input uwire id_12
    , id_20,
    input wor id_13,
    input uwire id_14,
    output wor id_15,
    output tri id_16,
    input tri id_17,
    output tri0 id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_16,
      id_14,
      id_6
  );
endmodule
