(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param53 = (~^(&(~((8'hab) ? (8'ha5) : (8'h9e))))))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h62):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire0;
  input wire [(3'h4):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire3;
  wire signed [(4'hb):(1'h0)] wire52;
  wire [(4'h8):(1'h0)] wire4;
  wire signed [(4'h9):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire7;
  wire [(3'h4):(1'h0)] wire8;
  wire signed [(4'ha):(1'h0)] wire9;
  wire [(2'h2):(1'h0)] wire10;
  wire [(4'hb):(1'h0)] wire11;
  wire [(3'h6):(1'h0)] wire12;
  wire signed [(3'h4):(1'h0)] wire50;
  reg signed [(4'h8):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg14 = (1'h0);
  assign y = {wire52,
                 wire4,
                 wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire9,
                 wire10,
                 wire11,
                 wire12,
                 wire50,
                 reg13,
                 reg14,
                 (1'h0)};
  assign wire4 = $unsigned((-(&wire0)));
  assign wire5 = $unsigned(wire2);
  assign wire6 = ((wire1 ? (+(wire3 ? wire0 : wire5)) : wire4[(3'h6):(2'h2)]) ?
                     (-$unsigned($unsigned(wire5))) : ((-$unsigned(wire4)) ?
                         $unsigned(wire0[(1'h1):(1'h0)]) : $signed((~^wire5))));
  assign wire7 = (-(-$unsigned({wire6})));
  assign wire8 = $unsigned($signed(((wire4 == wire2) ? {wire7} : wire5)));
  assign wire9 = wire4;
  assign wire10 = (&wire0);
  assign wire11 = {$unsigned((-(wire9 ~^ (8'ha2))))};
  assign wire12 = (($unsigned(wire3[(2'h3):(1'h1)]) ?
                      $signed((^~wire11)) : $unsigned((wire6 ?
                          wire0 : (8'ha0)))) >>> wire4[(4'h8):(3'h6)]);
  always
    @(posedge clk) begin
      reg13 <= ((|wire10[(2'h2):(2'h2)]) & wire12);
      reg14 <= (&(8'h9e));
    end
  module15 #() modinst51 (.wire16(wire4), .wire19(wire2), .y(wire50), .wire17(reg13), .clk(clk), .wire18(wire11));
  assign wire52 = ({($signed(wire7) ? wire5 : (~wire9))} ?
                      $unsigned(((~&reg14) ?
                          (reg14 ?
                              (8'hab) : wire1) : $signed(wire5))) : wire1[(2'h2):(1'h0)]);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module15  (y, clk, wire19, wire18, wire17, wire16);
  output wire [(32'h54):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire19;
  input wire signed [(4'hb):(1'h0)] wire18;
  input wire signed [(4'h8):(1'h0)] wire17;
  input wire [(3'h7):(1'h0)] wire16;
  wire signed [(3'h5):(1'h0)] wire49;
  wire [(3'h4):(1'h0)] wire48;
  wire [(3'h4):(1'h0)] wire45;
  wire [(3'h7):(1'h0)] wire44;
  wire signed [(4'hb):(1'h0)] wire43;
  wire [(3'h6):(1'h0)] wire42;
  wire signed [(3'h5):(1'h0)] wire41;
  wire signed [(4'h8):(1'h0)] wire39;
  wire [(4'h9):(1'h0)] wire21;
  wire [(3'h5):(1'h0)] wire20;
  reg signed [(4'h8):(1'h0)] reg47 = (1'h0);
  reg [(4'hb):(1'h0)] reg46 = (1'h0);
  assign y = {wire49,
                 wire48,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire39,
                 wire21,
                 wire20,
                 reg47,
                 reg46,
                 (1'h0)};
  assign wire20 = wire17;
  assign wire21 = wire16;
  module22 #() modinst40 (.wire23(wire17), .wire26(wire18), .wire25(wire21), .clk(clk), .y(wire39), .wire24(wire19));
  assign wire41 = $unsigned({$signed((!wire20))});
  assign wire42 = (~$unsigned($unsigned($signed((8'hac)))));
  assign wire43 = wire19[(4'h8):(3'h4)];
  assign wire44 = (&(($unsigned(wire39) ?
                          $unsigned(wire39) : wire43[(4'ha):(2'h2)]) ?
                      wire18[(3'h6):(1'h0)] : $signed((wire39 ?
                          wire18 : wire18))));
  assign wire45 = (^$unsigned($signed(wire39[(4'h8):(1'h1)])));
  always
    @(posedge clk) begin
      reg46 <= wire39;
      reg47 <= $signed($unsigned((^{wire41})));
    end
  assign wire48 = wire16;
  assign wire49 = (~^{wire21});
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module22  (y, clk, wire26, wire25, wire24, wire23);
  output wire [(32'h51):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire26;
  input wire signed [(3'h5):(1'h0)] wire25;
  input wire signed [(3'h5):(1'h0)] wire24;
  input wire signed [(4'h8):(1'h0)] wire23;
  wire [(4'hb):(1'h0)] wire38;
  wire [(4'h9):(1'h0)] wire29;
  wire signed [(3'h7):(1'h0)] wire28;
  wire [(3'h5):(1'h0)] wire27;
  reg signed [(3'h6):(1'h0)] reg37 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg36 = (1'h0);
  reg [(4'h8):(1'h0)] reg35 = (1'h0);
  reg [(4'ha):(1'h0)] reg34 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg33 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg32 = (1'h0);
  reg [(3'h4):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg30 = (1'h0);
  assign y = {wire38,
                 wire29,
                 wire28,
                 wire27,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 (1'h0)};
  assign wire27 = $unsigned((^~(8'ha4)));
  assign wire28 = wire25;
  assign wire29 = $unsigned({$signed((^wire25))});
  always
    @(posedge clk) begin
      if ((&wire24[(1'h0):(1'h0)]))
        begin
          if (wire28)
            begin
              reg30 <= ((~&(~^(wire29 - wire23))) ?
                  (8'ha7) : $unsigned(wire25));
              reg31 <= ((wire27[(2'h3):(1'h1)] == (^~$signed(wire27))) == ((8'had) | $signed((wire23 ?
                  wire28 : wire28))));
              reg32 <= wire26[(4'ha):(4'h8)];
            end
          else
            begin
              reg30 <= (^(reg31 | (|{wire25})));
              reg31 <= (8'haa);
              reg32 <= $signed(reg31[(2'h2):(1'h1)]);
            end
          reg33 <= ((wire24[(3'h5):(1'h0)] <= wire28) ?
              (&$unsigned(((8'ha4) ?
                  reg30 : (8'ha7)))) : $unsigned(reg30[(4'h9):(4'h9)]));
          if ($signed($unsigned((-$unsigned(wire23)))))
            begin
              reg34 <= $unsigned($unsigned((~^wire26)));
            end
          else
            begin
              reg34 <= (reg30[(3'h6):(3'h6)] && $unsigned(($unsigned((8'ha6)) - $signed(reg30))));
            end
        end
      else
        begin
          reg30 <= (reg34 * (~$unsigned($signed(wire28))));
        end
      if ($unsigned(wire24[(3'h5):(3'h5)]))
        begin
          reg35 <= $signed(wire24[(2'h3):(1'h1)]);
          reg36 <= $signed(((~^reg34) ? (~|$signed(wire27)) : reg35));
          reg37 <= (-reg35);
        end
      else
        begin
          reg35 <= (reg33 ? reg34[(3'h5):(1'h1)] : (~&wire27));
        end
    end
  assign wire38 = $unsigned(reg35);
endmodule