@W: MT529 :"c:\users\atzir\documents\6 semestre\arqui\proyectos arqui\proyectos\barrelhelp\div00.vhd":23:2:23:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including SLR00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
