# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \top 1
attribute \src "dut.sv:2.1-65.10"
module \simple_fsm
  parameter \IDLE 4'--00
  parameter \WORK 4'--01
  parameter \WAIT 4'--10
  parameter \DONE 4'--11
  attribute \src "dut.sv:20.1-25.4"
  wire width 2 $0\state[1:0]
  attribute \src "dut.sv:20.11-20.42"
  wire $logic_not$dut.sv:20.11-20.42$2_Y
  attribute \src "dut.sv:7.17-7.21"
  wire output 5 \busy
  attribute \src "dut.sv:3.17-3.20"
  wire input 1 \clk
  attribute \src "dut.sv:6.17-6.21"
  wire input 4 \done
  attribute \reg 1
  wire width 2 \next_state
  attribute \src "dut.sv:4.17-4.22"
  wire input 2 \reset
  attribute \src "dut.sv:5.17-5.22"
  wire input 3 \start
  attribute \src "dut.sv:8.23-8.28"
  wire width 2 output 6 \state
  attribute \src "dut.sv:20.11-20.42"
  cell $logic_not $logic_not$dut.sv:20.11-20.42$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$dut.sv:20.11-20.42$2_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:20.1-25.4"
  process $proc$dut.sv:20$1
    assign $0\state[1:0] \state
    attribute \src "dut.sv:20.11-20.42"
    switch $logic_not$dut.sv:20.11-20.42$2_Y
      attribute \src "dut.sv:20.11-20.42"
      case 1'1
        assign $0\state[1:0] 2'00
      attribute \src "dut.sv:20.11-20.42"
      case 
        assign $0\state[1:0] { 1'0 \done }
    end
    sync posedge \clk
      update \state $0\state[1:0]
    sync negedge \reset
      update \state $0\state[1:0]
  end
  attribute \always_comb 1
  attribute \src "dut.sv:28.1-52.4"
  process $proc$dut.sv:28$1
  end
  attribute \always_comb 1
  attribute \src "dut.sv:55.1-63.4"
  process $proc$dut.sv:55$1
  end
end
