{:input (genetic.crossover/dumb-crossover 789557998 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif") (genetic.representation/genetic-representation "examples/57205.9E2DD7DF.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , wire2_38, wire3_42, \\wire4_:missing , wire5_48, \\wire:missing_edge , \\wire7_:missing , wire8_27, wire9_37, wire11_76, wire12_60, wire13_76, wire63_86, \\wire64_:missing , wire65_97, wire66_99, wire67_106, \\wire68_:missing , wire70_76, wire71_91\n, wire72_102, wire74_76, wire75_76);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire101_102;\n  output wire11_76;\n  wire wire11_76;\n  output wire12_60;\n  wire wire12_60;\n  output wire13_76;\n  wire wire13_76;\n  wire wire14;\n  wire wire15;\n  wire wire16_26;\n  wire wire16_28;\n  wire wire16_29;\n  wire wire17_50;\n  wire wire17_51;\n  wire wire18_53;\n  wire \\wire18_:missing ;\n  wire wire19_57;\n  wire wire19_76;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire \\wire20_:missing ;\n  wire wire21_76;\n  wire \\wire21_:missing ;\n  wire wire22_61;\n  wire wire22_76;\n  wire wire23_36;\n  wire wire23_76;\n  wire \\wire24_:missing ;\n  wire \\wire25_:missing ;\n  wire wire26_104;\n  wire wire26_105;\n  wire wire26_108;\n  wire wire26_110;\n  wire wire26_111;\n  wire wire26_113;\n  wire wire26_114;\n  wire wire26_27;\n  wire wire26_28;\n  wire wire26_30;\n  wire wire26_31;\n  wire wire26_32;\n  wire wire26_34;\n  wire wire26_41;\n  wire wire26_44;\n  wire wire26_52;\n  wire wire26_53;\n  wire wire26_57;\n  wire wire26_62;\n  wire wire26_87;\n  wire wire26_88;\n  wire wire26_92;\n  wire wire26_93;\n  wire wire26_95;\n  wire wire26_98;\n  input wire2_38;\n  wire wire2_38;\n  wire \\wire31_:missing ;\n  wire wire36_37;\n  wire \\wire39_:missing ;\n  input wire3_42;\n  wire wire3_42;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire wire55_56;\n  wire \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  input wire5_48;\n  wire wire5_48;\n  wire \\wire61_:missing ;\n  input wire63_86;\n  wire wire63_86;\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  input wire65_97;\n  wire wire65_97;\n  input wire66_99;\n  wire wire66_99;\n  input wire67_106;\n  wire wire67_106;\n  input \\wire68_:missing ;\n  wire \\wire68_:missing ;\n  output wire70_76;\n  wire wire70_76;\n  output wire71_91;\n  wire wire71_91;\n  output wire72_102;\n  wire wire72_102;\n  output wire74_76;\n  wire wire74_76;\n  output wire75_76;\n  wire wire75_76;\n  wire \\wire77_:missing ;\n  wire wire78_88;\n  wire wire78_89;\n  wire wire79_109;\n  wire wire79_76;\n  wire \\wire79_:missing ;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  wire wire80_76;\n  wire \\wire80_:missing ;\n  wire \\wire81_:missing ;\n  wire wire82_116;\n  wire wire82_76;\n  wire wire83_99;\n  wire \\wire83_:missing ;\n  wire wire84_103;\n  wire wire84_76;\n  wire wire85_76;\n  wire \\wire85_:missing ;\n  wire \\wire89_:missing_100_103_112_16_109 ;\n  output wire8_27;\n  wire wire8_27;\n  wire wire90_91;\n  wire wire93_94;\n  wire wire95_96;\n  output wire9_37;\n  wire wire9_37;\n  wire \\wire:missing_105 ;\n  wire \\wire:missing_106 ;\n  wire \\wire:missing_111 ;\n  wire \\wire:missing_112 ;\n  wire \\wire:missing_117 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_56 ;\n  wire \\wire:missing_76 ;\n  wire \\wire:missing_87 ;\n  wire \\wire:missing_92 ;\n  wire \\wire:missing_94 ;\n  wire \\wire:missing_96 ;\n  wire \\wire:missing_98 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire16_26 = 4'h8 >> { wire16_29, wire16_28 };\n  assign \\wire25_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire17_51, wire17_50 };\n  assign \\wire18_:missing  = 4'h8 >> { \\wire:missing_edge , wire18_53 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_76, wire19_57 };\n  assign \\wire77_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire78_89, wire78_88 };\n  assign \\wire20_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire79_:missing  = 4'h8 >> { wire79_109, wire79_76 };\n  assign \\wire80_:missing  = 4'h8 >> { wire80_76, \\wire:missing_edge  };\n  assign \\wire81_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire82_116 = 4'h8 >> { wire82_76, wire82_76 };\n  assign \\wire83_:missing  = 4'h8 >> { \\wire:missing_edge , wire83_99 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire84_103, wire84_76 };\n  assign \\wire85_:missing  = 4'h8 >> { wire85_76, \\wire:missing_edge  };\n  assign \\wire21_:missing  = 4'h8 >> { \\wire:missing_edge , wire21_76 };\n  assign wire22_61 = 4'h8 >> { wire22_76, \\wire:missing_edge  };\n  assign wire23_36 = 4'h8 >> { wire23_76, \\wire:missing_edge  };\n  assign \\wire24_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire14 = 1'h0;\n  assign wire15 = 1'h1;\n  assign \\wire:missing_76  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_117  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire82_116;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire26_114;\n  assign \\wire:missing_edge  = wire26_113;\n  assign \\wire:missing_112  = \\wire89_:missing_100_103_112_16_109 ;\n  assign \\wire:missing_111  = wire26_111;\n  assign \\wire:missing_edge  = wire26_110;\n  assign wire79_109 = \\wire89_:missing_100_103_112_16_109 ;\n  assign \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49  = wire26_108;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_106  = wire67_106;\n  assign \\wire:missing_105  = wire26_105;\n  assign \\wire:missing_edge  = wire26_104;\n  assign wire84_103 = \\wire89_:missing_100_103_112_16_109 ;\n  assign wire72_102 = wire101_102;\n  assign wire101_102 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire89_:missing_100_103_112_16_109 ;\n  assign wire83_99 = wire66_99;\n  assign \\wire:missing_98  = wire26_98;\n  assign \\wire:missing_edge  = wire65_97;\n  assign \\wire:missing_96  = wire95_96;\n  assign wire95_96 = wire26_95;\n  assign \\wire:missing_94  = wire93_94;\n  assign wire93_94 = wire26_93;\n  assign \\wire:missing_92  = wire26_92;\n  assign wire71_91 = wire90_91;\n  assign wire90_91 = \\wire:missing_edge ;\n  assign wire78_89 = \\wire89_:missing_100_103_112_16_109 ;\n  assign wire78_88 = wire26_88;\n  assign \\wire:missing_87  = wire26_87;\n  assign \\wire:missing_edge  = wire63_86;\n  assign \\wire:missing_edge  = wire26_62;\n  assign \\wire61_:missing  = wire22_61;\n  assign wire12_60 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire19_57 = wire26_57;\n  assign \\wire:missing_56  = wire55_56;\n  assign wire55_56 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign wire18_53 = wire26_53;\n  assign \\wire:missing_52  = wire26_52;\n  assign wire17_51 = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign wire17_50 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_edge  = wire5_48;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_46  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_45  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_44  = wire26_44;\n  assign \\wire:missing_edge  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_edge  = wire3_42;\n  assign \\wire:missing_41  = wire26_41;\n  assign \\wire:missing_40  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire39_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire2_38;\n  assign wire9_37 = wire36_37;\n  assign wire36_37 = wire23_36;\n  assign \\wire:missing_35  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_34  = wire26_34;\n  assign \\wire:missing_33  = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign \\wire:missing_edge  = wire26_32;\n  assign \\wire31_:missing  = wire26_31;\n  assign \\wire:missing_30  = wire26_30;\n  assign wire16_29 = \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  assign wire16_28 = wire26_28;\n  assign wire8_27 = wire26_27;\n  assign wire26_28 = wire16_26;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/F2009924.v:3.1-241.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , wire2_38, wire3_42, \\wire4_:missing , wire5_48, \\wire:missing_edge , \\wire7_:missing , wire8_27, wire9_37, wire11_76, wire12_60, wire13_76, wire63_86, \\wire64_:missing , wire65_97, wire66_99, wire67_106, \\wire68_:missing , wire70_76, wire71_91\n, wire72_102, wire74_76, wire75_76);\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:6.9-6.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:8.8-8.19\" *)\n  wire wire101_102;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:9.10-9.19\" *)\n  output wire11_76;\n  wire wire11_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:11.10-11.19\" *)\n  output wire12_60;\n  wire wire12_60;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:13.10-13.19\" *)\n  output wire13_76;\n  wire wire13_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:15.8-15.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:16.8-16.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:19.8-19.17\" *)\n  wire wire16_29;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:20.8-20.17\" *)\n  wire wire17_50;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:21.8-21.17\" *)\n  wire wire17_51;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:24.8-24.17\" *)\n  wire wire19_57;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:25.8-25.17\" *)\n  wire wire19_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:26.9-26.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:33.8-33.17\" *)\n  wire wire23_36;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:34.8-34.17\" *)\n  wire wire23_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:37.8-37.18\" *)\n  wire wire26_104;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:39.8-39.18\" *)\n  wire wire26_108;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:40.8-40.18\" *)\n  wire wire26_110;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:42.8-42.18\" *)\n  wire wire26_113;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:43.8-43.18\" *)\n  wire wire26_114;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:44.8-44.17\" *)\n  wire wire26_27;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:48.8-48.17\" *)\n  wire wire26_32;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:54.8-54.17\" *)\n  wire wire26_57;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:55.8-55.17\" *)\n  wire wire26_62;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:57.8-57.17\" *)\n  wire wire26_88;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:62.9-62.17\" *)\n  input wire2_38;\n  wire wire2_38;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:65.8-65.17\" *)\n  wire wire36_37;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:66.8-66.24\" *)\n  wire \\wire39_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:67.9-67.17\" *)\n  input wire3_42;\n  wire wire3_42;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:69.9-69.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:71.8-71.17\" *)\n  wire wire55_56;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:72.8-72.58\" *)\n  wire \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:73.9-73.17\" *)\n  input wire5_48;\n  wire wire5_48;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:76.9-76.18\" *)\n  input wire63_86;\n  wire wire63_86;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:78.9-78.25\" *)\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:80.9-80.18\" *)\n  input wire65_97;\n  wire wire65_97;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:82.9-82.18\" *)\n  input wire66_99;\n  wire wire66_99;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:84.9-84.19\" *)\n  input wire67_106;\n  wire wire67_106;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:86.9-86.25\" *)\n  input \\wire68_:missing ;\n  wire \\wire68_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:88.10-88.19\" *)\n  output wire70_76;\n  wire wire70_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:90.10-90.19\" *)\n  output wire71_91;\n  wire wire71_91;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:92.10-92.20\" *)\n  output wire72_102;\n  wire wire72_102;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:94.10-94.19\" *)\n  output wire74_76;\n  wire wire74_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:96.10-96.19\" *)\n  output wire75_76;\n  wire wire75_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:99.8-99.17\" *)\n  wire wire78_88;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:100.8-100.17\" *)\n  wire wire78_89;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:101.8-101.18\" *)\n  wire wire79_109;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:104.9-104.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:109.8-109.18\" *)\n  wire wire82_116;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:110.8-110.17\" *)\n  wire wire82_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:111.8-111.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire83_99;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:113.8-113.18\" *)\n  wire wire84_103;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:114.8-114.17\" *)\n  wire wire84_76;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:117.8-117.43\" *)\n  wire \\wire89_:missing_100_103_112_16_109 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:118.10-118.18\" *)\n  output wire8_27;\n  wire wire8_27;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:120.8-120.17\" *)\n  wire wire90_91;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:123.10-123.18\" *)\n  output wire9_37;\n  wire wire9_37;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:126.8-126.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_106 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:128.8-128.25\" *)\n  wire \\wire:missing_112 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:129.8-129.25\" *)\n  wire \\wire:missing_117 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:131.8-131.24\" *)\n  wire \\wire:missing_33 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:133.8-133.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:134.8-134.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:137.8-137.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:138.8-138.24\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:140.8-140.24\" *)\n  wire \\wire:missing_56 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:141.8-141.24\" *)\n  wire \\wire:missing_76 ;\n  (* src = \"/tmp/fuzzmount6020635C/F2009924.v:147.9-147.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire101_102 = 1'hx;\n  assign wire11_76 = 1'hx;\n  assign wire12_60 = 1'hx;\n  assign wire13_76 = 1'hx;\n  assign wire14 = 1'h0;\n  assign wire15 = 1'h1;\n  assign wire16_29 = 1'hx;\n  assign wire17_50 = 1'hx;\n  assign wire17_51 = 1'hx;\n  assign wire19_57 = 1'hx;\n  assign wire19_76 = 1'hx;\n  assign wire23_36 = 1'hx;\n  assign wire23_76 = 1'hx;\n  assign wire26_104 = 1'hx;\n  assign wire26_108 = 1'hx;\n  assign wire26_110 = 1'hx;\n  assign wire26_113 = 1'hx;\n  assign wire26_114 = 1'hx;\n  assign wire26_27 = 1'hx;\n  assign wire26_32 = 1'hx;\n  assign wire26_57 = 1'hx;\n  assign wire26_62 = 1'hx;\n  assign wire26_88 = 1'hx;\n  assign wire2_38 = 1'hx;\n  assign wire36_37 = 1'hx;\n  assign \\wire39_:missing  = 1'hx;\n  assign wire3_42 = 1'hx;\n  assign wire55_56 = 1'hx;\n  assign \\wire59_46_54_40_108_33_43_29_51_35_45_:missing_49  = 1'hx;\n  assign wire5_48 = 1'hx;\n  assign wire63_86 = 1'hx;\n  assign wire65_97 = 1'hx;\n  assign wire70_76 = 1'hx;\n  assign wire71_91 = 1'hx;\n  assign wire72_102 = 1'hx;\n  assign wire74_76 = 1'hx;\n  assign wire75_76 = 1'hx;\n  assign wire78_88 = 1'hx;\n  assign wire78_89 = 1'hx;\n  assign wire79_109 = 1'hx;\n  assign wire82_116 = 1'hx;\n  assign wire82_76 = 1'hx;\n  assign wire83_99 = wire66_99;\n  assign wire84_103 = 1'hx;\n  assign wire84_76 = 1'hx;\n  assign \\wire89_:missing_100_103_112_16_109  = 1'hx;\n  assign wire8_27 = 1'hx;\n  assign wire90_91 = 1'hx;\n  assign wire9_37 = 1'hx;\n  assign \\wire:missing_106  = wire67_106;\n  assign \\wire:missing_112  = 1'hx;\n  assign \\wire:missing_117  = 1'hx;\n  assign \\wire:missing_33  = 1'hx;\n  assign \\wire:missing_35  = 1'hx;\n  assign \\wire:missing_40  = 1'hx;\n  assign \\wire:missing_45  = 1'hx;\n  assign \\wire:missing_46  = 1'hx;\n  assign \\wire:missing_56  = 1'hx;\n  assign \\wire:missing_76  = 1'h1;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx/src/top.v'.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] Copy '/tmp/fuzzmount6020635C/F2009924.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx/src/F2009924.v'.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] Copy '/tmp/fuzzmount6020635C/F2009924.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx/src/F2009924.post.v'.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: abc pdr\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: /tmp/fuzzmount6020635C/top.v:43: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: multiple conflicting drivers for presynth.\\wire2_38:\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:151$88 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:153$90 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:155$92 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:160$97 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:162$99 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: module input wire2_38[0]\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: module input wire3_42[0]\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: module input wire5_48[0]\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: module input wire63_86[0]\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: module input wire65_97[0]\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: module input wire:missing_edge[0]\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire8_27 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire75_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire74_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire70_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire13_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire11_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire23_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire84_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire82_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire78_88 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire19_76 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire presynth.\\wire19_57 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: found logic loop in module presynth:\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: cell $shr$/tmp/fuzzmount6020635C/F2009924.v:151$88 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: wire \\wire2_38\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: found logic loop in module presynth:\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: cell $shr$/tmp/fuzzmount6020635C/F2009924.v:155$92 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: wire \\wire2_38\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: found logic loop in module presynth:\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: cell $shr$/tmp/fuzzmount6020635C/F2009924.v:162$99 ($shr)\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: wire \\wire2_38\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 12:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 12:51:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] base: finished (returncode=0)\nSBY 12:51:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: multiple conflicting drivers for presynth.\\wire2_38:\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:151$88 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:153$90 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:155$92 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:160$97 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/F2009924.v:162$99 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: module input wire2_38[0]\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: module input wire3_42[0]\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: module input wire5_48[0]\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: module input wire63_86[0]\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: module input wire65_97[0]\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: module input wire:missing_edge[0]\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire8_27 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire75_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire74_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire70_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire13_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire11_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire23_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire84_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire82_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire78_88 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire19_76 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire presynth.\\wire19_57 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: found logic loop in module presynth:\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: cell $shr$/tmp/fuzzmount6020635C/F2009924.v:151$88 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: wire \\wire2_38\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: found logic loop in module presynth:\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: cell $shr$/tmp/fuzzmount6020635C/F2009924.v:155$92 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: wire \\wire2_38\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: found logic loop in module presynth:\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: cell $shr$/tmp/fuzzmount6020635C/F2009924.v:162$99 ($shr)\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: wire \\wire2_38\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 12:51:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] aig: finished (returncode=0)\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: Warning: The network has no constraints.\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: finished (returncode=0)\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] engine_0: Status returned by engine: FAIL\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx'.\nSBY 12:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn2fttfdx] DONE (FAIL, rc=2)\n", :err ""}}}