# Lucas Pham

## Digital IC Design Engineer (Aspiring)

ğŸ“ Ho Chi Minh City, Vietnam  
ğŸ“ Electrical Engineering Student  
ğŸ“Œ Interested in RTL Design, Physical Design, Verification  

---

## ğŸ”¬ Research & Technical Interests
- RTL Design (Verilog / SystemVerilog)
- RISC-V Architecture
- Physical Design Flow
- ASIC Design Methodology

---

## ğŸ›  Tools & Technologies
- Synopsys (DC, ICC2)
- Cadence
- ModelSim
- Linux
- Python / TCL

---

## ğŸ“‚ Featured Projects
- 32-bit RISC-V Processor
- UART Controller (RTL + Testbench)
- Simple SoC Integration
