vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:50 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# End time: 11:46:50 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/AluControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:50 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/AluControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AluControl
# -- Compiling architecture RTL of AluControl
# End time: 11:46:50 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:51 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CU
# -- Compiling architecture RTL of CU
# End time: 11:46:51 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Forward_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:52 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Forward_unit
# -- Compiling architecture RTL of Forward_unit
# End time: 11:46:52 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:52 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Hazard_detection_unit
# -- Compiling architecture RTL of Hazard_detection_unit
# End time: 11:46:52 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:53 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Imm_Gen
# -- Compiling architecture RTL of Imm_Gen
# End time: 11:46:53 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:55 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture RTL of RegisterFile
# End time: 11:46:55 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:56 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uP
# -- Compiling architecture structural of uP
# End time: 11:46:56 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/tb_uP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:47:00 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/tb_uP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_uP
# -- Compiling architecture rtl of tb_uP
# End time: 11:47:00 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:47:02 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 11:47:02 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/text_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:47:03 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/text_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity text_memory
# -- Compiling architecture rtl of text_memory
# End time: 11:47:03 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_up
# vsim work.tb_up 
# Start time: 11:47:33 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
run 30 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Instance: /tb_up/data_mem
# ** Fatal: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Process: /tb_up/data_mem/init_proc File: /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd
# Fatal error in Process init_proc at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd line 70
# 
# HDL call sequence:
# Stopped at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 70 Process init_proc
# 
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:09 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 11:49:09 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_up
# End time: 11:49:14 on Jan 13,2021, Elapsed time: 0:01:41
# Errors: 1, Warnings: 4
# vsim work.tb_up 
# Start time: 11:49:14 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position end  sim:/tb_up/clk
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Instance: /tb_up/data_mem
# ** Fatal: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Process: /tb_up/data_mem/init_proc File: /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd
# Fatal error in Process init_proc at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd line 70
# 
# HDL call sequence:
# Stopped at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 70 Process init_proc
# 
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:50:05 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 11:50:05 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_up
# End time: 11:50:08 on Jan 13,2021, Elapsed time: 0:00:54
# Errors: 1, Warnings: 4
# vsim work.tb_up 
# Start time: 11:50:08 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/clk
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Instance: /tb_up/data_mem
# ** Fatal: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Process: /tb_up/data_mem/init_proc File: /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd
# Fatal error in Process init_proc at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd line 70
# 
# HDL call sequence:
# Stopped at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 70 Process init_proc
# 
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:50:34 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 11:50:34 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:50:34 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 11:50:34 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_up
# End time: 11:50:40 on Jan 13,2021, Elapsed time: 0:00:32
# Errors: 1, Warnings: 4
# vsim work.tb_up 
# Start time: 11:50:40 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Instance: /tb_up/data_mem
# ** Fatal: (vsim-7) Failed to open VHDL file "C:\Users\andre\workspaceSigasi\Lab3\tb\memory\data.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 1  Process: /tb_up/data_mem/init_proc File: /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd
# Fatal error in Process init_proc at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd line 70
# 
# HDL call sequence:
# Stopped at /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 70 Process init_proc
# 
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:51:26 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/tb/memory/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 11:51:26 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_up
# End time: 11:51:30 on Jan 13,2021, Elapsed time: 0:00:50
# Errors: 1, Warnings: 4
# vsim work.tb_up 
# Start time: 11:51:30 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/clk
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vsim work.tb_up
# End time: 11:53:41 on Jan 13,2021, Elapsed time: 0:02:11
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 11:53:41 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:50 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# End time: 12:04:50 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/AluControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:51 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/AluControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AluControl
# -- Compiling architecture RTL of AluControl
# End time: 12:04:51 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:52 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CU
# -- Compiling architecture RTL of CU
# End time: 12:04:52 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Forward_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:52 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Forward_unit
# -- Compiling architecture RTL of Forward_unit
# End time: 12:04:52 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:53 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Hazard_detection_unit
# -- Compiling architecture RTL of Hazard_detection_unit
# End time: 12:04:53 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:54 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Imm_Gen
# -- Compiling architecture RTL of Imm_Gen
# End time: 12:04:54 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:54 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture RTL of RegisterFile
# End time: 12:04:55 on Jan 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:55 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uP
# -- Compiling architecture structural of uP
# End time: 12:04:55 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:04:56 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Imm_Gen
# -- Compiling architecture RTL of Imm_Gen
# End time: 12:04:56 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_up
# End time: 12:05:05 on Jan 13,2021, Elapsed time: 0:11:24
# Errors: 0, Warnings: 0
# vsim work.tb_up 
# Start time: 12:05:05 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vsim work.tb_up
# End time: 12:06:56 on Jan 13,2021, Elapsed time: 0:01:51
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 12:06:56 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/msb
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vsim work.tb_up
# End time: 12:17:28 on Jan 13,2021, Elapsed time: 0:10:32
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 12:17:28 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/msb
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position 4  sim:/tb_up/risc_lite/alu_result_signal
add wave -position 5  sim:/tb_up/risc_lite/alu_result_signal_EX_MEM
add wave -position end  sim:/tb_up/risc_lite/read1
run  20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vsim work.tb_up
# End time: 12:22:00 on Jan 13,2021, Elapsed time: 0:04:32
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 12:22:00 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/msb
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position 4  sim:/tb_up/risc_lite/alu_result_signal
add wave -position 5  sim:/tb_up/risc_lite/alu_result_signal_EX_MEM
add wave -position end  sim:/tb_up/risc_lite/read1
add wave -position end  sim:/tb_up/risc_lite/forward/rd_ex_mem
add wave -position end  sim:/tb_up/risc_lite/forward/rs_if_id
add wave -position end  sim:/tb_up/risc_lite/forward/rd_id_ex
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vsim work.tb_up
# End time: 12:34:15 on Jan 13,2021, Elapsed time: 0:12:15
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 12:34:15 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/msb
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position 4  sim:/tb_up/risc_lite/alu_result_signal
add wave -position 5  sim:/tb_up/risc_lite/alu_result_signal_EX_MEM
add wave -position end  sim:/tb_up/risc_lite/read1
add wave -position end  sim:/tb_up/risc_lite/forward/rd_ex_mem
add wave -position end  sim:/tb_up/risc_lite/forward/rs_if_id
add wave -position end  sim:/tb_up/risc_lite/forward/rd_id_ex
add wave -position 3  sim:/tb_up/risc_lite/immediate
run 20ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vsim work.tb_up
# End time: 12:45:29 on Jan 13,2021, Elapsed time: 0:11:14
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 12:45:29 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/msb
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position 4  sim:/tb_up/risc_lite/alu_result_signal
add wave -position 5  sim:/tb_up/risc_lite/alu_result_signal_EX_MEM
add wave -position end  sim:/tb_up/risc_lite/read1
add wave -position end  sim:/tb_up/risc_lite/forward/rd_ex_mem
add wave -position end  sim:/tb_up/risc_lite/forward/rs_if_id
add wave -position end  sim:/tb_up/risc_lite/forward/rd_id_ex
add wave -position 3  sim:/tb_up/risc_lite/immediate
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:03 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uP
# -- Compiling architecture structural of uP
# End time: 12:47:03 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:07 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# End time: 12:47:07 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/AluControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:08 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/AluControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AluControl
# -- Compiling architecture RTL of AluControl
# End time: 12:47:08 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:09 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CU
# -- Compiling architecture RTL of CU
# End time: 12:47:09 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Forward_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:10 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Forward_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Forward_unit
# -- Compiling architecture RTL of Forward_unit
# End time: 12:47:10 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:10 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Hazard_detection_unit
# -- Compiling architecture RTL of Hazard_detection_unit
# End time: 12:47:10 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:11 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Hazard_detection_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Hazard_detection_unit
# -- Compiling architecture RTL of Hazard_detection_unit
# End time: 12:47:11 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:12 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/Imm_Gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Imm_Gen
# -- Compiling architecture RTL of Imm_Gen
# End time: 12:47:12 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:13 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture RTL of RegisterFile
# End time: 12:47:13 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:13 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uP
# -- Compiling architecture structural of uP
# End time: 12:47:13 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:14 on Jan 13,2021
# vcom -reportprogress 300 -work work /home/raffaele/Scrivania/Uni/II anno/ISA/git_hub/ISA/ISA/lab3/src/uP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uP
# -- Compiling architecture structural of uP
# End time: 12:47:14 on Jan 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/msb
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position 4  sim:/tb_up/risc_lite/alu_result_signal
add wave -position 5  sim:/tb_up/risc_lite/alu_result_signal_EX_MEM
add wave -position end  sim:/tb_up/risc_lite/read1
add wave -position end  sim:/tb_up/risc_lite/forward/rd_ex_mem
add wave -position end  sim:/tb_up/risc_lite/forward/rs_if_id
add wave -position end  sim:/tb_up/risc_lite/forward/rd_id_ex
add wave -position 3  sim:/tb_up/risc_lite/immediate
vsim work.tb_up
# End time: 12:47:29 on Jan 13,2021, Elapsed time: 0:02:00
# Errors: 0, Warnings: 7
# vsim work.tb_up 
# Start time: 12:47:29 on Jan 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_up(rtl)
# Loading work.up(structural)
# Loading work.imm_gen(rtl)
# Loading work.registerfile(rtl)
# Loading work.cu(rtl)
# Loading work.hazard_detection_unit(rtl)
# Loading work.alucontrol(rtl)
# Loading work.alu(rtl)
# Loading work.forward_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.text_memory(rtl)
# Loading work.data_memory(rtl)
add wave -position end  sim:/tb_up/clk
add wave -position end  sim:/tb_up/instruction
add wave -position end  sim:/tb_up/risc_lite/forward/imm_ctrl
add wave -position end  sim:/tb_up/risc_lite/immediate_ID_EX
add wave -position end  sim:/tb_up/risc_lite/msb
add wave -position end  sim:/tb_up/risc_lite/RF/RegF
add wave -position 4  sim:/tb_up/risc_lite/alu_result_signal
add wave -position 5  sim:/tb_up/risc_lite/alu_result_signal_EX_MEM
add wave -position end  sim:/tb_up/risc_lite/read1
add wave -position end  sim:/tb_up/risc_lite/forward/rd_ex_mem
add wave -position end  sim:/tb_up/risc_lite/forward/rs_if_id
add wave -position end  sim:/tb_up/risc_lite/forward/rd_id_ex
add wave -position 3  sim:/tb_up/risc_lite/immediate
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 2  Instance: /tb_up/risc_lite/RF
# End time: 12:49:12 on Jan 13,2021, Elapsed time: 0:01:43
# Errors: 0, Warnings: 5
