# RISC-Y Processor

A simple, 4 cycle, un-pipelined RISC machine written in SystemVerilog.

![schematic](img/schem.png)

![instructions](img/test-inst.png)
