
Why should I use PoC?
#####################

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua.
At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor
sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et
accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

.. TODO::
   
   Use a well tested set of packages to ease the use of VHDL
   
   Use a well tested set of simulation helpers 
   
   Switch targets (development board, FPGA family, FPGA vendor) without switching the IP core.
   
   Run testbenches in various simulators.
   
   Run synthesis tests in varous synthesis tools.
   
   Compare hardware usage for different target platfroms.
   
   Supports simulation with vendor primitive libraries, ships with script to pre-compile vendor libraries.
   
   Vendor tools have bugs, check you IP cores when a new tool release is available, before changing code base
   
