[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultiPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 66
LIB: work
FILE: ${SURELOG_DIR}/tests/MultiPort/dut.sv
n<> u<65> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<65> s<64> l<1:1>
  n<> u<64> t<Source_text> p<65> c<38> l<1:1> el<11:10>
    n<> u<38> t<Description> p<64> c<37> s<63> l<1:1> el<6:11>
      n<> u<37> t<Package_declaration> p<38> c<2> l<1:1> el<6:11>
        n<> u<2> t<PACKAGE> p<37> s<3> l<1:1> el<1:8>
        n<my_pkg> u<3> t<STRING_CONST> p<37> s<35> l<1:9> el<1:15>
        n<> u<35> t<Package_item> p<37> c<34> s<36> l<2:5> el<5:21>
          n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<2:5> el<5:21>
            n<> u<33> t<Data_declaration> p<34> c<32> l<2:5> el<5:21>
              n<> u<32> t<Type_declaration> p<33> c<30> l<2:5> el<5:21>
                n<> u<30> t<Data_type> p<32> c<5> s<31> l<2:13> el<5:6>
                  n<> u<5> t<Struct_union> p<30> c<4> s<22> l<2:13> el<2:19>
                    n<> u<4> t<Struct_keyword> p<5> l<2:13> el<2:19>
                  n<> u<22> t<Struct_union_member> p<30> c<18> s<29> l<3:9> el<3:26>
                    n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<3:9> el<3:19>
                      n<> u<17> t<Data_type> p<18> c<6> l<3:9> el<3:19>
                        n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:9> el<3:14>
                        n<> u<16> t<Packed_dimension> p<17> c<15> l<3:14> el<3:19>
                          n<> u<15> t<Constant_range> p<16> c<10> l<3:15> el<3:18>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:15> el<3:16>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<3:15> el<3:16>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<3:15> el<3:16>
                                  n<2> u<7> t<INT_CONST> p<8> l<3:15> el<3:16>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<3:17> el<3:18>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<3:17> el<3:18>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<3:17> el<3:18>
                                  n<0> u<11> t<INT_CONST> p<12> l<3:17> el<3:18>
                    n<> u<21> t<Variable_decl_assignment_list> p<22> c<20> l<3:20> el<3:25>
                      n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<3:20> el<3:25>
                        n<first> u<19> t<STRING_CONST> p<20> l<3:20> el<3:25>
                  n<> u<29> t<Struct_union_member> p<30> c<25> l<4:9> el<4:20>
                    n<> u<25> t<Data_type_or_void> p<29> c<24> s<28> l<4:9> el<4:12>
                      n<> u<24> t<Data_type> p<25> c<23> l<4:9> el<4:12>
                        n<> u<23> t<IntegerAtomType_Int> p<24> l<4:9> el<4:12>
                    n<> u<28> t<Variable_decl_assignment_list> p<29> c<27> l<4:13> el<4:19>
                      n<> u<27> t<Variable_decl_assignment> p<28> c<26> l<4:13> el<4:19>
                        n<second> u<26> t<STRING_CONST> p<27> l<4:13> el<4:19>
                n<variable_type> u<31> t<STRING_CONST> p<32> l<5:7> el<5:20>
        n<> u<36> t<ENDPACKAGE> p<37> l<6:1> el<6:11>
    n<> u<63> t<Description> p<64> c<62> l<7:1> el<11:10>
      n<> u<62> t<Module_declaration> p<63> c<60> l<7:1> el<11:10>
        n<> u<60> t<Module_ansi_header> p<62> c<39> s<61> l<7:1> el<10:3>
          n<module> u<39> t<Module_keyword> p<60> s<40> l<7:1> el<7:7>
          n<top> u<40> t<STRING_CONST> p<60> s<45> l<7:8> el<7:11>
          n<> u<45> t<Package_import_declaration_list> p<60> c<44> s<59> l<7:12> el<7:41>
            n<> u<44> t<Package_import_declaration> p<45> c<43> l<7:12> el<7:41>
              n<> u<43> t<Package_import_item> p<44> c<41> l<7:19> el<7:40>
                n<my_pkg> u<41> t<STRING_CONST> p<43> s<42> l<7:19> el<7:25>
                n<variable_type> u<42> t<STRING_CONST> p<43> l<7:27> el<7:40>
          n<> u<59> t<Port_declaration_list> p<60> c<53> l<8:1> el<10:2>
            n<> u<53> t<Ansi_port_declaration> p<59> c<51> s<58> l<9:5> el<9:26>
              n<> u<51> t<Net_port_header> p<53> c<46> s<52> l<9:5> el<9:24>
                n<> u<46> t<PortDir_Inp> p<51> s<50> l<9:5> el<9:10>
                n<> u<50> t<Net_port_type> p<51> c<49> l<9:11> el<9:24>
                  n<> u<49> t<Data_type_or_implicit> p<50> c<48> l<9:11> el<9:24>
                    n<variable_type> u<48> t<Data_type> p<49> c<47> l<9:11> el<9:24>
                      n<variable_type> u<47> t<STRING_CONST> p<48> l<9:11> el<9:24>
              n<a> u<52> t<STRING_CONST> p<53> l<9:25> el<9:26>
            n<> u<58> t<Ansi_port_declaration> p<59> c<56> l<9:28> el<9:29>
              n<> u<56> t<Net_port_header> p<58> c<55> s<57> l<9:28> el<9:28>
                n<> u<55> t<Net_port_type> p<56> c<54> l<9:28> el<9:28>
                  n<> u<54> t<Data_type_or_implicit> p<55> l<9:28> el<9:28>
              n<b> u<57> t<STRING_CONST> p<58> l<9:28> el<9:29>
        n<> u<61> t<ENDMODULE> p<62> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiPort/dut.sv:1:1: No timescale set for "my_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiPort/dut.sv:7:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/MultiPort/dut.sv:1:1: Compile package "my_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/MultiPort/dut.sv:7:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
Identifier                                             4
ImportTypespec                                         1
IntTypespec                                            1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Package                                                1
Port                                                   2
Range                                                  1
RefTypespec                                            7
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         2
UnsupportedTypespec                                    4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultiPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MultiPort/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (my_pkg)
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:1:1, endln:6:11
    |vpiName:my_pkg
  |vpiTypedef:
  \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (my_pkg::variable_type)
      |vpiParent:
      \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
      |vpiName:my_pkg::variable_type
    |vpiTypedefAlias:
    \_RefTypespec: (my_pkg::variable_type), line:2:13, endln:5:6
      |vpiParent:
      \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
      |vpiFullName:my_pkg::variable_type
      |vpiActual:
      \_StructTypespec: , line:2:13, endln:5:6
  |vpiTypedef:
  \_StructTypespec: , line:2:13, endln:5:6
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:1:1, endln:6:11
    |vpiTypespecMember:
    \_TypespecMember: (first), line:3:20, endln:3:25
      |vpiParent:
      \_StructTypespec: , line:2:13, endln:5:6
      |vpiName:first
      |vpiTypespec:
      \_RefTypespec: (my_pkg::first), line:3:9, endln:3:19
        |vpiParent:
        \_TypespecMember: (first), line:3:20, endln:3:25
        |vpiFullName:my_pkg::first
        |vpiActual:
        \_LogicTypespec: , line:3:9, endln:3:14
    |vpiTypespecMember:
    \_TypespecMember: (second), line:4:13, endln:4:19
      |vpiParent:
      \_StructTypespec: , line:2:13, endln:5:6
      |vpiName:second
      |vpiTypespec:
      \_RefTypespec: (my_pkg::second), line:4:9, endln:4:12
        |vpiParent:
        \_TypespecMember: (second), line:4:13, endln:4:19
        |vpiFullName:my_pkg::second
        |vpiActual:
        \_IntTypespec: , line:4:9, endln:4:12
  |vpiTypedef:
  \_LogicTypespec: , line:3:9, endln:3:14
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:1:1, endln:6:11
    |vpiRange:
    \_Range: , line:3:14, endln:3:19
      |vpiParent:
      \_LogicTypespec: , line:3:9, endln:3:14
      |vpiLeftRange:
      \_Constant: , line:3:15, endln:3:16
        |vpiParent:
        \_Range: , line:3:14, endln:3:19
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:17, endln:3:18
        |vpiParent:
        \_Range: , line:3:14, endln:3:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: , line:4:9, endln:4:12
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:1:1, endln:6:11
    |vpiSigned:1
  |vpiImportTypespec:
  \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
  |vpiImportTypespec:
  \_StructTypespec: , line:2:13, endln:5:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:9, endln:3:14
  |vpiImportTypespec:
  \_IntTypespec: , line:4:9, endln:4:12
  |vpiDefName:my_pkg
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
    |vpiName:work@top
  |vpiTypedef:
  \_ImportTypespec: (my_pkg), line:7:19, endln:7:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
    |vpiName:
    \_Identifier: (my_pkg)
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:7:19, endln:7:40
      |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:7:27, endln:7:40
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:7:19, endln:7:40
      |vpiDecompile:variable_type
      |vpiSize:104
      |STRING:variable_type
      |vpiConstType:8
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:7:19, endln:7:40
  |vpiImportTypespec:
  \_Net: (work@top.a), line:9:25, endln:9:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.variable_type), line:9:11, endln:9:24
      |vpiParent:
      \_Net: (work@top.a), line:9:25, endln:9:26
      |vpiName:variable_type
      |vpiFullName:work@top.a.variable_type
      |vpiActual:
      \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_Net: (work@top.b), line:9:28, endln:9:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b.variable_type), line:9:11, endln:9:24
      |vpiParent:
      \_Net: (work@top.b), line:9:28, endln:9:29
      |vpiName:variable_type
      |vpiFullName:work@top.b.variable_type
      |vpiActual:
      \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.a), line:9:25, endln:9:26
  |vpiNet:
  \_Net: (work@top.b), line:9:28, endln:9:29
  |vpiPort:
  \_Port: (a), line:9:25, endln:9:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.a.variable_type), line:9:11, endln:9:24
      |vpiParent:
      \_Port: (a), line:9:25, endln:9:26
      |vpiName:variable_type
      |vpiFullName:work@top.a.variable_type
      |vpiActual:
      \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
  |vpiPort:
  \_Port: (b), line:9:28, endln:9:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.b.variable_type), line:9:11, endln:9:24
      |vpiParent:
      \_Port: (b), line:9:28, endln:9:29
      |vpiName:variable_type
      |vpiFullName:work@top.b.variable_type
      |vpiActual:
      \_TypedefTypespec: (my_pkg::variable_type), line:5:7, endln:5:20
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPort/dut.sv, line:7:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
