
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b6  00800200  000016d0  00001764  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016d0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  008002b6  008002b6  0000181a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000181a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000278  00000000  00000000  00001876  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001af2  00000000  00000000  00001aee  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e2c  00000000  00000000  000035e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001410  00000000  00000000  0000440c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005cc  00000000  00000000  0000581c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000644  00000000  00000000  00005de8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d96  00000000  00000000  0000642c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001f8  00000000  00000000  000071c2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	93 c1       	rjmp	.+806    	; 0x34c <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	ad c1       	rjmp	.+858    	; 0x3d0 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	77 c4       	rjmp	.+2286   	; 0x98c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e1 04       	cpc	r14, r1
      e6:	33 05       	cpc	r19, r3
      e8:	33 05       	cpc	r19, r3
      ea:	33 05       	cpc	r19, r3
      ec:	33 05       	cpc	r19, r3
      ee:	33 05       	cpc	r19, r3
      f0:	33 05       	cpc	r19, r3
      f2:	33 05       	cpc	r19, r3
      f4:	e1 04       	cpc	r14, r1
      f6:	33 05       	cpc	r19, r3
      f8:	33 05       	cpc	r19, r3
      fa:	33 05       	cpc	r19, r3
      fc:	33 05       	cpc	r19, r3
      fe:	33 05       	cpc	r19, r3
     100:	33 05       	cpc	r19, r3
     102:	33 05       	cpc	r19, r3
     104:	e3 04       	cpc	r14, r3
     106:	33 05       	cpc	r19, r3
     108:	33 05       	cpc	r19, r3
     10a:	33 05       	cpc	r19, r3
     10c:	33 05       	cpc	r19, r3
     10e:	33 05       	cpc	r19, r3
     110:	33 05       	cpc	r19, r3
     112:	33 05       	cpc	r19, r3
     114:	33 05       	cpc	r19, r3
     116:	33 05       	cpc	r19, r3
     118:	33 05       	cpc	r19, r3
     11a:	33 05       	cpc	r19, r3
     11c:	33 05       	cpc	r19, r3
     11e:	33 05       	cpc	r19, r3
     120:	33 05       	cpc	r19, r3
     122:	33 05       	cpc	r19, r3
     124:	e3 04       	cpc	r14, r3
     126:	33 05       	cpc	r19, r3
     128:	33 05       	cpc	r19, r3
     12a:	33 05       	cpc	r19, r3
     12c:	33 05       	cpc	r19, r3
     12e:	33 05       	cpc	r19, r3
     130:	33 05       	cpc	r19, r3
     132:	33 05       	cpc	r19, r3
     134:	33 05       	cpc	r19, r3
     136:	33 05       	cpc	r19, r3
     138:	33 05       	cpc	r19, r3
     13a:	33 05       	cpc	r19, r3
     13c:	33 05       	cpc	r19, r3
     13e:	33 05       	cpc	r19, r3
     140:	33 05       	cpc	r19, r3
     142:	33 05       	cpc	r19, r3
     144:	2f 05       	cpc	r18, r15
     146:	33 05       	cpc	r19, r3
     148:	33 05       	cpc	r19, r3
     14a:	33 05       	cpc	r19, r3
     14c:	33 05       	cpc	r19, r3
     14e:	33 05       	cpc	r19, r3
     150:	33 05       	cpc	r19, r3
     152:	33 05       	cpc	r19, r3
     154:	0c 05       	cpc	r16, r12
     156:	33 05       	cpc	r19, r3
     158:	33 05       	cpc	r19, r3
     15a:	33 05       	cpc	r19, r3
     15c:	33 05       	cpc	r19, r3
     15e:	33 05       	cpc	r19, r3
     160:	33 05       	cpc	r19, r3
     162:	33 05       	cpc	r19, r3
     164:	33 05       	cpc	r19, r3
     166:	33 05       	cpc	r19, r3
     168:	33 05       	cpc	r19, r3
     16a:	33 05       	cpc	r19, r3
     16c:	33 05       	cpc	r19, r3
     16e:	33 05       	cpc	r19, r3
     170:	33 05       	cpc	r19, r3
     172:	33 05       	cpc	r19, r3
     174:	00 05       	cpc	r16, r0
     176:	33 05       	cpc	r19, r3
     178:	33 05       	cpc	r19, r3
     17a:	33 05       	cpc	r19, r3
     17c:	33 05       	cpc	r19, r3
     17e:	33 05       	cpc	r19, r3
     180:	33 05       	cpc	r19, r3
     182:	33 05       	cpc	r19, r3
     184:	1e 05       	cpc	r17, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ed       	ldi	r30, 0xD0	; 208
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 3b       	cpi	r26, 0xB6	; 182
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 eb       	ldi	r26, 0xB6	; 182
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a2 3d       	cpi	r26, 0xD2	; 210
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	0c d3       	rcall	.+1560   	; 0x7da <main>
     1c2:	0c 94 66 0b 	jmp	0x16cc	; 0x16cc <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	46 d3       	rcall	.+1676   	; 0x860 <SPI_init>
     1d4:	db d2       	rcall	.+1462   	; 0x78c <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	d8 d2       	rcall	.+1456   	; 0x796 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	31 f0       	breq	.+12     	; 0x1fc <CAN_init+0x34>
     1f0:	88 e0       	ldi	r24, 0x08	; 8
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	62 d6       	rcall	.+3268   	; 0xeba <puts>
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	2c c0       	rjmp	.+88     	; 0x254 <CAN_init+0x8c>
     1fc:	41 e0       	ldi	r20, 0x01	; 1
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8b e2       	ldi	r24, 0x2B	; 43
     202:	d7 d2       	rcall	.+1454   	; 0x7b2 <MCP2515_bit_modify>
     204:	4f ef       	ldi	r20, 0xFF	; 255
     206:	60 e6       	ldi	r22, 0x60	; 96
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	d3 d2       	rcall	.+1446   	; 0x7b2 <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	cf d2       	rcall	.+1438   	; 0x7b2 <MCP2515_bit_modify>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	bf d2       	rcall	.+1406   	; 0x796 <MCP2515_read>
     218:	89 83       	std	Y+1, r24	; 0x01
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	31 f0       	breq	.+12     	; 0x22c <CAN_init+0x64>
     220:	83 e3       	ldi	r24, 0x33	; 51
     222:	92 e0       	ldi	r25, 0x02	; 2
     224:	4a d6       	rcall	.+3220   	; 0xeba <puts>
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	14 c0       	rjmp	.+40     	; 0x254 <CAN_init+0x8c>
     22c:	eb e6       	ldi	r30, 0x6B	; 107
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 64       	ori	r24, 0x40	; 64
     234:	80 83       	st	Z, r24
     236:	e8 e6       	ldi	r30, 0x68	; 104
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	81 60       	ori	r24, 0x01	; 1
     23e:	80 83       	st	Z, r24
     240:	e9 e6       	ldi	r30, 0x69	; 105
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	8d 7f       	andi	r24, 0xFD	; 253
     248:	80 83       	st	Z, r24
     24a:	80 81       	ld	r24, Z
     24c:	8e 7f       	andi	r24, 0xFE	; 254
     24e:	80 83       	st	Z, r24
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	0f 90       	pop	r0
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <CAN_recieve>:
     25c:	7f 92       	push	r7
     25e:	8f 92       	push	r8
     260:	9f 92       	push	r9
     262:	af 92       	push	r10
     264:	bf 92       	push	r11
     266:	cf 92       	push	r12
     268:	df 92       	push	r13
     26a:	ef 92       	push	r14
     26c:	ff 92       	push	r15
     26e:	0f 93       	push	r16
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	2c 97       	sbiw	r28, 0x0c	; 12
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	de bf       	out	0x3e, r29	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	cd bf       	out	0x3d, r28	; 61
     286:	5c 01       	movw	r10, r24
     288:	81 e6       	ldi	r24, 0x61	; 97
     28a:	85 d2       	rcall	.+1290   	; 0x796 <MCP2515_read>
     28c:	88 2e       	mov	r8, r24
     28e:	82 e6       	ldi	r24, 0x62	; 98
     290:	82 d2       	rcall	.+1284   	; 0x796 <MCP2515_read>
     292:	82 95       	swap	r24
     294:	86 95       	lsr	r24
     296:	87 70       	andi	r24, 0x07	; 7
     298:	91 2c       	mov	r9, r1
     29a:	88 0c       	add	r8, r8
     29c:	99 1c       	adc	r9, r9
     29e:	88 0c       	add	r8, r8
     2a0:	99 1c       	adc	r9, r9
     2a2:	88 0c       	add	r8, r8
     2a4:	99 1c       	adc	r9, r9
     2a6:	88 2a       	or	r8, r24
     2a8:	85 e6       	ldi	r24, 0x65	; 101
     2aa:	75 d2       	rcall	.+1258   	; 0x796 <MCP2515_read>
     2ac:	8f 70       	andi	r24, 0x0F	; 15
     2ae:	c8 2e       	mov	r12, r24
     2b0:	d1 2c       	mov	r13, r1
     2b2:	89 e0       	ldi	r24, 0x09	; 9
     2b4:	c8 16       	cp	r12, r24
     2b6:	d1 04       	cpc	r13, r1
     2b8:	24 f0       	brlt	.+8      	; 0x2c2 <CAN_recieve+0x66>
     2ba:	68 94       	set
     2bc:	cc 24       	eor	r12, r12
     2be:	c3 f8       	bld	r12, 3
     2c0:	d1 2c       	mov	r13, r1
     2c2:	1c 14       	cp	r1, r12
     2c4:	1d 04       	cpc	r1, r13
     2c6:	9c f4       	brge	.+38     	; 0x2ee <CAN_recieve+0x92>
     2c8:	8e 01       	movw	r16, r28
     2ca:	0b 5f       	subi	r16, 0xFB	; 251
     2cc:	1f 4f       	sbci	r17, 0xFF	; 255
     2ce:	78 01       	movw	r14, r16
     2d0:	ec 0c       	add	r14, r12
     2d2:	fd 1c       	adc	r15, r13
     2d4:	0f 2e       	mov	r0, r31
     2d6:	f6 e6       	ldi	r31, 0x66	; 102
     2d8:	7f 2e       	mov	r7, r31
     2da:	f0 2d       	mov	r31, r0
     2dc:	87 2d       	mov	r24, r7
     2de:	5b d2       	rcall	.+1206   	; 0x796 <MCP2515_read>
     2e0:	f8 01       	movw	r30, r16
     2e2:	81 93       	st	Z+, r24
     2e4:	8f 01       	movw	r16, r30
     2e6:	73 94       	inc	r7
     2e8:	ee 15       	cp	r30, r14
     2ea:	ff 05       	cpc	r31, r15
     2ec:	b9 f7       	brne	.-18     	; 0x2dc <CAN_recieve+0x80>
     2ee:	10 92 ba 02 	sts	0x02BA, r1
     2f2:	9a 82       	std	Y+2, r9	; 0x02
     2f4:	89 82       	std	Y+1, r8	; 0x01
     2f6:	dc 82       	std	Y+4, r13	; 0x04
     2f8:	cb 82       	std	Y+3, r12	; 0x03
     2fa:	8c e0       	ldi	r24, 0x0C	; 12
     2fc:	fe 01       	movw	r30, r28
     2fe:	31 96       	adiw	r30, 0x01	; 1
     300:	d5 01       	movw	r26, r10
     302:	01 90       	ld	r0, Z+
     304:	0d 92       	st	X+, r0
     306:	8a 95       	dec	r24
     308:	e1 f7       	brne	.-8      	; 0x302 <CAN_recieve+0xa6>
     30a:	c5 01       	movw	r24, r10
     30c:	2c 96       	adiw	r28, 0x0c	; 12
     30e:	0f b6       	in	r0, 0x3f	; 63
     310:	f8 94       	cli
     312:	de bf       	out	0x3e, r29	; 62
     314:	0f be       	out	0x3f, r0	; 63
     316:	cd bf       	out	0x3d, r28	; 61
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	0f 91       	pop	r16
     320:	ff 90       	pop	r15
     322:	ef 90       	pop	r14
     324:	df 90       	pop	r13
     326:	cf 90       	pop	r12
     328:	bf 90       	pop	r11
     32a:	af 90       	pop	r10
     32c:	9f 90       	pop	r9
     32e:	8f 90       	pop	r8
     330:	7f 90       	pop	r7
     332:	08 95       	ret

00000334 <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	3b d2       	rcall	.+1142   	; 0x7b2 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     33c:	40 e0       	ldi	r20, 0x00	; 0
     33e:	64 e0       	ldi	r22, 0x04	; 4
     340:	8c e2       	ldi	r24, 0x2C	; 44
     342:	37 d2       	rcall	.+1134   	; 0x7b2 <MCP2515_bit_modify>
	rx_int_flag = 1;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 ba 02 	sts	0x02BA, r24
     34a:	08 95       	ret

0000034c <__vector_9>:
	
}

ISR(PCINT0_vect){
     34c:	1f 92       	push	r1
     34e:	0f 92       	push	r0
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	0f 92       	push	r0
     354:	11 24       	eor	r1, r1
     356:	0b b6       	in	r0, 0x3b	; 59
     358:	0f 92       	push	r0
     35a:	2f 93       	push	r18
     35c:	3f 93       	push	r19
     35e:	4f 93       	push	r20
     360:	5f 93       	push	r21
     362:	6f 93       	push	r22
     364:	7f 93       	push	r23
     366:	8f 93       	push	r24
     368:	9f 93       	push	r25
     36a:	af 93       	push	r26
     36c:	bf 93       	push	r27
     36e:	ef 93       	push	r30
     370:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     372:	e0 df       	rcall	.-64     	; 0x334 <CAN_int_vect>
     374:	ff 91       	pop	r31
     376:	ef 91       	pop	r30
     378:	bf 91       	pop	r27
     37a:	af 91       	pop	r26
     37c:	9f 91       	pop	r25
     37e:	8f 91       	pop	r24
     380:	7f 91       	pop	r23
     382:	6f 91       	pop	r22
     384:	5f 91       	pop	r21
     386:	4f 91       	pop	r20
     388:	3f 91       	pop	r19
     38a:	2f 91       	pop	r18
     38c:	0f 90       	pop	r0
     38e:	0b be       	out	0x3b, r0	; 59
     390:	0f 90       	pop	r0
     392:	0f be       	out	0x3f, r0	; 63
     394:	0f 90       	pop	r0
     396:	1f 90       	pop	r1
     398:	18 95       	reti

0000039a <ADC_init>:
	while(!ADC_ready);
	ADC_ready = 0;
	uint16_t data = ADCL | ADCH << 8;

	return data;
}
     39a:	80 98       	cbi	0x10, 0	; 16
     39c:	ea e7       	ldi	r30, 0x7A	; 122
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	80 81       	ld	r24, Z
     3a2:	80 68       	ori	r24, 0x80	; 128
     3a4:	80 83       	st	Z, r24
     3a6:	80 81       	ld	r24, Z
     3a8:	84 60       	ori	r24, 0x04	; 4
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	82 60       	ori	r24, 0x02	; 2
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	81 60       	ori	r24, 0x01	; 1
     3b6:	80 83       	st	Z, r24
     3b8:	ac e7       	ldi	r26, 0x7C	; 124
     3ba:	b0 e0       	ldi	r27, 0x00	; 0
     3bc:	8c 91       	ld	r24, X
     3be:	80 68       	ori	r24, 0x80	; 128
     3c0:	8c 93       	st	X, r24
     3c2:	8c 91       	ld	r24, X
     3c4:	80 64       	ori	r24, 0x40	; 64
     3c6:	8c 93       	st	X, r24
     3c8:	80 81       	ld	r24, Z
     3ca:	88 60       	ori	r24, 0x08	; 8
     3cc:	80 83       	st	Z, r24
     3ce:	08 95       	ret

000003d0 <__vector_29>:



ISR(ADC_vect){
     3d0:	1f 92       	push	r1
     3d2:	0f 92       	push	r0
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	0f 92       	push	r0
     3d8:	11 24       	eor	r1, r1
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
	ADC_ready = 1;
     3de:	81 e0       	ldi	r24, 0x01	; 1
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	90 93 c3 02 	sts	0x02C3, r25
     3e6:	80 93 c2 02 	sts	0x02C2, r24
	//wake up the CPU
}
     3ea:	9f 91       	pop	r25
     3ec:	8f 91       	pop	r24
     3ee:	0f 90       	pop	r0
     3f0:	0f be       	out	0x3f, r0	; 63
     3f2:	0f 90       	pop	r0
     3f4:	1f 90       	pop	r1
     3f6:	18 95       	reti

000003f8 <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     3f8:	78 94       	sei
	TWI_Master_Initialise();
     3fa:	9c d2       	rcall	.+1336   	; 0x934 <TWI_Master_Initialise>
	cli();
     3fc:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     3fe:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     400:	51 9a       	sbi	0x0a, 1	; 10
     402:	08 95       	ret

00000404 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	00 d0       	rcall	.+0      	; 0x40a <DAC_send_data+0x6>
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     40e:	90 e5       	ldi	r25, 0x50	; 80
     410:	99 83       	std	Y+1, r25	; 0x01
     412:	1a 82       	std	Y+2, r1	; 0x02
     414:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     416:	63 e0       	ldi	r22, 0x03	; 3
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	95 d2       	rcall	.+1322   	; 0x948 <TWI_Start_Transceiver_With_Data>
}
     41e:	0f 90       	pop	r0
     420:	0f 90       	pop	r0
     422:	0f 90       	pop	r0
     424:	df 91       	pop	r29
     426:	cf 91       	pop	r28
     428:	08 95       	ret

0000042a <motor_set_dir>:
	}*/
	
}

void motor_set_dir(void){
	if (dir == LEFT){
     42a:	80 91 06 02 	lds	r24, 0x0206
     42e:	81 30       	cpi	r24, 0x01	; 1
     430:	31 f4       	brne	.+12     	; 0x43e <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     432:	e2 e0       	ldi	r30, 0x02	; 2
     434:	f1 e0       	ldi	r31, 0x01	; 1
     436:	80 81       	ld	r24, Z
     438:	8d 7f       	andi	r24, 0xFD	; 253
     43a:	80 83       	st	Z, r24
     43c:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     43e:	e2 e0       	ldi	r30, 0x02	; 2
     440:	f1 e0       	ldi	r31, 0x01	; 1
     442:	80 81       	ld	r24, Z
     444:	82 60       	ori	r24, 0x02	; 2
     446:	80 83       	st	Z, r24
     448:	08 95       	ret

0000044a <motor_drive>:
	motor_reset_encoder();
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     44a:	cf 93       	push	r28
     44c:	c8 2f       	mov	r28, r24
	motor_set_dir();
     44e:	ed df       	rcall	.-38     	; 0x42a <motor_set_dir>
	DAC_send_data(motor_input);
     450:	8c 2f       	mov	r24, r28
     452:	d8 df       	rcall	.-80     	; 0x404 <DAC_send_data>
	}
	else{
		DAC_send_data(0);
	}*/
	
}
     454:	cf 91       	pop	r28
     456:	08 95       	ret

00000458 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     458:	e2 e0       	ldi	r30, 0x02	; 2
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	80 81       	ld	r24, Z
     45e:	8f 7b       	andi	r24, 0xBF	; 191
     460:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     462:	2f ef       	ldi	r18, 0xFF	; 255
     464:	8a e6       	ldi	r24, 0x6A	; 106
     466:	93 e0       	ldi	r25, 0x03	; 3
     468:	21 50       	subi	r18, 0x01	; 1
     46a:	80 40       	sbci	r24, 0x00	; 0
     46c:	90 40       	sbci	r25, 0x00	; 0
     46e:	e1 f7       	brne	.-8      	; 0x468 <motor_reset_encoder+0x10>
     470:	00 c0       	rjmp	.+0      	; 0x472 <motor_reset_encoder+0x1a>
     472:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     474:	80 81       	ld	r24, Z
     476:	80 64       	ori	r24, 0x40	; 64
     478:	80 83       	st	Z, r24
     47a:	08 95       	ret

0000047c <motor_init>:

 

void motor_init(void){
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     47c:	e1 e0       	ldi	r30, 0x01	; 1
     47e:	f1 e0       	ldi	r31, 0x01	; 1
     480:	80 81       	ld	r24, Z
     482:	80 61       	ori	r24, 0x10	; 16
     484:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     486:	a2 e0       	ldi	r26, 0x02	; 2
     488:	b1 e0       	ldi	r27, 0x01	; 1
     48a:	8c 91       	ld	r24, X
     48c:	80 61       	ori	r24, 0x10	; 16
     48e:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     490:	80 81       	ld	r24, Z
     492:	82 60       	ori	r24, 0x02	; 2
     494:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     496:	80 81       	ld	r24, Z
     498:	80 62       	ori	r24, 0x20	; 32
     49a:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     49c:	80 81       	ld	r24, Z
     49e:	88 60       	ori	r24, 0x08	; 8
     4a0:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     4a2:	80 81       	ld	r24, Z
     4a4:	80 64       	ori	r24, 0x40	; 64
     4a6:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     4a8:	8c 91       	ld	r24, X
     4aa:	80 62       	ori	r24, 0x20	; 32
     4ac:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     4ae:	8c 91       	ld	r24, X
     4b0:	80 64       	ori	r24, 0x40	; 64
     4b2:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     4b4:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     4b8:	cf cf       	rjmp	.-98     	; 0x458 <motor_reset_encoder>
     4ba:	08 95       	ret

000004bc <motor_read_encoder>:
	set_bit(PORTH, PH6);
	//Reset
}

int16_t motor_read_encoder(void){
	clr_bit(PORTH, PH5);		//!OE low
     4bc:	e2 e0       	ldi	r30, 0x02	; 2
     4be:	f1 e0       	ldi	r31, 0x01	; 1
     4c0:	80 81       	ld	r24, Z
     4c2:	8f 7d       	andi	r24, 0xDF	; 223
     4c4:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     4c6:	80 81       	ld	r24, Z
     4c8:	87 7f       	andi	r24, 0xF7	; 247
     4ca:	80 83       	st	Z, r24
     4cc:	2f ef       	ldi	r18, 0xFF	; 255
     4ce:	89 ef       	ldi	r24, 0xF9	; 249
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	21 50       	subi	r18, 0x01	; 1
     4d4:	80 40       	sbci	r24, 0x00	; 0
     4d6:	90 40       	sbci	r25, 0x00	; 0
     4d8:	e1 f7       	brne	.-8      	; 0x4d2 <motor_read_encoder+0x16>
     4da:	00 c0       	rjmp	.+0      	; 0x4dc <motor_read_encoder+0x20>
     4dc:	00 00       	nop
	_delay_ms(20); 
	int16_t data = PINK << 8;	//Read MSB
     4de:	60 91 06 01 	lds	r22, 0x0106
     4e2:	70 e0       	ldi	r23, 0x00	; 0
     4e4:	76 2f       	mov	r23, r22
     4e6:	66 27       	eor	r22, r22
	set_bit(PORTH, PH3);		//SEL high
     4e8:	80 81       	ld	r24, Z
     4ea:	88 60       	ori	r24, 0x08	; 8
     4ec:	80 83       	st	Z, r24
     4ee:	2f ef       	ldi	r18, 0xFF	; 255
     4f0:	89 ef       	ldi	r24, 0xF9	; 249
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	21 50       	subi	r18, 0x01	; 1
     4f6:	80 40       	sbci	r24, 0x00	; 0
     4f8:	90 40       	sbci	r25, 0x00	; 0
     4fa:	e1 f7       	brne	.-8      	; 0x4f4 <motor_read_encoder+0x38>
     4fc:	00 c0       	rjmp	.+0      	; 0x4fe <motor_read_encoder+0x42>
     4fe:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     500:	80 91 06 01 	lds	r24, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     504:	90 81       	ld	r25, Z
     506:	90 62       	ori	r25, 0x20	; 32
     508:	90 83       	st	Z, r25
	int16_t data = PINK << 8;	//Read MSB
	set_bit(PORTH, PH3);		//SEL high
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     50a:	68 2b       	or	r22, r24
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
	
	return data*(-0.027);
     50c:	88 27       	eor	r24, r24
     50e:	77 fd       	sbrc	r23, 7
     510:	80 95       	com	r24
     512:	98 2f       	mov	r25, r24
     514:	5a d3       	rcall	.+1716   	; 0xbca <__floatsisf>
     516:	2b e1       	ldi	r18, 0x1B	; 27
     518:	3f e2       	ldi	r19, 0x2F	; 47
     51a:	4d ed       	ldi	r20, 0xDD	; 221
     51c:	5c eb       	ldi	r21, 0xBC	; 188
     51e:	09 d4       	rcall	.+2066   	; 0xd32 <__mulsf3>
     520:	21 d3       	rcall	.+1602   	; 0xb64 <__fixsfsi>
}
     522:	cb 01       	movw	r24, r22
     524:	08 95       	ret

00000526 <motor_calibration>:



void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     526:	81 e0       	ldi	r24, 0x01	; 1
     528:	80 93 06 02 	sts	0x0206, r24
	motor_drive(255);
     52c:	8f ef       	ldi	r24, 0xFF	; 255
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	8c df       	rcall	.-232    	; 0x44a <motor_drive>
     532:	2f ef       	ldi	r18, 0xFF	; 255
     534:	89 e6       	ldi	r24, 0x69	; 105
     536:	98 e1       	ldi	r25, 0x18	; 24
     538:	21 50       	subi	r18, 0x01	; 1
     53a:	80 40       	sbci	r24, 0x00	; 0
     53c:	90 40       	sbci	r25, 0x00	; 0
     53e:	e1 f7       	brne	.-8      	; 0x538 <motor_calibration+0x12>
     540:	00 c0       	rjmp	.+0      	; 0x542 <motor_calibration+0x1c>
     542:	00 00       	nop
	_delay_ms(500);
	
	//choose zero-position
	motor_reset_encoder();
     544:	89 df       	rcall	.-238    	; 0x458 <motor_reset_encoder>
	printf("encoder value %d\n", motor_read_encoder());
     546:	ba df       	rcall	.-140    	; 0x4bc <motor_read_encoder>
     548:	9f 93       	push	r25
     54a:	8f 93       	push	r24
     54c:	8b e5       	ldi	r24, 0x5B	; 91
     54e:	92 e0       	ldi	r25, 0x02	; 2
     550:	9f 93       	push	r25
     552:	8f 93       	push	r24
     554:	a1 d4       	rcall	.+2370   	; 0xe98 <printf>
	
	dir = RIGHT;
     556:	10 92 06 02 	sts	0x0206, r1
	motor_drive(255);
     55a:	8f ef       	ldi	r24, 0xFF	; 255
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	75 df       	rcall	.-278    	; 0x44a <motor_drive>
     560:	2f ef       	ldi	r18, 0xFF	; 255
     562:	89 e6       	ldi	r24, 0x69	; 105
     564:	98 e1       	ldi	r25, 0x18	; 24
     566:	21 50       	subi	r18, 0x01	; 1
     568:	80 40       	sbci	r24, 0x00	; 0
     56a:	90 40       	sbci	r25, 0x00	; 0
     56c:	e1 f7       	brne	.-8      	; 0x566 <motor_calibration+0x40>
     56e:	00 c0       	rjmp	.+0      	; 0x570 <motor_calibration+0x4a>
     570:	00 00       	nop
	_delay_ms(500);
	right_pos = motor_read_encoder();
     572:	a4 df       	rcall	.-184    	; 0x4bc <motor_read_encoder>
     574:	90 93 c5 02 	sts	0x02C5, r25
     578:	80 93 c4 02 	sts	0x02C4, r24
	motor_drive(0);
     57c:	80 e0       	ldi	r24, 0x00	; 0
     57e:	90 e0       	ldi	r25, 0x00	; 0
     580:	64 df       	rcall	.-312    	; 0x44a <motor_drive>
	printf("top %d\n", right_pos);
     582:	80 91 c5 02 	lds	r24, 0x02C5
     586:	8f 93       	push	r24
     588:	80 91 c4 02 	lds	r24, 0x02C4
     58c:	8f 93       	push	r24
     58e:	8d e6       	ldi	r24, 0x6D	; 109
     590:	92 e0       	ldi	r25, 0x02	; 2
     592:	9f 93       	push	r25
     594:	8f 93       	push	r24
     596:	80 d4       	rcall	.+2304   	; 0xe98 <printf>
     598:	8d b7       	in	r24, 0x3d	; 61
     59a:	9e b7       	in	r25, 0x3e	; 62
     59c:	08 96       	adiw	r24, 0x08	; 8
     59e:	0f b6       	in	r0, 0x3f	; 63
     5a0:	f8 94       	cli
     5a2:	9e bf       	out	0x3e, r25	; 62
     5a4:	0f be       	out	0x3f, r0	; 63
     5a6:	8d bf       	out	0x3d, r24	; 61
     5a8:	08 95       	ret

000005aa <motor_PI>:
}


void motor_PI(int slider_value){
     5aa:	cf 92       	push	r12
     5ac:	df 92       	push	r13
     5ae:	ef 92       	push	r14
     5b0:	ff 92       	push	r15
     5b2:	cf 93       	push	r28
     5b4:	df 93       	push	r29
     5b6:	7c 01       	movw	r14, r24
	static float integral = 0; 
	printf("Slider: %d \t", slider_value);
     5b8:	ff 92       	push	r15
     5ba:	8f 93       	push	r24
     5bc:	85 e7       	ldi	r24, 0x75	; 117
     5be:	92 e0       	ldi	r25, 0x02	; 2
     5c0:	9f 93       	push	r25
     5c2:	8f 93       	push	r24
     5c4:	69 d4       	rcall	.+2258   	; 0xe98 <printf>
	int encoder = motor_read_encoder();
     5c6:	7a df       	rcall	.-268    	; 0x4bc <motor_read_encoder>
     5c8:	ec 01       	movw	r28, r24
	printf("encoder: %d \n", encoder);
     5ca:	df 93       	push	r29
     5cc:	cf 93       	push	r28
     5ce:	82 e8       	ldi	r24, 0x82	; 130
     5d0:	92 e0       	ldi	r25, 0x02	; 2
     5d2:	9f 93       	push	r25
     5d4:	8f 93       	push	r24
     5d6:	60 d4       	rcall	.+2240   	; 0xe98 <printf>
	int error = slider_value - encoder; 
     5d8:	ec 1a       	sub	r14, r28
     5da:	fd 0a       	sbc	r15, r29
	if (error > 0){
     5dc:	8d b7       	in	r24, 0x3d	; 61
     5de:	9e b7       	in	r25, 0x3e	; 62
     5e0:	08 96       	adiw	r24, 0x08	; 8
     5e2:	0f b6       	in	r0, 0x3f	; 63
     5e4:	f8 94       	cli
     5e6:	9e bf       	out	0x3e, r25	; 62
     5e8:	0f be       	out	0x3f, r0	; 63
     5ea:	8d bf       	out	0x3d, r24	; 61
     5ec:	1e 14       	cp	r1, r14
     5ee:	1f 04       	cpc	r1, r15
     5f0:	1c f4       	brge	.+6      	; 0x5f8 <motor_PI+0x4e>
		dir = RIGHT;
     5f2:	10 92 06 02 	sts	0x0206, r1
     5f6:	03 c0       	rjmp	.+6      	; 0x5fe <motor_PI+0x54>
	} else{
		dir = LEFT; 
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	80 93 06 02 	sts	0x0206, r24
	}
	
	
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     5fe:	e7 01       	movw	r28, r14
     600:	ff 20       	and	r15, r15
     602:	24 f4       	brge	.+8      	; 0x60c <motor_PI+0x62>
     604:	cc 27       	eor	r28, r28
     606:	dd 27       	eor	r29, r29
     608:	ce 19       	sub	r28, r14
     60a:	df 09       	sbc	r29, r15
     60c:	c3 30       	cpi	r28, 0x03	; 3
     60e:	d1 05       	cpc	r29, r1
     610:	4c f1       	brlt	.+82     	; 0x664 <motor_PI+0xba>
		printf("error %d \n", error);
     612:	ff 92       	push	r15
     614:	ef 92       	push	r14
     616:	80 e9       	ldi	r24, 0x90	; 144
     618:	92 e0       	ldi	r25, 0x02	; 2
     61a:	9f 93       	push	r25
     61c:	8f 93       	push	r24
     61e:	3c d4       	rcall	.+2168   	; 0xe98 <printf>
		integral = integral + error*ST;
     620:	b7 01       	movw	r22, r14
     622:	88 27       	eor	r24, r24
     624:	77 fd       	sbrc	r23, 7
     626:	80 95       	com	r24
     628:	98 2f       	mov	r25, r24
     62a:	cf d2       	rcall	.+1438   	; 0xbca <__floatsisf>
     62c:	2a e0       	ldi	r18, 0x0A	; 10
     62e:	37 ed       	ldi	r19, 0xD7	; 215
     630:	43 e2       	ldi	r20, 0x23	; 35
     632:	5c e3       	ldi	r21, 0x3C	; 60
     634:	7e d3       	rcall	.+1788   	; 0xd32 <__mulsf3>
     636:	9b 01       	movw	r18, r22
     638:	ac 01       	movw	r20, r24
     63a:	60 91 b6 02 	lds	r22, 0x02B6
     63e:	70 91 b7 02 	lds	r23, 0x02B7
     642:	80 91 b8 02 	lds	r24, 0x02B8
     646:	90 91 b9 02 	lds	r25, 0x02B9
     64a:	24 d2       	rcall	.+1096   	; 0xa94 <__addsf3>
     64c:	60 93 b6 02 	sts	0x02B6, r22
     650:	70 93 b7 02 	sts	0x02B7, r23
     654:	80 93 b8 02 	sts	0x02B8, r24
     658:	90 93 b9 02 	sts	0x02B9, r25
     65c:	0f 90       	pop	r0
     65e:	0f 90       	pop	r0
     660:	0f 90       	pop	r0
     662:	0f 90       	pop	r0
	} 
	
	int output = Kp*abs(error) + Ki*integral;
     664:	be 01       	movw	r22, r28
     666:	88 27       	eor	r24, r24
     668:	77 fd       	sbrc	r23, 7
     66a:	80 95       	com	r24
     66c:	98 2f       	mov	r25, r24
     66e:	ad d2       	rcall	.+1370   	; 0xbca <__floatsisf>
     670:	6b 01       	movw	r12, r22
     672:	7c 01       	movw	r14, r24
     674:	2d ec       	ldi	r18, 0xCD	; 205
     676:	3c ec       	ldi	r19, 0xCC	; 204
     678:	4c ec       	ldi	r20, 0xCC	; 204
     67a:	5d e3       	ldi	r21, 0x3D	; 61
     67c:	60 91 b6 02 	lds	r22, 0x02B6
     680:	70 91 b7 02 	lds	r23, 0x02B7
     684:	80 91 b8 02 	lds	r24, 0x02B8
     688:	90 91 b9 02 	lds	r25, 0x02B9
     68c:	52 d3       	rcall	.+1700   	; 0xd32 <__mulsf3>
     68e:	9b 01       	movw	r18, r22
     690:	ac 01       	movw	r20, r24
     692:	c7 01       	movw	r24, r14
     694:	b6 01       	movw	r22, r12
     696:	fe d1       	rcall	.+1020   	; 0xa94 <__addsf3>
     698:	65 d2       	rcall	.+1226   	; 0xb64 <__fixsfsi>
     69a:	77 23       	and	r23, r23
     69c:	14 f4       	brge	.+4      	; 0x6a2 <motor_PI+0xf8>
     69e:	60 e0       	ldi	r22, 0x00	; 0
     6a0:	70 e0       	ldi	r23, 0x00	; 0
     6a2:	eb 01       	movw	r28, r22
     6a4:	6f 3f       	cpi	r22, 0xFF	; 255
     6a6:	71 05       	cpc	r23, r1
     6a8:	19 f0       	breq	.+6      	; 0x6b0 <motor_PI+0x106>
     6aa:	14 f0       	brlt	.+4      	; 0x6b0 <motor_PI+0x106>
     6ac:	cf ef       	ldi	r28, 0xFF	; 255
     6ae:	d0 e0       	ldi	r29, 0x00	; 0
		output = MAX;
	} else if (output < MIN){
		output = MIN;
	} 
	
	printf("output %d \n", output);
     6b0:	df 93       	push	r29
     6b2:	cf 93       	push	r28
     6b4:	8b e9       	ldi	r24, 0x9B	; 155
     6b6:	92 e0       	ldi	r25, 0x02	; 2
     6b8:	9f 93       	push	r25
     6ba:	8f 93       	push	r24
     6bc:	ed d3       	rcall	.+2010   	; 0xe98 <printf>
	
	motor_drive(output);
     6be:	ce 01       	movw	r24, r28
     6c0:	c4 de       	rcall	.-632    	; 0x44a <motor_drive>
     6c2:	0f 90       	pop	r0
     6c4:	0f 90       	pop	r0
     6c6:	0f 90       	pop	r0
     6c8:	0f 90       	pop	r0
}
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	ff 90       	pop	r15
     6d0:	ef 90       	pop	r14
     6d2:	df 90       	pop	r13
     6d4:	cf 90       	pop	r12
     6d6:	08 95       	ret

000006d8 <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     6d8:	d2 d0       	rcall	.+420    	; 0x87e <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     6da:	66 ea       	ldi	r22, 0xA6	; 166
     6dc:	7b e9       	ldi	r23, 0x9B	; 155
     6de:	84 ec       	ldi	r24, 0xC4	; 196
     6e0:	9a e3       	ldi	r25, 0x3A	; 58
     6e2:	f4 c0       	rjmp	.+488    	; 0x8cc <pwm_set_pulse_width>
     6e4:	08 95       	ret

000006e6 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     6e6:	88 38       	cpi	r24, 0x88	; 136
     6e8:	a8 f0       	brcs	.+42     	; 0x714 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     6ea:	68 2f       	mov	r22, r24
     6ec:	70 e0       	ldi	r23, 0x00	; 0
     6ee:	64 58       	subi	r22, 0x84	; 132
     6f0:	71 09       	sbc	r23, r1
     6f2:	88 27       	eor	r24, r24
     6f4:	77 fd       	sbrc	r23, 7
     6f6:	80 95       	com	r24
     6f8:	98 2f       	mov	r25, r24
     6fa:	67 d2       	rcall	.+1230   	; 0xbca <__floatsisf>
     6fc:	2d eb       	ldi	r18, 0xBD	; 189
     6fe:	37 e3       	ldi	r19, 0x37	; 55
     700:	46 e8       	ldi	r20, 0x86	; 134
     702:	56 e3       	ldi	r21, 0x36	; 54
     704:	16 d3       	rcall	.+1580   	; 0xd32 <__mulsf3>
     706:	26 ea       	ldi	r18, 0xA6	; 166
     708:	3b e9       	ldi	r19, 0x9B	; 155
     70a:	44 ec       	ldi	r20, 0xC4	; 196
     70c:	5a e3       	ldi	r21, 0x3A	; 58
     70e:	c2 d1       	rcall	.+900    	; 0xa94 <__addsf3>
     710:	dd c0       	rjmp	.+442    	; 0x8cc <pwm_set_pulse_width>
     712:	08 95       	ret
	}
	else if (dir < 130){
     714:	82 38       	cpi	r24, 0x82	; 130
     716:	88 f4       	brcc	.+34     	; 0x73a <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     718:	68 2f       	mov	r22, r24
     71a:	70 e0       	ldi	r23, 0x00	; 0
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	54 d2       	rcall	.+1192   	; 0xbca <__floatsisf>
     722:	2d eb       	ldi	r18, 0xBD	; 189
     724:	37 e3       	ldi	r19, 0x37	; 55
     726:	46 e8       	ldi	r20, 0x86	; 134
     728:	56 e3       	ldi	r21, 0x36	; 54
     72a:	03 d3       	rcall	.+1542   	; 0xd32 <__mulsf3>
     72c:	2a ef       	ldi	r18, 0xFA	; 250
     72e:	3d ee       	ldi	r19, 0xED	; 237
     730:	4b e6       	ldi	r20, 0x6B	; 107
     732:	5a e3       	ldi	r21, 0x3A	; 58
     734:	af d1       	rcall	.+862    	; 0xa94 <__addsf3>
     736:	ca c0       	rjmp	.+404    	; 0x8cc <pwm_set_pulse_width>
     738:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     73a:	66 ea       	ldi	r22, 0xA6	; 166
     73c:	7b e9       	ldi	r23, 0x9B	; 155
     73e:	84 ec       	ldi	r24, 0xC4	; 196
     740:	9a e3       	ldi	r25, 0x3A	; 58
     742:	c4 c0       	rjmp	.+392    	; 0x8cc <pwm_set_pulse_width>
     744:	08 95       	ret

00000746 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     746:	e0 ec       	ldi	r30, 0xC0	; 192
     748:	f0 e0       	ldi	r31, 0x00	; 0
     74a:	90 81       	ld	r25, Z
     74c:	95 ff       	sbrs	r25, 5
     74e:	fd cf       	rjmp	.-6      	; 0x74a <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     750:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	08 95       	ret

0000075a <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     75a:	e0 ec       	ldi	r30, 0xC0	; 192
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	80 81       	ld	r24, Z
     760:	88 23       	and	r24, r24
     762:	ec f7       	brge	.-6      	; 0x75e <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     764:	80 91 c6 00 	lds	r24, 0x00C6
}
     768:	08 95       	ret

0000076a <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     76a:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     76e:	88 e1       	ldi	r24, 0x18	; 24
     770:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     774:	6d ea       	ldi	r22, 0xAD	; 173
     776:	73 e0       	ldi	r23, 0x03	; 3
     778:	83 ea       	ldi	r24, 0xA3	; 163
     77a:	93 e0       	ldi	r25, 0x03	; 3
     77c:	43 d3       	rcall	.+1670   	; 0xe04 <fdevopen>
     77e:	90 93 c7 02 	sts	0x02C7, r25
     782:	80 93 c6 02 	sts	0x02C6, r24
	
	
	return 0; 
}
     786:	80 e0       	ldi	r24, 0x00	; 0
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	08 95       	ret

0000078c <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     78c:	65 d0       	rcall	.+202    	; 0x858 <SPI_activate_SS>
     78e:	80 ec       	ldi	r24, 0xC0	; 192
     790:	5d d0       	rcall	.+186    	; 0x84c <SPI_read_write>
     792:	64 c0       	rjmp	.+200    	; 0x85c <SPI_deactivate_SS>
     794:	08 95       	ret

00000796 <MCP2515_read>:
     796:	cf 93       	push	r28
     798:	c8 2f       	mov	r28, r24
     79a:	5e d0       	rcall	.+188    	; 0x858 <SPI_activate_SS>
     79c:	83 e0       	ldi	r24, 0x03	; 3
     79e:	56 d0       	rcall	.+172    	; 0x84c <SPI_read_write>
     7a0:	8c 2f       	mov	r24, r28
     7a2:	54 d0       	rcall	.+168    	; 0x84c <SPI_read_write>
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	52 d0       	rcall	.+164    	; 0x84c <SPI_read_write>
     7a8:	c8 2f       	mov	r28, r24
     7aa:	58 d0       	rcall	.+176    	; 0x85c <SPI_deactivate_SS>
     7ac:	8c 2f       	mov	r24, r28
     7ae:	cf 91       	pop	r28
     7b0:	08 95       	ret

000007b2 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     7b2:	1f 93       	push	r17
     7b4:	cf 93       	push	r28
     7b6:	df 93       	push	r29
     7b8:	18 2f       	mov	r17, r24
     7ba:	d6 2f       	mov	r29, r22
     7bc:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     7be:	4c d0       	rcall	.+152    	; 0x858 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     7c0:	85 e0       	ldi	r24, 0x05	; 5
     7c2:	44 d0       	rcall	.+136    	; 0x84c <SPI_read_write>
	SPI_read_write(address);
     7c4:	81 2f       	mov	r24, r17
     7c6:	42 d0       	rcall	.+132    	; 0x84c <SPI_read_write>
	SPI_read_write(mask_byte);
     7c8:	8d 2f       	mov	r24, r29
     7ca:	40 d0       	rcall	.+128    	; 0x84c <SPI_read_write>
	SPI_read_write(data_byte);
     7cc:	8c 2f       	mov	r24, r28
     7ce:	3e d0       	rcall	.+124    	; 0x84c <SPI_read_write>
	SPI_deactivate_SS();
     7d0:	45 d0       	rcall	.+138    	; 0x85c <SPI_deactivate_SS>
     7d2:	df 91       	pop	r29
     7d4:	cf 91       	pop	r28
     7d6:	1f 91       	pop	r17
     7d8:	08 95       	ret

000007da <main>:
#include "driver_DAC.h"

volatile uint8_t rx_int_flag = 0;

int main(void)
{
     7da:	cf 93       	push	r28
     7dc:	df 93       	push	r29
     7de:	cd b7       	in	r28, 0x3d	; 61
     7e0:	de b7       	in	r29, 0x3e	; 62
     7e2:	2c 97       	sbiw	r28, 0x0c	; 12
     7e4:	0f b6       	in	r0, 0x3f	; 63
     7e6:	f8 94       	cli
     7e8:	de bf       	out	0x3e, r29	; 62
     7ea:	0f be       	out	0x3f, r0	; 63
     7ec:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     7ee:	f8 94       	cli
	UART_init(MYUBRR);
     7f0:	87 e6       	ldi	r24, 0x67	; 103
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	ba df       	rcall	.-140    	; 0x76a <UART_init>
	CAN_init();
     7f6:	e8 dc       	rcall	.-1584   	; 0x1c8 <CAN_init>
	servo_init();
     7f8:	6f df       	rcall	.-290    	; 0x6d8 <servo_init>
	ADC_init();
     7fa:	cf dd       	rcall	.-1122   	; 0x39a <ADC_init>
	DAC_init();
     7fc:	fd dd       	rcall	.-1030   	; 0x3f8 <DAC_init>
	motor_init();
     7fe:	3e de       	rcall	.-900    	; 0x47c <motor_init>
	sei();			//global interrupt enable
     800:	78 94       	sei
	
	motor_calibration();
     802:	91 de       	rcall	.-734    	; 0x526 <motor_calibration>
		//printf("ENCODER: %d\n",motor_read_encoder());
		if(rx_int_flag){
			printf("can received \n");
			Message recieve_msg = CAN_recieve();
			
			for (int i = 0; i < recieve_msg.length; i ++){
     804:	f1 2c       	mov	r15, r1
     806:	00 e0       	ldi	r16, 0x00	; 0
	motor_calibration();

	while(1)
	{	
		//printf("ENCODER: %d\n",motor_read_encoder());
		if(rx_int_flag){
     808:	80 91 ba 02 	lds	r24, 0x02BA
     80c:	88 23       	and	r24, r24
     80e:	b9 f0       	breq	.+46     	; 0x83e <main+0x64>
			printf("can received \n");
     810:	87 ea       	ldi	r24, 0xA7	; 167
     812:	92 e0       	ldi	r25, 0x02	; 2
     814:	52 d3       	rcall	.+1700   	; 0xeba <puts>
			Message recieve_msg = CAN_recieve();
     816:	ce 01       	movw	r24, r28
     818:	01 96       	adiw	r24, 0x01	; 1
     81a:	20 dd       	rcall	.-1472   	; 0x25c <CAN_recieve>
     81c:	2b 81       	ldd	r18, Y+3	; 0x03
     81e:	3c 81       	ldd	r19, Y+4	; 0x04
			
			for (int i = 0; i < recieve_msg.length; i ++){
     820:	12 16       	cp	r1, r18
     822:	13 06       	cpc	r1, r19
     824:	34 f4       	brge	.+12     	; 0x832 <main+0x58>
     826:	8f 2d       	mov	r24, r15
     828:	90 2f       	mov	r25, r16
     82a:	01 96       	adiw	r24, 0x01	; 1
     82c:	82 17       	cp	r24, r18
     82e:	93 07       	cpc	r25, r19
     830:	e1 f7       	brne	.-8      	; 0x82a <main+0x50>
				//printf("%d", recieve_msg.data[i]);
				//printf("\n");
			}
			uint8_t joystick_pos_x = recieve_msg.data[1];
			uint8_t slider_pos_r = recieve_msg.data[0];
     832:	1d 81       	ldd	r17, Y+5	; 0x05
			//printf("servo = %d \t", recieve_msg.data[1]);
			//printf("slider = %d \n", recieve_msg.data[0]);
			servo_set_pos(joystick_pos_x);
     834:	8e 81       	ldd	r24, Y+6	; 0x06
     836:	57 df       	rcall	.-338    	; 0x6e6 <servo_set_pos>
			motor_PI(slider_pos_r);
     838:	81 2f       	mov	r24, r17
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	b6 de       	rcall	.-660    	; 0x5aa <motor_PI>
     83e:	8f e9       	ldi	r24, 0x9F	; 159
     840:	9f e0       	ldi	r25, 0x0F	; 15
     842:	01 97       	sbiw	r24, 0x01	; 1
     844:	f1 f7       	brne	.-4      	; 0x842 <main+0x68>
     846:	00 c0       	rjmp	.+0      	; 0x848 <main+0x6e>
     848:	00 00       	nop
     84a:	de cf       	rjmp	.-68     	; 0x808 <main+0x2e>

0000084c <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     84c:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     84e:	0d b4       	in	r0, 0x2d	; 45
     850:	07 fe       	sbrs	r0, 7
     852:	fd cf       	rjmp	.-6      	; 0x84e <SPI_read_write+0x2>
	
	return SPDR;
     854:	8e b5       	in	r24, 0x2e	; 46
}
     856:	08 95       	ret

00000858 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     858:	2f 98       	cbi	0x05, 7	; 5
     85a:	08 95       	ret

0000085c <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     85c:	2f 9a       	sbi	0x05, 7	; 5
     85e:	08 95       	ret

00000860 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     860:	8c b5       	in	r24, 0x2c	; 44
     862:	80 61       	ori	r24, 0x10	; 16
     864:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     866:	8c b5       	in	r24, 0x2c	; 44
     868:	81 60       	ori	r24, 0x01	; 1
     86a:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     86c:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     86e:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     870:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     872:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     874:	8c b5       	in	r24, 0x2c	; 44
     876:	80 64       	ori	r24, 0x40	; 64
     878:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     87a:	f0 cf       	rjmp	.-32     	; 0x85c <SPI_deactivate_SS>
     87c:	08 95       	ret

0000087e <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     87e:	e0 e8       	ldi	r30, 0x80	; 128
     880:	f0 e0       	ldi	r31, 0x00	; 0
     882:	80 81       	ld	r24, Z
     884:	80 68       	ori	r24, 0x80	; 128
     886:	80 83       	st	Z, r24
     888:	80 81       	ld	r24, Z
     88a:	8f 7b       	andi	r24, 0xBF	; 191
     88c:	80 83       	st	Z, r24
     88e:	80 81       	ld	r24, Z
     890:	82 60       	ori	r24, 0x02	; 2
     892:	80 83       	st	Z, r24
     894:	80 81       	ld	r24, Z
     896:	8e 7f       	andi	r24, 0xFE	; 254
     898:	80 83       	st	Z, r24
     89a:	e1 e8       	ldi	r30, 0x81	; 129
     89c:	f0 e0       	ldi	r31, 0x00	; 0
     89e:	80 81       	ld	r24, Z
     8a0:	88 60       	ori	r24, 0x08	; 8
     8a2:	80 83       	st	Z, r24
     8a4:	80 81       	ld	r24, Z
     8a6:	80 61       	ori	r24, 0x10	; 16
     8a8:	80 83       	st	Z, r24
     8aa:	80 81       	ld	r24, Z
     8ac:	84 60       	ori	r24, 0x04	; 4
     8ae:	80 83       	st	Z, r24
     8b0:	80 81       	ld	r24, Z
     8b2:	8d 7f       	andi	r24, 0xFD	; 253
     8b4:	80 83       	st	Z, r24
     8b6:	80 81       	ld	r24, Z
     8b8:	8e 7f       	andi	r24, 0xFE	; 254
     8ba:	80 83       	st	Z, r24
     8bc:	25 9a       	sbi	0x04, 5	; 4
     8be:	81 ee       	ldi	r24, 0xE1	; 225
     8c0:	94 e0       	ldi	r25, 0x04	; 4
     8c2:	90 93 87 00 	sts	0x0087, r25
     8c6:	80 93 86 00 	sts	0x0086, r24
     8ca:	08 95       	ret

000008cc <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     8cc:	cf 92       	push	r12
     8ce:	df 92       	push	r13
     8d0:	ef 92       	push	r14
     8d2:	ff 92       	push	r15
     8d4:	cf 93       	push	r28
     8d6:	6b 01       	movw	r12, r22
     8d8:	7c 01       	movw	r14, r24
	cli();
     8da:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     8dc:	c1 e0       	ldi	r28, 0x01	; 1
     8de:	2a ef       	ldi	r18, 0xFA	; 250
     8e0:	3d ee       	ldi	r19, 0xED	; 237
     8e2:	4b e6       	ldi	r20, 0x6B	; 107
     8e4:	5a e3       	ldi	r21, 0x3A	; 58
     8e6:	21 d2       	rcall	.+1090   	; 0xd2a <__gesf2>
     8e8:	18 16       	cp	r1, r24
     8ea:	0c f0       	brlt	.+2      	; 0x8ee <pwm_set_pulse_width+0x22>
     8ec:	c0 e0       	ldi	r28, 0x00	; 0
     8ee:	cc 23       	and	r28, r28
     8f0:	d1 f0       	breq	.+52     	; 0x926 <pwm_set_pulse_width+0x5a>
     8f2:	27 e2       	ldi	r18, 0x27	; 39
     8f4:	30 ea       	ldi	r19, 0xA0	; 160
     8f6:	49 e0       	ldi	r20, 0x09	; 9
     8f8:	5b e3       	ldi	r21, 0x3B	; 59
     8fa:	c7 01       	movw	r24, r14
     8fc:	b6 01       	movw	r22, r12
     8fe:	2e d1       	rcall	.+604    	; 0xb5c <__cmpsf2>
     900:	88 23       	and	r24, r24
     902:	8c f4       	brge	.+34     	; 0x926 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     904:	20 e0       	ldi	r18, 0x00	; 0
     906:	34 e2       	ldi	r19, 0x24	; 36
     908:	44 e7       	ldi	r20, 0x74	; 116
     90a:	57 e4       	ldi	r21, 0x47	; 71
     90c:	c7 01       	movw	r24, r14
     90e:	b6 01       	movw	r22, r12
     910:	10 d2       	rcall	.+1056   	; 0xd32 <__mulsf3>
     912:	20 e0       	ldi	r18, 0x00	; 0
     914:	30 e0       	ldi	r19, 0x00	; 0
     916:	40 e0       	ldi	r20, 0x00	; 0
     918:	5f e3       	ldi	r21, 0x3F	; 63
     91a:	bb d0       	rcall	.+374    	; 0xa92 <__subsf3>
     91c:	28 d1       	rcall	.+592    	; 0xb6e <__fixunssfsi>
		OCR1A = pulse;
     91e:	70 93 89 00 	sts	0x0089, r23
     922:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     926:	78 94       	sei
}
     928:	cf 91       	pop	r28
     92a:	ff 90       	pop	r15
     92c:	ef 90       	pop	r14
     92e:	df 90       	pop	r13
     930:	cf 90       	pop	r12
     932:	08 95       	ret

00000934 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     934:	8c e0       	ldi	r24, 0x0C	; 12
     936:	80 93 b8 00 	sts	0x00B8, r24
     93a:	8f ef       	ldi	r24, 0xFF	; 255
     93c:	80 93 bb 00 	sts	0x00BB, r24
     940:	84 e0       	ldi	r24, 0x04	; 4
     942:	80 93 bc 00 	sts	0x00BC, r24
     946:	08 95       	ret

00000948 <TWI_Start_Transceiver_With_Data>:
     948:	ec eb       	ldi	r30, 0xBC	; 188
     94a:	f0 e0       	ldi	r31, 0x00	; 0
     94c:	20 81       	ld	r18, Z
     94e:	20 fd       	sbrc	r18, 0
     950:	fd cf       	rjmp	.-6      	; 0x94c <TWI_Start_Transceiver_With_Data+0x4>
     952:	60 93 bd 02 	sts	0x02BD, r22
     956:	fc 01       	movw	r30, r24
     958:	20 81       	ld	r18, Z
     95a:	20 93 be 02 	sts	0x02BE, r18
     95e:	20 fd       	sbrc	r18, 0
     960:	0c c0       	rjmp	.+24     	; 0x97a <TWI_Start_Transceiver_With_Data+0x32>
     962:	62 30       	cpi	r22, 0x02	; 2
     964:	50 f0       	brcs	.+20     	; 0x97a <TWI_Start_Transceiver_With_Data+0x32>
     966:	dc 01       	movw	r26, r24
     968:	11 96       	adiw	r26, 0x01	; 1
     96a:	ef eb       	ldi	r30, 0xBF	; 191
     96c:	f2 e0       	ldi	r31, 0x02	; 2
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	9d 91       	ld	r25, X+
     972:	91 93       	st	Z+, r25
     974:	8f 5f       	subi	r24, 0xFF	; 255
     976:	86 13       	cpse	r24, r22
     978:	fb cf       	rjmp	.-10     	; 0x970 <TWI_Start_Transceiver_With_Data+0x28>
     97a:	10 92 bc 02 	sts	0x02BC, r1
     97e:	88 ef       	ldi	r24, 0xF8	; 248
     980:	80 93 07 02 	sts	0x0207, r24
     984:	85 ea       	ldi	r24, 0xA5	; 165
     986:	80 93 bc 00 	sts	0x00BC, r24
     98a:	08 95       	ret

0000098c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     98c:	1f 92       	push	r1
     98e:	0f 92       	push	r0
     990:	0f b6       	in	r0, 0x3f	; 63
     992:	0f 92       	push	r0
     994:	11 24       	eor	r1, r1
     996:	0b b6       	in	r0, 0x3b	; 59
     998:	0f 92       	push	r0
     99a:	2f 93       	push	r18
     99c:	3f 93       	push	r19
     99e:	8f 93       	push	r24
     9a0:	9f 93       	push	r25
     9a2:	af 93       	push	r26
     9a4:	bf 93       	push	r27
     9a6:	ef 93       	push	r30
     9a8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9aa:	80 91 b9 00 	lds	r24, 0x00B9
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	fc 01       	movw	r30, r24
     9b2:	38 97       	sbiw	r30, 0x08	; 8
     9b4:	e1 35       	cpi	r30, 0x51	; 81
     9b6:	f1 05       	cpc	r31, r1
     9b8:	08 f0       	brcs	.+2      	; 0x9bc <__vector_39+0x30>
     9ba:	55 c0       	rjmp	.+170    	; 0xa66 <__vector_39+0xda>
     9bc:	ee 58       	subi	r30, 0x8E	; 142
     9be:	ff 4f       	sbci	r31, 0xFF	; 255
     9c0:	1b c2       	rjmp	.+1078   	; 0xdf8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9c2:	10 92 bb 02 	sts	0x02BB, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9c6:	e0 91 bb 02 	lds	r30, 0x02BB
     9ca:	80 91 bd 02 	lds	r24, 0x02BD
     9ce:	e8 17       	cp	r30, r24
     9d0:	70 f4       	brcc	.+28     	; 0x9ee <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	8e 0f       	add	r24, r30
     9d6:	80 93 bb 02 	sts	0x02BB, r24
     9da:	f0 e0       	ldi	r31, 0x00	; 0
     9dc:	e2 54       	subi	r30, 0x42	; 66
     9de:	fd 4f       	sbci	r31, 0xFD	; 253
     9e0:	80 81       	ld	r24, Z
     9e2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9e6:	85 e8       	ldi	r24, 0x85	; 133
     9e8:	80 93 bc 00 	sts	0x00BC, r24
     9ec:	43 c0       	rjmp	.+134    	; 0xa74 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     9ee:	80 91 bc 02 	lds	r24, 0x02BC
     9f2:	81 60       	ori	r24, 0x01	; 1
     9f4:	80 93 bc 02 	sts	0x02BC, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9f8:	84 e9       	ldi	r24, 0x94	; 148
     9fa:	80 93 bc 00 	sts	0x00BC, r24
     9fe:	3a c0       	rjmp	.+116    	; 0xa74 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a00:	e0 91 bb 02 	lds	r30, 0x02BB
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	8e 0f       	add	r24, r30
     a08:	80 93 bb 02 	sts	0x02BB, r24
     a0c:	80 91 bb 00 	lds	r24, 0x00BB
     a10:	f0 e0       	ldi	r31, 0x00	; 0
     a12:	e2 54       	subi	r30, 0x42	; 66
     a14:	fd 4f       	sbci	r31, 0xFD	; 253
     a16:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a18:	20 91 bb 02 	lds	r18, 0x02BB
     a1c:	30 e0       	ldi	r19, 0x00	; 0
     a1e:	80 91 bd 02 	lds	r24, 0x02BD
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	01 97       	sbiw	r24, 0x01	; 1
     a26:	28 17       	cp	r18, r24
     a28:	39 07       	cpc	r19, r25
     a2a:	24 f4       	brge	.+8      	; 0xa34 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a2c:	85 ec       	ldi	r24, 0xC5	; 197
     a2e:	80 93 bc 00 	sts	0x00BC, r24
     a32:	20 c0       	rjmp	.+64     	; 0xa74 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a34:	85 e8       	ldi	r24, 0x85	; 133
     a36:	80 93 bc 00 	sts	0x00BC, r24
     a3a:	1c c0       	rjmp	.+56     	; 0xa74 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a3c:	80 91 bb 00 	lds	r24, 0x00BB
     a40:	e0 91 bb 02 	lds	r30, 0x02BB
     a44:	f0 e0       	ldi	r31, 0x00	; 0
     a46:	e2 54       	subi	r30, 0x42	; 66
     a48:	fd 4f       	sbci	r31, 0xFD	; 253
     a4a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a4c:	80 91 bc 02 	lds	r24, 0x02BC
     a50:	81 60       	ori	r24, 0x01	; 1
     a52:	80 93 bc 02 	sts	0x02BC, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a56:	84 e9       	ldi	r24, 0x94	; 148
     a58:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a5c:	0b c0       	rjmp	.+22     	; 0xa74 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a5e:	85 ea       	ldi	r24, 0xA5	; 165
     a60:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a64:	07 c0       	rjmp	.+14     	; 0xa74 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a66:	80 91 b9 00 	lds	r24, 0x00B9
     a6a:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a6e:	84 e0       	ldi	r24, 0x04	; 4
     a70:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a74:	ff 91       	pop	r31
     a76:	ef 91       	pop	r30
     a78:	bf 91       	pop	r27
     a7a:	af 91       	pop	r26
     a7c:	9f 91       	pop	r25
     a7e:	8f 91       	pop	r24
     a80:	3f 91       	pop	r19
     a82:	2f 91       	pop	r18
     a84:	0f 90       	pop	r0
     a86:	0b be       	out	0x3b, r0	; 59
     a88:	0f 90       	pop	r0
     a8a:	0f be       	out	0x3f, r0	; 63
     a8c:	0f 90       	pop	r0
     a8e:	1f 90       	pop	r1
     a90:	18 95       	reti

00000a92 <__subsf3>:
     a92:	50 58       	subi	r21, 0x80	; 128

00000a94 <__addsf3>:
     a94:	bb 27       	eor	r27, r27
     a96:	aa 27       	eor	r26, r26
     a98:	0e d0       	rcall	.+28     	; 0xab6 <__addsf3x>
     a9a:	0d c1       	rjmp	.+538    	; 0xcb6 <__fp_round>
     a9c:	fe d0       	rcall	.+508    	; 0xc9a <__fp_pscA>
     a9e:	30 f0       	brcs	.+12     	; 0xaac <__addsf3+0x18>
     aa0:	03 d1       	rcall	.+518    	; 0xca8 <__fp_pscB>
     aa2:	20 f0       	brcs	.+8      	; 0xaac <__addsf3+0x18>
     aa4:	31 f4       	brne	.+12     	; 0xab2 <__addsf3+0x1e>
     aa6:	9f 3f       	cpi	r25, 0xFF	; 255
     aa8:	11 f4       	brne	.+4      	; 0xaae <__addsf3+0x1a>
     aaa:	1e f4       	brtc	.+6      	; 0xab2 <__addsf3+0x1e>
     aac:	f3 c0       	rjmp	.+486    	; 0xc94 <__fp_nan>
     aae:	0e f4       	brtc	.+2      	; 0xab2 <__addsf3+0x1e>
     ab0:	e0 95       	com	r30
     ab2:	e7 fb       	bst	r30, 7
     ab4:	e9 c0       	rjmp	.+466    	; 0xc88 <__fp_inf>

00000ab6 <__addsf3x>:
     ab6:	e9 2f       	mov	r30, r25
     ab8:	0f d1       	rcall	.+542    	; 0xcd8 <__fp_split3>
     aba:	80 f3       	brcs	.-32     	; 0xa9c <__addsf3+0x8>
     abc:	ba 17       	cp	r27, r26
     abe:	62 07       	cpc	r22, r18
     ac0:	73 07       	cpc	r23, r19
     ac2:	84 07       	cpc	r24, r20
     ac4:	95 07       	cpc	r25, r21
     ac6:	18 f0       	brcs	.+6      	; 0xace <__addsf3x+0x18>
     ac8:	71 f4       	brne	.+28     	; 0xae6 <__addsf3x+0x30>
     aca:	9e f5       	brtc	.+102    	; 0xb32 <__addsf3x+0x7c>
     acc:	27 c1       	rjmp	.+590    	; 0xd1c <__fp_zero>
     ace:	0e f4       	brtc	.+2      	; 0xad2 <__addsf3x+0x1c>
     ad0:	e0 95       	com	r30
     ad2:	0b 2e       	mov	r0, r27
     ad4:	ba 2f       	mov	r27, r26
     ad6:	a0 2d       	mov	r26, r0
     ad8:	0b 01       	movw	r0, r22
     ada:	b9 01       	movw	r22, r18
     adc:	90 01       	movw	r18, r0
     ade:	0c 01       	movw	r0, r24
     ae0:	ca 01       	movw	r24, r20
     ae2:	a0 01       	movw	r20, r0
     ae4:	11 24       	eor	r1, r1
     ae6:	ff 27       	eor	r31, r31
     ae8:	59 1b       	sub	r21, r25
     aea:	99 f0       	breq	.+38     	; 0xb12 <__addsf3x+0x5c>
     aec:	59 3f       	cpi	r21, 0xF9	; 249
     aee:	50 f4       	brcc	.+20     	; 0xb04 <__addsf3x+0x4e>
     af0:	50 3e       	cpi	r21, 0xE0	; 224
     af2:	68 f1       	brcs	.+90     	; 0xb4e <__addsf3x+0x98>
     af4:	1a 16       	cp	r1, r26
     af6:	f0 40       	sbci	r31, 0x00	; 0
     af8:	a2 2f       	mov	r26, r18
     afa:	23 2f       	mov	r18, r19
     afc:	34 2f       	mov	r19, r20
     afe:	44 27       	eor	r20, r20
     b00:	58 5f       	subi	r21, 0xF8	; 248
     b02:	f3 cf       	rjmp	.-26     	; 0xaea <__addsf3x+0x34>
     b04:	46 95       	lsr	r20
     b06:	37 95       	ror	r19
     b08:	27 95       	ror	r18
     b0a:	a7 95       	ror	r26
     b0c:	f0 40       	sbci	r31, 0x00	; 0
     b0e:	53 95       	inc	r21
     b10:	c9 f7       	brne	.-14     	; 0xb04 <__addsf3x+0x4e>
     b12:	7e f4       	brtc	.+30     	; 0xb32 <__addsf3x+0x7c>
     b14:	1f 16       	cp	r1, r31
     b16:	ba 0b       	sbc	r27, r26
     b18:	62 0b       	sbc	r22, r18
     b1a:	73 0b       	sbc	r23, r19
     b1c:	84 0b       	sbc	r24, r20
     b1e:	ba f0       	brmi	.+46     	; 0xb4e <__addsf3x+0x98>
     b20:	91 50       	subi	r25, 0x01	; 1
     b22:	a1 f0       	breq	.+40     	; 0xb4c <__addsf3x+0x96>
     b24:	ff 0f       	add	r31, r31
     b26:	bb 1f       	adc	r27, r27
     b28:	66 1f       	adc	r22, r22
     b2a:	77 1f       	adc	r23, r23
     b2c:	88 1f       	adc	r24, r24
     b2e:	c2 f7       	brpl	.-16     	; 0xb20 <__addsf3x+0x6a>
     b30:	0e c0       	rjmp	.+28     	; 0xb4e <__addsf3x+0x98>
     b32:	ba 0f       	add	r27, r26
     b34:	62 1f       	adc	r22, r18
     b36:	73 1f       	adc	r23, r19
     b38:	84 1f       	adc	r24, r20
     b3a:	48 f4       	brcc	.+18     	; 0xb4e <__addsf3x+0x98>
     b3c:	87 95       	ror	r24
     b3e:	77 95       	ror	r23
     b40:	67 95       	ror	r22
     b42:	b7 95       	ror	r27
     b44:	f7 95       	ror	r31
     b46:	9e 3f       	cpi	r25, 0xFE	; 254
     b48:	08 f0       	brcs	.+2      	; 0xb4c <__addsf3x+0x96>
     b4a:	b3 cf       	rjmp	.-154    	; 0xab2 <__addsf3+0x1e>
     b4c:	93 95       	inc	r25
     b4e:	88 0f       	add	r24, r24
     b50:	08 f0       	brcs	.+2      	; 0xb54 <__addsf3x+0x9e>
     b52:	99 27       	eor	r25, r25
     b54:	ee 0f       	add	r30, r30
     b56:	97 95       	ror	r25
     b58:	87 95       	ror	r24
     b5a:	08 95       	ret

00000b5c <__cmpsf2>:
     b5c:	71 d0       	rcall	.+226    	; 0xc40 <__fp_cmp>
     b5e:	08 f4       	brcc	.+2      	; 0xb62 <__cmpsf2+0x6>
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	08 95       	ret

00000b64 <__fixsfsi>:
     b64:	04 d0       	rcall	.+8      	; 0xb6e <__fixunssfsi>
     b66:	68 94       	set
     b68:	b1 11       	cpse	r27, r1
     b6a:	d9 c0       	rjmp	.+434    	; 0xd1e <__fp_szero>
     b6c:	08 95       	ret

00000b6e <__fixunssfsi>:
     b6e:	bc d0       	rcall	.+376    	; 0xce8 <__fp_splitA>
     b70:	88 f0       	brcs	.+34     	; 0xb94 <__fixunssfsi+0x26>
     b72:	9f 57       	subi	r25, 0x7F	; 127
     b74:	90 f0       	brcs	.+36     	; 0xb9a <__fixunssfsi+0x2c>
     b76:	b9 2f       	mov	r27, r25
     b78:	99 27       	eor	r25, r25
     b7a:	b7 51       	subi	r27, 0x17	; 23
     b7c:	a0 f0       	brcs	.+40     	; 0xba6 <__fixunssfsi+0x38>
     b7e:	d1 f0       	breq	.+52     	; 0xbb4 <__fixunssfsi+0x46>
     b80:	66 0f       	add	r22, r22
     b82:	77 1f       	adc	r23, r23
     b84:	88 1f       	adc	r24, r24
     b86:	99 1f       	adc	r25, r25
     b88:	1a f0       	brmi	.+6      	; 0xb90 <__fixunssfsi+0x22>
     b8a:	ba 95       	dec	r27
     b8c:	c9 f7       	brne	.-14     	; 0xb80 <__fixunssfsi+0x12>
     b8e:	12 c0       	rjmp	.+36     	; 0xbb4 <__fixunssfsi+0x46>
     b90:	b1 30       	cpi	r27, 0x01	; 1
     b92:	81 f0       	breq	.+32     	; 0xbb4 <__fixunssfsi+0x46>
     b94:	c3 d0       	rcall	.+390    	; 0xd1c <__fp_zero>
     b96:	b1 e0       	ldi	r27, 0x01	; 1
     b98:	08 95       	ret
     b9a:	c0 c0       	rjmp	.+384    	; 0xd1c <__fp_zero>
     b9c:	67 2f       	mov	r22, r23
     b9e:	78 2f       	mov	r23, r24
     ba0:	88 27       	eor	r24, r24
     ba2:	b8 5f       	subi	r27, 0xF8	; 248
     ba4:	39 f0       	breq	.+14     	; 0xbb4 <__fixunssfsi+0x46>
     ba6:	b9 3f       	cpi	r27, 0xF9	; 249
     ba8:	cc f3       	brlt	.-14     	; 0xb9c <__fixunssfsi+0x2e>
     baa:	86 95       	lsr	r24
     bac:	77 95       	ror	r23
     bae:	67 95       	ror	r22
     bb0:	b3 95       	inc	r27
     bb2:	d9 f7       	brne	.-10     	; 0xbaa <__fixunssfsi+0x3c>
     bb4:	3e f4       	brtc	.+14     	; 0xbc4 <__fixunssfsi+0x56>
     bb6:	90 95       	com	r25
     bb8:	80 95       	com	r24
     bba:	70 95       	com	r23
     bbc:	61 95       	neg	r22
     bbe:	7f 4f       	sbci	r23, 0xFF	; 255
     bc0:	8f 4f       	sbci	r24, 0xFF	; 255
     bc2:	9f 4f       	sbci	r25, 0xFF	; 255
     bc4:	08 95       	ret

00000bc6 <__floatunsisf>:
     bc6:	e8 94       	clt
     bc8:	09 c0       	rjmp	.+18     	; 0xbdc <__floatsisf+0x12>

00000bca <__floatsisf>:
     bca:	97 fb       	bst	r25, 7
     bcc:	3e f4       	brtc	.+14     	; 0xbdc <__floatsisf+0x12>
     bce:	90 95       	com	r25
     bd0:	80 95       	com	r24
     bd2:	70 95       	com	r23
     bd4:	61 95       	neg	r22
     bd6:	7f 4f       	sbci	r23, 0xFF	; 255
     bd8:	8f 4f       	sbci	r24, 0xFF	; 255
     bda:	9f 4f       	sbci	r25, 0xFF	; 255
     bdc:	99 23       	and	r25, r25
     bde:	a9 f0       	breq	.+42     	; 0xc0a <__floatsisf+0x40>
     be0:	f9 2f       	mov	r31, r25
     be2:	96 e9       	ldi	r25, 0x96	; 150
     be4:	bb 27       	eor	r27, r27
     be6:	93 95       	inc	r25
     be8:	f6 95       	lsr	r31
     bea:	87 95       	ror	r24
     bec:	77 95       	ror	r23
     bee:	67 95       	ror	r22
     bf0:	b7 95       	ror	r27
     bf2:	f1 11       	cpse	r31, r1
     bf4:	f8 cf       	rjmp	.-16     	; 0xbe6 <__floatsisf+0x1c>
     bf6:	fa f4       	brpl	.+62     	; 0xc36 <__floatsisf+0x6c>
     bf8:	bb 0f       	add	r27, r27
     bfa:	11 f4       	brne	.+4      	; 0xc00 <__floatsisf+0x36>
     bfc:	60 ff       	sbrs	r22, 0
     bfe:	1b c0       	rjmp	.+54     	; 0xc36 <__floatsisf+0x6c>
     c00:	6f 5f       	subi	r22, 0xFF	; 255
     c02:	7f 4f       	sbci	r23, 0xFF	; 255
     c04:	8f 4f       	sbci	r24, 0xFF	; 255
     c06:	9f 4f       	sbci	r25, 0xFF	; 255
     c08:	16 c0       	rjmp	.+44     	; 0xc36 <__floatsisf+0x6c>
     c0a:	88 23       	and	r24, r24
     c0c:	11 f0       	breq	.+4      	; 0xc12 <__floatsisf+0x48>
     c0e:	96 e9       	ldi	r25, 0x96	; 150
     c10:	11 c0       	rjmp	.+34     	; 0xc34 <__floatsisf+0x6a>
     c12:	77 23       	and	r23, r23
     c14:	21 f0       	breq	.+8      	; 0xc1e <__floatsisf+0x54>
     c16:	9e e8       	ldi	r25, 0x8E	; 142
     c18:	87 2f       	mov	r24, r23
     c1a:	76 2f       	mov	r23, r22
     c1c:	05 c0       	rjmp	.+10     	; 0xc28 <__floatsisf+0x5e>
     c1e:	66 23       	and	r22, r22
     c20:	71 f0       	breq	.+28     	; 0xc3e <__floatsisf+0x74>
     c22:	96 e8       	ldi	r25, 0x86	; 134
     c24:	86 2f       	mov	r24, r22
     c26:	70 e0       	ldi	r23, 0x00	; 0
     c28:	60 e0       	ldi	r22, 0x00	; 0
     c2a:	2a f0       	brmi	.+10     	; 0xc36 <__floatsisf+0x6c>
     c2c:	9a 95       	dec	r25
     c2e:	66 0f       	add	r22, r22
     c30:	77 1f       	adc	r23, r23
     c32:	88 1f       	adc	r24, r24
     c34:	da f7       	brpl	.-10     	; 0xc2c <__floatsisf+0x62>
     c36:	88 0f       	add	r24, r24
     c38:	96 95       	lsr	r25
     c3a:	87 95       	ror	r24
     c3c:	97 f9       	bld	r25, 7
     c3e:	08 95       	ret

00000c40 <__fp_cmp>:
     c40:	99 0f       	add	r25, r25
     c42:	00 08       	sbc	r0, r0
     c44:	55 0f       	add	r21, r21
     c46:	aa 0b       	sbc	r26, r26
     c48:	e0 e8       	ldi	r30, 0x80	; 128
     c4a:	fe ef       	ldi	r31, 0xFE	; 254
     c4c:	16 16       	cp	r1, r22
     c4e:	17 06       	cpc	r1, r23
     c50:	e8 07       	cpc	r30, r24
     c52:	f9 07       	cpc	r31, r25
     c54:	c0 f0       	brcs	.+48     	; 0xc86 <__fp_cmp+0x46>
     c56:	12 16       	cp	r1, r18
     c58:	13 06       	cpc	r1, r19
     c5a:	e4 07       	cpc	r30, r20
     c5c:	f5 07       	cpc	r31, r21
     c5e:	98 f0       	brcs	.+38     	; 0xc86 <__fp_cmp+0x46>
     c60:	62 1b       	sub	r22, r18
     c62:	73 0b       	sbc	r23, r19
     c64:	84 0b       	sbc	r24, r20
     c66:	95 0b       	sbc	r25, r21
     c68:	39 f4       	brne	.+14     	; 0xc78 <__fp_cmp+0x38>
     c6a:	0a 26       	eor	r0, r26
     c6c:	61 f0       	breq	.+24     	; 0xc86 <__fp_cmp+0x46>
     c6e:	23 2b       	or	r18, r19
     c70:	24 2b       	or	r18, r20
     c72:	25 2b       	or	r18, r21
     c74:	21 f4       	brne	.+8      	; 0xc7e <__fp_cmp+0x3e>
     c76:	08 95       	ret
     c78:	0a 26       	eor	r0, r26
     c7a:	09 f4       	brne	.+2      	; 0xc7e <__fp_cmp+0x3e>
     c7c:	a1 40       	sbci	r26, 0x01	; 1
     c7e:	a6 95       	lsr	r26
     c80:	8f ef       	ldi	r24, 0xFF	; 255
     c82:	81 1d       	adc	r24, r1
     c84:	81 1d       	adc	r24, r1
     c86:	08 95       	ret

00000c88 <__fp_inf>:
     c88:	97 f9       	bld	r25, 7
     c8a:	9f 67       	ori	r25, 0x7F	; 127
     c8c:	80 e8       	ldi	r24, 0x80	; 128
     c8e:	70 e0       	ldi	r23, 0x00	; 0
     c90:	60 e0       	ldi	r22, 0x00	; 0
     c92:	08 95       	ret

00000c94 <__fp_nan>:
     c94:	9f ef       	ldi	r25, 0xFF	; 255
     c96:	80 ec       	ldi	r24, 0xC0	; 192
     c98:	08 95       	ret

00000c9a <__fp_pscA>:
     c9a:	00 24       	eor	r0, r0
     c9c:	0a 94       	dec	r0
     c9e:	16 16       	cp	r1, r22
     ca0:	17 06       	cpc	r1, r23
     ca2:	18 06       	cpc	r1, r24
     ca4:	09 06       	cpc	r0, r25
     ca6:	08 95       	ret

00000ca8 <__fp_pscB>:
     ca8:	00 24       	eor	r0, r0
     caa:	0a 94       	dec	r0
     cac:	12 16       	cp	r1, r18
     cae:	13 06       	cpc	r1, r19
     cb0:	14 06       	cpc	r1, r20
     cb2:	05 06       	cpc	r0, r21
     cb4:	08 95       	ret

00000cb6 <__fp_round>:
     cb6:	09 2e       	mov	r0, r25
     cb8:	03 94       	inc	r0
     cba:	00 0c       	add	r0, r0
     cbc:	11 f4       	brne	.+4      	; 0xcc2 <__fp_round+0xc>
     cbe:	88 23       	and	r24, r24
     cc0:	52 f0       	brmi	.+20     	; 0xcd6 <__fp_round+0x20>
     cc2:	bb 0f       	add	r27, r27
     cc4:	40 f4       	brcc	.+16     	; 0xcd6 <__fp_round+0x20>
     cc6:	bf 2b       	or	r27, r31
     cc8:	11 f4       	brne	.+4      	; 0xcce <__fp_round+0x18>
     cca:	60 ff       	sbrs	r22, 0
     ccc:	04 c0       	rjmp	.+8      	; 0xcd6 <__fp_round+0x20>
     cce:	6f 5f       	subi	r22, 0xFF	; 255
     cd0:	7f 4f       	sbci	r23, 0xFF	; 255
     cd2:	8f 4f       	sbci	r24, 0xFF	; 255
     cd4:	9f 4f       	sbci	r25, 0xFF	; 255
     cd6:	08 95       	ret

00000cd8 <__fp_split3>:
     cd8:	57 fd       	sbrc	r21, 7
     cda:	90 58       	subi	r25, 0x80	; 128
     cdc:	44 0f       	add	r20, r20
     cde:	55 1f       	adc	r21, r21
     ce0:	59 f0       	breq	.+22     	; 0xcf8 <__fp_splitA+0x10>
     ce2:	5f 3f       	cpi	r21, 0xFF	; 255
     ce4:	71 f0       	breq	.+28     	; 0xd02 <__fp_splitA+0x1a>
     ce6:	47 95       	ror	r20

00000ce8 <__fp_splitA>:
     ce8:	88 0f       	add	r24, r24
     cea:	97 fb       	bst	r25, 7
     cec:	99 1f       	adc	r25, r25
     cee:	61 f0       	breq	.+24     	; 0xd08 <__fp_splitA+0x20>
     cf0:	9f 3f       	cpi	r25, 0xFF	; 255
     cf2:	79 f0       	breq	.+30     	; 0xd12 <__fp_splitA+0x2a>
     cf4:	87 95       	ror	r24
     cf6:	08 95       	ret
     cf8:	12 16       	cp	r1, r18
     cfa:	13 06       	cpc	r1, r19
     cfc:	14 06       	cpc	r1, r20
     cfe:	55 1f       	adc	r21, r21
     d00:	f2 cf       	rjmp	.-28     	; 0xce6 <__fp_split3+0xe>
     d02:	46 95       	lsr	r20
     d04:	f1 df       	rcall	.-30     	; 0xce8 <__fp_splitA>
     d06:	08 c0       	rjmp	.+16     	; 0xd18 <__fp_splitA+0x30>
     d08:	16 16       	cp	r1, r22
     d0a:	17 06       	cpc	r1, r23
     d0c:	18 06       	cpc	r1, r24
     d0e:	99 1f       	adc	r25, r25
     d10:	f1 cf       	rjmp	.-30     	; 0xcf4 <__fp_splitA+0xc>
     d12:	86 95       	lsr	r24
     d14:	71 05       	cpc	r23, r1
     d16:	61 05       	cpc	r22, r1
     d18:	08 94       	sec
     d1a:	08 95       	ret

00000d1c <__fp_zero>:
     d1c:	e8 94       	clt

00000d1e <__fp_szero>:
     d1e:	bb 27       	eor	r27, r27
     d20:	66 27       	eor	r22, r22
     d22:	77 27       	eor	r23, r23
     d24:	cb 01       	movw	r24, r22
     d26:	97 f9       	bld	r25, 7
     d28:	08 95       	ret

00000d2a <__gesf2>:
     d2a:	8a df       	rcall	.-236    	; 0xc40 <__fp_cmp>
     d2c:	08 f4       	brcc	.+2      	; 0xd30 <__gesf2+0x6>
     d2e:	8f ef       	ldi	r24, 0xFF	; 255
     d30:	08 95       	ret

00000d32 <__mulsf3>:
     d32:	0b d0       	rcall	.+22     	; 0xd4a <__mulsf3x>
     d34:	c0 cf       	rjmp	.-128    	; 0xcb6 <__fp_round>
     d36:	b1 df       	rcall	.-158    	; 0xc9a <__fp_pscA>
     d38:	28 f0       	brcs	.+10     	; 0xd44 <__mulsf3+0x12>
     d3a:	b6 df       	rcall	.-148    	; 0xca8 <__fp_pscB>
     d3c:	18 f0       	brcs	.+6      	; 0xd44 <__mulsf3+0x12>
     d3e:	95 23       	and	r25, r21
     d40:	09 f0       	breq	.+2      	; 0xd44 <__mulsf3+0x12>
     d42:	a2 cf       	rjmp	.-188    	; 0xc88 <__fp_inf>
     d44:	a7 cf       	rjmp	.-178    	; 0xc94 <__fp_nan>
     d46:	11 24       	eor	r1, r1
     d48:	ea cf       	rjmp	.-44     	; 0xd1e <__fp_szero>

00000d4a <__mulsf3x>:
     d4a:	c6 df       	rcall	.-116    	; 0xcd8 <__fp_split3>
     d4c:	a0 f3       	brcs	.-24     	; 0xd36 <__mulsf3+0x4>

00000d4e <__mulsf3_pse>:
     d4e:	95 9f       	mul	r25, r21
     d50:	d1 f3       	breq	.-12     	; 0xd46 <__mulsf3+0x14>
     d52:	95 0f       	add	r25, r21
     d54:	50 e0       	ldi	r21, 0x00	; 0
     d56:	55 1f       	adc	r21, r21
     d58:	62 9f       	mul	r22, r18
     d5a:	f0 01       	movw	r30, r0
     d5c:	72 9f       	mul	r23, r18
     d5e:	bb 27       	eor	r27, r27
     d60:	f0 0d       	add	r31, r0
     d62:	b1 1d       	adc	r27, r1
     d64:	63 9f       	mul	r22, r19
     d66:	aa 27       	eor	r26, r26
     d68:	f0 0d       	add	r31, r0
     d6a:	b1 1d       	adc	r27, r1
     d6c:	aa 1f       	adc	r26, r26
     d6e:	64 9f       	mul	r22, r20
     d70:	66 27       	eor	r22, r22
     d72:	b0 0d       	add	r27, r0
     d74:	a1 1d       	adc	r26, r1
     d76:	66 1f       	adc	r22, r22
     d78:	82 9f       	mul	r24, r18
     d7a:	22 27       	eor	r18, r18
     d7c:	b0 0d       	add	r27, r0
     d7e:	a1 1d       	adc	r26, r1
     d80:	62 1f       	adc	r22, r18
     d82:	73 9f       	mul	r23, r19
     d84:	b0 0d       	add	r27, r0
     d86:	a1 1d       	adc	r26, r1
     d88:	62 1f       	adc	r22, r18
     d8a:	83 9f       	mul	r24, r19
     d8c:	a0 0d       	add	r26, r0
     d8e:	61 1d       	adc	r22, r1
     d90:	22 1f       	adc	r18, r18
     d92:	74 9f       	mul	r23, r20
     d94:	33 27       	eor	r19, r19
     d96:	a0 0d       	add	r26, r0
     d98:	61 1d       	adc	r22, r1
     d9a:	23 1f       	adc	r18, r19
     d9c:	84 9f       	mul	r24, r20
     d9e:	60 0d       	add	r22, r0
     da0:	21 1d       	adc	r18, r1
     da2:	82 2f       	mov	r24, r18
     da4:	76 2f       	mov	r23, r22
     da6:	6a 2f       	mov	r22, r26
     da8:	11 24       	eor	r1, r1
     daa:	9f 57       	subi	r25, 0x7F	; 127
     dac:	50 40       	sbci	r21, 0x00	; 0
     dae:	8a f0       	brmi	.+34     	; 0xdd2 <__mulsf3_pse+0x84>
     db0:	e1 f0       	breq	.+56     	; 0xdea <__mulsf3_pse+0x9c>
     db2:	88 23       	and	r24, r24
     db4:	4a f0       	brmi	.+18     	; 0xdc8 <__mulsf3_pse+0x7a>
     db6:	ee 0f       	add	r30, r30
     db8:	ff 1f       	adc	r31, r31
     dba:	bb 1f       	adc	r27, r27
     dbc:	66 1f       	adc	r22, r22
     dbe:	77 1f       	adc	r23, r23
     dc0:	88 1f       	adc	r24, r24
     dc2:	91 50       	subi	r25, 0x01	; 1
     dc4:	50 40       	sbci	r21, 0x00	; 0
     dc6:	a9 f7       	brne	.-22     	; 0xdb2 <__mulsf3_pse+0x64>
     dc8:	9e 3f       	cpi	r25, 0xFE	; 254
     dca:	51 05       	cpc	r21, r1
     dcc:	70 f0       	brcs	.+28     	; 0xdea <__mulsf3_pse+0x9c>
     dce:	5c cf       	rjmp	.-328    	; 0xc88 <__fp_inf>
     dd0:	a6 cf       	rjmp	.-180    	; 0xd1e <__fp_szero>
     dd2:	5f 3f       	cpi	r21, 0xFF	; 255
     dd4:	ec f3       	brlt	.-6      	; 0xdd0 <__mulsf3_pse+0x82>
     dd6:	98 3e       	cpi	r25, 0xE8	; 232
     dd8:	dc f3       	brlt	.-10     	; 0xdd0 <__mulsf3_pse+0x82>
     dda:	86 95       	lsr	r24
     ddc:	77 95       	ror	r23
     dde:	67 95       	ror	r22
     de0:	b7 95       	ror	r27
     de2:	f7 95       	ror	r31
     de4:	e7 95       	ror	r30
     de6:	9f 5f       	subi	r25, 0xFF	; 255
     de8:	c1 f7       	brne	.-16     	; 0xdda <__mulsf3_pse+0x8c>
     dea:	fe 2b       	or	r31, r30
     dec:	88 0f       	add	r24, r24
     dee:	91 1d       	adc	r25, r1
     df0:	96 95       	lsr	r25
     df2:	87 95       	ror	r24
     df4:	97 f9       	bld	r25, 7
     df6:	08 95       	ret

00000df8 <__tablejump2__>:
     df8:	ee 0f       	add	r30, r30
     dfa:	ff 1f       	adc	r31, r31

00000dfc <__tablejump__>:
     dfc:	05 90       	lpm	r0, Z+
     dfe:	f4 91       	lpm	r31, Z
     e00:	e0 2d       	mov	r30, r0
     e02:	19 94       	eijmp

00000e04 <fdevopen>:
     e04:	0f 93       	push	r16
     e06:	1f 93       	push	r17
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	ec 01       	movw	r28, r24
     e0e:	8b 01       	movw	r16, r22
     e10:	00 97       	sbiw	r24, 0x00	; 0
     e12:	31 f4       	brne	.+12     	; 0xe20 <fdevopen+0x1c>
     e14:	61 15       	cp	r22, r1
     e16:	71 05       	cpc	r23, r1
     e18:	19 f4       	brne	.+6      	; 0xe20 <fdevopen+0x1c>
     e1a:	80 e0       	ldi	r24, 0x00	; 0
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	37 c0       	rjmp	.+110    	; 0xe8e <fdevopen+0x8a>
     e20:	6e e0       	ldi	r22, 0x0E	; 14
     e22:	70 e0       	ldi	r23, 0x00	; 0
     e24:	81 e0       	ldi	r24, 0x01	; 1
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	63 d2       	rcall	.+1222   	; 0x12f0 <calloc>
     e2a:	fc 01       	movw	r30, r24
     e2c:	00 97       	sbiw	r24, 0x00	; 0
     e2e:	a9 f3       	breq	.-22     	; 0xe1a <fdevopen+0x16>
     e30:	80 e8       	ldi	r24, 0x80	; 128
     e32:	83 83       	std	Z+3, r24	; 0x03
     e34:	01 15       	cp	r16, r1
     e36:	11 05       	cpc	r17, r1
     e38:	71 f0       	breq	.+28     	; 0xe56 <fdevopen+0x52>
     e3a:	13 87       	std	Z+11, r17	; 0x0b
     e3c:	02 87       	std	Z+10, r16	; 0x0a
     e3e:	81 e8       	ldi	r24, 0x81	; 129
     e40:	83 83       	std	Z+3, r24	; 0x03
     e42:	80 91 c8 02 	lds	r24, 0x02C8
     e46:	90 91 c9 02 	lds	r25, 0x02C9
     e4a:	89 2b       	or	r24, r25
     e4c:	21 f4       	brne	.+8      	; 0xe56 <fdevopen+0x52>
     e4e:	f0 93 c9 02 	sts	0x02C9, r31
     e52:	e0 93 c8 02 	sts	0x02C8, r30
     e56:	20 97       	sbiw	r28, 0x00	; 0
     e58:	c9 f0       	breq	.+50     	; 0xe8c <fdevopen+0x88>
     e5a:	d1 87       	std	Z+9, r29	; 0x09
     e5c:	c0 87       	std	Z+8, r28	; 0x08
     e5e:	83 81       	ldd	r24, Z+3	; 0x03
     e60:	82 60       	ori	r24, 0x02	; 2
     e62:	83 83       	std	Z+3, r24	; 0x03
     e64:	80 91 ca 02 	lds	r24, 0x02CA
     e68:	90 91 cb 02 	lds	r25, 0x02CB
     e6c:	89 2b       	or	r24, r25
     e6e:	71 f4       	brne	.+28     	; 0xe8c <fdevopen+0x88>
     e70:	f0 93 cb 02 	sts	0x02CB, r31
     e74:	e0 93 ca 02 	sts	0x02CA, r30
     e78:	80 91 cc 02 	lds	r24, 0x02CC
     e7c:	90 91 cd 02 	lds	r25, 0x02CD
     e80:	89 2b       	or	r24, r25
     e82:	21 f4       	brne	.+8      	; 0xe8c <fdevopen+0x88>
     e84:	f0 93 cd 02 	sts	0x02CD, r31
     e88:	e0 93 cc 02 	sts	0x02CC, r30
     e8c:	cf 01       	movw	r24, r30
     e8e:	df 91       	pop	r29
     e90:	cf 91       	pop	r28
     e92:	1f 91       	pop	r17
     e94:	0f 91       	pop	r16
     e96:	08 95       	ret

00000e98 <printf>:
     e98:	cf 93       	push	r28
     e9a:	df 93       	push	r29
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
     ea0:	fe 01       	movw	r30, r28
     ea2:	36 96       	adiw	r30, 0x06	; 6
     ea4:	61 91       	ld	r22, Z+
     ea6:	71 91       	ld	r23, Z+
     ea8:	af 01       	movw	r20, r30
     eaa:	80 91 ca 02 	lds	r24, 0x02CA
     eae:	90 91 cb 02 	lds	r25, 0x02CB
     eb2:	30 d0       	rcall	.+96     	; 0xf14 <vfprintf>
     eb4:	df 91       	pop	r29
     eb6:	cf 91       	pop	r28
     eb8:	08 95       	ret

00000eba <puts>:
     eba:	0f 93       	push	r16
     ebc:	1f 93       	push	r17
     ebe:	cf 93       	push	r28
     ec0:	df 93       	push	r29
     ec2:	e0 91 ca 02 	lds	r30, 0x02CA
     ec6:	f0 91 cb 02 	lds	r31, 0x02CB
     eca:	23 81       	ldd	r18, Z+3	; 0x03
     ecc:	21 ff       	sbrs	r18, 1
     ece:	1b c0       	rjmp	.+54     	; 0xf06 <puts+0x4c>
     ed0:	ec 01       	movw	r28, r24
     ed2:	00 e0       	ldi	r16, 0x00	; 0
     ed4:	10 e0       	ldi	r17, 0x00	; 0
     ed6:	89 91       	ld	r24, Y+
     ed8:	60 91 ca 02 	lds	r22, 0x02CA
     edc:	70 91 cb 02 	lds	r23, 0x02CB
     ee0:	db 01       	movw	r26, r22
     ee2:	18 96       	adiw	r26, 0x08	; 8
     ee4:	ed 91       	ld	r30, X+
     ee6:	fc 91       	ld	r31, X
     ee8:	19 97       	sbiw	r26, 0x09	; 9
     eea:	88 23       	and	r24, r24
     eec:	31 f0       	breq	.+12     	; 0xefa <puts+0x40>
     eee:	19 95       	eicall
     ef0:	89 2b       	or	r24, r25
     ef2:	89 f3       	breq	.-30     	; 0xed6 <puts+0x1c>
     ef4:	0f ef       	ldi	r16, 0xFF	; 255
     ef6:	1f ef       	ldi	r17, 0xFF	; 255
     ef8:	ee cf       	rjmp	.-36     	; 0xed6 <puts+0x1c>
     efa:	8a e0       	ldi	r24, 0x0A	; 10
     efc:	19 95       	eicall
     efe:	89 2b       	or	r24, r25
     f00:	11 f4       	brne	.+4      	; 0xf06 <puts+0x4c>
     f02:	c8 01       	movw	r24, r16
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <puts+0x50>
     f06:	8f ef       	ldi	r24, 0xFF	; 255
     f08:	9f ef       	ldi	r25, 0xFF	; 255
     f0a:	df 91       	pop	r29
     f0c:	cf 91       	pop	r28
     f0e:	1f 91       	pop	r17
     f10:	0f 91       	pop	r16
     f12:	08 95       	ret

00000f14 <vfprintf>:
     f14:	2f 92       	push	r2
     f16:	3f 92       	push	r3
     f18:	4f 92       	push	r4
     f1a:	5f 92       	push	r5
     f1c:	6f 92       	push	r6
     f1e:	7f 92       	push	r7
     f20:	8f 92       	push	r8
     f22:	9f 92       	push	r9
     f24:	af 92       	push	r10
     f26:	bf 92       	push	r11
     f28:	cf 92       	push	r12
     f2a:	df 92       	push	r13
     f2c:	ef 92       	push	r14
     f2e:	ff 92       	push	r15
     f30:	0f 93       	push	r16
     f32:	1f 93       	push	r17
     f34:	cf 93       	push	r28
     f36:	df 93       	push	r29
     f38:	cd b7       	in	r28, 0x3d	; 61
     f3a:	de b7       	in	r29, 0x3e	; 62
     f3c:	2c 97       	sbiw	r28, 0x0c	; 12
     f3e:	0f b6       	in	r0, 0x3f	; 63
     f40:	f8 94       	cli
     f42:	de bf       	out	0x3e, r29	; 62
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	cd bf       	out	0x3d, r28	; 61
     f48:	7c 01       	movw	r14, r24
     f4a:	6b 01       	movw	r12, r22
     f4c:	8a 01       	movw	r16, r20
     f4e:	fc 01       	movw	r30, r24
     f50:	17 82       	std	Z+7, r1	; 0x07
     f52:	16 82       	std	Z+6, r1	; 0x06
     f54:	83 81       	ldd	r24, Z+3	; 0x03
     f56:	81 ff       	sbrs	r24, 1
     f58:	b0 c1       	rjmp	.+864    	; 0x12ba <vfprintf+0x3a6>
     f5a:	ce 01       	movw	r24, r28
     f5c:	01 96       	adiw	r24, 0x01	; 1
     f5e:	4c 01       	movw	r8, r24
     f60:	f7 01       	movw	r30, r14
     f62:	93 81       	ldd	r25, Z+3	; 0x03
     f64:	f6 01       	movw	r30, r12
     f66:	93 fd       	sbrc	r25, 3
     f68:	85 91       	lpm	r24, Z+
     f6a:	93 ff       	sbrs	r25, 3
     f6c:	81 91       	ld	r24, Z+
     f6e:	6f 01       	movw	r12, r30
     f70:	88 23       	and	r24, r24
     f72:	09 f4       	brne	.+2      	; 0xf76 <vfprintf+0x62>
     f74:	9e c1       	rjmp	.+828    	; 0x12b2 <vfprintf+0x39e>
     f76:	85 32       	cpi	r24, 0x25	; 37
     f78:	39 f4       	brne	.+14     	; 0xf88 <vfprintf+0x74>
     f7a:	93 fd       	sbrc	r25, 3
     f7c:	85 91       	lpm	r24, Z+
     f7e:	93 ff       	sbrs	r25, 3
     f80:	81 91       	ld	r24, Z+
     f82:	6f 01       	movw	r12, r30
     f84:	85 32       	cpi	r24, 0x25	; 37
     f86:	21 f4       	brne	.+8      	; 0xf90 <vfprintf+0x7c>
     f88:	b7 01       	movw	r22, r14
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	0f d3       	rcall	.+1566   	; 0x15ac <fputc>
     f8e:	e8 cf       	rjmp	.-48     	; 0xf60 <vfprintf+0x4c>
     f90:	51 2c       	mov	r5, r1
     f92:	31 2c       	mov	r3, r1
     f94:	20 e0       	ldi	r18, 0x00	; 0
     f96:	20 32       	cpi	r18, 0x20	; 32
     f98:	a0 f4       	brcc	.+40     	; 0xfc2 <vfprintf+0xae>
     f9a:	8b 32       	cpi	r24, 0x2B	; 43
     f9c:	69 f0       	breq	.+26     	; 0xfb8 <vfprintf+0xa4>
     f9e:	30 f4       	brcc	.+12     	; 0xfac <vfprintf+0x98>
     fa0:	80 32       	cpi	r24, 0x20	; 32
     fa2:	59 f0       	breq	.+22     	; 0xfba <vfprintf+0xa6>
     fa4:	83 32       	cpi	r24, 0x23	; 35
     fa6:	69 f4       	brne	.+26     	; 0xfc2 <vfprintf+0xae>
     fa8:	20 61       	ori	r18, 0x10	; 16
     faa:	2c c0       	rjmp	.+88     	; 0x1004 <vfprintf+0xf0>
     fac:	8d 32       	cpi	r24, 0x2D	; 45
     fae:	39 f0       	breq	.+14     	; 0xfbe <vfprintf+0xaa>
     fb0:	80 33       	cpi	r24, 0x30	; 48
     fb2:	39 f4       	brne	.+14     	; 0xfc2 <vfprintf+0xae>
     fb4:	21 60       	ori	r18, 0x01	; 1
     fb6:	26 c0       	rjmp	.+76     	; 0x1004 <vfprintf+0xf0>
     fb8:	22 60       	ori	r18, 0x02	; 2
     fba:	24 60       	ori	r18, 0x04	; 4
     fbc:	23 c0       	rjmp	.+70     	; 0x1004 <vfprintf+0xf0>
     fbe:	28 60       	ori	r18, 0x08	; 8
     fc0:	21 c0       	rjmp	.+66     	; 0x1004 <vfprintf+0xf0>
     fc2:	27 fd       	sbrc	r18, 7
     fc4:	27 c0       	rjmp	.+78     	; 0x1014 <vfprintf+0x100>
     fc6:	30 ed       	ldi	r19, 0xD0	; 208
     fc8:	38 0f       	add	r19, r24
     fca:	3a 30       	cpi	r19, 0x0A	; 10
     fcc:	78 f4       	brcc	.+30     	; 0xfec <vfprintf+0xd8>
     fce:	26 ff       	sbrs	r18, 6
     fd0:	06 c0       	rjmp	.+12     	; 0xfde <vfprintf+0xca>
     fd2:	fa e0       	ldi	r31, 0x0A	; 10
     fd4:	5f 9e       	mul	r5, r31
     fd6:	30 0d       	add	r19, r0
     fd8:	11 24       	eor	r1, r1
     fda:	53 2e       	mov	r5, r19
     fdc:	13 c0       	rjmp	.+38     	; 0x1004 <vfprintf+0xf0>
     fde:	8a e0       	ldi	r24, 0x0A	; 10
     fe0:	38 9e       	mul	r3, r24
     fe2:	30 0d       	add	r19, r0
     fe4:	11 24       	eor	r1, r1
     fe6:	33 2e       	mov	r3, r19
     fe8:	20 62       	ori	r18, 0x20	; 32
     fea:	0c c0       	rjmp	.+24     	; 0x1004 <vfprintf+0xf0>
     fec:	8e 32       	cpi	r24, 0x2E	; 46
     fee:	21 f4       	brne	.+8      	; 0xff8 <vfprintf+0xe4>
     ff0:	26 fd       	sbrc	r18, 6
     ff2:	5f c1       	rjmp	.+702    	; 0x12b2 <vfprintf+0x39e>
     ff4:	20 64       	ori	r18, 0x40	; 64
     ff6:	06 c0       	rjmp	.+12     	; 0x1004 <vfprintf+0xf0>
     ff8:	8c 36       	cpi	r24, 0x6C	; 108
     ffa:	11 f4       	brne	.+4      	; 0x1000 <vfprintf+0xec>
     ffc:	20 68       	ori	r18, 0x80	; 128
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <vfprintf+0xf0>
    1000:	88 36       	cpi	r24, 0x68	; 104
    1002:	41 f4       	brne	.+16     	; 0x1014 <vfprintf+0x100>
    1004:	f6 01       	movw	r30, r12
    1006:	93 fd       	sbrc	r25, 3
    1008:	85 91       	lpm	r24, Z+
    100a:	93 ff       	sbrs	r25, 3
    100c:	81 91       	ld	r24, Z+
    100e:	6f 01       	movw	r12, r30
    1010:	81 11       	cpse	r24, r1
    1012:	c1 cf       	rjmp	.-126    	; 0xf96 <vfprintf+0x82>
    1014:	98 2f       	mov	r25, r24
    1016:	9f 7d       	andi	r25, 0xDF	; 223
    1018:	95 54       	subi	r25, 0x45	; 69
    101a:	93 30       	cpi	r25, 0x03	; 3
    101c:	28 f4       	brcc	.+10     	; 0x1028 <vfprintf+0x114>
    101e:	0c 5f       	subi	r16, 0xFC	; 252
    1020:	1f 4f       	sbci	r17, 0xFF	; 255
    1022:	ff e3       	ldi	r31, 0x3F	; 63
    1024:	f9 83       	std	Y+1, r31	; 0x01
    1026:	0d c0       	rjmp	.+26     	; 0x1042 <vfprintf+0x12e>
    1028:	83 36       	cpi	r24, 0x63	; 99
    102a:	31 f0       	breq	.+12     	; 0x1038 <vfprintf+0x124>
    102c:	83 37       	cpi	r24, 0x73	; 115
    102e:	71 f0       	breq	.+28     	; 0x104c <vfprintf+0x138>
    1030:	83 35       	cpi	r24, 0x53	; 83
    1032:	09 f0       	breq	.+2      	; 0x1036 <vfprintf+0x122>
    1034:	57 c0       	rjmp	.+174    	; 0x10e4 <vfprintf+0x1d0>
    1036:	21 c0       	rjmp	.+66     	; 0x107a <vfprintf+0x166>
    1038:	f8 01       	movw	r30, r16
    103a:	80 81       	ld	r24, Z
    103c:	89 83       	std	Y+1, r24	; 0x01
    103e:	0e 5f       	subi	r16, 0xFE	; 254
    1040:	1f 4f       	sbci	r17, 0xFF	; 255
    1042:	44 24       	eor	r4, r4
    1044:	43 94       	inc	r4
    1046:	51 2c       	mov	r5, r1
    1048:	54 01       	movw	r10, r8
    104a:	14 c0       	rjmp	.+40     	; 0x1074 <vfprintf+0x160>
    104c:	38 01       	movw	r6, r16
    104e:	f2 e0       	ldi	r31, 0x02	; 2
    1050:	6f 0e       	add	r6, r31
    1052:	71 1c       	adc	r7, r1
    1054:	f8 01       	movw	r30, r16
    1056:	a0 80       	ld	r10, Z
    1058:	b1 80       	ldd	r11, Z+1	; 0x01
    105a:	26 ff       	sbrs	r18, 6
    105c:	03 c0       	rjmp	.+6      	; 0x1064 <vfprintf+0x150>
    105e:	65 2d       	mov	r22, r5
    1060:	70 e0       	ldi	r23, 0x00	; 0
    1062:	02 c0       	rjmp	.+4      	; 0x1068 <vfprintf+0x154>
    1064:	6f ef       	ldi	r22, 0xFF	; 255
    1066:	7f ef       	ldi	r23, 0xFF	; 255
    1068:	c5 01       	movw	r24, r10
    106a:	2c 87       	std	Y+12, r18	; 0x0c
    106c:	94 d2       	rcall	.+1320   	; 0x1596 <strnlen>
    106e:	2c 01       	movw	r4, r24
    1070:	83 01       	movw	r16, r6
    1072:	2c 85       	ldd	r18, Y+12	; 0x0c
    1074:	2f 77       	andi	r18, 0x7F	; 127
    1076:	22 2e       	mov	r2, r18
    1078:	16 c0       	rjmp	.+44     	; 0x10a6 <vfprintf+0x192>
    107a:	38 01       	movw	r6, r16
    107c:	f2 e0       	ldi	r31, 0x02	; 2
    107e:	6f 0e       	add	r6, r31
    1080:	71 1c       	adc	r7, r1
    1082:	f8 01       	movw	r30, r16
    1084:	a0 80       	ld	r10, Z
    1086:	b1 80       	ldd	r11, Z+1	; 0x01
    1088:	26 ff       	sbrs	r18, 6
    108a:	03 c0       	rjmp	.+6      	; 0x1092 <vfprintf+0x17e>
    108c:	65 2d       	mov	r22, r5
    108e:	70 e0       	ldi	r23, 0x00	; 0
    1090:	02 c0       	rjmp	.+4      	; 0x1096 <vfprintf+0x182>
    1092:	6f ef       	ldi	r22, 0xFF	; 255
    1094:	7f ef       	ldi	r23, 0xFF	; 255
    1096:	c5 01       	movw	r24, r10
    1098:	2c 87       	std	Y+12, r18	; 0x0c
    109a:	6b d2       	rcall	.+1238   	; 0x1572 <strnlen_P>
    109c:	2c 01       	movw	r4, r24
    109e:	2c 85       	ldd	r18, Y+12	; 0x0c
    10a0:	20 68       	ori	r18, 0x80	; 128
    10a2:	22 2e       	mov	r2, r18
    10a4:	83 01       	movw	r16, r6
    10a6:	23 fc       	sbrc	r2, 3
    10a8:	19 c0       	rjmp	.+50     	; 0x10dc <vfprintf+0x1c8>
    10aa:	83 2d       	mov	r24, r3
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	48 16       	cp	r4, r24
    10b0:	59 06       	cpc	r5, r25
    10b2:	a0 f4       	brcc	.+40     	; 0x10dc <vfprintf+0x1c8>
    10b4:	b7 01       	movw	r22, r14
    10b6:	80 e2       	ldi	r24, 0x20	; 32
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	78 d2       	rcall	.+1264   	; 0x15ac <fputc>
    10bc:	3a 94       	dec	r3
    10be:	f5 cf       	rjmp	.-22     	; 0x10aa <vfprintf+0x196>
    10c0:	f5 01       	movw	r30, r10
    10c2:	27 fc       	sbrc	r2, 7
    10c4:	85 91       	lpm	r24, Z+
    10c6:	27 fe       	sbrs	r2, 7
    10c8:	81 91       	ld	r24, Z+
    10ca:	5f 01       	movw	r10, r30
    10cc:	b7 01       	movw	r22, r14
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	6d d2       	rcall	.+1242   	; 0x15ac <fputc>
    10d2:	31 10       	cpse	r3, r1
    10d4:	3a 94       	dec	r3
    10d6:	f1 e0       	ldi	r31, 0x01	; 1
    10d8:	4f 1a       	sub	r4, r31
    10da:	51 08       	sbc	r5, r1
    10dc:	41 14       	cp	r4, r1
    10de:	51 04       	cpc	r5, r1
    10e0:	79 f7       	brne	.-34     	; 0x10c0 <vfprintf+0x1ac>
    10e2:	de c0       	rjmp	.+444    	; 0x12a0 <vfprintf+0x38c>
    10e4:	84 36       	cpi	r24, 0x64	; 100
    10e6:	11 f0       	breq	.+4      	; 0x10ec <vfprintf+0x1d8>
    10e8:	89 36       	cpi	r24, 0x69	; 105
    10ea:	31 f5       	brne	.+76     	; 0x1138 <vfprintf+0x224>
    10ec:	f8 01       	movw	r30, r16
    10ee:	27 ff       	sbrs	r18, 7
    10f0:	07 c0       	rjmp	.+14     	; 0x1100 <vfprintf+0x1ec>
    10f2:	60 81       	ld	r22, Z
    10f4:	71 81       	ldd	r23, Z+1	; 0x01
    10f6:	82 81       	ldd	r24, Z+2	; 0x02
    10f8:	93 81       	ldd	r25, Z+3	; 0x03
    10fa:	0c 5f       	subi	r16, 0xFC	; 252
    10fc:	1f 4f       	sbci	r17, 0xFF	; 255
    10fe:	08 c0       	rjmp	.+16     	; 0x1110 <vfprintf+0x1fc>
    1100:	60 81       	ld	r22, Z
    1102:	71 81       	ldd	r23, Z+1	; 0x01
    1104:	88 27       	eor	r24, r24
    1106:	77 fd       	sbrc	r23, 7
    1108:	80 95       	com	r24
    110a:	98 2f       	mov	r25, r24
    110c:	0e 5f       	subi	r16, 0xFE	; 254
    110e:	1f 4f       	sbci	r17, 0xFF	; 255
    1110:	2f 76       	andi	r18, 0x6F	; 111
    1112:	b2 2e       	mov	r11, r18
    1114:	97 ff       	sbrs	r25, 7
    1116:	09 c0       	rjmp	.+18     	; 0x112a <vfprintf+0x216>
    1118:	90 95       	com	r25
    111a:	80 95       	com	r24
    111c:	70 95       	com	r23
    111e:	61 95       	neg	r22
    1120:	7f 4f       	sbci	r23, 0xFF	; 255
    1122:	8f 4f       	sbci	r24, 0xFF	; 255
    1124:	9f 4f       	sbci	r25, 0xFF	; 255
    1126:	20 68       	ori	r18, 0x80	; 128
    1128:	b2 2e       	mov	r11, r18
    112a:	2a e0       	ldi	r18, 0x0A	; 10
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	a4 01       	movw	r20, r8
    1130:	6f d2       	rcall	.+1246   	; 0x1610 <__ultoa_invert>
    1132:	a8 2e       	mov	r10, r24
    1134:	a8 18       	sub	r10, r8
    1136:	43 c0       	rjmp	.+134    	; 0x11be <vfprintf+0x2aa>
    1138:	85 37       	cpi	r24, 0x75	; 117
    113a:	29 f4       	brne	.+10     	; 0x1146 <vfprintf+0x232>
    113c:	2f 7e       	andi	r18, 0xEF	; 239
    113e:	b2 2e       	mov	r11, r18
    1140:	2a e0       	ldi	r18, 0x0A	; 10
    1142:	30 e0       	ldi	r19, 0x00	; 0
    1144:	25 c0       	rjmp	.+74     	; 0x1190 <vfprintf+0x27c>
    1146:	f2 2f       	mov	r31, r18
    1148:	f9 7f       	andi	r31, 0xF9	; 249
    114a:	bf 2e       	mov	r11, r31
    114c:	8f 36       	cpi	r24, 0x6F	; 111
    114e:	c1 f0       	breq	.+48     	; 0x1180 <vfprintf+0x26c>
    1150:	18 f4       	brcc	.+6      	; 0x1158 <vfprintf+0x244>
    1152:	88 35       	cpi	r24, 0x58	; 88
    1154:	79 f0       	breq	.+30     	; 0x1174 <vfprintf+0x260>
    1156:	ad c0       	rjmp	.+346    	; 0x12b2 <vfprintf+0x39e>
    1158:	80 37       	cpi	r24, 0x70	; 112
    115a:	19 f0       	breq	.+6      	; 0x1162 <vfprintf+0x24e>
    115c:	88 37       	cpi	r24, 0x78	; 120
    115e:	21 f0       	breq	.+8      	; 0x1168 <vfprintf+0x254>
    1160:	a8 c0       	rjmp	.+336    	; 0x12b2 <vfprintf+0x39e>
    1162:	2f 2f       	mov	r18, r31
    1164:	20 61       	ori	r18, 0x10	; 16
    1166:	b2 2e       	mov	r11, r18
    1168:	b4 fe       	sbrs	r11, 4
    116a:	0d c0       	rjmp	.+26     	; 0x1186 <vfprintf+0x272>
    116c:	8b 2d       	mov	r24, r11
    116e:	84 60       	ori	r24, 0x04	; 4
    1170:	b8 2e       	mov	r11, r24
    1172:	09 c0       	rjmp	.+18     	; 0x1186 <vfprintf+0x272>
    1174:	24 ff       	sbrs	r18, 4
    1176:	0a c0       	rjmp	.+20     	; 0x118c <vfprintf+0x278>
    1178:	9f 2f       	mov	r25, r31
    117a:	96 60       	ori	r25, 0x06	; 6
    117c:	b9 2e       	mov	r11, r25
    117e:	06 c0       	rjmp	.+12     	; 0x118c <vfprintf+0x278>
    1180:	28 e0       	ldi	r18, 0x08	; 8
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	05 c0       	rjmp	.+10     	; 0x1190 <vfprintf+0x27c>
    1186:	20 e1       	ldi	r18, 0x10	; 16
    1188:	30 e0       	ldi	r19, 0x00	; 0
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <vfprintf+0x27c>
    118c:	20 e1       	ldi	r18, 0x10	; 16
    118e:	32 e0       	ldi	r19, 0x02	; 2
    1190:	f8 01       	movw	r30, r16
    1192:	b7 fe       	sbrs	r11, 7
    1194:	07 c0       	rjmp	.+14     	; 0x11a4 <vfprintf+0x290>
    1196:	60 81       	ld	r22, Z
    1198:	71 81       	ldd	r23, Z+1	; 0x01
    119a:	82 81       	ldd	r24, Z+2	; 0x02
    119c:	93 81       	ldd	r25, Z+3	; 0x03
    119e:	0c 5f       	subi	r16, 0xFC	; 252
    11a0:	1f 4f       	sbci	r17, 0xFF	; 255
    11a2:	06 c0       	rjmp	.+12     	; 0x11b0 <vfprintf+0x29c>
    11a4:	60 81       	ld	r22, Z
    11a6:	71 81       	ldd	r23, Z+1	; 0x01
    11a8:	80 e0       	ldi	r24, 0x00	; 0
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	0e 5f       	subi	r16, 0xFE	; 254
    11ae:	1f 4f       	sbci	r17, 0xFF	; 255
    11b0:	a4 01       	movw	r20, r8
    11b2:	2e d2       	rcall	.+1116   	; 0x1610 <__ultoa_invert>
    11b4:	a8 2e       	mov	r10, r24
    11b6:	a8 18       	sub	r10, r8
    11b8:	fb 2d       	mov	r31, r11
    11ba:	ff 77       	andi	r31, 0x7F	; 127
    11bc:	bf 2e       	mov	r11, r31
    11be:	b6 fe       	sbrs	r11, 6
    11c0:	0b c0       	rjmp	.+22     	; 0x11d8 <vfprintf+0x2c4>
    11c2:	2b 2d       	mov	r18, r11
    11c4:	2e 7f       	andi	r18, 0xFE	; 254
    11c6:	a5 14       	cp	r10, r5
    11c8:	50 f4       	brcc	.+20     	; 0x11de <vfprintf+0x2ca>
    11ca:	b4 fe       	sbrs	r11, 4
    11cc:	0a c0       	rjmp	.+20     	; 0x11e2 <vfprintf+0x2ce>
    11ce:	b2 fc       	sbrc	r11, 2
    11d0:	08 c0       	rjmp	.+16     	; 0x11e2 <vfprintf+0x2ce>
    11d2:	2b 2d       	mov	r18, r11
    11d4:	2e 7e       	andi	r18, 0xEE	; 238
    11d6:	05 c0       	rjmp	.+10     	; 0x11e2 <vfprintf+0x2ce>
    11d8:	7a 2c       	mov	r7, r10
    11da:	2b 2d       	mov	r18, r11
    11dc:	03 c0       	rjmp	.+6      	; 0x11e4 <vfprintf+0x2d0>
    11de:	7a 2c       	mov	r7, r10
    11e0:	01 c0       	rjmp	.+2      	; 0x11e4 <vfprintf+0x2d0>
    11e2:	75 2c       	mov	r7, r5
    11e4:	24 ff       	sbrs	r18, 4
    11e6:	0d c0       	rjmp	.+26     	; 0x1202 <vfprintf+0x2ee>
    11e8:	fe 01       	movw	r30, r28
    11ea:	ea 0d       	add	r30, r10
    11ec:	f1 1d       	adc	r31, r1
    11ee:	80 81       	ld	r24, Z
    11f0:	80 33       	cpi	r24, 0x30	; 48
    11f2:	11 f4       	brne	.+4      	; 0x11f8 <vfprintf+0x2e4>
    11f4:	29 7e       	andi	r18, 0xE9	; 233
    11f6:	09 c0       	rjmp	.+18     	; 0x120a <vfprintf+0x2f6>
    11f8:	22 ff       	sbrs	r18, 2
    11fa:	06 c0       	rjmp	.+12     	; 0x1208 <vfprintf+0x2f4>
    11fc:	73 94       	inc	r7
    11fe:	73 94       	inc	r7
    1200:	04 c0       	rjmp	.+8      	; 0x120a <vfprintf+0x2f6>
    1202:	82 2f       	mov	r24, r18
    1204:	86 78       	andi	r24, 0x86	; 134
    1206:	09 f0       	breq	.+2      	; 0x120a <vfprintf+0x2f6>
    1208:	73 94       	inc	r7
    120a:	23 fd       	sbrc	r18, 3
    120c:	12 c0       	rjmp	.+36     	; 0x1232 <vfprintf+0x31e>
    120e:	20 ff       	sbrs	r18, 0
    1210:	06 c0       	rjmp	.+12     	; 0x121e <vfprintf+0x30a>
    1212:	5a 2c       	mov	r5, r10
    1214:	73 14       	cp	r7, r3
    1216:	18 f4       	brcc	.+6      	; 0x121e <vfprintf+0x30a>
    1218:	53 0c       	add	r5, r3
    121a:	57 18       	sub	r5, r7
    121c:	73 2c       	mov	r7, r3
    121e:	73 14       	cp	r7, r3
    1220:	60 f4       	brcc	.+24     	; 0x123a <vfprintf+0x326>
    1222:	b7 01       	movw	r22, r14
    1224:	80 e2       	ldi	r24, 0x20	; 32
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	2c 87       	std	Y+12, r18	; 0x0c
    122a:	c0 d1       	rcall	.+896    	; 0x15ac <fputc>
    122c:	73 94       	inc	r7
    122e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1230:	f6 cf       	rjmp	.-20     	; 0x121e <vfprintf+0x30a>
    1232:	73 14       	cp	r7, r3
    1234:	10 f4       	brcc	.+4      	; 0x123a <vfprintf+0x326>
    1236:	37 18       	sub	r3, r7
    1238:	01 c0       	rjmp	.+2      	; 0x123c <vfprintf+0x328>
    123a:	31 2c       	mov	r3, r1
    123c:	24 ff       	sbrs	r18, 4
    123e:	11 c0       	rjmp	.+34     	; 0x1262 <vfprintf+0x34e>
    1240:	b7 01       	movw	r22, r14
    1242:	80 e3       	ldi	r24, 0x30	; 48
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	2c 87       	std	Y+12, r18	; 0x0c
    1248:	b1 d1       	rcall	.+866    	; 0x15ac <fputc>
    124a:	2c 85       	ldd	r18, Y+12	; 0x0c
    124c:	22 ff       	sbrs	r18, 2
    124e:	16 c0       	rjmp	.+44     	; 0x127c <vfprintf+0x368>
    1250:	21 ff       	sbrs	r18, 1
    1252:	03 c0       	rjmp	.+6      	; 0x125a <vfprintf+0x346>
    1254:	88 e5       	ldi	r24, 0x58	; 88
    1256:	90 e0       	ldi	r25, 0x00	; 0
    1258:	02 c0       	rjmp	.+4      	; 0x125e <vfprintf+0x34a>
    125a:	88 e7       	ldi	r24, 0x78	; 120
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	b7 01       	movw	r22, r14
    1260:	0c c0       	rjmp	.+24     	; 0x127a <vfprintf+0x366>
    1262:	82 2f       	mov	r24, r18
    1264:	86 78       	andi	r24, 0x86	; 134
    1266:	51 f0       	breq	.+20     	; 0x127c <vfprintf+0x368>
    1268:	21 fd       	sbrc	r18, 1
    126a:	02 c0       	rjmp	.+4      	; 0x1270 <vfprintf+0x35c>
    126c:	80 e2       	ldi	r24, 0x20	; 32
    126e:	01 c0       	rjmp	.+2      	; 0x1272 <vfprintf+0x35e>
    1270:	8b e2       	ldi	r24, 0x2B	; 43
    1272:	27 fd       	sbrc	r18, 7
    1274:	8d e2       	ldi	r24, 0x2D	; 45
    1276:	b7 01       	movw	r22, r14
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	98 d1       	rcall	.+816    	; 0x15ac <fputc>
    127c:	a5 14       	cp	r10, r5
    127e:	30 f4       	brcc	.+12     	; 0x128c <vfprintf+0x378>
    1280:	b7 01       	movw	r22, r14
    1282:	80 e3       	ldi	r24, 0x30	; 48
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	92 d1       	rcall	.+804    	; 0x15ac <fputc>
    1288:	5a 94       	dec	r5
    128a:	f8 cf       	rjmp	.-16     	; 0x127c <vfprintf+0x368>
    128c:	aa 94       	dec	r10
    128e:	f4 01       	movw	r30, r8
    1290:	ea 0d       	add	r30, r10
    1292:	f1 1d       	adc	r31, r1
    1294:	80 81       	ld	r24, Z
    1296:	b7 01       	movw	r22, r14
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	88 d1       	rcall	.+784    	; 0x15ac <fputc>
    129c:	a1 10       	cpse	r10, r1
    129e:	f6 cf       	rjmp	.-20     	; 0x128c <vfprintf+0x378>
    12a0:	33 20       	and	r3, r3
    12a2:	09 f4       	brne	.+2      	; 0x12a6 <vfprintf+0x392>
    12a4:	5d ce       	rjmp	.-838    	; 0xf60 <vfprintf+0x4c>
    12a6:	b7 01       	movw	r22, r14
    12a8:	80 e2       	ldi	r24, 0x20	; 32
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	7f d1       	rcall	.+766    	; 0x15ac <fputc>
    12ae:	3a 94       	dec	r3
    12b0:	f7 cf       	rjmp	.-18     	; 0x12a0 <vfprintf+0x38c>
    12b2:	f7 01       	movw	r30, r14
    12b4:	86 81       	ldd	r24, Z+6	; 0x06
    12b6:	97 81       	ldd	r25, Z+7	; 0x07
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <vfprintf+0x3aa>
    12ba:	8f ef       	ldi	r24, 0xFF	; 255
    12bc:	9f ef       	ldi	r25, 0xFF	; 255
    12be:	2c 96       	adiw	r28, 0x0c	; 12
    12c0:	0f b6       	in	r0, 0x3f	; 63
    12c2:	f8 94       	cli
    12c4:	de bf       	out	0x3e, r29	; 62
    12c6:	0f be       	out	0x3f, r0	; 63
    12c8:	cd bf       	out	0x3d, r28	; 61
    12ca:	df 91       	pop	r29
    12cc:	cf 91       	pop	r28
    12ce:	1f 91       	pop	r17
    12d0:	0f 91       	pop	r16
    12d2:	ff 90       	pop	r15
    12d4:	ef 90       	pop	r14
    12d6:	df 90       	pop	r13
    12d8:	cf 90       	pop	r12
    12da:	bf 90       	pop	r11
    12dc:	af 90       	pop	r10
    12de:	9f 90       	pop	r9
    12e0:	8f 90       	pop	r8
    12e2:	7f 90       	pop	r7
    12e4:	6f 90       	pop	r6
    12e6:	5f 90       	pop	r5
    12e8:	4f 90       	pop	r4
    12ea:	3f 90       	pop	r3
    12ec:	2f 90       	pop	r2
    12ee:	08 95       	ret

000012f0 <calloc>:
    12f0:	0f 93       	push	r16
    12f2:	1f 93       	push	r17
    12f4:	cf 93       	push	r28
    12f6:	df 93       	push	r29
    12f8:	86 9f       	mul	r24, r22
    12fa:	80 01       	movw	r16, r0
    12fc:	87 9f       	mul	r24, r23
    12fe:	10 0d       	add	r17, r0
    1300:	96 9f       	mul	r25, r22
    1302:	10 0d       	add	r17, r0
    1304:	11 24       	eor	r1, r1
    1306:	c8 01       	movw	r24, r16
    1308:	0d d0       	rcall	.+26     	; 0x1324 <malloc>
    130a:	ec 01       	movw	r28, r24
    130c:	00 97       	sbiw	r24, 0x00	; 0
    130e:	21 f0       	breq	.+8      	; 0x1318 <calloc+0x28>
    1310:	a8 01       	movw	r20, r16
    1312:	60 e0       	ldi	r22, 0x00	; 0
    1314:	70 e0       	ldi	r23, 0x00	; 0
    1316:	38 d1       	rcall	.+624    	; 0x1588 <memset>
    1318:	ce 01       	movw	r24, r28
    131a:	df 91       	pop	r29
    131c:	cf 91       	pop	r28
    131e:	1f 91       	pop	r17
    1320:	0f 91       	pop	r16
    1322:	08 95       	ret

00001324 <malloc>:
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	82 30       	cpi	r24, 0x02	; 2
    132a:	91 05       	cpc	r25, r1
    132c:	10 f4       	brcc	.+4      	; 0x1332 <malloc+0xe>
    132e:	82 e0       	ldi	r24, 0x02	; 2
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	e0 91 d0 02 	lds	r30, 0x02D0
    1336:	f0 91 d1 02 	lds	r31, 0x02D1
    133a:	20 e0       	ldi	r18, 0x00	; 0
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	a0 e0       	ldi	r26, 0x00	; 0
    1340:	b0 e0       	ldi	r27, 0x00	; 0
    1342:	30 97       	sbiw	r30, 0x00	; 0
    1344:	39 f1       	breq	.+78     	; 0x1394 <malloc+0x70>
    1346:	40 81       	ld	r20, Z
    1348:	51 81       	ldd	r21, Z+1	; 0x01
    134a:	48 17       	cp	r20, r24
    134c:	59 07       	cpc	r21, r25
    134e:	b8 f0       	brcs	.+46     	; 0x137e <malloc+0x5a>
    1350:	48 17       	cp	r20, r24
    1352:	59 07       	cpc	r21, r25
    1354:	71 f4       	brne	.+28     	; 0x1372 <malloc+0x4e>
    1356:	82 81       	ldd	r24, Z+2	; 0x02
    1358:	93 81       	ldd	r25, Z+3	; 0x03
    135a:	10 97       	sbiw	r26, 0x00	; 0
    135c:	29 f0       	breq	.+10     	; 0x1368 <malloc+0x44>
    135e:	13 96       	adiw	r26, 0x03	; 3
    1360:	9c 93       	st	X, r25
    1362:	8e 93       	st	-X, r24
    1364:	12 97       	sbiw	r26, 0x02	; 2
    1366:	2c c0       	rjmp	.+88     	; 0x13c0 <malloc+0x9c>
    1368:	90 93 d1 02 	sts	0x02D1, r25
    136c:	80 93 d0 02 	sts	0x02D0, r24
    1370:	27 c0       	rjmp	.+78     	; 0x13c0 <malloc+0x9c>
    1372:	21 15       	cp	r18, r1
    1374:	31 05       	cpc	r19, r1
    1376:	31 f0       	breq	.+12     	; 0x1384 <malloc+0x60>
    1378:	42 17       	cp	r20, r18
    137a:	53 07       	cpc	r21, r19
    137c:	18 f0       	brcs	.+6      	; 0x1384 <malloc+0x60>
    137e:	a9 01       	movw	r20, r18
    1380:	db 01       	movw	r26, r22
    1382:	01 c0       	rjmp	.+2      	; 0x1386 <malloc+0x62>
    1384:	ef 01       	movw	r28, r30
    1386:	9a 01       	movw	r18, r20
    1388:	bd 01       	movw	r22, r26
    138a:	df 01       	movw	r26, r30
    138c:	02 80       	ldd	r0, Z+2	; 0x02
    138e:	f3 81       	ldd	r31, Z+3	; 0x03
    1390:	e0 2d       	mov	r30, r0
    1392:	d7 cf       	rjmp	.-82     	; 0x1342 <malloc+0x1e>
    1394:	21 15       	cp	r18, r1
    1396:	31 05       	cpc	r19, r1
    1398:	f9 f0       	breq	.+62     	; 0x13d8 <malloc+0xb4>
    139a:	28 1b       	sub	r18, r24
    139c:	39 0b       	sbc	r19, r25
    139e:	24 30       	cpi	r18, 0x04	; 4
    13a0:	31 05       	cpc	r19, r1
    13a2:	80 f4       	brcc	.+32     	; 0x13c4 <malloc+0xa0>
    13a4:	8a 81       	ldd	r24, Y+2	; 0x02
    13a6:	9b 81       	ldd	r25, Y+3	; 0x03
    13a8:	61 15       	cp	r22, r1
    13aa:	71 05       	cpc	r23, r1
    13ac:	21 f0       	breq	.+8      	; 0x13b6 <malloc+0x92>
    13ae:	fb 01       	movw	r30, r22
    13b0:	93 83       	std	Z+3, r25	; 0x03
    13b2:	82 83       	std	Z+2, r24	; 0x02
    13b4:	04 c0       	rjmp	.+8      	; 0x13be <malloc+0x9a>
    13b6:	90 93 d1 02 	sts	0x02D1, r25
    13ba:	80 93 d0 02 	sts	0x02D0, r24
    13be:	fe 01       	movw	r30, r28
    13c0:	32 96       	adiw	r30, 0x02	; 2
    13c2:	44 c0       	rjmp	.+136    	; 0x144c <malloc+0x128>
    13c4:	fe 01       	movw	r30, r28
    13c6:	e2 0f       	add	r30, r18
    13c8:	f3 1f       	adc	r31, r19
    13ca:	81 93       	st	Z+, r24
    13cc:	91 93       	st	Z+, r25
    13ce:	22 50       	subi	r18, 0x02	; 2
    13d0:	31 09       	sbc	r19, r1
    13d2:	39 83       	std	Y+1, r19	; 0x01
    13d4:	28 83       	st	Y, r18
    13d6:	3a c0       	rjmp	.+116    	; 0x144c <malloc+0x128>
    13d8:	20 91 ce 02 	lds	r18, 0x02CE
    13dc:	30 91 cf 02 	lds	r19, 0x02CF
    13e0:	23 2b       	or	r18, r19
    13e2:	41 f4       	brne	.+16     	; 0x13f4 <malloc+0xd0>
    13e4:	20 91 02 02 	lds	r18, 0x0202
    13e8:	30 91 03 02 	lds	r19, 0x0203
    13ec:	30 93 cf 02 	sts	0x02CF, r19
    13f0:	20 93 ce 02 	sts	0x02CE, r18
    13f4:	20 91 00 02 	lds	r18, 0x0200
    13f8:	30 91 01 02 	lds	r19, 0x0201
    13fc:	21 15       	cp	r18, r1
    13fe:	31 05       	cpc	r19, r1
    1400:	41 f4       	brne	.+16     	; 0x1412 <malloc+0xee>
    1402:	2d b7       	in	r18, 0x3d	; 61
    1404:	3e b7       	in	r19, 0x3e	; 62
    1406:	40 91 04 02 	lds	r20, 0x0204
    140a:	50 91 05 02 	lds	r21, 0x0205
    140e:	24 1b       	sub	r18, r20
    1410:	35 0b       	sbc	r19, r21
    1412:	e0 91 ce 02 	lds	r30, 0x02CE
    1416:	f0 91 cf 02 	lds	r31, 0x02CF
    141a:	e2 17       	cp	r30, r18
    141c:	f3 07       	cpc	r31, r19
    141e:	a0 f4       	brcc	.+40     	; 0x1448 <malloc+0x124>
    1420:	2e 1b       	sub	r18, r30
    1422:	3f 0b       	sbc	r19, r31
    1424:	28 17       	cp	r18, r24
    1426:	39 07       	cpc	r19, r25
    1428:	78 f0       	brcs	.+30     	; 0x1448 <malloc+0x124>
    142a:	ac 01       	movw	r20, r24
    142c:	4e 5f       	subi	r20, 0xFE	; 254
    142e:	5f 4f       	sbci	r21, 0xFF	; 255
    1430:	24 17       	cp	r18, r20
    1432:	35 07       	cpc	r19, r21
    1434:	48 f0       	brcs	.+18     	; 0x1448 <malloc+0x124>
    1436:	4e 0f       	add	r20, r30
    1438:	5f 1f       	adc	r21, r31
    143a:	50 93 cf 02 	sts	0x02CF, r21
    143e:	40 93 ce 02 	sts	0x02CE, r20
    1442:	81 93       	st	Z+, r24
    1444:	91 93       	st	Z+, r25
    1446:	02 c0       	rjmp	.+4      	; 0x144c <malloc+0x128>
    1448:	e0 e0       	ldi	r30, 0x00	; 0
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	cf 01       	movw	r24, r30
    144e:	df 91       	pop	r29
    1450:	cf 91       	pop	r28
    1452:	08 95       	ret

00001454 <free>:
    1454:	cf 93       	push	r28
    1456:	df 93       	push	r29
    1458:	00 97       	sbiw	r24, 0x00	; 0
    145a:	09 f4       	brne	.+2      	; 0x145e <free+0xa>
    145c:	87 c0       	rjmp	.+270    	; 0x156c <free+0x118>
    145e:	fc 01       	movw	r30, r24
    1460:	32 97       	sbiw	r30, 0x02	; 2
    1462:	13 82       	std	Z+3, r1	; 0x03
    1464:	12 82       	std	Z+2, r1	; 0x02
    1466:	c0 91 d0 02 	lds	r28, 0x02D0
    146a:	d0 91 d1 02 	lds	r29, 0x02D1
    146e:	20 97       	sbiw	r28, 0x00	; 0
    1470:	81 f4       	brne	.+32     	; 0x1492 <free+0x3e>
    1472:	20 81       	ld	r18, Z
    1474:	31 81       	ldd	r19, Z+1	; 0x01
    1476:	28 0f       	add	r18, r24
    1478:	39 1f       	adc	r19, r25
    147a:	80 91 ce 02 	lds	r24, 0x02CE
    147e:	90 91 cf 02 	lds	r25, 0x02CF
    1482:	82 17       	cp	r24, r18
    1484:	93 07       	cpc	r25, r19
    1486:	79 f5       	brne	.+94     	; 0x14e6 <free+0x92>
    1488:	f0 93 cf 02 	sts	0x02CF, r31
    148c:	e0 93 ce 02 	sts	0x02CE, r30
    1490:	6d c0       	rjmp	.+218    	; 0x156c <free+0x118>
    1492:	de 01       	movw	r26, r28
    1494:	20 e0       	ldi	r18, 0x00	; 0
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	ae 17       	cp	r26, r30
    149a:	bf 07       	cpc	r27, r31
    149c:	50 f4       	brcc	.+20     	; 0x14b2 <free+0x5e>
    149e:	12 96       	adiw	r26, 0x02	; 2
    14a0:	4d 91       	ld	r20, X+
    14a2:	5c 91       	ld	r21, X
    14a4:	13 97       	sbiw	r26, 0x03	; 3
    14a6:	9d 01       	movw	r18, r26
    14a8:	41 15       	cp	r20, r1
    14aa:	51 05       	cpc	r21, r1
    14ac:	09 f1       	breq	.+66     	; 0x14f0 <free+0x9c>
    14ae:	da 01       	movw	r26, r20
    14b0:	f3 cf       	rjmp	.-26     	; 0x1498 <free+0x44>
    14b2:	b3 83       	std	Z+3, r27	; 0x03
    14b4:	a2 83       	std	Z+2, r26	; 0x02
    14b6:	40 81       	ld	r20, Z
    14b8:	51 81       	ldd	r21, Z+1	; 0x01
    14ba:	84 0f       	add	r24, r20
    14bc:	95 1f       	adc	r25, r21
    14be:	8a 17       	cp	r24, r26
    14c0:	9b 07       	cpc	r25, r27
    14c2:	71 f4       	brne	.+28     	; 0x14e0 <free+0x8c>
    14c4:	8d 91       	ld	r24, X+
    14c6:	9c 91       	ld	r25, X
    14c8:	11 97       	sbiw	r26, 0x01	; 1
    14ca:	84 0f       	add	r24, r20
    14cc:	95 1f       	adc	r25, r21
    14ce:	02 96       	adiw	r24, 0x02	; 2
    14d0:	91 83       	std	Z+1, r25	; 0x01
    14d2:	80 83       	st	Z, r24
    14d4:	12 96       	adiw	r26, 0x02	; 2
    14d6:	8d 91       	ld	r24, X+
    14d8:	9c 91       	ld	r25, X
    14da:	13 97       	sbiw	r26, 0x03	; 3
    14dc:	93 83       	std	Z+3, r25	; 0x03
    14de:	82 83       	std	Z+2, r24	; 0x02
    14e0:	21 15       	cp	r18, r1
    14e2:	31 05       	cpc	r19, r1
    14e4:	29 f4       	brne	.+10     	; 0x14f0 <free+0x9c>
    14e6:	f0 93 d1 02 	sts	0x02D1, r31
    14ea:	e0 93 d0 02 	sts	0x02D0, r30
    14ee:	3e c0       	rjmp	.+124    	; 0x156c <free+0x118>
    14f0:	d9 01       	movw	r26, r18
    14f2:	13 96       	adiw	r26, 0x03	; 3
    14f4:	fc 93       	st	X, r31
    14f6:	ee 93       	st	-X, r30
    14f8:	12 97       	sbiw	r26, 0x02	; 2
    14fa:	4d 91       	ld	r20, X+
    14fc:	5d 91       	ld	r21, X+
    14fe:	a4 0f       	add	r26, r20
    1500:	b5 1f       	adc	r27, r21
    1502:	ea 17       	cp	r30, r26
    1504:	fb 07       	cpc	r31, r27
    1506:	79 f4       	brne	.+30     	; 0x1526 <free+0xd2>
    1508:	80 81       	ld	r24, Z
    150a:	91 81       	ldd	r25, Z+1	; 0x01
    150c:	84 0f       	add	r24, r20
    150e:	95 1f       	adc	r25, r21
    1510:	02 96       	adiw	r24, 0x02	; 2
    1512:	d9 01       	movw	r26, r18
    1514:	11 96       	adiw	r26, 0x01	; 1
    1516:	9c 93       	st	X, r25
    1518:	8e 93       	st	-X, r24
    151a:	82 81       	ldd	r24, Z+2	; 0x02
    151c:	93 81       	ldd	r25, Z+3	; 0x03
    151e:	13 96       	adiw	r26, 0x03	; 3
    1520:	9c 93       	st	X, r25
    1522:	8e 93       	st	-X, r24
    1524:	12 97       	sbiw	r26, 0x02	; 2
    1526:	e0 e0       	ldi	r30, 0x00	; 0
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	8a 81       	ldd	r24, Y+2	; 0x02
    152c:	9b 81       	ldd	r25, Y+3	; 0x03
    152e:	00 97       	sbiw	r24, 0x00	; 0
    1530:	19 f0       	breq	.+6      	; 0x1538 <free+0xe4>
    1532:	fe 01       	movw	r30, r28
    1534:	ec 01       	movw	r28, r24
    1536:	f9 cf       	rjmp	.-14     	; 0x152a <free+0xd6>
    1538:	ce 01       	movw	r24, r28
    153a:	02 96       	adiw	r24, 0x02	; 2
    153c:	28 81       	ld	r18, Y
    153e:	39 81       	ldd	r19, Y+1	; 0x01
    1540:	82 0f       	add	r24, r18
    1542:	93 1f       	adc	r25, r19
    1544:	20 91 ce 02 	lds	r18, 0x02CE
    1548:	30 91 cf 02 	lds	r19, 0x02CF
    154c:	28 17       	cp	r18, r24
    154e:	39 07       	cpc	r19, r25
    1550:	69 f4       	brne	.+26     	; 0x156c <free+0x118>
    1552:	30 97       	sbiw	r30, 0x00	; 0
    1554:	29 f4       	brne	.+10     	; 0x1560 <free+0x10c>
    1556:	10 92 d1 02 	sts	0x02D1, r1
    155a:	10 92 d0 02 	sts	0x02D0, r1
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <free+0x110>
    1560:	13 82       	std	Z+3, r1	; 0x03
    1562:	12 82       	std	Z+2, r1	; 0x02
    1564:	d0 93 cf 02 	sts	0x02CF, r29
    1568:	c0 93 ce 02 	sts	0x02CE, r28
    156c:	df 91       	pop	r29
    156e:	cf 91       	pop	r28
    1570:	08 95       	ret

00001572 <strnlen_P>:
    1572:	fc 01       	movw	r30, r24
    1574:	05 90       	lpm	r0, Z+
    1576:	61 50       	subi	r22, 0x01	; 1
    1578:	70 40       	sbci	r23, 0x00	; 0
    157a:	01 10       	cpse	r0, r1
    157c:	d8 f7       	brcc	.-10     	; 0x1574 <strnlen_P+0x2>
    157e:	80 95       	com	r24
    1580:	90 95       	com	r25
    1582:	8e 0f       	add	r24, r30
    1584:	9f 1f       	adc	r25, r31
    1586:	08 95       	ret

00001588 <memset>:
    1588:	dc 01       	movw	r26, r24
    158a:	01 c0       	rjmp	.+2      	; 0x158e <memset+0x6>
    158c:	6d 93       	st	X+, r22
    158e:	41 50       	subi	r20, 0x01	; 1
    1590:	50 40       	sbci	r21, 0x00	; 0
    1592:	e0 f7       	brcc	.-8      	; 0x158c <memset+0x4>
    1594:	08 95       	ret

00001596 <strnlen>:
    1596:	fc 01       	movw	r30, r24
    1598:	61 50       	subi	r22, 0x01	; 1
    159a:	70 40       	sbci	r23, 0x00	; 0
    159c:	01 90       	ld	r0, Z+
    159e:	01 10       	cpse	r0, r1
    15a0:	d8 f7       	brcc	.-10     	; 0x1598 <strnlen+0x2>
    15a2:	80 95       	com	r24
    15a4:	90 95       	com	r25
    15a6:	8e 0f       	add	r24, r30
    15a8:	9f 1f       	adc	r25, r31
    15aa:	08 95       	ret

000015ac <fputc>:
    15ac:	0f 93       	push	r16
    15ae:	1f 93       	push	r17
    15b0:	cf 93       	push	r28
    15b2:	df 93       	push	r29
    15b4:	18 2f       	mov	r17, r24
    15b6:	09 2f       	mov	r16, r25
    15b8:	eb 01       	movw	r28, r22
    15ba:	8b 81       	ldd	r24, Y+3	; 0x03
    15bc:	81 fd       	sbrc	r24, 1
    15be:	03 c0       	rjmp	.+6      	; 0x15c6 <fputc+0x1a>
    15c0:	8f ef       	ldi	r24, 0xFF	; 255
    15c2:	9f ef       	ldi	r25, 0xFF	; 255
    15c4:	20 c0       	rjmp	.+64     	; 0x1606 <fputc+0x5a>
    15c6:	82 ff       	sbrs	r24, 2
    15c8:	10 c0       	rjmp	.+32     	; 0x15ea <fputc+0x3e>
    15ca:	4e 81       	ldd	r20, Y+6	; 0x06
    15cc:	5f 81       	ldd	r21, Y+7	; 0x07
    15ce:	2c 81       	ldd	r18, Y+4	; 0x04
    15d0:	3d 81       	ldd	r19, Y+5	; 0x05
    15d2:	42 17       	cp	r20, r18
    15d4:	53 07       	cpc	r21, r19
    15d6:	7c f4       	brge	.+30     	; 0x15f6 <fputc+0x4a>
    15d8:	e8 81       	ld	r30, Y
    15da:	f9 81       	ldd	r31, Y+1	; 0x01
    15dc:	9f 01       	movw	r18, r30
    15de:	2f 5f       	subi	r18, 0xFF	; 255
    15e0:	3f 4f       	sbci	r19, 0xFF	; 255
    15e2:	39 83       	std	Y+1, r19	; 0x01
    15e4:	28 83       	st	Y, r18
    15e6:	10 83       	st	Z, r17
    15e8:	06 c0       	rjmp	.+12     	; 0x15f6 <fputc+0x4a>
    15ea:	e8 85       	ldd	r30, Y+8	; 0x08
    15ec:	f9 85       	ldd	r31, Y+9	; 0x09
    15ee:	81 2f       	mov	r24, r17
    15f0:	19 95       	eicall
    15f2:	89 2b       	or	r24, r25
    15f4:	29 f7       	brne	.-54     	; 0x15c0 <fputc+0x14>
    15f6:	2e 81       	ldd	r18, Y+6	; 0x06
    15f8:	3f 81       	ldd	r19, Y+7	; 0x07
    15fa:	2f 5f       	subi	r18, 0xFF	; 255
    15fc:	3f 4f       	sbci	r19, 0xFF	; 255
    15fe:	3f 83       	std	Y+7, r19	; 0x07
    1600:	2e 83       	std	Y+6, r18	; 0x06
    1602:	81 2f       	mov	r24, r17
    1604:	90 2f       	mov	r25, r16
    1606:	df 91       	pop	r29
    1608:	cf 91       	pop	r28
    160a:	1f 91       	pop	r17
    160c:	0f 91       	pop	r16
    160e:	08 95       	ret

00001610 <__ultoa_invert>:
    1610:	fa 01       	movw	r30, r20
    1612:	aa 27       	eor	r26, r26
    1614:	28 30       	cpi	r18, 0x08	; 8
    1616:	51 f1       	breq	.+84     	; 0x166c <__ultoa_invert+0x5c>
    1618:	20 31       	cpi	r18, 0x10	; 16
    161a:	81 f1       	breq	.+96     	; 0x167c <__ultoa_invert+0x6c>
    161c:	e8 94       	clt
    161e:	6f 93       	push	r22
    1620:	6e 7f       	andi	r22, 0xFE	; 254
    1622:	6e 5f       	subi	r22, 0xFE	; 254
    1624:	7f 4f       	sbci	r23, 0xFF	; 255
    1626:	8f 4f       	sbci	r24, 0xFF	; 255
    1628:	9f 4f       	sbci	r25, 0xFF	; 255
    162a:	af 4f       	sbci	r26, 0xFF	; 255
    162c:	b1 e0       	ldi	r27, 0x01	; 1
    162e:	3e d0       	rcall	.+124    	; 0x16ac <__ultoa_invert+0x9c>
    1630:	b4 e0       	ldi	r27, 0x04	; 4
    1632:	3c d0       	rcall	.+120    	; 0x16ac <__ultoa_invert+0x9c>
    1634:	67 0f       	add	r22, r23
    1636:	78 1f       	adc	r23, r24
    1638:	89 1f       	adc	r24, r25
    163a:	9a 1f       	adc	r25, r26
    163c:	a1 1d       	adc	r26, r1
    163e:	68 0f       	add	r22, r24
    1640:	79 1f       	adc	r23, r25
    1642:	8a 1f       	adc	r24, r26
    1644:	91 1d       	adc	r25, r1
    1646:	a1 1d       	adc	r26, r1
    1648:	6a 0f       	add	r22, r26
    164a:	71 1d       	adc	r23, r1
    164c:	81 1d       	adc	r24, r1
    164e:	91 1d       	adc	r25, r1
    1650:	a1 1d       	adc	r26, r1
    1652:	20 d0       	rcall	.+64     	; 0x1694 <__ultoa_invert+0x84>
    1654:	09 f4       	brne	.+2      	; 0x1658 <__ultoa_invert+0x48>
    1656:	68 94       	set
    1658:	3f 91       	pop	r19
    165a:	2a e0       	ldi	r18, 0x0A	; 10
    165c:	26 9f       	mul	r18, r22
    165e:	11 24       	eor	r1, r1
    1660:	30 19       	sub	r19, r0
    1662:	30 5d       	subi	r19, 0xD0	; 208
    1664:	31 93       	st	Z+, r19
    1666:	de f6       	brtc	.-74     	; 0x161e <__ultoa_invert+0xe>
    1668:	cf 01       	movw	r24, r30
    166a:	08 95       	ret
    166c:	46 2f       	mov	r20, r22
    166e:	47 70       	andi	r20, 0x07	; 7
    1670:	40 5d       	subi	r20, 0xD0	; 208
    1672:	41 93       	st	Z+, r20
    1674:	b3 e0       	ldi	r27, 0x03	; 3
    1676:	0f d0       	rcall	.+30     	; 0x1696 <__ultoa_invert+0x86>
    1678:	c9 f7       	brne	.-14     	; 0x166c <__ultoa_invert+0x5c>
    167a:	f6 cf       	rjmp	.-20     	; 0x1668 <__ultoa_invert+0x58>
    167c:	46 2f       	mov	r20, r22
    167e:	4f 70       	andi	r20, 0x0F	; 15
    1680:	40 5d       	subi	r20, 0xD0	; 208
    1682:	4a 33       	cpi	r20, 0x3A	; 58
    1684:	18 f0       	brcs	.+6      	; 0x168c <__ultoa_invert+0x7c>
    1686:	49 5d       	subi	r20, 0xD9	; 217
    1688:	31 fd       	sbrc	r19, 1
    168a:	40 52       	subi	r20, 0x20	; 32
    168c:	41 93       	st	Z+, r20
    168e:	02 d0       	rcall	.+4      	; 0x1694 <__ultoa_invert+0x84>
    1690:	a9 f7       	brne	.-22     	; 0x167c <__ultoa_invert+0x6c>
    1692:	ea cf       	rjmp	.-44     	; 0x1668 <__ultoa_invert+0x58>
    1694:	b4 e0       	ldi	r27, 0x04	; 4
    1696:	a6 95       	lsr	r26
    1698:	97 95       	ror	r25
    169a:	87 95       	ror	r24
    169c:	77 95       	ror	r23
    169e:	67 95       	ror	r22
    16a0:	ba 95       	dec	r27
    16a2:	c9 f7       	brne	.-14     	; 0x1696 <__ultoa_invert+0x86>
    16a4:	00 97       	sbiw	r24, 0x00	; 0
    16a6:	61 05       	cpc	r22, r1
    16a8:	71 05       	cpc	r23, r1
    16aa:	08 95       	ret
    16ac:	9b 01       	movw	r18, r22
    16ae:	ac 01       	movw	r20, r24
    16b0:	0a 2e       	mov	r0, r26
    16b2:	06 94       	lsr	r0
    16b4:	57 95       	ror	r21
    16b6:	47 95       	ror	r20
    16b8:	37 95       	ror	r19
    16ba:	27 95       	ror	r18
    16bc:	ba 95       	dec	r27
    16be:	c9 f7       	brne	.-14     	; 0x16b2 <__ultoa_invert+0xa2>
    16c0:	62 0f       	add	r22, r18
    16c2:	73 1f       	adc	r23, r19
    16c4:	84 1f       	adc	r24, r20
    16c6:	95 1f       	adc	r25, r21
    16c8:	a0 1d       	adc	r26, r0
    16ca:	08 95       	ret

000016cc <_exit>:
    16cc:	f8 94       	cli

000016ce <__stop_program>:
    16ce:	ff cf       	rjmp	.-2      	; 0x16ce <__stop_program>
