# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do dxpRISC_vNMMIOP_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:05 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dxp_package
# End time: 15:39:05 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_alu_beh_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:05 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_alu_beh_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity dxp_8bit_alu_beh_vhdl
# -- Compiling architecture dxp_beh of dxp_8bit_alu_beh_vhdl
# End time: 15:39:05 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_MM_vNMMIOP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:05 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_MM_vNMMIOP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dxp_MM_vNMMIOP_vhdl
# -- Compiling architecture SYN of dxp_mm_vnmmiop_vhdl
# End time: 15:39:06 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:06 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package dxp_package
# -- Compiling entity dxp_IW2ASCII_vhdl
# -- Compiling architecture disassemble of dxp_IW2ASCII_vhdl
# End time: 15:39:06 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:06 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxpRISC_vNMMIOP_vhdl
# -- Compiling architecture dxpRISC_struc of dxpRISC_vNMMIOP_vhdl
# End time: 15:39:06 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:06 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxpRISC_vNMMIOP_DP_vhdl
# -- Compiling architecture dxpRISC_DP_struc of dxpRISC_vNMMIOP_DP_vhdl
# End time: 15:39:06 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:06 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxpRISC_vNMMIOP_CU_vhdl
# -- Compiling architecture dxpRISC_CU_beh of dxpRISC_vNMMIOP_CU_vhdl
# End time: 15:39:06 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:06 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_reg_vhdl
# -- Compiling architecture dxp_nbit_reg_beh of dxp_nbit_reg_vhdl
# End time: 15:39:06 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:07 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux4to1_vhdl
# -- Compiling architecture dxp_nbit_mux4to1 of dxp_nbit_mux4to1_vhdl
# End time: 15:39:07 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:07 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux2to1_vhdl
# -- Compiling architecture dxp_nbit_mux2to1 of dxp_nbit_mux2to1_vhdl
# End time: 15:39:07 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_cntup_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:07 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_cntup_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_cntup_vhdl
# -- Compiling architecture dxp_nbit_cntup_beh of dxp_nbit_cntup_vhdl
# End time: 15:39:07 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:07 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_8bit_4loc_stack_vhdl
# -- Compiling architecture dxp_stack of dxp_8bit_4loc_stack_vhdl
# End time: 15:39:07 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:07 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxpRISC_vNMMIOP_vhdl_tb
# -- Compiling architecture run_free of dxpRISC_vNMMIOP_vhdl_tb
# End time: 15:39:07 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  dxpRISC_vNMMIOP_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" dxpRISC_vNMMIOP_vhdl_tb 
# Start time: 15:39:07 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dxprisc_vnmmiop_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.dxp_package
# Loading work.dxprisc_vnmmiop_vhdl(dxprisc_struc)
# Loading work.dxprisc_vnmmiop_dp_vhdl(dxprisc_dp_struc)
# Loading work.dxp_nbit_mux4to1_vhdl(dxp_nbit_mux4to1)
# Loading work.dxp_nbit_reg_vhdl(dxp_nbit_reg_beh)
# Loading work.dxp_8bit_alu_beh_vhdl(dxp_beh)
# Loading work.dxp_nbit_cntup_vhdl(dxp_nbit_cntup_beh)
# Loading altera_mf.altera_mf_components
# Loading work.dxp_mm_vnmmiop_vhdl(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dxp_8bit_4loc_stack_vhdl(dxp_stack)
# Loading work.dxp_nbit_mux2to1_vhdl(dxp_nbit_mux2to1)
# Loading work.dxprisc_vnmmiop_cu_vhdl(dxprisc_cu_beh)
# ** Fatal: (vsim-3817) Port "MAR_din" of entity "dxprisc_vnmmiop_cu_vhdl" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /dxprisc_vnmmiop_vhdl_tb/CUV/CU File: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_CU_vhdl.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./dxpRISC_vNMMIOP_vhdl_run_msim_rtl_vhdl.do PAUSED at line 23
do dxpRISC_vNMMIOP_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dxp_package
# End time: 15:39:39 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_alu_beh_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_alu_beh_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity dxp_8bit_alu_beh_vhdl
# -- Compiling architecture dxp_beh of dxp_8bit_alu_beh_vhdl
# End time: 15:39:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_MM_vNMMIOP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_MM_vNMMIOP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dxp_MM_vNMMIOP_vhdl
# -- Compiling architecture SYN of dxp_mm_vnmmiop_vhdl
# End time: 15:39:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package dxp_package
# -- Compiling entity dxp_IW2ASCII_vhdl
# -- Compiling architecture disassemble of dxp_IW2ASCII_vhdl
# End time: 15:39:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxpRISC_vNMMIOP_vhdl
# -- Compiling architecture dxpRISC_struc of dxpRISC_vNMMIOP_vhdl
# End time: 15:39:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxpRISC_vNMMIOP_DP_vhdl
# -- Compiling architecture dxpRISC_DP_struc of dxpRISC_vNMMIOP_DP_vhdl
# End time: 15:39:41 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxpRISC_vNMMIOP_CU_vhdl
# -- Compiling architecture dxpRISC_CU_beh of dxpRISC_vNMMIOP_CU_vhdl
# End time: 15:39:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_reg_vhdl
# -- Compiling architecture dxp_nbit_reg_beh of dxp_nbit_reg_vhdl
# End time: 15:39:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux4to1_vhdl
# -- Compiling architecture dxp_nbit_mux4to1 of dxp_nbit_mux4to1_vhdl
# End time: 15:39:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux2to1_vhdl
# -- Compiling architecture dxp_nbit_mux2to1 of dxp_nbit_mux2to1_vhdl
# End time: 15:39:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_cntup_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_nbit_cntup_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_cntup_vhdl
# -- Compiling architecture dxp_nbit_cntup_beh of dxp_nbit_cntup_vhdl
# End time: 15:39:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxp_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_8bit_4loc_stack_vhdl
# -- Compiling architecture dxp_stack of dxp_8bit_4loc_stack_vhdl
# End time: 15:39:42 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxpRISC_vNMMIOP_vhdl_tb
# -- Compiling architecture run_free of dxpRISC_vNMMIOP_vhdl_tb
# End time: 15:39:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  dxpRISC_vNMMIOP_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" dxpRISC_vNMMIOP_vhdl_tb 
# Start time: 15:39:07 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dxprisc_vnmmiop_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.dxp_package
# Loading work.dxprisc_vnmmiop_vhdl(dxprisc_struc)
# Loading work.dxprisc_vnmmiop_dp_vhdl(dxprisc_dp_struc)
# Loading work.dxp_nbit_mux4to1_vhdl(dxp_nbit_mux4to1)
# Loading work.dxp_nbit_reg_vhdl(dxp_nbit_reg_beh)
# Loading work.dxp_8bit_alu_beh_vhdl(dxp_beh)
# Loading work.dxp_nbit_cntup_vhdl(dxp_nbit_cntup_beh)
# Loading altera_mf.altera_mf_components
# Loading work.dxp_mm_vnmmiop_vhdl(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dxp_8bit_4loc_stack_vhdl(dxp_stack)
# Loading work.dxp_nbit_mux2to1_vhdl(dxp_nbit_mux2to1)
# Loading work.dxprisc_vnmmiop_cu_vhdl(dxprisc_cu_beh)
# ** Fatal: (vsim-3817) Port "MAR_din" of entity "dxprisc_vnmmiop_cu_vhdl" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /dxprisc_vnmmiop_vhdl_tb/CUV/CU File: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/dxpRISC_vNMMIOP_vhdl_restored/dxpRISC_vNMMIOP_CU_vhdl.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./dxpRISC_vNMMIOP_vhdl_run_msim_rtl_vhdl.do PAUSED at line 23
# End time: 15:40:37 on Apr 15,2025, Elapsed time: 0:01:30
# Errors: 2, Warnings: 0
