###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       132755   # Number of WRITE/WRITEP commands
num_reads_done                 =       544904   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       421211   # Number of read row buffer hits
num_read_cmds                  =       544902   # Number of READ/READP commands
num_writes_done                =       132807   # Number of read requests issued
num_write_row_hits             =       113038   # Number of write row buffer hits
num_act_cmds                   =       143916   # Number of ACT commands
num_pre_cmds                   =       143886   # Number of PRE commands
num_ondemand_pres              =       120178   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9424297   # Cyles of rank active rank.0
rank_active_cycles.1           =      9052498   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       575703   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       947502   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       631643   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7017   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3762   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5314   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          918   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          484   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          693   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1119   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1287   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1315   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24246   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          274   # Write cmd latency (cycles)
write_latency[40-59]           =          576   # Write cmd latency (cycles)
write_latency[60-79]           =          900   # Write cmd latency (cycles)
write_latency[80-99]           =         1795   # Write cmd latency (cycles)
write_latency[100-119]         =         2750   # Write cmd latency (cycles)
write_latency[120-139]         =         4719   # Write cmd latency (cycles)
write_latency[140-159]         =         6579   # Write cmd latency (cycles)
write_latency[160-179]         =         7861   # Write cmd latency (cycles)
write_latency[180-199]         =         8165   # Write cmd latency (cycles)
write_latency[200-]            =        99132   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       236172   # Read request latency (cycles)
read_latency[40-59]            =        73509   # Read request latency (cycles)
read_latency[60-79]            =        80215   # Read request latency (cycles)
read_latency[80-99]            =        32044   # Read request latency (cycles)
read_latency[100-119]          =        24014   # Read request latency (cycles)
read_latency[120-139]          =        19742   # Read request latency (cycles)
read_latency[140-159]          =        10519   # Read request latency (cycles)
read_latency[160-179]          =         7766   # Read request latency (cycles)
read_latency[180-199]          =         5831   # Read request latency (cycles)
read_latency[200-]             =        55090   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.62713e+08   # Write energy
read_energy                    =  2.19704e+09   # Read energy
act_energy                     =  3.93754e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76337e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.54801e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88076e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64876e+09   # Active standby energy rank.1
average_read_latency           =      95.6079   # Average read request latency (cycles)
average_interarrival           =      14.7537   # Average request interarrival latency (cycles)
total_energy                   =  1.62188e+10   # Total energy (pJ)
average_power                  =      1621.88   # Average power (mW)
average_bandwidth              =      5.78313   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       144772   # Number of WRITE/WRITEP commands
num_reads_done                 =       558235   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       410513   # Number of read row buffer hits
num_read_cmds                  =       558234   # Number of READ/READP commands
num_writes_done                =       144830   # Number of read requests issued
num_write_row_hits             =       110889   # Number of write row buffer hits
num_act_cmds                   =       182228   # Number of ACT commands
num_pre_cmds                   =       182198   # Number of PRE commands
num_ondemand_pres              =       159775   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9256604   # Cyles of rank active rank.0
rank_active_cycles.1           =      9187925   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       743396   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       812075   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       657964   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6068   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3809   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5297   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          888   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          495   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          703   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1129   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1297   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1378   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24147   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          211   # Write cmd latency (cycles)
write_latency[40-59]           =          407   # Write cmd latency (cycles)
write_latency[60-79]           =          692   # Write cmd latency (cycles)
write_latency[80-99]           =         1456   # Write cmd latency (cycles)
write_latency[100-119]         =         2412   # Write cmd latency (cycles)
write_latency[120-139]         =         4296   # Write cmd latency (cycles)
write_latency[140-159]         =         5934   # Write cmd latency (cycles)
write_latency[160-179]         =         7010   # Write cmd latency (cycles)
write_latency[180-199]         =         7661   # Write cmd latency (cycles)
write_latency[200-]            =       114680   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       225343   # Read request latency (cycles)
read_latency[40-59]            =        69088   # Read request latency (cycles)
read_latency[60-79]            =        89530   # Read request latency (cycles)
read_latency[80-99]            =        34295   # Read request latency (cycles)
read_latency[100-119]          =        26925   # Read request latency (cycles)
read_latency[120-139]          =        21956   # Read request latency (cycles)
read_latency[140-159]          =        12094   # Read request latency (cycles)
read_latency[160-179]          =         9125   # Read request latency (cycles)
read_latency[180-199]          =         6953   # Read request latency (cycles)
read_latency[200-]             =        62925   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.22702e+08   # Write energy
read_energy                    =   2.2508e+09   # Read energy
act_energy                     =  4.98576e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5683e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.89796e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77612e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73327e+09   # Active standby energy rank.1
average_read_latency           =      103.979   # Average read request latency (cycles)
average_interarrival           =      14.2212   # Average request interarrival latency (cycles)
total_energy                   =  1.64327e+10   # Total energy (pJ)
average_power                  =      1643.27   # Average power (mW)
average_bandwidth              =      5.99949   # Average bandwidth
