// Seed: 1580256139
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output tri id_1;
  parameter id_3 = 1;
  assign id_1#(
      .id_3(-1),
      .id_2(1'b0)
  ) = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
