
*** Running vivado
    with args -log top_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1826.684 ; gain = 88.984 ; free physical = 247536 ; free virtual = 285768
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/cad/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2089.406 ; gain = 261.723 ; free physical = 247477 ; free virtual = 285709
Command: synth_design -top top_bd_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23355
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/cad/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3102.477 ; gain = 226.812 ; free physical = 246195 ; free virtual = 284427
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4419.559; parent = 3108.418; children = 1311.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_bd_wrapper' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_bd' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_bd_axi_smc_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_axi_smc_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_axi_smc_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:540]
INFO: [Synth 8-6157] synthesizing module 'top_bd_ila_0_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_ila_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_ila_0_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_ila_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_bd_ps8_0_axi_periph_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:772]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11CL6CM' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_bd_auto_pc_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_auto_pc_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11CL6CM' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_ps8_0_axi_periph_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:772]
INFO: [Synth 8-6157] synthesizing module 'top_bd_rst_ps8_0_99M_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_rst_ps8_0_99M_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:613]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:613]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:613]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:613]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'top_bd_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:613]
INFO: [Synth 8-6157] synthesizing module 'top_bd_top_0_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_top_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_top_0_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_top_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M_AXI_WUSER' of module 'top_bd_top_0_0' is unconnected for instance 'top_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:620]
WARNING: [Synth 8-7023] instance 'top_0' of module 'top_bd_top_0_0' has 71 connections declared, but only 70 given [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:620]
INFO: [Synth 8-6157] synthesizing module 'top_bd_zynq_ultra_ps_e_0_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_zynq_ultra_ps_e_0_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/.Xil/Vivado-22707-warp02.ewi.tudelft.nl/realtime/top_bd_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'top_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:691]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'top_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:691]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'top_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:691]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'top_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:691]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'top_bd_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 78 given [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:691]
INFO: [Synth 8-6155] done synthesizing module 'top_bd' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:314]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_wrapper' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'top_0'. This will prevent further optimization [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:620]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/synth/top_bd.v:540]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_11CL6CM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_11CL6CM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module top_bd_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module top_bd_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3176.398 ; gain = 300.734 ; free physical = 246281 ; free virtual = 284514
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4487.527; parent = 3176.387; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3194.199 ; gain = 318.535 ; free physical = 246281 ; free virtual = 284514
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4505.340; parent = 3194.199; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3194.199 ; gain = 318.535 ; free physical = 246281 ; free virtual = 284514
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4505.340; parent = 3194.199; children = 1311.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3194.203 ; gain = 0.000 ; free physical = 246276 ; free virtual = 284509
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'top_bd_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'top_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0/top_bd_auto_pc_0_in_context.xdc] for cell 'top_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0/top_bd_auto_pc_0_in_context.xdc] for cell 'top_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0_in_context.xdc] for cell 'top_bd_i/rst_ps8_0_99M'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0_in_context.xdc] for cell 'top_bd_i/rst_ps8_0_99M'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/top_bd_axi_smc_0/top_bd_axi_smc_0_in_context.xdc] for cell 'top_bd_i/axi_smc'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/top_bd_axi_smc_0/top_bd_axi_smc_0_in_context.xdc] for cell 'top_bd_i/axi_smc'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/top_bd_top_0_0/top_bd_top_0_0_in_context.xdc] for cell 'top_bd_i/top_0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/top_bd_top_0_0/top_bd_top_0_0_in_context.xdc] for cell 'top_bd_i/top_0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/top_bd_ila_0_0/top_bd_ila_0_0_in_context.xdc] for cell 'top_bd_i/ila_0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/top_bd_ila_0_0/top_bd_ila_0_0_in_context.xdc] for cell 'top_bd_i/ila_0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.102 ; gain = 0.000 ; free physical = 246194 ; free virtual = 284426
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.102 ; gain = 0.000 ; free physical = 246194 ; free virtual = 284426
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/cad/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3246.102 ; gain = 370.438 ; free physical = 246258 ; free virtual = 284490
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4557.242; parent = 3246.102; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3246.102 ; gain = 370.438 ; free physical = 246258 ; free virtual = 284490
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4557.242; parent = 3246.102; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3246.102 ; gain = 370.438 ; free physical = 246258 ; free virtual = 284490
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4557.242; parent = 3246.102; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3246.102 ; gain = 370.438 ; free physical = 246257 ; free virtual = 284490
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4557.242; parent = 3246.102; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module top_bd_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module top_bd_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module top_bd_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module top_bd_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3246.102 ; gain = 370.438 ; free physical = 246244 ; free virtual = 284482
Synthesis current peak Physical Memory [PSS] (MB): peak = 2288.289; parent = 2115.348; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4557.242; parent = 3246.102; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3700.324 ; gain = 824.660 ; free physical = 245666 ; free virtual = 283903
Synthesis current peak Physical Memory [PSS] (MB): peak = 2837.216; parent = 2664.282; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5011.461; parent = 3700.320; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3700.324 ; gain = 824.660 ; free physical = 245666 ; free virtual = 283903
Synthesis current peak Physical Memory [PSS] (MB): peak = 2837.435; parent = 2664.501; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5011.461; parent = 3700.320; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3720.355 ; gain = 844.691 ; free physical = 245665 ; free virtual = 283902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.157; parent = 2665.224; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5031.500; parent = 3720.359; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245663 ; free virtual = 283901
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.513; parent = 2665.579; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245663 ; free virtual = 283901
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.540; parent = 2665.606; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245663 ; free virtual = 283901
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.728; parent = 2665.794; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245659 ; free virtual = 283896
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.740; parent = 2665.810; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245657 ; free virtual = 283894
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.756; parent = 2665.825; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245655 ; free virtual = 283893
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.782; parent = 2665.853; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |top_bd_auto_pc_0           |         1|
|2     |top_bd_axi_smc_0           |         1|
|3     |top_bd_ila_0_0             |         1|
|4     |top_bd_rst_ps8_0_99M_0     |         1|
|5     |top_bd_top_0_0             |         1|
|6     |top_bd_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |top_bd_auto_pc           |     1|
|2     |top_bd_axi_smc           |     1|
|3     |top_bd_ila_0             |     1|
|4     |top_bd_rst_ps8_0_99M     |     1|
|5     |top_bd_top_0             |     1|
|6     |top_bd_zynq_ultra_ps_e_0 |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3726.297 ; gain = 850.633 ; free physical = 245654 ; free virtual = 283892
Synthesis current peak Physical Memory [PSS] (MB): peak = 2838.865; parent = 2665.935; children = 172.941
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.438; parent = 3726.297; children = 1311.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3726.297 ; gain = 798.730 ; free physical = 245693 ; free virtual = 283931
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3726.301 ; gain = 850.633 ; free physical = 245693 ; free virtual = 283930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3726.301 ; gain = 0.000 ; free physical = 245801 ; free virtual = 284039
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.957 ; gain = 0.000 ; free physical = 245727 ; free virtual = 283965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d96fcd89
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 3776.891 ; gain = 1687.484 ; free physical = 245928 ; free virtual = 284166
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/synth_1/top_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_synth.rpt -pb top_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 23:00:03 2023...
