Two-stage pipelined register buffer