m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/eric/Documents/Conformer-FPGA-New/TinyNPU
T_opt
!s110 1742622174
VGn?ei6`;0UMS6QI9nBc<H0
04 14 4 work sdram_bfm_test fast 0
=1-000ae431a4f1-67de4dde-1e112-1bb40
R0
!s12b OEM100
!s124 OEM10U4 
o-quiet -auto_acc_if_foreign -work work -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
R1
vadd
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 !s110 1742624443
!i10b 1
!s100 >DPG4AHb94B_DidmgTkK12
IP=aWT97KzOSQlal8^1:lh2
S1
R1
w1742356379
8design_rtl/exec_unit/add/add.sv
Fdesign_rtl/exec_unit/add/add.sv
!i122 28
L0 3 29
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1742624443.000000
Z8 !s107 simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/sign_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/plexer.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/silu/silu_wrapper.sv|design_rtl/exec_unit/silu/silu.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/layernorm/ln_fetch.sv|design_rtl/exec_unit/layernorm/layer_norm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/count_down.sv|design_rtl/exec_unit/convdp/convdp.sv|design_rtl/exec_unit/attention/attention.sv|design_rtl/exec_unit/add/add_wrapper.sv|design_rtl/exec_unit/add/add_fetch.sv|design_rtl/exec_unit/add/add.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
Z9 !s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/add/add.sv|design_rtl/exec_unit/add/add_fetch.sv|design_rtl/exec_unit/add/add_wrapper.sv|design_rtl/exec_unit/attention/attention.sv|design_rtl/exec_unit/convdp/convdp.sv|design_rtl/exec_unit/layernorm/count_down.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layer_norm.sv|design_rtl/exec_unit/layernorm/ln_fetch.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/silu/silu.sv|design_rtl/exec_unit/silu/silu_wrapper.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv|
!i113 0
Z10 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vadd_fetch
R3
R4
!i10b 1
!s100 <kjJ>n6KdKE?L8TA8^EoB3
IeW3cXA<JbG^U]P8b58:ng2
S1
R1
w1742354804
8design_rtl/exec_unit/add/add_fetch.sv
Fdesign_rtl/exec_unit/add/add_fetch.sv
!i122 28
L0 3 44
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
vall_top_tb
Z11 2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv
R3
Z12 !s110 1742625025
!i10b 1
!s100 GLL^2Go<L@gmP[bWc[jHm3
I5i3mW[VOXb>GHQzJ>c0LL1
S1
R1
w1742623734
8simulation/all_fpga_sim/all_top_tb.sv
Fsimulation/all_fpga_sim/all_top_tb.sv
!i122 34
L0 1 154
R5
R6
r1
!s85 0
31
Z13 !s108 1742625025.000000
!s107 simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/sign_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/plexer.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
Z14 !s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv|
!i113 0
R10
R2
vavmm_sdram_bfm
R11
R3
R12
!i10b 1
!s100 GKEiN<]0]:gSAg=jGg@k00
IIlRPzI9OMP8`T0CO0a?421
S1
R1
w1742620969
8simulation/all_fpga_sim/avmm_sdram_bfm.sv
Fsimulation/all_fpga_sim/avmm_sdram_bfm.sv
!i122 34
Z15 L0 3 146
R5
R6
r1
!s85 0
31
R13
Z16 !s107 simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/sign_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/plexer.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
R14
!i113 0
R10
R2
vavmm_sdram_read_wrapper
R11
R3
R12
!i10b 1
!s100 1Q[K3^GSCBLTECAf[<>V]1
I4j;@KQdn`aoY?EEF55VAk3
S1
R1
w1742362892
8design_rtl/io/avmm_sdram_read_wrapper.sv
Fdesign_rtl/io/avmm_sdram_read_wrapper.sv
!i122 34
L0 3 91
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vavmm_sdram_wrapper
R11
R3
R12
!i10b 1
!s100 :MD0k;41fzLY;KOF83b=A0
I1^XY7KSnR:dI8OGk<19>`2
S1
R1
w1742345603
8design_rtl/io/avmm_sdram_wrapper.sv
Fdesign_rtl/io/avmm_sdram_wrapper.sv
!i122 34
L0 3 135
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
Ybram_intf
R11
R3
R12
!i10b 1
!s100 jRIU9kJ:S?0a4GZ36SmZ30
IZ5l:1GAjYN5465]GaiDJo0
S1
R1
w1741173157
8design_rtl/interface/bram_intf.sv
Fdesign_rtl/interface/bram_intf.sv
!i122 34
Z17 L0 3 0
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vbram_mux
R11
R3
R12
!i10b 1
!s100 d`m7[WZzWmhPm1jSi4HY90
I0@?9W9S@Y3]W?DDGbGJEB3
S1
R1
w1742440621
8design_rtl/interface/bram_mux.sv
Fdesign_rtl/interface/bram_mux.sv
!i122 34
L0 3 33
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vctrl_unit
R11
R3
R12
!i10b 1
!s100 ET567E^CXQm0=DL:3<SZ;1
IP6o`@S10;?f^d7>ASROZV3
S1
R1
w1742449591
8design_rtl/ctrl_unit/ctrl_unit.sv
Fdesign_rtl/ctrl_unit/ctrl_unit.sv
!i122 34
L0 8 164
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vdecoder
R11
R3
R12
!i10b 1
!s100 V;IY>Db6@3YGfnUT1j_T13
I7JlzCHSSPTcUb]3_dh=<20
S1
R1
Z18 w1741903575
Z19 8design_rtl/support/plexer.sv
Z20 Fdesign_rtl/support/plexer.sv
!i122 34
L0 20 11
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vdesign_top
R11
R3
R12
!i10b 1
!s100 IM6f?`G=IOioYF]>FI_@W3
IzXHX9P?I6X6Bn5FXi;H^d3
S1
R1
w1742498240
8design_rtl/design_top.sv
Fdesign_rtl/design_top.sv
!i122 34
L0 4 133
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
Yeu_ctrl_intf
R11
R3
R12
!i10b 1
!s100 PhP=RPmQ49Xg?edKS8]PW2
IRM9a6l7<Te6OUgCPa@YgI3
S1
R1
w1742444231
8design_rtl/interface/eu_ctrl_intf.sv
Fdesign_rtl/interface/eu_ctrl_intf.sv
!i122 34
R17
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
veu_top
R11
R3
R12
!i10b 1
!s100 M3>Dz3CVRCZ;3U6NdHZS93
I=L5fX9UNl2<93>1`mIhk`1
S1
R1
w1742624033
8design_rtl/exec_unit/eu_top.sv
Fdesign_rtl/exec_unit/eu_top.sv
!i122 34
L0 3 62
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vgamma_path
R3
R4
!i10b 1
!s100 @cj7]:8732`EFn3a`_OXA3
I8HF4QJcEa2Ki[Q8J=B_g50
S1
R1
w1739567044
8design_rtl/exec_unit/layernorm/gamma_path.sv
Fdesign_rtl/exec_unit/layernorm/gamma_path.sv
!i122 28
L0 3 187
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
vhps_bfm
R11
R3
R12
!i10b 1
!s100 m;X0EI1OPFAgBfE73<P<i0
Ie71kCMZc3oi[MQMhIG>fj3
S1
R1
w1742623587
8simulation/all_fpga_sim/hps_bfm.sv
Fsimulation/all_fpga_sim/hps_bfm.sv
!i122 34
L0 3 22
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vinst_decode
R11
R3
R12
!i10b 1
!s100 _H[OB:QZFKNY_7NS3nh@F1
I[e@hRLY5lGeV3>`oEWMGG2
S1
R1
w1742623381
8design_rtl/ctrl_unit/inst_decode.sv
Fdesign_rtl/ctrl_unit/inst_decode.sv
!i122 34
L0 3 106
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vlayer_norm
R3
R4
!i10b 1
!s100 ocf8Kc9]08`K_J_ED0;jg0
I5_?Tco0XR@jQ==^k?<@Ja2
S1
R1
w1740210459
8design_rtl/exec_unit/layernorm/layer_norm.sv
Fdesign_rtl/exec_unit/layernorm/layer_norm.sv
!i122 28
L0 3 310
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
vln_fetch
R3
R4
!i10b 1
!s100 M?KL<5YlEz2O?^mV:M]?d1
IBcQ8c99^e4lSP9[^dMnY;3
S1
R1
w1742352143
8design_rtl/exec_unit/layernorm/ln_fetch.sv
Fdesign_rtl/exec_unit/layernorm/ln_fetch.sv
!i122 28
L0 3 80
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
Yln_fetch_intf
R3
R4
!i10b 1
!s100 C;H^=@eL2[ZcmQPBeEWEe0
INgzDkNcoT3hg_^MG^1EPQ2
S1
R1
w1742347846
8design_rtl/exec_unit/layernorm/ln_fetch_intf.sv
Fdesign_rtl/exec_unit/layernorm/ln_fetch_intf.sv
!i122 28
R17
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
vmult_int8
R11
R3
R12
!i10b 1
!s100 lPCC9b?90P^I95[T`b4c12
IkYU]X`33G[4<QSKGhf?L_0
S1
R1
w1742622441
8ip_cores/mult_int8.v
Fip_cores/mult_int8.v
!i122 34
L0 40 31
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vpio32_f2h
R11
R3
R12
!i10b 1
!s100 i8f;P6Q5<XfgEGY6la^OG0
Ii@[;n750KFLH0E[TZi1J_2
S1
R1
w1742623538
8design_rtl/io/pio32_f2h.sv
Fdesign_rtl/io/pio32_f2h.sv
!i122 34
Z21 L0 3 21
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vpio32_h2f
R11
R3
R12
!i10b 1
!s100 hlL>:BU_NadGLf6zVX5Y31
IY>79]d;Il^:FfFCiDGjf<2
S1
R1
w1742623554
8design_rtl/io/pio32_h2f.sv
Fdesign_rtl/io/pio32_h2f.sv
!i122 34
R21
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vpriority_encoder
R11
R3
R12
!i10b 1
!s100 VP0jSeebJLD:<UGe8YJA70
I<Kg]>>K]R[D77SL5X=51L0
S1
R1
R18
R19
R20
!i122 34
L0 3 16
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vram_176x1408
R11
R3
R12
!i10b 1
!s100 =51QhI]IBmKO<LJM0baa<1
I8VfhgX;QRh]G]63kV:5a72
S1
R1
w1742624999
8ip_cores/ram_176x1408.v
Fip_cores/ram_176x1408.v
!i122 34
L0 40 65
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vram_512x1408
R11
R3
R12
!i10b 1
!s100 L[:IiCAclGPJN9J8W@>F]0
IDE5bCP00cXaS5EeaoidTH2
S1
R1
w1741174384
8ip_cores/ram_512x1408.v
Fip_cores/ram_512x1408.v
!i122 34
L0 40 68
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vrf_ldst
R11
R3
R12
!i10b 1
!s100 V;kM[Q8Cja[md@a3>[l9H0
IZmDWaUMh]X6RVFja5UUOl0
S1
R1
w1741989423
8design_rtl/register_file/rf_ldst.sv
Fdesign_rtl/register_file/rf_ldst.sv
!i122 34
L0 4 198
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
Yrf_ldst_intf
R11
R3
R12
!i10b 1
!s100 16BN^dNTRmQ^N];0:W0mG3
IBCKX3n=TzO3PmOdJA9flm0
S1
R1
w1741777326
8design_rtl/interface/rf_ldst_intf.sv
Fdesign_rtl/interface/rf_ldst_intf.sv
!i122 34
L0 4 0
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vrf_move
R11
R3
R12
!i10b 1
!s100 zigAb>KlPfmnBRjmT6Mgm3
I0f8OzMjC>6^@a`@CP?@K23
S1
R1
w1741502827
8design_rtl/register_file/rf_move.sv
Fdesign_rtl/register_file/rf_move.sv
!i122 34
L0 5 94
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
Yrf_move_intf
R11
R3
R12
!i10b 1
!s100 ?o:Gg_mWic_k8R6`YjSF83
I`OoJzJo9^MV^e6?_fg6983
S1
R1
w1741867097
8design_rtl/interface/rf_move_intf.sv
Fdesign_rtl/interface/rf_move_intf.sv
!i122 34
R17
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vrf_ram
R11
R3
R12
!i10b 1
!s100 >S_oB]J=UD`3kV8F>QOIB1
I`@7aez3O4YaAi54^I:D7A3
S1
R1
w1741885992
8design_rtl/register_file/rf_ram.sv
Fdesign_rtl/register_file/rf_ram.sv
!i122 34
L0 3 270
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vrf_ram_mux
R11
R3
R12
!i10b 1
!s100 _2>V9dR[`NDg_h_lEa<eG1
I2cI0I_7G^BTgo[DJgXiYz2
S1
R1
w1741499975
8design_rtl/register_file/rf_ram_mux.sv
Fdesign_rtl/register_file/rf_ram_mux.sv
!i122 34
L0 3 26
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vrf_wrapper
R11
R3
R12
!i10b 1
!s100 N0Jd6^Uk7V?4iGcb7BI?A0
IPRmP02YG]X:Nild<OnbE82
S1
R1
w1742441073
8design_rtl/register_file/rf_wrapper.sv
Fdesign_rtl/register_file/rf_wrapper.sv
!i122 34
L0 3 126
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
Yrmio_intf
R11
R3
R12
!i10b 1
!s100 zZOz7NILeSibo;5L5n6_90
I30K]=kFc_^cNXFfAV<]`n3
S1
R1
w1741500375
8design_rtl/interface/rmio_intf.sv
Fdesign_rtl/interface/rmio_intf.sv
!i122 34
L0 5 0
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vsaturate
R11
R3
R12
!i10b 1
!s100 g;g2:DOJRS8iYUS4=DO^W2
IjWJA37_5`oGQWAVPF2z?C1
S1
R1
w1739576157
8design_rtl/support/saturate.sv
Fdesign_rtl/support/saturate.sv
!i122 34
L0 7 12
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vsdram_bfm_test
Z22 2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|simulation/sdram_bfm/sdram_bfm_test.sv|simulation/sdram_bfm/sdram_slave_bfm.sv
R3
Z23 !s110 1742624035
!i10b 1
!s100 FhAQ^W?N?[4O@GlmFTJYK3
IHfQ^R:aj^<eXbbmdSXeUG1
S1
R1
w1742363882
8simulation/sdram_bfm/sdram_bfm_test.sv
Fsimulation/sdram_bfm/sdram_bfm_test.sv
!i122 22
L0 1 98
R5
R6
r1
!s85 0
31
Z24 !s108 1742624035.000000
Z25 !s107 simulation/sdram_bfm/sdram_slave_bfm.sv|simulation/sdram_bfm/sdram_bfm_test.sv|design_rtl/support/sign_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/plexer.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
Z26 !s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|simulation/sdram_bfm/sdram_bfm_test.sv|simulation/sdram_bfm/sdram_slave_bfm.sv|
!i113 0
R10
R2
Ysdram_intf
R11
R3
R12
!i10b 1
!s100 R87ddhhjd:zH28YYzg<5W2
IB9W5:RnXCPRi[eSmJ]:6i2
S1
R1
w1741987820
8design_rtl/interface/sdram_intf.sv
Fdesign_rtl/interface/sdram_intf.sv
!i122 34
R17
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
Ysdram_read_intf
R11
R3
R12
!i10b 1
!s100 jQM6c;_]8El6fV[A_R_2i1
I6=24AhW2z0GaDUo<BXSn>1
S1
R1
w1742441247
8design_rtl/interface/sdram_read_intf.sv
Fdesign_rtl/interface/sdram_read_intf.sv
!i122 34
R17
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vsdram_read_mux
R11
R3
R12
!i10b 1
!s100 hmnK4Pe6m4D?1Qj4f9Sb`1
IQ=gdY7?LeRD[1JeDf1<jA3
S1
R1
w1742441359
8design_rtl/interface/sdram_read_mux.sv
Fdesign_rtl/interface/sdram_read_mux.sv
!i122 34
L0 3 31
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vsdram_slave_bfm
R22
R3
R23
!i10b 1
!s100 P@ZkKWS;1e?g4T>joEcO<2
Ia_]RKn>;4KQ>YSW2415Ok3
S1
R1
w1742363348
8simulation/sdram_bfm/sdram_slave_bfm.sv
Fsimulation/sdram_bfm/sdram_slave_bfm.sv
!i122 22
R15
R5
R6
r1
!s85 0
31
R24
R25
R26
!i113 0
R10
R2
Xsign_funcs_sv_unit
R11
R3
R12
V:MJI:_KSj<ZEdU@HEM<O60
r1
!s85 0
!i10b 1
!s100 KI]JEein1AU:S`NQ:`]5n3
I:MJI:_KSj<ZEdU@HEM<O60
!i103 1
S1
R1
w1739598368
8design_rtl/support/sign_funcs.sv
Fdesign_rtl/support/sign_funcs.sv
!i122 34
R17
R6
31
R13
R16
R14
!i113 0
R10
R2
vStMM
R11
R3
R12
!i10b 1
!s100 MWZfFN1zNk]?2=C3UNJKZ2
IWdEj90bTC9gL11dIAc<Y:0
S1
R1
w1740473347
8design_rtl/exec_unit/stmm/stmm.sv
Fdesign_rtl/exec_unit/stmm/stmm.sv
!i122 34
L0 8 225
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
n@st@m@m
vstmm_fetch
R11
R3
R12
!i10b 1
!s100 gb_ENFZ18lzoQKcSzGS=R0
IWeX:`fkj>UU]hdVVNXFzS1
S1
R1
w1742624514
8design_rtl/exec_unit/stmm/stmm_fetch.sv
Fdesign_rtl/exec_unit/stmm/stmm_fetch.sv
!i122 34
L0 2 161
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vstmm_wrapper
R11
R3
R12
!i10b 1
!s100 Yg[I]2F1UT>9nnYNLd6^F1
Io_FNb?lZNQRADkZ4AKcaZ3
S1
R1
w1742624820
8design_rtl/exec_unit/stmm/stmm_wrapper.sv
Fdesign_rtl/exec_unit/stmm/stmm_wrapper.sv
!i122 34
L0 3 156
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
vvvm
R11
R3
R12
!i10b 1
!s100 :?YaBaB<d9kk3a@E8=Y7I1
I>KR[O4n2C3VQ1kSzPlHgV0
S1
R1
w1739191994
8design_rtl/exec_unit/stmm/vvm.sv
Fdesign_rtl/exec_unit/stmm/vvm.sv
!i122 34
L0 3 123
R5
R6
r1
!s85 0
31
R13
R16
R14
!i113 0
R10
R2
