library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
--entity ram
entity ram_v1 is
port(
	clk: std_logic;
	address: in integer range 0 to 15;
	data_out: out std_logic_vector(7 downto 0)
);
end entity;