<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dma v8_0: XAxiDma_Config Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiDma_Config Struct Reference</h1><!-- doxytag: class="XAxiDma_Config" -->
<p><code>#include &lt;xaxidma.h&gt;</code></p>

<p><a href="struct_x_axi_dma___config-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#ace0838e6e3f38962ec94e58440c9b830">DeviceId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a17e45d72fd20367a3e71b48019ceca15">BaseAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#aa9fd771fe88c0e9af427021f733ff4b7">HasStsCntrlStrm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a9e597a36e83962019838d61a34c416c5">HasMm2S</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a1b1d4cd7b4bba7822017f4bea8eb279d">HasMm2SDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a87f4b20a7f008577405158452bfdddb0">Mm2SDataWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a8cfd661a9afc2ba1be63099ca38e4a02">HasS2Mm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a2b89398fe9ee0d4fb0c55550f37df096">HasS2MmDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a929339e72e1dfbb8ecd611a635f57b6f">S2MmDataWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a4060f5af42c77e6616fef7d1f6042968">HasSg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a837eb1ff7177f468fe69233cefca821c">Mm2sNumChannels</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a987107f64827f1e8c1229a150b13dcd3">S2MmNumChannels</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#a149852a31badf55c36bc53da3cfdf2b8">Mm2SBurstSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#aec70c6e93cc48a3a65bde454336d61dd">S2MmBurstSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___config.html#adc95679c99ad11c8804612c09389a100">MicroDmaMode</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The configuration structure for AXI DMA engine</p>
<p>This structure passes the hardware building information to the driver </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a17e45d72fd20367a3e71b48019ceca15"></a><!-- doxytag: member="XAxiDma_Config::BaseAddr" ref="a17e45d72fd20367a3e71b48019ceca15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___config.html#a17e45d72fd20367a3e71b48019ceca15">XAxiDma_Config::BaseAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace0838e6e3f38962ec94e58440c9b830"></a><!-- doxytag: member="XAxiDma_Config::DeviceId" ref="ace0838e6e3f38962ec94e58440c9b830" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___config.html#ace0838e6e3f38962ec94e58440c9b830">XAxiDma_Config::DeviceId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e597a36e83962019838d61a34c416c5"></a><!-- doxytag: member="XAxiDma_Config::HasMm2S" ref="a9e597a36e83962019838d61a34c416c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a9e597a36e83962019838d61a34c416c5">XAxiDma_Config::HasMm2S</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b1d4cd7b4bba7822017f4bea8eb279d"></a><!-- doxytag: member="XAxiDma_Config::HasMm2SDRE" ref="a1b1d4cd7b4bba7822017f4bea8eb279d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a1b1d4cd7b4bba7822017f4bea8eb279d">XAxiDma_Config::HasMm2SDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cfd661a9afc2ba1be63099ca38e4a02"></a><!-- doxytag: member="XAxiDma_Config::HasS2Mm" ref="a8cfd661a9afc2ba1be63099ca38e4a02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a8cfd661a9afc2ba1be63099ca38e4a02">XAxiDma_Config::HasS2Mm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b89398fe9ee0d4fb0c55550f37df096"></a><!-- doxytag: member="XAxiDma_Config::HasS2MmDRE" ref="a2b89398fe9ee0d4fb0c55550f37df096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a2b89398fe9ee0d4fb0c55550f37df096">XAxiDma_Config::HasS2MmDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4060f5af42c77e6616fef7d1f6042968"></a><!-- doxytag: member="XAxiDma_Config::HasSg" ref="a4060f5af42c77e6616fef7d1f6042968" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a4060f5af42c77e6616fef7d1f6042968">XAxiDma_Config::HasSg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9fd771fe88c0e9af427021f733ff4b7"></a><!-- doxytag: member="XAxiDma_Config::HasStsCntrlStrm" ref="aa9fd771fe88c0e9af427021f733ff4b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#aa9fd771fe88c0e9af427021f733ff4b7">XAxiDma_Config::HasStsCntrlStrm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc95679c99ad11c8804612c09389a100"></a><!-- doxytag: member="XAxiDma_Config::MicroDmaMode" ref="adc95679c99ad11c8804612c09389a100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#adc95679c99ad11c8804612c09389a100">XAxiDma_Config::MicroDmaMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a149852a31badf55c36bc53da3cfdf2b8"></a><!-- doxytag: member="XAxiDma_Config::Mm2SBurstSize" ref="a149852a31badf55c36bc53da3cfdf2b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a149852a31badf55c36bc53da3cfdf2b8">XAxiDma_Config::Mm2SBurstSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87f4b20a7f008577405158452bfdddb0"></a><!-- doxytag: member="XAxiDma_Config::Mm2SDataWidth" ref="a87f4b20a7f008577405158452bfdddb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a87f4b20a7f008577405158452bfdddb0">XAxiDma_Config::Mm2SDataWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a837eb1ff7177f468fe69233cefca821c"></a><!-- doxytag: member="XAxiDma_Config::Mm2sNumChannels" ref="a837eb1ff7177f468fe69233cefca821c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a837eb1ff7177f468fe69233cefca821c">XAxiDma_Config::Mm2sNumChannels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aec70c6e93cc48a3a65bde454336d61dd"></a><!-- doxytag: member="XAxiDma_Config::S2MmBurstSize" ref="aec70c6e93cc48a3a65bde454336d61dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#aec70c6e93cc48a3a65bde454336d61dd">XAxiDma_Config::S2MmBurstSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a929339e72e1dfbb8ecd611a635f57b6f"></a><!-- doxytag: member="XAxiDma_Config::S2MmDataWidth" ref="a929339e72e1dfbb8ecd611a635f57b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a929339e72e1dfbb8ecd611a635f57b6f">XAxiDma_Config::S2MmDataWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a987107f64827f1e8c1229a150b13dcd3"></a><!-- doxytag: member="XAxiDma_Config::S2MmNumChannels" ref="a987107f64827f1e8c1229a150b13dcd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___config.html#a987107f64827f1e8c1229a150b13dcd3">XAxiDma_Config::S2MmNumChannels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xaxidma_8h.html">xaxidma.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
