Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 31 13:17:41 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.016     -178.903                     12                  368        0.215        0.000                      0                  368        3.000        0.000                       0                   273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
inst_pixelClkGen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen         {0.000 20.833}     41.667          24.000          
  clkfbout_pixelClkGen         {0.000 25.000}     50.000          20.000          
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_pixelClkGen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_pixelClkGen              34.085        0.000                      0                  365        0.215        0.000                      0                  365       20.333        0.000                       0                   151  
  clkfbout_pixelClkGen                                                                                                                                                          47.845        0.000                       0                     3  
sys_clk_pin                          5.019        0.000                      0                    3        0.613        0.000                      0                    3        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin           clk_out1_pixelClkGen      -15.016     -178.903                     12                   12        3.267        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_pixelClkGen/inst/clk_in1
  To Clock:  inst_pixelClkGen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_pixelClkGen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       34.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 2.059ns (27.789%)  route 5.350ns (72.211%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 38.730 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.618    -2.403    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          1.229    -0.656    inst_graphic/map_row_reg__0[0]
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    -0.532 r  inst_graphic/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    -0.532    inst_graphic/i__carry_i_4__3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.000 r  inst_graphic/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.000    inst_graphic/minusOp_inferred__5/i__carry_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.334 f  inst_graphic/minusOp_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           0.825     1.159    inst_graphic/inst_vga/map_row_reg[7]_0[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.303     1.462 r  inst_graphic/inst_vga/GreenGoblin_cntV[6]_i_6/O
                         net (fo=2, routed)           0.748     2.210    inst_graphic/inst_vga/GreenGoblin_cntV_reg[0]_1
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124     2.334 r  inst_graphic/inst_vga/brom_addr_reg[16]_i_4/O
                         net (fo=39, routed)          2.548     4.882    inst_graphic/inst_vga/blue_reg[0]_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.124     5.006 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000     5.006    inst_graphic/inst_vga/red[2]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.495    38.730    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y75         FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.489    39.219    
                         clock uncertainty           -0.157    39.062    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.029    39.091    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         39.091    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/BG_pixel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.185ns (16.633%)  route 5.939ns (83.367%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.621    -2.400    inst_graphic/clk_out1
    SLICE_X68Y80         FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           1.079    -0.866    inst_graphic/counter_h_reg__0[0]
    SLICE_X68Y80         LUT5 (Prop_lut5_I2_O)        0.154    -0.712 f  inst_graphic/counter_h[9]_i_3/O
                         net (fo=5, routed)           0.556    -0.156    inst_graphic/counter_h[9]_i_3_n_0
    SLICE_X72Y80         LUT6 (Prop_lut6_I0_O)        0.327     0.171 r  inst_graphic/counter_h[9]_i_1/O
                         net (fo=23, routed)          2.791     2.963    inst_graphic/eqOp0_in
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.087 r  inst_graphic/BG_section_cnt[4]_i_1/O
                         net (fo=15, routed)          0.735     3.822    inst_graphic/BG_section_cnt
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.946 r  inst_graphic/BG_pixel[0]_i_1/O
                         net (fo=12, routed)          0.778     4.724    inst_graphic/BG_pixel
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/clk_out1
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[0]/C
                         clock pessimism              0.489    39.225    
                         clock uncertainty           -0.157    39.068    
    SLICE_X65Y80         FDRE (Setup_fdre_C_CE)      -0.205    38.863    inst_graphic/BG_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/BG_pixel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.185ns (16.633%)  route 5.939ns (83.367%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.621    -2.400    inst_graphic/clk_out1
    SLICE_X68Y80         FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           1.079    -0.866    inst_graphic/counter_h_reg__0[0]
    SLICE_X68Y80         LUT5 (Prop_lut5_I2_O)        0.154    -0.712 f  inst_graphic/counter_h[9]_i_3/O
                         net (fo=5, routed)           0.556    -0.156    inst_graphic/counter_h[9]_i_3_n_0
    SLICE_X72Y80         LUT6 (Prop_lut6_I0_O)        0.327     0.171 r  inst_graphic/counter_h[9]_i_1/O
                         net (fo=23, routed)          2.791     2.963    inst_graphic/eqOp0_in
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.087 r  inst_graphic/BG_section_cnt[4]_i_1/O
                         net (fo=15, routed)          0.735     3.822    inst_graphic/BG_section_cnt
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.946 r  inst_graphic/BG_pixel[0]_i_1/O
                         net (fo=12, routed)          0.778     4.724    inst_graphic/BG_pixel
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/clk_out1
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[1]/C
                         clock pessimism              0.489    39.225    
                         clock uncertainty           -0.157    39.068    
    SLICE_X65Y80         FDRE (Setup_fdre_C_CE)      -0.205    38.863    inst_graphic/BG_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/BG_pixel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.185ns (16.633%)  route 5.939ns (83.367%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.621    -2.400    inst_graphic/clk_out1
    SLICE_X68Y80         FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           1.079    -0.866    inst_graphic/counter_h_reg__0[0]
    SLICE_X68Y80         LUT5 (Prop_lut5_I2_O)        0.154    -0.712 f  inst_graphic/counter_h[9]_i_3/O
                         net (fo=5, routed)           0.556    -0.156    inst_graphic/counter_h[9]_i_3_n_0
    SLICE_X72Y80         LUT6 (Prop_lut6_I0_O)        0.327     0.171 r  inst_graphic/counter_h[9]_i_1/O
                         net (fo=23, routed)          2.791     2.963    inst_graphic/eqOp0_in
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.087 r  inst_graphic/BG_section_cnt[4]_i_1/O
                         net (fo=15, routed)          0.735     3.822    inst_graphic/BG_section_cnt
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.946 r  inst_graphic/BG_pixel[0]_i_1/O
                         net (fo=12, routed)          0.778     4.724    inst_graphic/BG_pixel
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/clk_out1
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[2]/C
                         clock pessimism              0.489    39.225    
                         clock uncertainty           -0.157    39.068    
    SLICE_X65Y80         FDRE (Setup_fdre_C_CE)      -0.205    38.863    inst_graphic/BG_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/BG_pixel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.185ns (16.633%)  route 5.939ns (83.367%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.621    -2.400    inst_graphic/clk_out1
    SLICE_X68Y80         FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           1.079    -0.866    inst_graphic/counter_h_reg__0[0]
    SLICE_X68Y80         LUT5 (Prop_lut5_I2_O)        0.154    -0.712 f  inst_graphic/counter_h[9]_i_3/O
                         net (fo=5, routed)           0.556    -0.156    inst_graphic/counter_h[9]_i_3_n_0
    SLICE_X72Y80         LUT6 (Prop_lut6_I0_O)        0.327     0.171 r  inst_graphic/counter_h[9]_i_1/O
                         net (fo=23, routed)          2.791     2.963    inst_graphic/eqOp0_in
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.087 r  inst_graphic/BG_section_cnt[4]_i_1/O
                         net (fo=15, routed)          0.735     3.822    inst_graphic/BG_section_cnt
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.946 r  inst_graphic/BG_pixel[0]_i_1/O
                         net (fo=12, routed)          0.778     4.724    inst_graphic/BG_pixel
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/clk_out1
    SLICE_X65Y80         FDRE                                         r  inst_graphic/BG_pixel_reg[3]/C
                         clock pessimism              0.489    39.225    
                         clock uncertainty           -0.157    39.068    
    SLICE_X65Y80         FDRE (Setup_fdre_C_CE)      -0.205    38.863    inst_graphic/BG_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.059ns (27.987%)  route 5.298ns (72.013%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 38.735 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.618    -2.403    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          1.229    -0.656    inst_graphic/map_row_reg__0[0]
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    -0.532 r  inst_graphic/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    -0.532    inst_graphic/i__carry_i_4__3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.000 r  inst_graphic/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.000    inst_graphic/minusOp_inferred__5/i__carry_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.334 f  inst_graphic/minusOp_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           0.825     1.159    inst_graphic/inst_vga/map_row_reg[7]_0[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.303     1.462 r  inst_graphic/inst_vga/GreenGoblin_cntV[6]_i_6/O
                         net (fo=2, routed)           0.748     2.210    inst_graphic/inst_vga/GreenGoblin_cntV_reg[0]_1
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124     2.334 r  inst_graphic/inst_vga/brom_addr_reg[16]_i_4/O
                         net (fo=39, routed)          2.496     4.830    inst_graphic/inst_vga/blue_reg[0]_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I1_O)        0.124     4.954 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     4.954    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    38.735    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.489    39.224    
                         clock uncertainty           -0.157    39.067    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)        0.032    39.099    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.150ns  (required time - arrival time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 2.059ns (28.006%)  route 5.293ns (71.994%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 38.735 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.618    -2.403    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          1.229    -0.656    inst_graphic/map_row_reg__0[0]
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    -0.532 r  inst_graphic/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    -0.532    inst_graphic/i__carry_i_4__3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.000 r  inst_graphic/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.000    inst_graphic/minusOp_inferred__5/i__carry_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.334 f  inst_graphic/minusOp_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           0.825     1.159    inst_graphic/inst_vga/map_row_reg[7]_0[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.303     1.462 r  inst_graphic/inst_vga/GreenGoblin_cntV[6]_i_6/O
                         net (fo=2, routed)           0.748     2.210    inst_graphic/inst_vga/GreenGoblin_cntV_reg[0]_1
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124     2.334 r  inst_graphic/inst_vga/brom_addr_reg[16]_i_4/O
                         net (fo=39, routed)          2.491     4.825    inst_graphic/inst_vga/blue_reg[0]_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I1_O)        0.124     4.949 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.949    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    38.735    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.489    39.224    
                         clock uncertainty           -0.157    39.067    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)        0.031    39.098    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         39.098    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 34.150    

Slack (MET) :             34.165ns  (required time - arrival time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.059ns (28.061%)  route 5.279ns (71.939%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.618    -2.403    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          1.229    -0.656    inst_graphic/map_row_reg__0[0]
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    -0.532 r  inst_graphic/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    -0.532    inst_graphic/i__carry_i_4__3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.000 r  inst_graphic/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.000    inst_graphic/minusOp_inferred__5/i__carry_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.334 f  inst_graphic/minusOp_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           0.825     1.159    inst_graphic/inst_vga/map_row_reg[7]_0[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.303     1.462 r  inst_graphic/inst_vga/GreenGoblin_cntV[6]_i_6/O
                         net (fo=2, routed)           0.748     2.210    inst_graphic/inst_vga/GreenGoblin_cntV_reg[0]_1
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124     2.334 r  inst_graphic/inst_vga/brom_addr_reg[16]_i_4/O
                         net (fo=39, routed)          2.476     4.810    inst_graphic/inst_vga/blue_reg[0]_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I1_O)        0.124     4.934 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.934    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X65Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.489    39.225    
                         clock uncertainty           -0.157    39.068    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.031    39.099    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 34.165    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 2.059ns (28.176%)  route 5.249ns (71.824%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.618    -2.403    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          1.229    -0.656    inst_graphic/map_row_reg__0[0]
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    -0.532 r  inst_graphic/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    -0.532    inst_graphic/i__carry_i_4__3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.000 r  inst_graphic/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.000    inst_graphic/minusOp_inferred__5/i__carry_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.334 f  inst_graphic/minusOp_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           0.825     1.159    inst_graphic/inst_vga/map_row_reg[7]_0[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.303     1.462 r  inst_graphic/inst_vga/GreenGoblin_cntV[6]_i_6/O
                         net (fo=2, routed)           0.748     2.210    inst_graphic/inst_vga/GreenGoblin_cntV_reg[0]_1
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124     2.334 r  inst_graphic/inst_vga/brom_addr_reg[16]_i_4/O
                         net (fo=39, routed)          2.446     4.780    inst_graphic/inst_vga/blue_reg[0]_0
    SLICE_X71Y79         LUT5 (Prop_lut5_I1_O)        0.124     4.904 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.904    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.489    39.225    
                         clock uncertainty           -0.157    39.068    
    SLICE_X71Y79         FDRE (Setup_fdre_C_D)        0.031    39.099    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.232ns  (required time - arrival time)
  Source:                 inst_graphic/map_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/Wolvie_Life_cntV_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_pixelClkGen rise@41.667ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.145ns (16.819%)  route 5.663ns (83.181%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 38.733 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.233     1.233    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.618    -2.403    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.478    -1.925 r  inst_graphic/map_row_reg[1]/Q
                         net (fo=12, routed)          1.105    -0.821    inst_graphic/inst_vga/map_row_reg[8][0]
    SLICE_X57Y84         LUT6 (Prop_lut6_I3_O)        0.295    -0.526 f  inst_graphic/inst_vga/brom_util_addr_reg[12]_i_5/O
                         net (fo=1, routed)           0.977     0.451    inst_graphic/inst_vga/brom_util_addr_reg[12]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     0.575 f  inst_graphic/inst_vga/brom_util_addr_reg[12]_i_4/O
                         net (fo=29, routed)          1.948     2.523    inst_graphic/inst_vga_n_4
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.647 r  inst_graphic/Wolvie_Life_cntV[5]_i_2/O
                         net (fo=7, routed)           0.838     3.485    inst_graphic/Wolvie_Life_cntV0
    SLICE_X69Y77         LUT4 (Prop_lut4_I0_O)        0.124     3.609 r  inst_graphic/Wolvie_Life_cntV[5]_i_1/O
                         net (fo=6, routed)           0.795     4.404    inst_graphic/Wolvie_Life_cntV[5]_i_1_n_0
    SLICE_X69Y77         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.498    38.733    inst_graphic/clk_out1
    SLICE_X69Y77         FDRE                                         r  inst_graphic/Wolvie_Life_cntV_reg[4]/C
                         clock pessimism              0.489    39.222    
                         clock uncertainty           -0.157    39.065    
    SLICE_X69Y77         FDRE (Setup_fdre_C_R)       -0.429    38.636    inst_graphic/Wolvie_Life_cntV_reg[4]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                 34.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/map_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.413%)  route 0.111ns (34.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.560    -0.854    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  inst_graphic/map_row_reg[2]/Q
                         net (fo=12, routed)          0.111    -0.579    inst_graphic/map_row_reg__0[2]
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.534 r  inst_graphic/map_row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    inst_graphic/plusOp__4[5]
    SLICE_X57Y83         FDRE                                         r  inst_graphic/map_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.828    -1.283    inst_graphic/clk_out1
    SLICE_X57Y83         FDRE                                         r  inst_graphic/map_row_reg[5]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.092    -0.749    inst_graphic/map_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/map_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.560    -0.854    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          0.128    -0.562    inst_graphic/map_row_reg__0[0]
    SLICE_X57Y83         LUT5 (Prop_lut5_I2_O)        0.048    -0.514 r  inst_graphic/map_row[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    inst_graphic/plusOp__4[4]
    SLICE_X57Y83         FDRE                                         r  inst_graphic/map_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.828    -1.283    inst_graphic/clk_out1
    SLICE_X57Y83         FDRE                                         r  inst_graphic/map_row_reg[4]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.107    -0.734    inst_graphic/map_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.559    -0.855    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y108        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDRE (Prop_fdre_C_Q)         0.148    -0.707 r  inst_graphic/inst_vga/h_counter_reg[7]/Q
                         net (fo=6, routed)           0.101    -0.606    inst_graphic/inst_vga/h_counter_reg__0[7]
    SLICE_X60Y108        LUT6 (Prop_lut6_I5_O)        0.098    -0.508 r  inst_graphic/inst_vga/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.508    inst_graphic/inst_vga/plusOp[8]
    SLICE_X60Y108        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.830    -1.281    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y108        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[8]/C
                         clock pessimism              0.426    -0.855    
    SLICE_X60Y108        FDRE (Hold_fdre_C_D)         0.121    -0.734    inst_graphic/inst_vga/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.556    -0.858    inst_graphic/clk_out1
    SLICE_X66Y76         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  inst_graphic/Wolvie_Life_cntH_reg[1]/Q
                         net (fo=7, routed)           0.129    -0.565    inst_graphic/Wolvie_Life_cntH_reg_n_0_[1]
    SLICE_X67Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.520 r  inst_graphic/Wolvie_Life_cntH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.520    inst_graphic/Wolvie_Life_cntH[4]
    SLICE_X67Y76         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.825    -1.286    inst_graphic/clk_out1
    SLICE_X67Y76         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[4]/C
                         clock pessimism              0.441    -0.845    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.092    -0.753    inst_graphic/Wolvie_Life_cntH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.556    -0.858    inst_graphic/clk_out1
    SLICE_X66Y76         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  inst_graphic/Wolvie_Life_cntH_reg[1]/Q
                         net (fo=7, routed)           0.128    -0.566    inst_graphic/Wolvie_Life_cntH_reg_n_0_[1]
    SLICE_X67Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.521 r  inst_graphic/Wolvie_Life_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    inst_graphic/Wolvie_Life_cntH[5]
    SLICE_X67Y76         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.825    -1.286    inst_graphic/clk_out1
    SLICE_X67Y76         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/C
                         clock pessimism              0.441    -0.845    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.091    -0.754    inst_graphic/Wolvie_Life_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.560    -0.854    inst_graphic/clk_out1
    SLICE_X56Y83         FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=12, routed)          0.128    -0.562    inst_graphic/map_row_reg__0[0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I3_O)        0.045    -0.517 r  inst_graphic/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.517    inst_graphic/plusOp__4[3]
    SLICE_X57Y83         FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.828    -1.283    inst_graphic/clk_out1
    SLICE_X57Y83         FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.091    -0.750    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.564    -0.850    inst_graphic/clk_out1
    SLICE_X65Y84         FDRE                                         r  inst_graphic/Wolvie_cntV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  inst_graphic/Wolvie_cntV_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.541    inst_graphic/Wolvie_cntV_reg__0[2]
    SLICE_X65Y84         LUT4 (Prop_lut4_I1_O)        0.042    -0.499 r  inst_graphic/Wolvie_cntV[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    inst_graphic/p_0_in__0[3]
    SLICE_X65Y84         FDRE                                         r  inst_graphic/Wolvie_cntV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -1.277    inst_graphic/clk_out1
    SLICE_X65Y84         FDRE                                         r  inst_graphic/Wolvie_cntV_reg[3]/C
                         clock pessimism              0.427    -0.850    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.107    -0.743    inst_graphic/Wolvie_cntV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.559    -0.855    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  inst_graphic/inst_vga/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.156    -0.558    inst_graphic/inst_vga/h_counter_reg__0[5]
    SLICE_X59Y107        LUT6 (Prop_lut6_I5_O)        0.045    -0.513 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.513    inst_graphic/inst_vga/plusOp[5]
    SLICE_X59Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.830    -1.281    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y107        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.426    -0.855    
    SLICE_X59Y107        FDRE (Hold_fdre_C_D)         0.092    -0.763    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.553    -0.861    inst_graphic/clk_out1
    SLICE_X59Y75         FDRE                                         r  inst_graphic/counter_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.733 r  inst_graphic/counter_v_reg[8]/Q
                         net (fo=4, routed)           0.116    -0.617    inst_graphic/counter_v_reg__0[8]
    SLICE_X59Y75         LUT6 (Prop_lut6_I2_O)        0.098    -0.519 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.519    inst_graphic/plusOp__3[9]
    SLICE_X59Y75         FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.821    -1.290    inst_graphic/clk_out1
    SLICE_X59Y75         FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.429    -0.861    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.092    -0.769    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.503%)  route 0.148ns (41.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.440     0.440    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.560    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y106        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  inst_graphic/inst_vga/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.148    -0.542    inst_graphic/inst_vga/v_counter_reg__0[2]
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.497 r  inst_graphic/inst_vga/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    inst_graphic/inst_vga/plusOp__0[5]
    SLICE_X59Y105        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.831    -1.280    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y105        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.442    -0.838    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.091    -0.747    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y16   inst_pixelClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X50Y96     frame_clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y99     frame_clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X67Y80     inst_graphic/inst_vga/green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X50Y96     frame_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y99     frame_clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X51Y95     frame_clk_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.642ns (16.313%)  route 3.294ns (83.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 14.444 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         3.652     5.133    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X70Y58         FDCE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=3, routed)           0.684     6.335    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    SLICE_X70Y56         LUT3 (Prop_lut3_I1_O)        0.124     6.459 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           2.610     9.069    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y15         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=119, routed)         3.033    14.444    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.123    14.566    
                         clock uncertainty           -0.035    14.531    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.088    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.642ns (29.861%)  route 1.508ns (70.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 14.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         3.652     5.133    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X70Y58         FDCE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=3, routed)           0.533     6.185    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_4
    SLICE_X70Y58         LUT3 (Prop_lut3_I1_O)        0.124     6.309 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.975     7.283    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_5
    RAMB36_X2Y13         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=119, routed)         2.770    14.181    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.333    14.513    
                         clock uncertainty           -0.035    14.478    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.035    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.380%)  route 1.888ns (74.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         3.652     5.133    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X70Y58         FDCE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=3, routed)           0.686     6.337    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt
    SLICE_X70Y56         LUT3 (Prop_lut3_I1_O)        0.124     6.461 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.202     7.663    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=119, routed)         3.518    14.929    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.390    15.318    
                         clock uncertainty           -0.035    15.283    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.840    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.209ns (20.806%)  route 0.796ns (79.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.611     1.860    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X70Y58         FDCE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDCE (Prop_fdce_C_Q)         0.164     2.024 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=3, routed)           0.244     2.268    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt
    SLICE_X70Y56         LUT3 (Prop_lut3_I1_O)        0.045     2.313 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.552     2.865    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=119, routed)         2.034     2.471    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.315     2.156    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.252    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.060%)  route 0.625ns (74.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.611     1.860    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X70Y58         FDCE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDCE (Prop_fdce_C_Q)         0.164     2.024 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=3, routed)           0.175     2.200    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_4
    SLICE_X70Y58         LUT3 (Prop_lut3_I1_O)        0.045     2.245 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.450     2.694    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_5
    RAMB36_X2Y13         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.629     2.066    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.295     1.771    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.867    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.209ns (12.473%)  route 1.467ns (87.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.611     1.860    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X70Y58         FDCE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDCE (Prop_fdce_C_Q)         0.164     2.024 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=3, routed)           0.244     2.268    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    SLICE_X70Y56         LUT3 (Prop_lut3_I1_O)        0.045     2.313 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.223     3.536    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y15         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.786     2.223    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.219     2.004    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.100    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.436    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y65  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y93  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y93  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y83  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y58  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y78  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y78  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y83  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y78  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y78  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y58  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y65  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y65  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_pixelClkGen

Setup :           12  Failing Endpoints,  Worst Slack      -15.016ns,  Total Violation     -178.903ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.016ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.739ns  (logic 3.695ns (47.743%)  route 4.044ns (52.257%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 38.735 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.709    52.791    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I1_O)        0.124    52.915 r  inst_graphic/inst_vga/red[1]_i_2/O
                         net (fo=1, routed)           0.288    53.204    inst_graphic/inst_vga/red[1]_i_2_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I4_O)        0.124    53.328 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    53.328    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    38.735    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.000    38.735    
                         clock uncertainty           -0.456    38.280    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)        0.032    38.312    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.328    
  -------------------------------------------------------------------
                         slack                                -15.016    

Slack (VIOLATED) :        -15.012ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.735ns  (logic 3.695ns (47.767%)  route 4.040ns (52.233%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.709    52.792    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I1_O)        0.124    52.916 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=1, routed)           0.284    53.200    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I4_O)        0.124    53.324 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000    53.324    inst_graphic/inst_vga/red[3]_i_2_n_0
    SLICE_X67Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X67Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X67Y79         FDRE (Setup_fdre_C_D)        0.031    38.312    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.324    
  -------------------------------------------------------------------
                         slack                                -15.012    

Slack (VIOLATED) :        -14.976ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.700ns  (logic 3.695ns (47.987%)  route 4.005ns (52.013%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 38.737 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.807    52.889    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I1_O)        0.124    53.013 r  inst_graphic/inst_vga/blue[0]_i_2/O
                         net (fo=1, routed)           0.151    53.164    inst_graphic/inst_vga/blue[0]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I4_O)        0.124    53.288 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    53.288    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X67Y81         FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.502    38.737    inst_graphic/inst_vga/clk_out1
    SLICE_X67Y81         FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.000    38.737    
                         clock uncertainty           -0.456    38.282    
    SLICE_X67Y81         FDRE (Setup_fdre_C_D)        0.031    38.313    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -53.288    
  -------------------------------------------------------------------
                         slack                                -14.976    

Slack (VIOLATED) :        -14.975ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.699ns  (logic 3.695ns (47.996%)  route 4.004ns (52.004%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.805    52.888    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X69Y80         LUT4 (Prop_lut4_I1_O)        0.124    53.012 r  inst_graphic/inst_vga/green[3]_i_2/O
                         net (fo=1, routed)           0.151    53.163    inst_graphic/inst_vga/green[3]_i_2_n_0
    SLICE_X69Y80         LUT5 (Prop_lut5_I4_O)        0.124    53.287 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    53.287    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X69Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X69Y80         FDRE (Setup_fdre_C_D)        0.031    38.312    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.287    
  -------------------------------------------------------------------
                         slack                                -14.975    

Slack (VIOLATED) :        -14.936ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.659ns  (logic 3.695ns (48.245%)  route 3.964ns (51.755%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.766    52.848    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X71Y79         LUT4 (Prop_lut4_I3_O)        0.124    52.972 f  inst_graphic/inst_vga/blue[1]_i_2/O
                         net (fo=1, routed)           0.151    53.123    inst_graphic/inst_vga/blue[1]_i_2_n_0
    SLICE_X71Y79         LUT5 (Prop_lut5_I0_O)        0.124    53.247 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    53.247    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X71Y79         FDRE (Setup_fdre_C_D)        0.031    38.312    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.247    
  -------------------------------------------------------------------
                         slack                                -14.936    

Slack (VIOLATED) :        -14.904ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.627ns  (logic 3.695ns (48.446%)  route 3.932ns (51.554%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.603    52.685    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X67Y79         LUT4 (Prop_lut4_I1_O)        0.124    52.809 r  inst_graphic/inst_vga/blue[3]_i_2/O
                         net (fo=1, routed)           0.282    53.092    inst_graphic/inst_vga/blue[3]_i_2_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124    53.216 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    53.216    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X65Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.031    38.312    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.215    
  -------------------------------------------------------------------
                         slack                                -14.904    

Slack (VIOLATED) :        -14.885ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.657ns  (logic 3.695ns (48.255%)  route 3.962ns (51.745%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 38.737 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.754    52.837    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.124    52.961 f  inst_graphic/inst_vga/green[1]_i_2/O
                         net (fo=1, routed)           0.161    53.122    inst_graphic/inst_vga/green[1]_i_2_n_0
    SLICE_X66Y81         LUT5 (Prop_lut5_I0_O)        0.124    53.246 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    53.246    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X66Y81         FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.502    38.737    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y81         FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.000    38.737    
                         clock uncertainty           -0.456    38.282    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.079    38.361    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                         -53.246    
  -------------------------------------------------------------------
                         slack                                -14.885    

Slack (VIOLATED) :        -14.883ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.606ns  (logic 3.695ns (48.582%)  route 3.911ns (51.418%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.715    52.797    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X67Y80         LUT4 (Prop_lut4_I1_O)        0.124    52.921 r  inst_graphic/inst_vga/green[0]_i_2/O
                         net (fo=1, routed)           0.149    53.070    inst_graphic/inst_vga/green[0]_i_2_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I4_O)        0.124    53.194 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    53.194    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X67Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.031    38.312    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.194    
  -------------------------------------------------------------------
                         slack                                -14.883    

Slack (VIOLATED) :        -14.881ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.654ns  (logic 3.695ns (48.274%)  route 3.959ns (51.726%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.750    52.833    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X66Y80         LUT4 (Prop_lut4_I1_O)        0.124    52.957 r  inst_graphic/inst_vga/green[2]_i_2/O
                         net (fo=1, routed)           0.162    53.119    inst_graphic/inst_vga/green[2]_i_2_n_0
    SLICE_X66Y80         LUT5 (Prop_lut5_I4_O)        0.124    53.243 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    53.243    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X66Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X66Y80         FDRE (Setup_fdre_C_D)        0.081    38.362    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                         -53.243    
  -------------------------------------------------------------------
                         slack                                -14.881    

Slack (VIOLATED) :        -14.879ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_pixelClkGen rise@41.667ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        7.602ns  (logic 3.695ns (48.603%)  route 3.907ns (51.397%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -8.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 38.736 - 41.667 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 45.588 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=119, routed)         4.107    45.588    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    48.042 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.339    49.382    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124    49.506 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    49.506    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    49.720 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.720    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    49.808 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.255    51.063    inst_graphic/inst_vga/bbstub_douta[11][4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.319    51.382 r  inst_graphic/inst_vga/red[3]_i_14/O
                         net (fo=1, routed)           0.154    51.536    inst_graphic/inst_vga/red[3]_i_14_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.124    51.660 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.298    51.958    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y73         LUT6 (Prop_lut6_I1_O)        0.124    52.082 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=12, routed)          0.709    52.791    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X69Y79         LUT4 (Prop_lut4_I1_O)        0.124    52.915 r  inst_graphic/inst_vga/red[0]_i_2/O
                         net (fo=1, routed)           0.151    53.067    inst_graphic/inst_vga/red[0]_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I4_O)        0.124    53.191 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    53.191    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X69Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.162    42.829    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         1.501    38.736    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.000    38.736    
                         clock uncertainty           -0.456    38.281    
    SLICE_X69Y79         FDRE (Setup_fdre_C_D)        0.031    38.312    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                         -53.191    
  -------------------------------------------------------------------
                         slack                                -14.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.267ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.046%)  route 0.471ns (64.954%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.109     2.083    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X71Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.362     2.490    inst_graphic/inst_vga/douta[0]
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.535 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.535    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X67Y81         FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.831    -1.280    inst_graphic/inst_vga/clk_out1
    SLICE_X67Y81         FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.000    -1.280    
                         clock uncertainty            0.456    -0.824    
    SLICE_X67Y81         FDRE (Hold_fdre_C_D)         0.092    -0.732    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.374ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.254ns (30.659%)  route 0.574ns (69.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.259     2.233    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X70Y80         LUT4 (Prop_lut4_I1_O)        0.045     2.278 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.316     2.594    inst_graphic/inst_vga/douta[2]
    SLICE_X71Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.639 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.639    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.828    -1.283    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.000    -1.283    
                         clock uncertainty            0.456    -0.827    
    SLICE_X71Y78         FDRE (Hold_fdre_C_D)         0.092    -0.735    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.551ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.402ns (34.470%)  route 0.764ns (65.530%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.432     1.682    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y64         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          0.274     2.097    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X65Y68         MUXF7 (Prop_muxf7_S_O)       0.085     2.182 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.182    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X65Y68         MUXF8 (Prop_muxf8_I1_O)      0.019     2.201 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           0.436     2.637    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X66Y81         LUT4 (Prop_lut4_I0_O)        0.112     2.749 f  inst_graphic/inst_vga/green[1]_i_2/O
                         net (fo=1, routed)           0.054     2.803    inst_graphic/inst_vga/green[1]_i_2_n_0
    SLICE_X66Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.848 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.848    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X66Y81         FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.831    -1.280    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y81         FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.000    -1.280    
                         clock uncertainty            0.456    -0.824    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.121    -0.703    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.408ns (34.840%)  route 0.763ns (65.160%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.432     1.682    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y64         FDRE                                         r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          0.411     2.234    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X66Y72         MUXF7 (Prop_muxf7_S_O)       0.090     2.324 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.324    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X66Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     2.343 r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.298     2.641    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.113     2.754 r  inst_graphic/inst_vga/green[2]_i_2/O
                         net (fo=1, routed)           0.054     2.808    inst_graphic/inst_vga/green[2]_i_2_n_0
    SLICE_X66Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.853 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.853    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X66Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.830    -1.281    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.456    -0.825    
    SLICE_X66Y80         FDRE (Hold_fdre_C_D)         0.121    -0.704    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.254ns (24.870%)  route 0.767ns (75.130%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.355     2.330    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X70Y87         LUT5 (Prop_lut5_I3_O)        0.045     2.375 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.412     2.787    inst_graphic/inst_vga/douta[11]
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.045     2.832 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000     2.832    inst_graphic/inst_vga/red[3]_i_2_n_0
    SLICE_X67Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.829    -1.282    inst_graphic/inst_vga/clk_out1
    SLICE_X67Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.456    -0.826    
    SLICE_X67Y79         FDRE (Hold_fdre_C_D)         0.092    -0.734    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.581ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.344ns (33.179%)  route 0.693ns (66.821%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.109     2.083    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X71Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.206     2.334    inst_graphic/inst_vga/douta[0]
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.045     2.379 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.154     2.533    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.224     2.802    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.045     2.847 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.847    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X69Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.829    -1.282    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y79         FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.456    -0.826    
    SLICE_X69Y79         FDRE (Hold_fdre_C_D)         0.092    -0.734    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.599ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.344ns (32.619%)  route 0.711ns (67.381%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.109     2.083    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X71Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.206     2.334    inst_graphic/inst_vga/douta[0]
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.045     2.379 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.154     2.533    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.242     2.820    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X71Y79         LUT5 (Prop_lut5_I3_O)        0.045     2.865 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.865    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.829    -1.282    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y79         FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.456    -0.826    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.092    -0.734    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.606ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.344ns (32.452%)  route 0.716ns (67.548%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.109     2.083    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X71Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.206     2.334    inst_graphic/inst_vga/douta[0]
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.045     2.379 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.154     2.533    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.248     2.826    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I3_O)        0.045     2.871 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.871    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.828    -1.283    inst_graphic/inst_vga/clk_out1
    SLICE_X71Y78         FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.000    -1.283    
                         clock uncertainty            0.456    -0.827    
    SLICE_X71Y78         FDRE (Hold_fdre_C_D)         0.092    -0.735    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.344ns (32.324%)  route 0.720ns (67.676%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.109     2.083    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X71Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.206     2.334    inst_graphic/inst_vga/douta[0]
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.045     2.379 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.154     2.533    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.252     2.830    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I3_O)        0.045     2.875 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.875    inst_graphic/inst_vga/red[2]_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.824    -1.287    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y75         FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.000    -1.287    
                         clock uncertainty            0.456    -0.831    
    SLICE_X69Y75         FDRE (Hold_fdre_C_D)         0.091    -0.740    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.636ns  (arrival time - required time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.344ns (31.507%)  route 0.748ns (68.493%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=119, routed)         1.561     1.811    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y78         FDRE                                         r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     1.975 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.109     2.083    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X71Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.206     2.334    inst_graphic/inst_vga/douta[0]
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.045     2.379 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.154     2.533    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.279     2.857    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y80         LUT5 (Prop_lut5_I3_O)        0.045     2.902 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.902    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X69Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=119, routed)         0.480     0.480    inst_pixelClkGen/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=149, routed)         0.830    -1.281    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y80         FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.456    -0.825    
    SLICE_X69Y80         FDRE (Hold_fdre_C_D)         0.092    -0.733    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  3.636    





