# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1774 \
    name qk_0_val11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val11 \
    op interface \
    ports { qk_0_val11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1775 \
    name qk_1_val21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val21 \
    op interface \
    ports { qk_1_val21 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1776 \
    name qk_2_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val31 \
    op interface \
    ports { qk_2_val31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1777 \
    name qk_3_val41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val41 \
    op interface \
    ports { qk_3_val41 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1778 \
    name qk_4_val51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val51 \
    op interface \
    ports { qk_4_val51 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1779 \
    name qk_5_val61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val61 \
    op interface \
    ports { qk_5_val61 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1780 \
    name qk_6_val71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val71 \
    op interface \
    ports { qk_6_val71 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1781 \
    name qk_7_val81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val81 \
    op interface \
    ports { qk_7_val81 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1782 \
    name qk_8_val91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val91 \
    op interface \
    ports { qk_8_val91 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1783 \
    name qk_9_val101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val101 \
    op interface \
    ports { qk_9_val101 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1784 \
    name qk_10_val111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val111 \
    op interface \
    ports { qk_10_val111 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1785 \
    name qk_11_val121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val121 \
    op interface \
    ports { qk_11_val121 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1786 \
    name qk_12_val131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val131 \
    op interface \
    ports { qk_12_val131 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1787 \
    name qk_13_val141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val141 \
    op interface \
    ports { qk_13_val141 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1788 \
    name qk_14_val151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val151 \
    op interface \
    ports { qk_14_val151 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1789 \
    name qk_15_val161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val161 \
    op interface \
    ports { qk_15_val161 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1790 \
    name qk_16_val171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val171 \
    op interface \
    ports { qk_16_val171 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1791 \
    name qk_17_val181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val181 \
    op interface \
    ports { qk_17_val181 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1792 \
    name qk_18_val191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val191 \
    op interface \
    ports { qk_18_val191 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1793 \
    name qk_19_val201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val201 \
    op interface \
    ports { qk_19_val201 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1794 \
    name qk_20_val211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val211 \
    op interface \
    ports { qk_20_val211 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1795 \
    name qk_21_val221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val221 \
    op interface \
    ports { qk_21_val221 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1796 \
    name qk_22_val231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val231 \
    op interface \
    ports { qk_22_val231 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1797 \
    name qk_23_val241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val241 \
    op interface \
    ports { qk_23_val241 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1798 \
    name qk_24_val251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val251 \
    op interface \
    ports { qk_24_val251 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1799 \
    name qk_25_val262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val262 \
    op interface \
    ports { qk_25_val262 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1800 \
    name qk_26_val272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val272 \
    op interface \
    ports { qk_26_val272 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1801 \
    name qk_27_val282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val282 \
    op interface \
    ports { qk_27_val282 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1802 \
    name qk_28_val292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val292 \
    op interface \
    ports { qk_28_val292 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1803 \
    name qk_29_val302 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val302 \
    op interface \
    ports { qk_29_val302 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1804 \
    name qk_30_val312 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val312 \
    op interface \
    ports { qk_30_val312 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1805 \
    name qk_31_val322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val322 \
    op interface \
    ports { qk_31_val322 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1806 \
    name qk_32_val332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_32_val332 \
    op interface \
    ports { qk_32_val332 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1807 \
    name qk_33_val342 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_33_val342 \
    op interface \
    ports { qk_33_val342 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1808 \
    name qk_34_val352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_34_val352 \
    op interface \
    ports { qk_34_val352 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1809 \
    name qk_35_val362 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_35_val362 \
    op interface \
    ports { qk_35_val362 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1810 \
    name qk_36_val372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_36_val372 \
    op interface \
    ports { qk_36_val372 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1811 \
    name qk_37_val382 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_37_val382 \
    op interface \
    ports { qk_37_val382 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1812 \
    name qk_38_val392 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_38_val392 \
    op interface \
    ports { qk_38_val392 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1813 \
    name qk_39_val402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_39_val402 \
    op interface \
    ports { qk_39_val402 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1814 \
    name qk_40_val412 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_40_val412 \
    op interface \
    ports { qk_40_val412 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1815 \
    name qk_41_val422 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_41_val422 \
    op interface \
    ports { qk_41_val422 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1816 \
    name qk_42_val432 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_42_val432 \
    op interface \
    ports { qk_42_val432 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1817 \
    name qk_43_val442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_43_val442 \
    op interface \
    ports { qk_43_val442 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1818 \
    name qk_44_val452 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_44_val452 \
    op interface \
    ports { qk_44_val452 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1819 \
    name qk_45_val462 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_45_val462 \
    op interface \
    ports { qk_45_val462 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name qk_46_val472 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_46_val472 \
    op interface \
    ports { qk_46_val472 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name qk_47_val482 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_47_val482 \
    op interface \
    ports { qk_47_val482 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name qk_48_val492 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_48_val492 \
    op interface \
    ports { qk_48_val492 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name qk_49_val502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_49_val502 \
    op interface \
    ports { qk_49_val502 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name qk_50_val512 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_50_val512 \
    op interface \
    ports { qk_50_val512 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name qk_51_val523 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_51_val523 \
    op interface \
    ports { qk_51_val523 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name qk_52_val533 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_52_val533 \
    op interface \
    ports { qk_52_val533 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name qk_53_val543 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_53_val543 \
    op interface \
    ports { qk_53_val543 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name qk_54_val553 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_54_val553 \
    op interface \
    ports { qk_54_val553 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name qk_55_val563 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_55_val563 \
    op interface \
    ports { qk_55_val563 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name qk_56_val573 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_56_val573 \
    op interface \
    ports { qk_56_val573 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name qk_57_val583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_57_val583 \
    op interface \
    ports { qk_57_val583 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name qk_58_val593 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_58_val593 \
    op interface \
    ports { qk_58_val593 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name qk_59_val603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_59_val603 \
    op interface \
    ports { qk_59_val603 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name qk_60_val613 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_60_val613 \
    op interface \
    ports { qk_60_val613 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name qk_61_val623 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_61_val623 \
    op interface \
    ports { qk_61_val623 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name qk_62_val633 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_62_val633 \
    op interface \
    ports { qk_62_val633 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name qk_63_val643 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_63_val643 \
    op interface \
    ports { qk_63_val643 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name qk_64_val653 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_64_val653 \
    op interface \
    ports { qk_64_val653 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name qk_65_val663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_65_val663 \
    op interface \
    ports { qk_65_val663 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name qk_66_val673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_66_val673 \
    op interface \
    ports { qk_66_val673 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1841 \
    name qk_67_val683 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_67_val683 \
    op interface \
    ports { qk_67_val683 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1842 \
    name qk_68_val693 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_68_val693 \
    op interface \
    ports { qk_68_val693 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1843 \
    name qk_69_val703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_69_val703 \
    op interface \
    ports { qk_69_val703 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name qk_70_val713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_70_val713 \
    op interface \
    ports { qk_70_val713 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name qk_71_val723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_71_val723 \
    op interface \
    ports { qk_71_val723 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name qk_72_val733 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_72_val733 \
    op interface \
    ports { qk_72_val733 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name qk_73_val743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_73_val743 \
    op interface \
    ports { qk_73_val743 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name qk_74_val753 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_74_val753 \
    op interface \
    ports { qk_74_val753 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1849 \
    name qk_75_val763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_75_val763 \
    op interface \
    ports { qk_75_val763 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name qk_76_val773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_76_val773 \
    op interface \
    ports { qk_76_val773 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name qk_77_val784 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_77_val784 \
    op interface \
    ports { qk_77_val784 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name qk_78_val794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_78_val794 \
    op interface \
    ports { qk_78_val794 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name qk_79_val804 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_79_val804 \
    op interface \
    ports { qk_79_val804 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name qk_80_val814 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_80_val814 \
    op interface \
    ports { qk_80_val814 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name qk_81_val824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_81_val824 \
    op interface \
    ports { qk_81_val824 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name qk_82_val834 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_82_val834 \
    op interface \
    ports { qk_82_val834 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1857 \
    name qk_83_val844 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_83_val844 \
    op interface \
    ports { qk_83_val844 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1858 \
    name qk_84_val854 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_84_val854 \
    op interface \
    ports { qk_84_val854 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1859 \
    name qk_85_val864 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_85_val864 \
    op interface \
    ports { qk_85_val864 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1860 \
    name qk_86_val874 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_86_val874 \
    op interface \
    ports { qk_86_val874 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1861 \
    name qk_87_val884 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_87_val884 \
    op interface \
    ports { qk_87_val884 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name qk_88_val894 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_88_val894 \
    op interface \
    ports { qk_88_val894 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name qk_89_val904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_89_val904 \
    op interface \
    ports { qk_89_val904 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name qk_90_val914 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_90_val914 \
    op interface \
    ports { qk_90_val914 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1865 \
    name qk_91_val924 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_91_val924 \
    op interface \
    ports { qk_91_val924 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1866 \
    name qk_92_val934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_92_val934 \
    op interface \
    ports { qk_92_val934 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1867 \
    name qk_93_val944 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_93_val944 \
    op interface \
    ports { qk_93_val944 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1868 \
    name qk_94_val954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_94_val954 \
    op interface \
    ports { qk_94_val954 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1869 \
    name qk_95_val964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_95_val964 \
    op interface \
    ports { qk_95_val964 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1870 \
    name qk_96_val974 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_96_val974 \
    op interface \
    ports { qk_96_val974 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1871 \
    name qk_97_val984 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_97_val984 \
    op interface \
    ports { qk_97_val984 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1872 \
    name qk_98_val994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_98_val994 \
    op interface \
    ports { qk_98_val994 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1873 \
    name qk_99_val1004 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_99_val1004 \
    op interface \
    ports { qk_99_val1004 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1874 \
    name value_0_val1014 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val1014 \
    op interface \
    ports { value_0_val1014 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1875 \
    name value_1_val1024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val1024 \
    op interface \
    ports { value_1_val1024 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1876 \
    name value_2_val1034 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val1034 \
    op interface \
    ports { value_2_val1034 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1877 \
    name value_3_val1044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val1044 \
    op interface \
    ports { value_3_val1044 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1878 \
    name value_4_val1054 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val1054 \
    op interface \
    ports { value_4_val1054 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1879 \
    name value_5_val1064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val1064 \
    op interface \
    ports { value_5_val1064 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1880 \
    name value_6_val1074 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val1074 \
    op interface \
    ports { value_6_val1074 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1881 \
    name value_7_val1084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val1084 \
    op interface \
    ports { value_7_val1084 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1882 \
    name value_8_val1094 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val1094 \
    op interface \
    ports { value_8_val1094 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1883 \
    name value_9_val1104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val1104 \
    op interface \
    ports { value_9_val1104 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1884 \
    name value_10_val1114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val1114 \
    op interface \
    ports { value_10_val1114 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1885 \
    name value_11_val1124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val1124 \
    op interface \
    ports { value_11_val1124 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1886 \
    name value_12_val1134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val1134 \
    op interface \
    ports { value_12_val1134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1887 \
    name value_13_val1144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val1144 \
    op interface \
    ports { value_13_val1144 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1888 \
    name value_14_val1154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val1154 \
    op interface \
    ports { value_14_val1154 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1889 \
    name value_15_val1164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val1164 \
    op interface \
    ports { value_15_val1164 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1890 \
    name value_16_val1174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val1174 \
    op interface \
    ports { value_16_val1174 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1891 \
    name value_17_val1184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val1184 \
    op interface \
    ports { value_17_val1184 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1892 \
    name value_18_val1194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val1194 \
    op interface \
    ports { value_18_val1194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1893 \
    name value_19_val1204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val1204 \
    op interface \
    ports { value_19_val1204 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1894 \
    name value_20_val1214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val1214 \
    op interface \
    ports { value_20_val1214 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1895 \
    name value_21_val1224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val1224 \
    op interface \
    ports { value_21_val1224 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1896 \
    name value_22_val1234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val1234 \
    op interface \
    ports { value_22_val1234 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1897 \
    name value_23_val1244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val1244 \
    op interface \
    ports { value_23_val1244 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1898 \
    name value_24_val1254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val1254 \
    op interface \
    ports { value_24_val1254 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1899 \
    name value_25_val1264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val1264 \
    op interface \
    ports { value_25_val1264 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1900 \
    name value_26_val1274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val1274 \
    op interface \
    ports { value_26_val1274 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1901 \
    name value_27_val1284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val1284 \
    op interface \
    ports { value_27_val1284 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1902 \
    name value_28_val1294 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val1294 \
    op interface \
    ports { value_28_val1294 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1903 \
    name value_29_val1304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val1304 \
    op interface \
    ports { value_29_val1304 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1904 \
    name value_30_val1314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val1314 \
    op interface \
    ports { value_30_val1314 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1905 \
    name value_31_val1324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val1324 \
    op interface \
    ports { value_31_val1324 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1906 \
    name value_32_val1334 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val1334 \
    op interface \
    ports { value_32_val1334 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1907 \
    name value_33_val1344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val1344 \
    op interface \
    ports { value_33_val1344 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1908 \
    name value_34_val1354 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val1354 \
    op interface \
    ports { value_34_val1354 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1909 \
    name value_35_val1364 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val1364 \
    op interface \
    ports { value_35_val1364 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1910 \
    name value_36_val1374 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val1374 \
    op interface \
    ports { value_36_val1374 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1911 \
    name value_37_val1384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val1384 \
    op interface \
    ports { value_37_val1384 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1912 \
    name value_38_val1394 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val1394 \
    op interface \
    ports { value_38_val1394 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1913 \
    name value_39_val1404 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val1404 \
    op interface \
    ports { value_39_val1404 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1914 \
    name value_40_val1414 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val1414 \
    op interface \
    ports { value_40_val1414 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1915 \
    name value_41_val1424 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val1424 \
    op interface \
    ports { value_41_val1424 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1916 \
    name value_42_val1434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val1434 \
    op interface \
    ports { value_42_val1434 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1917 \
    name value_43_val1444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val1444 \
    op interface \
    ports { value_43_val1444 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1918 \
    name value_44_val1454 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val1454 \
    op interface \
    ports { value_44_val1454 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1919 \
    name value_45_val1464 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val1464 \
    op interface \
    ports { value_45_val1464 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1920 \
    name value_46_val1474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val1474 \
    op interface \
    ports { value_46_val1474 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1921 \
    name value_47_val1484 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val1484 \
    op interface \
    ports { value_47_val1484 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1922 \
    name value_48_val1494 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_48_val1494 \
    op interface \
    ports { value_48_val1494 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1923 \
    name value_49_val1504 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_49_val1504 \
    op interface \
    ports { value_49_val1504 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1924 \
    name value_50_val1514 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_50_val1514 \
    op interface \
    ports { value_50_val1514 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1925 \
    name value_51_val1524 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_51_val1524 \
    op interface \
    ports { value_51_val1524 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1926 \
    name value_52_val1534 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_52_val1534 \
    op interface \
    ports { value_52_val1534 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1927 \
    name value_53_val1544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_53_val1544 \
    op interface \
    ports { value_53_val1544 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1928 \
    name value_54_val1555 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_54_val1555 \
    op interface \
    ports { value_54_val1555 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1929 \
    name value_55_val1565 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_55_val1565 \
    op interface \
    ports { value_55_val1565 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1930 \
    name value_56_val1575 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_56_val1575 \
    op interface \
    ports { value_56_val1575 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1931 \
    name value_57_val1585 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_57_val1585 \
    op interface \
    ports { value_57_val1585 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1932 \
    name value_58_val1595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_58_val1595 \
    op interface \
    ports { value_58_val1595 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1933 \
    name value_59_val1605 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_59_val1605 \
    op interface \
    ports { value_59_val1605 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1934 \
    name value_60_val1615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_60_val1615 \
    op interface \
    ports { value_60_val1615 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1935 \
    name value_61_val1625 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_61_val1625 \
    op interface \
    ports { value_61_val1625 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1936 \
    name value_62_val1635 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_62_val1635 \
    op interface \
    ports { value_62_val1635 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1937 \
    name value_63_val1645 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_63_val1645 \
    op interface \
    ports { value_63_val1645 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1938 \
    name value_64_val1655 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_64_val1655 \
    op interface \
    ports { value_64_val1655 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1939 \
    name value_65_val1665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_65_val1665 \
    op interface \
    ports { value_65_val1665 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1940 \
    name value_66_val1675 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_66_val1675 \
    op interface \
    ports { value_66_val1675 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1941 \
    name value_67_val1685 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_67_val1685 \
    op interface \
    ports { value_67_val1685 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1942 \
    name value_68_val1695 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_68_val1695 \
    op interface \
    ports { value_68_val1695 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1943 \
    name value_69_val1705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_69_val1705 \
    op interface \
    ports { value_69_val1705 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1944 \
    name value_70_val1715 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_70_val1715 \
    op interface \
    ports { value_70_val1715 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1945 \
    name value_71_val1725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_71_val1725 \
    op interface \
    ports { value_71_val1725 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1946 \
    name value_72_val1735 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_72_val1735 \
    op interface \
    ports { value_72_val1735 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1947 \
    name value_73_val1745 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_73_val1745 \
    op interface \
    ports { value_73_val1745 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1948 \
    name value_74_val1755 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_74_val1755 \
    op interface \
    ports { value_74_val1755 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1949 \
    name value_75_val1765 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_75_val1765 \
    op interface \
    ports { value_75_val1765 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1950 \
    name value_76_val1775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_76_val1775 \
    op interface \
    ports { value_76_val1775 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1951 \
    name value_77_val1785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_77_val1785 \
    op interface \
    ports { value_77_val1785 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1952 \
    name value_78_val1795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_78_val1795 \
    op interface \
    ports { value_78_val1795 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1953 \
    name value_79_val1805 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_79_val1805 \
    op interface \
    ports { value_79_val1805 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1954 \
    name value_80_val1815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_80_val1815 \
    op interface \
    ports { value_80_val1815 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1955 \
    name value_81_val1825 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_81_val1825 \
    op interface \
    ports { value_81_val1825 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1956 \
    name value_82_val1835 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_82_val1835 \
    op interface \
    ports { value_82_val1835 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1957 \
    name value_83_val1845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_83_val1845 \
    op interface \
    ports { value_83_val1845 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1958 \
    name value_84_val1855 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_84_val1855 \
    op interface \
    ports { value_84_val1855 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1959 \
    name value_85_val1865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_85_val1865 \
    op interface \
    ports { value_85_val1865 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1960 \
    name value_86_val1875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_86_val1875 \
    op interface \
    ports { value_86_val1875 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1961 \
    name value_87_val1885 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_87_val1885 \
    op interface \
    ports { value_87_val1885 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1962 \
    name value_88_val1895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_88_val1895 \
    op interface \
    ports { value_88_val1895 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1963 \
    name value_89_val1905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_89_val1905 \
    op interface \
    ports { value_89_val1905 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1964 \
    name value_90_val1915 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_90_val1915 \
    op interface \
    ports { value_90_val1915 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1965 \
    name value_91_val1925 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_91_val1925 \
    op interface \
    ports { value_91_val1925 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1966 \
    name value_92_val1935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_92_val1935 \
    op interface \
    ports { value_92_val1935 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1967 \
    name value_93_val1945 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_93_val1945 \
    op interface \
    ports { value_93_val1945 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1968 \
    name value_94_val1955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_94_val1955 \
    op interface \
    ports { value_94_val1955 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1969 \
    name value_95_val1965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_95_val1965 \
    op interface \
    ports { value_95_val1965 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1970 \
    name value_96_val1975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_96_val1975 \
    op interface \
    ports { value_96_val1975 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1971 \
    name value_97_val1985 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_97_val1985 \
    op interface \
    ports { value_97_val1985 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1972 \
    name value_98_val1995 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_98_val1995 \
    op interface \
    ports { value_98_val1995 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1973 \
    name value_99_val2005 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_99_val2005 \
    op interface \
    ports { value_99_val2005 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1974 \
    name value_100_val2015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_100_val2015 \
    op interface \
    ports { value_100_val2015 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1975 \
    name value_101_val2025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_101_val2025 \
    op interface \
    ports { value_101_val2025 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1976 \
    name value_102_val2035 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_102_val2035 \
    op interface \
    ports { value_102_val2035 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1977 \
    name value_103_val2045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_103_val2045 \
    op interface \
    ports { value_103_val2045 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1978 \
    name value_104_val2055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_104_val2055 \
    op interface \
    ports { value_104_val2055 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1979 \
    name value_105_val2065 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_105_val2065 \
    op interface \
    ports { value_105_val2065 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1980 \
    name value_106_val2075 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_106_val2075 \
    op interface \
    ports { value_106_val2075 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1981 \
    name value_107_val2085 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_107_val2085 \
    op interface \
    ports { value_107_val2085 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1982 \
    name value_108_val2095 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_108_val2095 \
    op interface \
    ports { value_108_val2095 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1983 \
    name value_109_val2105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_109_val2105 \
    op interface \
    ports { value_109_val2105 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1984 \
    name value_110_val2115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_110_val2115 \
    op interface \
    ports { value_110_val2115 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1985 \
    name value_111_val2125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_111_val2125 \
    op interface \
    ports { value_111_val2125 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1986 \
    name value_112_val2135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_112_val2135 \
    op interface \
    ports { value_112_val2135 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1987 \
    name value_113_val2145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_113_val2145 \
    op interface \
    ports { value_113_val2145 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1988 \
    name value_114_val2155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_114_val2155 \
    op interface \
    ports { value_114_val2155 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1989 \
    name value_115_val2165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_115_val2165 \
    op interface \
    ports { value_115_val2165 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1990 \
    name value_116_val2175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_116_val2175 \
    op interface \
    ports { value_116_val2175 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1991 \
    name value_117_val2185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_117_val2185 \
    op interface \
    ports { value_117_val2185 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1992 \
    name value_118_val2195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_118_val2195 \
    op interface \
    ports { value_118_val2195 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1993 \
    name value_119_val2205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_119_val2205 \
    op interface \
    ports { value_119_val2205 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


