
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'er495' on host 'en-ec-rhel-ecelinux-14.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.77.1.el8_10.x86_64) on Sun Nov 02 16:11:25 EST 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/er495/ece6775/lab4/ecelinux'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/er495/ece6775/lab4/ecelinux/reshape_unroll.prj'.
INFO: [HLS 200-10] Adding design file 'bnn.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'bnn_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/er495/ece6775/lab4/ecelinux/reshape_unroll.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../bnn_test.cpp in release mode
   Compiling ../../../../bnn.cpp in release mode
   Generating csim.exe
Accuracy: 0.9
Testing performance over 2000 images.
digirec BNN         :      1 calls; 22720.969 msecs total time
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1373 ; free virtual = 20704
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1373 ; free virtual = 20704
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./layer.h:69) in function 'void conv<1, 16, 18>(bool (*) [FORWARD_REFERENCE][FORWARD_REFERENCE], bool (*) [((FORWARD_REFERENCE) - (F)) + (1)][((FORWARD_REFERENCE) - (F)) + (1)], ap_int<8> const*, bool const (*) [FORWARD_REFERENCE][3][3])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1324 ; free virtual = 20657
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dense<512, 256>' into 'bnn_xcel' (bnn.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'sign<256>' into 'bnn_xcel' (bnn.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<256, 10>' into 'bnn_xcel' (bnn.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'argmax' into 'bnn_xcel' (bnn.cpp:82) automatically.
WARNING: [SYNCHK 200-23] bnn.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1320 ; free virtual = 20654
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:22) in function 'pad<1, 16>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:38) in function 'initialize_padded_memory<1, 18, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./layer.h:69) in function 'conv<16, 32, 10>' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1.1.1.1.1.1' (./layer.h:69) in function 'conv<16, 32, 10>' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:22) in function 'pad<1, 16>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:38) in function 'initialize_padded_memory<1, 18, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'input' (bnn.cpp:20) in dimension 1 automatically.
INFO: [XFORM 203-131] Reshaping array 'w_conv2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'conv1_pooled_padded' (bnn.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w_conv1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input_padded' (bnn.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'initialize_padded_memory<1, 18, 1>' into 'bnn_xcel' automatically.
INFO: [XFORM 203-602] Inlining function 'pad<1, 16>' into 'bnn_xcel' automatically.
INFO: [XFORM 203-602] Inlining function 'dense<512, 256>' into 'bnn_xcel' (bnn.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'sign<256>' into 'bnn_xcel' (bnn.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<256, 10>' into 'bnn_xcel' (bnn.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'argmax' into 'bnn_xcel' (bnn.cpp:82) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv<16, 32, 10>' (./layer.h:58)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1306 ; free virtual = 20642
WARNING: [XFORM 203-631] Renaming function 'initialize_padded_memory<16, 10, 0>' to 'initialize_padded_me' (./layer.h:38:30)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:103:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:103:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (./layer.h:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:120:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0]' (bnn.cpp:29:60)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:77:27)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:77:27)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded' (./layer.h:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded' (./layer.h:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dense1.V' (./layer.h:173:18)
INFO: [HLS 200-472] Inferring partial write operation for 'signed1' (./layer.h:135:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dense2.V' (./layer.h:173:18)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1239 ; free virtual = 20575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'conv<1, 16, 18>' to 'conv_1_16_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<16, 16>' to 'max_pool_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad<16, 8>' to 'pad_16_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv<16, 32, 10>' to 'conv_16_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<32, 8>' to 'max_pool_32_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_padded_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.57 seconds; current allocated memory: 232.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 232.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 233.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 233.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 233.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_16_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 234.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_32_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 235.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 235.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 235.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 235.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 237.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 237.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_padded_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_padded_me'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_16_18_s_threshold_conv1_V' to 'conv_1_16_18_s_thbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_16_18_s_w_conv1' to 'conv_1_16_18_s_w_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1_16_18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_16_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 241.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_16_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_16_32_10_s_threshold_conv2_V' to 'conv_16_32_10_s_tdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_16_32_10_s_w_conv2' to 'conv_16_32_10_s_weOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_16_32_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_32_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_32_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 247.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_input_padded' to 'bnn_xcel_input_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_conv1_pooled' to 'bnn_xcel_conv1_pog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_conv1_pooled_padded' to 'bnn_xcel_conv1_pohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bnn_xcel_conv2_pooled' to 'bnn_xcel_conv2_poibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 250.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 254.269 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.50 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_16_18_s_thbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_16_18_s_w_cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_16_32_10_s_tdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_16_32_10_s_weOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bnn_xcel_w_fc1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bnn_xcel_w_fc2_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_input_pafYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv1_pog8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv1_pohbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_conv2_poibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_dense1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_signed1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bnn_xcel_dense2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 1145 ; free virtual = 20501
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 67.09 seconds; peak allocated memory: 254.269 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov  2 16:12:32 2025...
