
---------- Begin Simulation Statistics ----------
final_tick                                90438224500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46649                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879036                       # Number of bytes of host memory used
host_op_rate                                    88731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2143.66                       # Real time elapsed on the host
host_tick_rate                               42188605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090438                       # Number of seconds simulated
sim_ticks                                 90438224500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119132270                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73415268                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.808765                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.808765                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5302083                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3772116                       # number of floating regfile writes
system.cpu.idleCycles                        14092435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3197035                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25467067                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.425281                       # Inst execution rate
system.cpu.iew.exec_refs                     57516531                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22048663                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                12922315                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39480135                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              18932                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            244598                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25021892                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           287571435                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              35467868                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4956388                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             257799854                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  55311                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4458657                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2816504                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4527630                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          49152                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2259713                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         937322                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 277111988                       # num instructions consuming a value
system.cpu.iew.wb_count                     253746783                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.647115                       # average fanout of values written-back
system.cpu.iew.wb_producers                 179323388                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.402874                       # insts written-back per cycle
system.cpu.iew.wb_sent                      256177513                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                365854673                       # number of integer regfile reads
system.cpu.int_regfile_writes               200031653                       # number of integer regfile writes
system.cpu.ipc                               0.552864                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.552864                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5370297      2.04%      2.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             197230127     75.06%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               177074      0.07%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27907      0.01%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              138556      0.05%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17861      0.01%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               205965      0.08%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                92013      0.04%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              379556      0.14%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4643      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             212      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1291      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             108      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            350      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33492184     12.75%     90.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18841274      7.17%     97.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2994853      1.14%     98.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3781722      1.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              262756242                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8582701                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16337498                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7527512                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13896248                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4293629                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016341                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2726487     63.50%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8673      0.20%     63.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    481      0.01%     63.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   513      0.01%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   61      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 247881      5.77%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                476537     11.10%     80.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            697393     16.24%     96.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           135584      3.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              253096873                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          680704362                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    246219271                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         371084101                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  287491724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 262756242                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               79711                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        97361930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            451732                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          52767                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    104624645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     166784015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.575428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.228764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            94069990     56.40%     56.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13235558      7.94%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12668696      7.60%     71.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11703220      7.02%     78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11181197      6.70%     85.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8849426      5.31%     90.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7893355      4.73%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4719000      2.83%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2463573      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       166784015                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.452684                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2106699                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2820255                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             39480135                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25021892                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               117245409                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        180876450                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1473247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        506454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12894                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4423030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8850448                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2136                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                35889838                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26951499                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3125316                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15556078                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13537019                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.020771                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1929523                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3932                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2342061                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             564755                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1777306                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       377361                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        95150620                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2656765                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    152917691                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.243868                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.231596                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        98070125     64.13%     64.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15992726     10.46%     74.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8053154      5.27%     79.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11443659      7.48%     87.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4685963      3.06%     90.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2399300      1.57%     91.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1830370      1.20%     93.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1482250      0.97%     94.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8960144      5.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    152917691                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8960144                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45943148                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45943148                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46590485                       # number of overall hits
system.cpu.dcache.overall_hits::total        46590485                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1411417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1411417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1426365                       # number of overall misses
system.cpu.dcache.overall_misses::total       1426365                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32661555481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32661555481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32661555481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32661555481                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47354565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47354565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48016850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48016850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029706                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23140.967893                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23140.967893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22898.455501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22898.455501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99356                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2712                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4522                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.971694                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.538462                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       655120                       # number of writebacks
system.cpu.dcache.writebacks::total            655120                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       422915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       422915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       422915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       422915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       988502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       988502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       998549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       998549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22219563482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22219563482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22494411982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22494411982                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22478.015707                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22478.015707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22527.098802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22527.098802                       # average overall mshr miss latency
system.cpu.dcache.replacements                 996088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31071043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31071043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1178941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1178941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23030552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23030552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32249984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32249984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19534.948738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19534.948738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       412686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       412686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       766255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       766255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12985011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12985011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16946.070825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16946.070825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14872105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14872105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       232476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       232476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9631003481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9631003481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41427.947319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41427.947319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       222247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       222247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9234551982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9234551982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41550.850999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41550.850999                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       647337                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        647337                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        14948                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14948                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       662285                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       662285                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022570                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022570                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10047                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10047                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    274848500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    274848500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015170                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015170                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27356.275505                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27356.275505                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.816788                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47590770                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            996600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.753131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.816788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97030300                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97030300                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 83641197                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              31941915                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  45788240                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2596159                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2816504                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13201071                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                485413                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              311831973                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2096525                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    35482215                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22053482                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        265780                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56390                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89352558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      172225305                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35889838                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16031297                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      74050696                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6585724                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        222                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10007                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         75455                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2199                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  27140327                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1669442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          166784015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.984170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.179751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                113540093     68.08%     68.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2516373      1.51%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3420447      2.05%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3518377      2.11%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4128964      2.48%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4262980      2.56%     78.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3444132      2.07%     80.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3101345      1.86%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 28851304     17.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            166784015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.198422                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.952171                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     23466491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23466491                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23466491                       # number of overall hits
system.cpu.icache.overall_hits::total        23466491                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3673820                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3673820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3673820                       # number of overall misses
system.cpu.icache.overall_misses::total       3673820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  53323418429                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53323418429                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  53323418429                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53323418429                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27140311                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27140311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27140311                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27140311                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135364                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14514.434139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14514.434139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14514.434139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14514.434139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        31501                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1599                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.700438                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3426749                       # number of writebacks
system.cpu.icache.writebacks::total           3426749                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       244759                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       244759                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       244759                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       244759                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3429061                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3429061                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3429061                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3429061                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47392282444                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47392282444                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47392282444                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47392282444                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.126346                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.126346                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.126346                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.126346                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13820.775555                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13820.775555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13820.775555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13820.775555                       # average overall mshr miss latency
system.cpu.icache.replacements                3426749                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23466491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23466491                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3673820                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3673820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  53323418429                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53323418429                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27140311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27140311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14514.434139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14514.434139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       244759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       244759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3429061                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3429061                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47392282444                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47392282444                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.126346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.126346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13820.775555                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13820.775555                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.610262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26895551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3429060                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.843418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.610262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57709682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57709682                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    27156897                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        355778                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2367745                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                14695467                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                20658                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               49152                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9919061                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                83849                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  90438224500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2816504                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 85610643                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                19620366                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9849                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  46090675                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12635978                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              302786074                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                141990                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1200533                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 185959                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10891833                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              18                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           329632423                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   743882098                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                445248420                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5982647                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                117053687                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     213                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 210                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8015906                       # count of insts added to the skid buffer
system.cpu.rob.reads                        427777893                       # The number of ROB reads
system.cpu.rob.writes                       584657995                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3335046                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               831215                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4166261                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3335046                       # number of overall hits
system.l2.overall_hits::.cpu.data              831215                       # number of overall hits
system.l2.overall_hits::total                 4166261                       # number of overall hits
system.l2.demand_misses::.cpu.inst              91941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             165385                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257326                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             91941                       # number of overall misses
system.l2.overall_misses::.cpu.data            165385                       # number of overall misses
system.l2.overall_misses::total                257326                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6923706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12135867500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19059573500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6923706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12135867500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19059573500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3426987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           996600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4423587                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3426987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          996600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4423587                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.165949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.165949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75305.967958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73379.493304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74067.810870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75305.967958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73379.493304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74067.810870                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127601                       # number of writebacks
system.l2.writebacks::total                    127601                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         91941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        165385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257326                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        91941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       165385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257326                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5986912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10448975250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16435887250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5986912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10448975250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16435887250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.165949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.165949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65116.890180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63179.703419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63871.848356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65116.890180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63179.703419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63871.848356                       # average overall mshr miss latency
system.l2.replacements                         250408                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       655120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           655120                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       655120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       655120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3425631                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3425631                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3425631                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3425631                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          447                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           447                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1947                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1947                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1950                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1950                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.001538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.001538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            110997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110997                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7701153500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7701153500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        220558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.496745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70291.011400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70291.011400                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6581367750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6581367750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.496745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60070.351220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60070.351220                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3335046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3335046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        91941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6923706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6923706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3426987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3426987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75305.967958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75305.967958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        91941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5986912000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5986912000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65116.890180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65116.890180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        720218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            720218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4434714000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4434714000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       776042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        776042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79440.993121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79440.993121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3867607500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3867607500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69282.163586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69282.163586                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.669522                       # Cycle average of tags in use
system.l2.tags.total_refs                     8846437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    258600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.208960                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     188.166646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3659.657242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4319.845633                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.446736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.527325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997030                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71033696                       # Number of tag accesses
system.l2.tags.data_accesses                 71033696                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     91941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    164922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001084935500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7638                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7638                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              654424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127601                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257326                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127601                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    463                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.628044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.254212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.871678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7636     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5016     65.67%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.10%     66.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2363     30.94%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.22%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7638                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16468864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8166464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    182.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90437800000                       # Total gap between requests
system.mem_ctrls.avgGap                     234947.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5884224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10555008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8164544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 65063462.186832293868                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 116709588.875221669674                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90277579.476364001632                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        91941                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       165385                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127601                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2952803500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4995616250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2160207245500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32116.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30205.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16929391.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5884224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10584640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16468864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5884224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5884224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8166464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8166464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        91941                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       165385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         257326                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127601                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127601                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     65063462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    117037238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        182100700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     65063462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     65063462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90298809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90298809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90298809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     65063462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    117037238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       272399510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               256863                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127571                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8548                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3132238500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1284315000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7948419750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12194.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30944.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174212                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72924                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       137297                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   179.200653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.110962                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.452614                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        72353     52.70%     52.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36996     26.95%     79.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11126      8.10%     87.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5208      3.79%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3268      2.38%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2000      1.46%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1300      0.95%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          888      0.65%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4158      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       137297                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16439232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8164544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              181.773051                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.277579                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       487797660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       259270605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      920495940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     333458820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7139043600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25895938470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12921172320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47957177415                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.275530                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33322722750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3019900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54095601750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       492510060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       261771510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      913505880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     332461800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7139043600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26473209960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12435048960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48047551770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.274824                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32056724750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3019900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55361599750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             147765                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127601                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121524                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109561                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        147765                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       763780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       763780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 763780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24635328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24635328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24635328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257329                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           254214500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          321657500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4205102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       782721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3426749                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1950                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220558                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3429061                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       776042                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10282796                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2993188                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13275984                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    438639040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105710080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              544349120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          252482                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8299200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4678019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4662984     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15032      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4678019                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90438224500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8507093499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5144840993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1496526195                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
