$date
	Thu Sep 25 17:47:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Or16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$scope module uut $end
$var wire 16 $ a [15:0] $end
$var wire 16 % b [15:0] $end
$var wire 16 & out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b1111111111111111 !
b1111111111111111 &
b1111111111111111 #
b1111111111111111 %
#40
b1111111111111111 "
b1111111111111111 $
#60
b101010101010101 #
b101010101010101 %
b1010101010101010 "
b1010101010101010 $
#80
b11111111110011 !
b11111111110011 &
b111111110000 #
b111111110000 %
b11110011000011 "
b11110011000011 $
#100
b1001101001110110 !
b1001101001110110 &
b1001100001110110 #
b1001100001110110 %
b1001000110100 "
b1001000110100 $
#120
