// Seed: 2747165977
module module_0 ();
  assign id_1 = 1 == 1;
  initial begin
    id_1 <= (id_1);
    #1;
  end
  string id_2 = "";
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output logic id_2
);
  initial begin
    id_2 <= 1;
  end
  module_0();
endmodule
module module_0 (
    output tri module_2
);
  always_ff @(*) begin
    disable id_2;
  end
  module_0();
endmodule
module module_3 (
    output wire  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  id_6 :
  assert property (@(posedge 1) 1)
  else $display;
  module_0();
endmodule
