m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/modelsim
Epredecode
w1702992295
Z1 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
!i122 4
R0
8/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd
F/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd
l0
L5 1
V]eb:1^Zl]>64cEnEW8]f63
!s100 W?L_VWLOKH195L>1C17G91
Z4 OV;C;2020.1;71
32
!s110 1702992236
!i10b 1
!s108 1702992236.000000
!s90 -reportprogress|300|-work|work|/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd|
!s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd|
!i113 1
Z5 o-work work
Z6 tExplicit 1 CvgOpt 0
Etb_predecode
Z7 w1702396227
Z8 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z9 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R1
!i122 5
R0
Z10 8/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd
Z11 F/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd
l0
L8 1
V98l02@I=NK@mGBa<R;R]f3
!s100 G6^NNVelHcAWHQ9@b2Q5_2
R4
32
Z12 !s110 1702992241
!i10b 1
Z13 !s108 1702992240.000000
Z14 !s90 -reportprogress|300|-work|work|/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
Z15 !s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
!i113 1
R5
R6
Abehavioral
R3
Z16 DEx4 work 9 predecode 0 22 ]eb:1^Zl]>64cEnEW8]f63
R8
R9
R2
R1
Z17 DEx4 work 12 tb_predecode 0 22 98l02@I=NK@mGBa<R;R]f3
!i122 5
l21
Z18 L11 75
Z19 VA=4@RYJFS3SEI9[>Y8[h50
Z20 !s100 8ak5m9:gG>afBmi][m5^V3
R4
32
R12
!i10b 1
R13
R14
R15
!i113 1
R5
R6
