

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'
================================================================
* Date:           Thu Aug 11 23:25:02 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.174 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5337|     5337| 26.685 us | 26.685 us |  5337|  5337|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CnnShiftLoop2         |     4160|     4160|        65|          -|          -|    64|    no    |
        | + CnnShiftLoop2.1      |       62|       62|        31|          -|          -|     2|    no    |
        |  ++ CnnShiftLoop2.1.1  |       28|       28|         2|          -|          -|    14|    no    |
        |- ShiftRLoop            |      784|      784|       392|          -|          -|     2|    no    |
        | + ShiftRLoop.1         |      390|      390|       130|          -|          -|     3|    no    |
        |  ++ ShiftRLoop.1.1     |      128|      128|         2|          -|          -|    64|    no    |
        |- ShiftRPush            |      390|      390|       130|          -|          -|     3|    no    |
        | + ShiftRPush.1         |      128|      128|         2|          -|          -|    64|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      236|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      360|     -|
|Register             |        -|      -|      298|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|      298|      596|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuffer_V_0_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_14_U    |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_1154_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_2155_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_3156_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_4_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_5_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_6_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_7_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_8_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_9_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_10_U    |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_11_U    |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_12_U    |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |linebuffer_V_13_U    |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_linebLp  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |tmpinput_V_U         |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpib0s  |        1|  0|   0|    0|   192|   16|     1|         3072|
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                              |       16|  0|   0|    0|  2112|  256|    16|        33792|
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln192_13_fu_777_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln192_14_fu_768_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln192_15_fu_782_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln192_16_fu_791_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln192_fu_704_p2     |     +    |      0|  0|   8|           7|           8|
    |add_ln203_8_fu_660_p2   |     +    |      0|  0|   9|           9|           9|
    |add_ln203_9_fu_888_p2   |     +    |      0|  0|   9|           9|           9|
    |add_ln203_fu_879_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln252_fu_591_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln255_4_fu_619_p2   |     +    |      0|  0|   9|           9|           9|
    |add_ln255_fu_601_p2     |     +    |      0|  0|   3|           2|           2|
    |i0_4_fu_682_p2          |     +    |      0|  0|   3|           2|           1|
    |i0_fu_543_p2            |     +    |      0|  0|   7|           7|           1|
    |i1_7_fu_716_p2          |     +    |      0|  0|   3|           2|           1|
    |i1_8_fu_819_p2          |     +    |      0|  0|   3|           2|           1|
    |i1_fu_670_p2            |     +    |      0|  0|   3|           2|           1|
    |i2_7_fu_762_p2          |     +    |      0|  0|   7|           7|           1|
    |i2_8_fu_636_p2          |     +    |      0|  0|   6|           4|           1|
    |i2_fu_861_p2            |     +    |      0|  0|   7|           7|           1|
    |sub_ln192_fu_746_p2     |     -    |      0|  0|  11|          11|          11|
    |sub_ln203_fu_845_p2     |     -    |      0|  0|  10|          10|          10|
    |sub_ln265_fu_642_p2     |     -    |      0|  0|   4|           3|           2|
    |icmp_ln188_fu_676_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln190_fu_710_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln191_fu_756_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln200_fu_813_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln202_fu_855_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln246_fu_537_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln250_fu_567_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln258_fu_630_p2    |   icmp   |      0|  0|   9|           4|           3|
    |xor_ln252_fu_573_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 236|         185|         163|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_phi_mux_phi_ln203_phi_fu_425_p28  |  59|         14|   16|        224|
    |i0_0_i_reg_482                       |   9|          2|    2|          4|
    |i0_0_reg_386                         |   9|          2|    7|         14|
    |i11_0_i_reg_515                      |   9|          2|    2|          4|
    |i1_0_i_reg_493                       |   9|          2|    2|          4|
    |i1_0_reg_398                         |   9|          2|    2|          4|
    |i22_0_i_reg_526                      |   9|          2|    7|         14|
    |i2_0_i_reg_504                       |   9|          2|    7|         14|
    |i2_0_reg_410                         |   9|          2|    4|          8|
    |linebuffer_V_0_address0              |  15|          3|    7|         21|
    |linebuffer_V_14_address0             |  15|          3|    7|         21|
    |output_V_address0                    |  21|          4|   10|         40|
    |output_V_d0                          |  15|          3|   16|         48|
    |phi_ln203_reg_422                    |  59|         14|   16|        224|
    |tmpinput_V_address0                  |  27|          5|    8|         40|
    |tmpinput_V_d0                        |  15|          3|   16|         48|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 360|         80|  130|        747|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln192_13_reg_1090           |  11|   0|   11|          0|
    |add_ln192_reg_1063              |   2|   0|    8|          6|
    |add_ln203_reg_1126              |  10|   0|   10|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |i0_0_i_reg_482                  |   2|   0|    2|          0|
    |i0_0_reg_386                    |   7|   0|    7|          0|
    |i0_4_reg_1053                   |   2|   0|    2|          0|
    |i0_reg_905                      |   7|   0|    7|          0|
    |i11_0_i_reg_515                 |   2|   0|    2|          0|
    |i1_0_i_reg_493                  |   2|   0|    2|          0|
    |i1_0_reg_398                    |   2|   0|    2|          0|
    |i1_7_reg_1071                   |   2|   0|    2|          0|
    |i1_8_reg_1103                   |   2|   0|    2|          0|
    |i22_0_i_reg_526                 |   7|   0|    7|          0|
    |i2_0_i_reg_504                  |   7|   0|    7|          0|
    |i2_0_reg_410                    |   4|   0|    4|          0|
    |i2_7_reg_1085                   |   7|   0|    7|          0|
    |i2_8_reg_1040                   |   4|   0|    4|          0|
    |i2_reg_1121                     |   7|   0|    7|          0|
    |linebuffer_V_0_addr_reg_947     |   7|   0|    7|          0|
    |linebuffer_V_10_addr_reg_962    |   7|   0|    7|          0|
    |linebuffer_V_1154_addr_reg_972  |   7|   0|    7|          0|
    |linebuffer_V_11_addr_reg_967    |   7|   0|    7|          0|
    |linebuffer_V_12_addr_reg_977    |   7|   0|    7|          0|
    |linebuffer_V_13_addr_reg_982    |   7|   0|    7|          0|
    |linebuffer_V_14_addr_reg_952    |   7|   0|    7|          0|
    |linebuffer_V_14_load_reg_1032   |  16|   0|   16|          0|
    |linebuffer_V_2155_addr_reg_987  |   7|   0|    7|          0|
    |linebuffer_V_3156_addr_reg_992  |   7|   0|    7|          0|
    |linebuffer_V_4_addr_reg_997     |   7|   0|    7|          0|
    |linebuffer_V_5_addr_reg_1002    |   7|   0|    7|          0|
    |linebuffer_V_6_addr_reg_1007    |   7|   0|    7|          0|
    |linebuffer_V_7_addr_reg_1012    |   7|   0|    7|          0|
    |linebuffer_V_8_addr_reg_1017    |   7|   0|    7|          0|
    |linebuffer_V_9_addr_reg_1022    |   7|   0|    7|          0|
    |phi_ln203_reg_422               |  16|   0|   16|          0|
    |sub_ln192_reg_1076              |   5|   0|   11|          6|
    |sub_ln203_reg_1108              |   4|   0|   10|          6|
    |tmp1_V_reg_957                  |  16|   0|   16|          0|
    |tmp_V_reg_1027                  |  16|   0|   16|          0|
    |zext_ln192_15_reg_1058          |   1|   0|    8|          7|
    |zext_ln202_reg_1113             |   2|   0|    9|          7|
    |zext_ln203_23_reg_915           |   7|   0|    9|          2|
    |zext_ln255_3_reg_930            |   9|   0|   64|         55|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 298|   0|  387|         89|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|data_V_address0    | out |    6|  ap_memory |                        data_V                        |     array    |
|data_V_ce0         | out |    1|  ap_memory |                        data_V                        |     array    |
|data_V_q0          |  in |   16|  ap_memory |                        data_V                        |     array    |
|output_V_address0  | out |   10|  ap_memory |                       output_V                       |     array    |
|output_V_ce0       | out |    1|  ap_memory |                       output_V                       |     array    |
|output_V_we0       | out |    1|  ap_memory |                       output_V                       |     array    |
|output_V_d0        | out |   16|  ap_memory |                       output_V                       |     array    |
|output_V_q0        |  in |   16|  ap_memory |                       output_V                       |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

