# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps source_work.tb_usb_ahb_soc 
# Start time: 16:42:53 on Dec 03,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "RX_ControlFSM(fast)".
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.tx_pts_8_bit(fast)
# Loading work.tx_flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.tx_counter25(fast)
# Loading work.tx_flex_counter(fast)
# Loading work.tx_bit_stuffer(fast)
# Loading work.tx_crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.tx_encoder(fast)
source scripts/usb_ahb_soc.do
run 150 us
# ** Info: data received check passed for Endpoint to Host Transfer
#    Time: 48871520 ps  Scope: tb_usb_ahb_soc.check_received File: source/tb_usb_ahb_soc.sv Line: 581
# Causality operation skipped due to absence of debug database file
run 100 us
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 151360 ns  Scope: tb_usb_ahb_soc.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
add wave -position 26  sim:/tb_usb_ahb_soc/DUT/RXBLOCK/controller/state
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.tx_pts_8_bit(fast)
# Loading work.tx_flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.tx_counter25(fast)
# Loading work.tx_flex_counter(fast)
# Loading work.tx_bit_stuffer(fast)
# Loading work.tx_crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.tx_encoder(fast)
run 300 us
# ** Info: data received check passed for Endpoint to Host Transfer
#    Time: 48871520 ps  Scope: tb_usb_ahb_soc.check_received File: source/tb_usb_ahb_soc.sv Line: 581
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 151360 ns  Scope: tb_usb_ahb_soc.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
vlog -sv -work source_work /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/tb_usb_ahb_soc.sv
# QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
# Start time: 16:45:40 on Dec 03,2019
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/tb_usb_ahb_soc.sv 
# -- Compiling module tb_usb_ahb_soc
# 
# Top level modules:
# 	tb_usb_ahb_soc
# End time: 16:45:40 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.tx_pts_8_bit(fast)
# Loading work.tx_flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.tx_counter25(fast)
# Loading work.tx_flex_counter(fast)
# Loading work.tx_bit_stuffer(fast)
# Loading work.tx_crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.tx_encoder(fast)
run 300 us
# ** Info: data received check passed for Endpoint to Host Transfer
#    Time: 48871520 ps  Scope: tb_usb_ahb_soc.check_received File: /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/tb_usb_ahb_soc.sv Line: 581
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 151360 ns  Scope: tb_usb_ahb_soc.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
add wave -position 25  sim:/tb_usb_ahb_soc/DUT/RXBLOCK/very_delayed_en_sample
add wave -position 26  sim:/tb_usb_ahb_soc/DUT/RXBLOCK/ignore_bit
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.tx_pts_8_bit(fast)
# Loading work.tx_flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.tx_counter25(fast)
# Loading work.tx_flex_counter(fast)
# Loading work.tx_bit_stuffer(fast)
# Loading work.tx_crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.tx_encoder(fast)
run 300 us
# ** Info: data received check passed for Endpoint to Host Transfer
#    Time: 48871520 ps  Scope: tb_usb_ahb_soc.check_received File: /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/tb_usb_ahb_soc.sv Line: 581
# ** Error: Incorrect 'hrdata' response from slave device during data phase of transaction (transaction 0)
#    Time: 151360 ns  Scope: tb_usb_ahb_soc.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv Line: 292
