// Seed: 3397200586
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    inout id_6,
    output id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    output id_11,
    output id_12,
    input id_13,
    input id_14,
    input logic id_15,
    output id_16,
    input logic id_17
);
  generate
    assign id_16[1] = 1;
  endgenerate
endmodule
