Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 08 00:28:39 2021
| Host         : DESKTOP-JNETMH0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.714        0.000                      0                 2943        0.082        0.000                      0                 2943        3.750        0.000                       0                  2235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             0.714        0.000                      0                 2943        0.082        0.000                      0                 2943        3.750        0.000                       0                  2235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[24].genblk1[42].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.930ns (10.003%)  route 8.367ns (89.997%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.367    14.088    automaton_ins/genblk1[24].genblk1[42].cell_ins/Q[1]
    SLICE_X25Y166        LUT6 (Prop_lut6_I1_O)        0.299    14.387 r  automaton_ins/genblk1[24].genblk1[42].cell_ins/state_i_2__1833/O
                         net (fo=1, routed)           0.000    14.387    automaton_ins/genblk1[24].genblk1[42].cell_ins/state_i_2__1833_n_0
    SLICE_X25Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    14.599 r  automaton_ins/genblk1[24].genblk1[42].cell_ins/state_reg_i_1__1105/O
                         net (fo=1, routed)           0.000    14.599    automaton_ins/genblk1[24].genblk1[42].cell_ins/state_reg_i_1__1105_n_0
    SLICE_X25Y166        FDCE                                         r  automaton_ins/genblk1[24].genblk1[42].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.674    15.096    automaton_ins/genblk1[24].genblk1[42].cell_ins/CLK
    SLICE_X25Y166        FDCE                                         r  automaton_ins/genblk1[24].genblk1[42].cell_ins/state_reg/C
                         clock pessimism              0.188    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X25Y166        FDCE (Setup_fdce_C_D)        0.064    15.313    automaton_ins/genblk1[24].genblk1[42].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[26].genblk1[37].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 0.930ns (10.088%)  route 8.289ns (89.912%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.289    14.010    automaton_ins/genblk1[26].genblk1[37].cell_ins/Q[1]
    SLICE_X20Y172        LUT6 (Prop_lut6_I2_O)        0.299    14.309 r  automaton_ins/genblk1[26].genblk1[37].cell_ins/state_i_2__1152/O
                         net (fo=1, routed)           0.000    14.309    automaton_ins/genblk1[26].genblk1[37].cell_ins/state_i_2__1152_n_0
    SLICE_X20Y172        MUXF7 (Prop_muxf7_I0_O)      0.212    14.521 r  automaton_ins/genblk1[26].genblk1[37].cell_ins/state_reg_i_1__1164/O
                         net (fo=1, routed)           0.000    14.521    automaton_ins/genblk1[26].genblk1[37].cell_ins/state_reg_i_1__1164_n_0
    SLICE_X20Y172        FDCE                                         r  automaton_ins/genblk1[26].genblk1[37].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.668    15.090    automaton_ins/genblk1[26].genblk1[37].cell_ins/CLK
    SLICE_X20Y172        FDCE                                         r  automaton_ins/genblk1[26].genblk1[37].cell_ins/state_reg/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X20Y172        FDCE (Setup_fdce_C_D)        0.064    15.307    automaton_ins/genblk1[26].genblk1[37].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[26].genblk1[21].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 0.930ns (10.088%)  route 8.289ns (89.912%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.289    14.010    automaton_ins/genblk1[26].genblk1[21].cell_ins/Q[1]
    SLICE_X17Y171        LUT6 (Prop_lut6_I2_O)        0.299    14.309 r  automaton_ins/genblk1[26].genblk1[21].cell_ins/state_i_2__1227/O
                         net (fo=1, routed)           0.000    14.309    automaton_ins/genblk1[26].genblk1[21].cell_ins/state_i_2__1227_n_0
    SLICE_X17Y171        MUXF7 (Prop_muxf7_I0_O)      0.212    14.521 r  automaton_ins/genblk1[26].genblk1[21].cell_ins/state_reg_i_1__1148/O
                         net (fo=1, routed)           0.000    14.521    automaton_ins/genblk1[26].genblk1[21].cell_ins/state_reg_i_1__1148_n_0
    SLICE_X17Y171        FDCE                                         r  automaton_ins/genblk1[26].genblk1[21].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.670    15.092    automaton_ins/genblk1[26].genblk1[21].cell_ins/CLK
    SLICE_X17Y171        FDCE                                         r  automaton_ins/genblk1[26].genblk1[21].cell_ins/state_reg/C
                         clock pessimism              0.188    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X17Y171        FDCE (Setup_fdce_C_D)        0.064    15.309    automaton_ins/genblk1[26].genblk1[21].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[27].genblk1[19].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 0.930ns (10.096%)  route 8.281ns (89.904%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.281    14.003    automaton_ins/genblk1[27].genblk1[19].cell_ins/Q[1]
    SLICE_X16Y174        LUT6 (Prop_lut6_I1_O)        0.299    14.302 r  automaton_ins/genblk1[27].genblk1[19].cell_ins/state_i_2__1723/O
                         net (fo=1, routed)           0.000    14.302    automaton_ins/genblk1[27].genblk1[19].cell_ins/state_i_2__1723_n_0
    SLICE_X16Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    14.514 r  automaton_ins/genblk1[27].genblk1[19].cell_ins/state_reg_i_1__1177/O
                         net (fo=1, routed)           0.000    14.514    automaton_ins/genblk1[27].genblk1[19].cell_ins/state_reg_i_1__1177_n_0
    SLICE_X16Y174        FDCE                                         r  automaton_ins/genblk1[27].genblk1[19].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.665    15.087    automaton_ins/genblk1[27].genblk1[19].cell_ins/CLK
    SLICE_X16Y174        FDCE                                         r  automaton_ins/genblk1[27].genblk1[19].cell_ins/state_reg/C
                         clock pessimism              0.188    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X16Y174        FDCE (Setup_fdce_C_D)        0.064    15.304    automaton_ins/genblk1[27].genblk1[19].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[25].genblk1[18].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 0.930ns (10.161%)  route 8.223ns (89.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.223    13.944    automaton_ins/genblk1[25].genblk1[18].cell_ins/Q[1]
    SLICE_X21Y169        LUT6 (Prop_lut6_I1_O)        0.299    14.243 r  automaton_ins/genblk1[25].genblk1[18].cell_ins/state_i_2__1758/O
                         net (fo=1, routed)           0.000    14.243    automaton_ins/genblk1[25].genblk1[18].cell_ins/state_i_2__1758_n_0
    SLICE_X21Y169        MUXF7 (Prop_muxf7_I0_O)      0.212    14.455 r  automaton_ins/genblk1[25].genblk1[18].cell_ins/state_reg_i_1__1113/O
                         net (fo=1, routed)           0.000    14.455    automaton_ins/genblk1[25].genblk1[18].cell_ins/state_reg_i_1__1113_n_0
    SLICE_X21Y169        FDCE                                         r  automaton_ins/genblk1[25].genblk1[18].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.671    15.093    automaton_ins/genblk1[25].genblk1[18].cell_ins/CLK
    SLICE_X21Y169        FDCE                                         r  automaton_ins/genblk1[25].genblk1[18].cell_ins/state_reg/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X21Y169        FDCE (Setup_fdce_C_D)        0.064    15.310    automaton_ins/genblk1[25].genblk1[18].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[25].genblk1[39].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 0.930ns (10.161%)  route 8.223ns (89.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.223    13.944    automaton_ins/genblk1[25].genblk1[39].cell_ins/Q[1]
    SLICE_X20Y169        LUT6 (Prop_lut6_I1_O)        0.299    14.243 r  automaton_ins/genblk1[25].genblk1[39].cell_ins/state_i_2__1378/O
                         net (fo=1, routed)           0.000    14.243    automaton_ins/genblk1[25].genblk1[39].cell_ins/state_i_2__1378_n_0
    SLICE_X20Y169        MUXF7 (Prop_muxf7_I0_O)      0.212    14.455 r  automaton_ins/genblk1[25].genblk1[39].cell_ins/state_reg_i_1__1134/O
                         net (fo=1, routed)           0.000    14.455    automaton_ins/genblk1[25].genblk1[39].cell_ins/state_reg_i_1__1134_n_0
    SLICE_X20Y169        FDCE                                         r  automaton_ins/genblk1[25].genblk1[39].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.671    15.093    automaton_ins/genblk1[25].genblk1[39].cell_ins/CLK
    SLICE_X20Y169        FDCE                                         r  automaton_ins/genblk1[25].genblk1[39].cell_ins/state_reg/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X20Y169        FDCE (Setup_fdce_C_D)        0.064    15.310    automaton_ins/genblk1[25].genblk1[39].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[28].genblk1[42].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.792ns (8.710%)  route 8.301ns (91.290%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.456     5.758 r  automaton_ins/sel_x_fb3_reg[0]/Q
                         net (fo=1049, routed)        8.301    14.060    automaton_ins/genblk1[28].genblk1[42].cell_ins/Q[0]
    SLICE_X27Y178        LUT6 (Prop_lut6_I2_O)        0.124    14.184 r  automaton_ins/genblk1[28].genblk1[42].cell_ins/state_i_2__1838/O
                         net (fo=1, routed)           0.000    14.184    automaton_ins/genblk1[28].genblk1[42].cell_ins/state_i_2__1838_n_0
    SLICE_X27Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    14.396 r  automaton_ins/genblk1[28].genblk1[42].cell_ins/state_reg_i_1__1229/O
                         net (fo=1, routed)           0.000    14.396    automaton_ins/genblk1[28].genblk1[42].cell_ins/state_reg_i_1__1229_n_0
    SLICE_X27Y178        FDCE                                         r  automaton_ins/genblk1[28].genblk1[42].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.669    15.091    automaton_ins/genblk1[28].genblk1[42].cell_ins/CLK
    SLICE_X27Y178        FDCE                                         r  automaton_ins/genblk1[28].genblk1[42].cell_ins/state_reg/C
                         clock pessimism              0.188    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X27Y178        FDCE (Setup_fdce_C_D)        0.064    15.308    automaton_ins/genblk1[28].genblk1[42].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[26].genblk1[18].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 0.930ns (10.244%)  route 8.148ns (89.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.148    13.869    automaton_ins/genblk1[26].genblk1[18].cell_ins/Q[1]
    SLICE_X21Y171        LUT6 (Prop_lut6_I1_O)        0.299    14.168 r  automaton_ins/genblk1[26].genblk1[18].cell_ins/state_i_2__1759/O
                         net (fo=1, routed)           0.000    14.168    automaton_ins/genblk1[26].genblk1[18].cell_ins/state_i_2__1759_n_0
    SLICE_X21Y171        MUXF7 (Prop_muxf7_I0_O)      0.212    14.380 r  automaton_ins/genblk1[26].genblk1[18].cell_ins/state_reg_i_1__1145/O
                         net (fo=1, routed)           0.000    14.380    automaton_ins/genblk1[26].genblk1[18].cell_ins/state_reg_i_1__1145_n_0
    SLICE_X21Y171        FDCE                                         r  automaton_ins/genblk1[26].genblk1[18].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.670    15.092    automaton_ins/genblk1[26].genblk1[18].cell_ins/CLK
    SLICE_X21Y171        FDCE                                         r  automaton_ins/genblk1[26].genblk1[18].cell_ins/state_reg/C
                         clock pessimism              0.188    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X21Y171        FDCE (Setup_fdce_C_D)        0.064    15.309    automaton_ins/genblk1[26].genblk1[18].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.380    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[27].genblk1[32].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.930ns (10.253%)  route 8.140ns (89.747%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.140    13.862    automaton_ins/genblk1[27].genblk1[32].cell_ins/Q[1]
    SLICE_X16Y173        LUT6 (Prop_lut6_I1_O)        0.299    14.161 r  automaton_ins/genblk1[27].genblk1[32].cell_ins/state_i_2__963/O
                         net (fo=1, routed)           0.000    14.161    automaton_ins/genblk1[27].genblk1[32].cell_ins/state_i_2__963_n_0
    SLICE_X16Y173        MUXF7 (Prop_muxf7_I0_O)      0.212    14.373 r  automaton_ins/genblk1[27].genblk1[32].cell_ins/state_reg_i_1__1190/O
                         net (fo=1, routed)           0.000    14.373    automaton_ins/genblk1[27].genblk1[32].cell_ins/state_reg_i_1__1190_n_0
    SLICE_X16Y173        FDCE                                         r  automaton_ins/genblk1[27].genblk1[32].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.667    15.089    automaton_ins/genblk1[27].genblk1[32].cell_ins/CLK
    SLICE_X16Y173        FDCE                                         r  automaton_ins/genblk1[27].genblk1[32].cell_ins/state_reg/C
                         clock pessimism              0.188    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X16Y173        FDCE (Setup_fdce_C_D)        0.064    15.306    automaton_ins/genblk1[27].genblk1[32].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 automaton_ins/sel_x_fb3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[27].genblk1[34].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.930ns (10.253%)  route 8.140ns (89.747%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.700     5.302    automaton_ins/CLK
    SLICE_X79Y136        FDSE                                         r  automaton_ins/sel_x_fb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.419     5.721 r  automaton_ins/sel_x_fb3_reg[1]/Q
                         net (fo=1049, routed)        8.140    13.862    automaton_ins/genblk1[27].genblk1[34].cell_ins/Q[1]
    SLICE_X17Y173        LUT6 (Prop_lut6_I1_O)        0.299    14.161 r  automaton_ins/genblk1[27].genblk1[34].cell_ins/state_i_2__1533/O
                         net (fo=1, routed)           0.000    14.161    automaton_ins/genblk1[27].genblk1[34].cell_ins/state_i_2__1533_n_0
    SLICE_X17Y173        MUXF7 (Prop_muxf7_I0_O)      0.212    14.373 r  automaton_ins/genblk1[27].genblk1[34].cell_ins/state_reg_i_1__1192/O
                         net (fo=1, routed)           0.000    14.373    automaton_ins/genblk1[27].genblk1[34].cell_ins/state_reg_i_1__1192_n_0
    SLICE_X17Y173        FDCE                                         r  automaton_ins/genblk1[27].genblk1[34].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        1.667    15.089    automaton_ins/genblk1[27].genblk1[34].cell_ins/CLK
    SLICE_X17Y173        FDCE                                         r  automaton_ins/genblk1[27].genblk1[34].cell_ins/state_reg/C
                         clock pessimism              0.188    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X17Y173        FDCE (Setup_fdce_C_D)        0.064    15.306    automaton_ins/genblk1[27].genblk1[34].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[21].genblk1[33].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.295ns (51.891%)  route 0.274ns (48.109%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.570     1.489    automaton_ins/genblk1[21].genblk1[33].cell_ins/CLK
    SLICE_X11Y149        FDCE                                         r  automaton_ins/genblk1[21].genblk1[33].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.141     1.630 f  automaton_ins/genblk1[21].genblk1[33].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.218     1.848    automaton_ins/genblk1[22].genblk1[34].cell_ins/cell_sta__0[9]
    SLICE_X10Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.893 f  automaton_ins/genblk1[22].genblk1[34].cell_ins/state_i_4__933/O
                         net (fo=1, routed)           0.056     1.949    automaton_ins/genblk1[21].genblk1[33].cell_ins/state_reg_4
    SLICE_X10Y150        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  automaton_ins/genblk1[21].genblk1[33].cell_ins/state_i_3__993/O
                         net (fo=1, routed)           0.000     1.994    automaton_ins/genblk1[21].genblk1[34].cell_ins/state_next_0
    SLICE_X10Y150        MUXF7 (Prop_muxf7_I1_O)      0.064     2.058 r  automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg_i_1__992/O
                         net (fo=1, routed)           0.000     2.058    automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg_i_1__992_n_0
    SLICE_X10Y150        FDCE                                         r  automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.927     2.092    automaton_ins/genblk1[21].genblk1[34].cell_ins/CLK
    SLICE_X10Y150        FDCE                                         r  automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.842    
    SLICE_X10Y150        FDCE (Hold_fdce_C_D)         0.134     1.976    automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[0].genblk1[4].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[0].genblk1[5].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.274ns (57.949%)  route 0.199ns (42.051%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.632     1.552    automaton_ins/genblk1[0].genblk1[4].cell_ins/CLK
    SLICE_X50Y179        FDCE                                         r  automaton_ins/genblk1[0].genblk1[4].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y179        FDCE (Prop_fdce_C_Q)         0.164     1.716 r  automaton_ins/genblk1[0].genblk1[4].cell_ins/state_reg/Q
                         net (fo=13, routed)          0.199     1.915    automaton_ins/genblk1[0].genblk1[4].cell_ins/state_reg_0[0]
    SLICE_X53Y179        LUT6 (Prop_lut6_I0_O)        0.045     1.960 r  automaton_ins/genblk1[0].genblk1[4].cell_ins/state_i_3__3/O
                         net (fo=1, routed)           0.000     1.960    automaton_ins/genblk1[0].genblk1[5].cell_ins/state_next_0
    SLICE_X53Y179        MUXF7 (Prop_muxf7_I1_O)      0.065     2.025 r  automaton_ins/genblk1[0].genblk1[5].cell_ins/state_reg_i_1__3/O
                         net (fo=1, routed)           0.000     2.025    automaton_ins/genblk1[0].genblk1[5].cell_ins/state_reg_i_1__3_n_0
    SLICE_X53Y179        FDCE                                         r  automaton_ins/genblk1[0].genblk1[5].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.903     2.068    automaton_ins/genblk1[0].genblk1[5].cell_ins/CLK
    SLICE_X53Y179        FDCE                                         r  automaton_ins/genblk1[0].genblk1[5].cell_ins/state_reg/C
                         clock pessimism             -0.255     1.814    
    SLICE_X53Y179        FDCE (Hold_fdce_C_D)         0.105     1.919    automaton_ins/genblk1[0].genblk1[5].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[12].genblk1[13].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[12].genblk1[12].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.319ns (55.302%)  route 0.258ns (44.698%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.560     1.479    automaton_ins/genblk1[12].genblk1[13].cell_ins/CLK
    SLICE_X56Y149        FDCE                                         r  automaton_ins/genblk1[12].genblk1[13].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  automaton_ins/genblk1[12].genblk1[13].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.207     1.850    automaton_ins/genblk1[12].genblk1[11].cell_ins/state_reg_3[2]
    SLICE_X57Y150        LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  automaton_ins/genblk1[12].genblk1[11].cell_ins/state_i_7__561/O
                         net (fo=1, routed)           0.051     1.946    automaton_ins/genblk1[12].genblk1[11].cell_ins/state_i_7__561_n_0
    SLICE_X57Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  automaton_ins/genblk1[12].genblk1[11].cell_ins/state_i_3__609/O
                         net (fo=1, routed)           0.000     1.991    automaton_ins/genblk1[12].genblk1[12].cell_ins/state_next_0
    SLICE_X57Y150        MUXF7 (Prop_muxf7_I1_O)      0.065     2.056 r  automaton_ins/genblk1[12].genblk1[12].cell_ins/state_reg_i_1__608/O
                         net (fo=1, routed)           0.000     2.056    automaton_ins/genblk1[12].genblk1[12].cell_ins/state_reg_i_1__608_n_0
    SLICE_X57Y150        FDCE                                         r  automaton_ins/genblk1[12].genblk1[12].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.916     2.081    automaton_ins/genblk1[12].genblk1[12].cell_ins/CLK
    SLICE_X57Y150        FDCE                                         r  automaton_ins/genblk1[12].genblk1[12].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y150        FDCE (Hold_fdce_C_D)         0.105     1.936    automaton_ins/genblk1[12].genblk1[12].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[12].genblk1[5].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[12].genblk1[6].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.319ns (54.525%)  route 0.266ns (45.475%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.559     1.478    automaton_ins/genblk1[12].genblk1[5].cell_ins/CLK
    SLICE_X54Y149        FDCE                                         r  automaton_ins/genblk1[12].genblk1[5].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  automaton_ins/genblk1[12].genblk1[5].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.215     1.857    automaton_ins/genblk1[12].genblk1[5].cell_ins/cell_sta__0[0]
    SLICE_X55Y150        LUT6 (Prop_lut6_I0_O)        0.045     1.902 r  automaton_ins/genblk1[12].genblk1[5].cell_ins/state_i_7__555/O
                         net (fo=1, routed)           0.051     1.953    automaton_ins/genblk1[12].genblk1[5].cell_ins/state_i_7__555_n_0
    SLICE_X55Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.998 r  automaton_ins/genblk1[12].genblk1[5].cell_ins/state_i_3__603/O
                         net (fo=1, routed)           0.000     1.998    automaton_ins/genblk1[12].genblk1[6].cell_ins/state_next_0
    SLICE_X55Y150        MUXF7 (Prop_muxf7_I1_O)      0.065     2.063 r  automaton_ins/genblk1[12].genblk1[6].cell_ins/state_reg_i_1__602/O
                         net (fo=1, routed)           0.000     2.063    automaton_ins/genblk1[12].genblk1[6].cell_ins/state_reg_i_1__602_n_0
    SLICE_X55Y150        FDCE                                         r  automaton_ins/genblk1[12].genblk1[6].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.915     2.080    automaton_ins/genblk1[12].genblk1[6].cell_ins/CLK
    SLICE_X55Y150        FDCE                                         r  automaton_ins/genblk1[12].genblk1[6].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.830    
    SLICE_X55Y150        FDCE (Hold_fdce_C_D)         0.105     1.935    automaton_ins/genblk1[12].genblk1[6].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[0].genblk1[0].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[0].genblk1[1].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.250ns (47.458%)  route 0.277ns (52.542%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.627     1.547    automaton_ins/genblk1[0].genblk1[0].cell_ins/CLK
    SLICE_X53Y175        FDCE                                         r  automaton_ins/genblk1[0].genblk1[0].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y175        FDCE (Prop_fdce_C_Q)         0.141     1.688 r  automaton_ins/genblk1[0].genblk1[0].cell_ins/state_reg/Q
                         net (fo=12, routed)          0.277     1.965    automaton_ins/genblk1[0].genblk1[0].cell_ins/i_lf_tp
    SLICE_X50Y176        LUT6 (Prop_lut6_I0_O)        0.045     2.010 r  automaton_ins/genblk1[0].genblk1[0].cell_ins/state_i_3/O
                         net (fo=1, routed)           0.000     2.010    automaton_ins/genblk1[0].genblk1[1].cell_ins/state_next_0
    SLICE_X50Y176        MUXF7 (Prop_muxf7_I1_O)      0.064     2.074 r  automaton_ins/genblk1[0].genblk1[1].cell_ins/state_reg_i_1/O
                         net (fo=1, routed)           0.000     2.074    automaton_ins/genblk1[0].genblk1[1].cell_ins/state_reg_i_1_n_0
    SLICE_X50Y176        FDCE                                         r  automaton_ins/genblk1[0].genblk1[1].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.900     2.065    automaton_ins/genblk1[0].genblk1[1].cell_ins/CLK
    SLICE_X50Y176        FDCE                                         r  automaton_ins/genblk1[0].genblk1[1].cell_ins/state_reg/C
                         clock pessimism             -0.255     1.811    
    SLICE_X50Y176        FDCE (Hold_fdce_C_D)         0.134     1.945    automaton_ins/genblk1[0].genblk1[1].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[21].genblk1[37].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.295ns (47.590%)  route 0.325ns (52.410%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.570     1.489    automaton_ins/genblk1[21].genblk1[36].cell_ins/CLK
    SLICE_X15Y149        FDCE                                         r  automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDCE (Prop_fdce_C_Q)         0.141     1.630 f  automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.269     1.899    automaton_ins/genblk1[22].genblk1[37].cell_ins/state_reg_3[9]
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.944 f  automaton_ins/genblk1[22].genblk1[37].cell_ins/state_i_4__936/O
                         net (fo=1, routed)           0.056     2.000    automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg_4
    SLICE_X14Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.045 r  automaton_ins/genblk1[21].genblk1[36].cell_ins/state_i_3__996/O
                         net (fo=1, routed)           0.000     2.045    automaton_ins/genblk1[21].genblk1[37].cell_ins/state_next_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I1_O)      0.064     2.109 r  automaton_ins/genblk1[21].genblk1[37].cell_ins/state_reg_i_1__995/O
                         net (fo=1, routed)           0.000     2.109    automaton_ins/genblk1[21].genblk1[37].cell_ins/state_reg_i_1__995_n_0
    SLICE_X14Y150        FDCE                                         r  automaton_ins/genblk1[21].genblk1[37].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.927     2.092    automaton_ins/genblk1[21].genblk1[37].cell_ins/CLK
    SLICE_X14Y150        FDCE                                         r  automaton_ins/genblk1[21].genblk1[37].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.842    
    SLICE_X14Y150        FDCE (Hold_fdce_C_D)         0.134     1.976    automaton_ins/genblk1[21].genblk1[37].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[21].genblk1[35].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.296ns (50.067%)  route 0.295ns (49.933%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.570     1.489    automaton_ins/genblk1[21].genblk1[36].cell_ins/CLK
    SLICE_X15Y149        FDCE                                         r  automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDCE (Prop_fdce_C_Q)         0.141     1.630 r  automaton_ins/genblk1[21].genblk1[36].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.244     1.874    automaton_ins/genblk1[22].genblk1[34].cell_ins/cell_sta__0[6]
    SLICE_X13Y150        LUT5 (Prop_lut5_I1_O)        0.045     1.919 r  automaton_ins/genblk1[22].genblk1[34].cell_ins/state_i_5__946/O
                         net (fo=1, routed)           0.051     1.971    automaton_ins/genblk1[21].genblk1[34].cell_ins/state_reg_6
    SLICE_X13Y150        LUT6 (Prop_lut6_I1_O)        0.045     2.016 r  automaton_ins/genblk1[21].genblk1[34].cell_ins/state_i_3__994/O
                         net (fo=1, routed)           0.000     2.016    automaton_ins/genblk1[21].genblk1[35].cell_ins/state_next_0
    SLICE_X13Y150        MUXF7 (Prop_muxf7_I1_O)      0.065     2.081 r  automaton_ins/genblk1[21].genblk1[35].cell_ins/state_reg_i_1__993/O
                         net (fo=1, routed)           0.000     2.081    automaton_ins/genblk1[21].genblk1[35].cell_ins/state_reg_i_1__993_n_0
    SLICE_X13Y150        FDCE                                         r  automaton_ins/genblk1[21].genblk1[35].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.927     2.092    automaton_ins/genblk1[21].genblk1[35].cell_ins/CLK
    SLICE_X13Y150        FDCE                                         r  automaton_ins/genblk1[21].genblk1[35].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.842    
    SLICE_X13Y150        FDCE (Hold_fdce_C_D)         0.105     1.947    automaton_ins/genblk1[21].genblk1[35].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[12].genblk1[3].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[11].genblk1[3].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.296ns (49.767%)  route 0.299ns (50.233%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.559     1.478    automaton_ins/genblk1[12].genblk1[3].cell_ins/CLK
    SLICE_X57Y146        FDCE                                         r  automaton_ins/genblk1[12].genblk1[3].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  automaton_ins/genblk1[12].genblk1[3].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.247     1.867    automaton_ins/genblk1[12].genblk1[2].cell_ins/cell_sta__0[3]
    SLICE_X57Y151        LUT5 (Prop_lut5_I2_O)        0.045     1.912 r  automaton_ins/genblk1[12].genblk1[2].cell_ins/state_i_5__502/O
                         net (fo=1, routed)           0.051     1.963    automaton_ins/genblk1[11].genblk1[2].cell_ins/state_reg_5
    SLICE_X57Y151        LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  automaton_ins/genblk1[11].genblk1[2].cell_ins/state_i_3__550/O
                         net (fo=1, routed)           0.000     2.008    automaton_ins/genblk1[11].genblk1[3].cell_ins/state_next_0
    SLICE_X57Y151        MUXF7 (Prop_muxf7_I1_O)      0.065     2.073 r  automaton_ins/genblk1[11].genblk1[3].cell_ins/state_reg_i_1__549/O
                         net (fo=1, routed)           0.000     2.073    automaton_ins/genblk1[11].genblk1[3].cell_ins/state_reg_i_1__549_n_0
    SLICE_X57Y151        FDCE                                         r  automaton_ins/genblk1[11].genblk1[3].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.916     2.081    automaton_ins/genblk1[11].genblk1[3].cell_ins/CLK
    SLICE_X57Y151        FDCE                                         r  automaton_ins/genblk1[11].genblk1[3].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y151        FDCE (Hold_fdce_C_D)         0.105     1.936    automaton_ins/genblk1[11].genblk1[3].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[11].genblk1[0].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[11].genblk1[1].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.319ns (53.528%)  route 0.277ns (46.472%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.561     1.480    automaton_ins/genblk1[11].genblk1[0].cell_ins/CLK
    SLICE_X60Y149        FDCE                                         r  automaton_ins/genblk1[11].genblk1[0].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  automaton_ins/genblk1[11].genblk1[0].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.226     1.870    automaton_ins/genblk1[11].genblk1[0].cell_ins/state_reg_0[0]
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.045     1.915 r  automaton_ins/genblk1[11].genblk1[0].cell_ins/state_i_7__500/O
                         net (fo=1, routed)           0.051     1.966    automaton_ins/genblk1[11].genblk1[0].cell_ins/state_i_7__500_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  automaton_ins/genblk1[11].genblk1[0].cell_ins/state_i_3__548/O
                         net (fo=1, routed)           0.000     2.011    automaton_ins/genblk1[11].genblk1[1].cell_ins/state_next_0
    SLICE_X61Y150        MUXF7 (Prop_muxf7_I1_O)      0.065     2.076 r  automaton_ins/genblk1[11].genblk1[1].cell_ins/state_reg_i_1__547/O
                         net (fo=1, routed)           0.000     2.076    automaton_ins/genblk1[11].genblk1[1].cell_ins/state_reg_i_1__547_n_0
    SLICE_X61Y150        FDCE                                         r  automaton_ins/genblk1[11].genblk1[1].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.918     2.083    automaton_ins/genblk1[11].genblk1[1].cell_ins/CLK
    SLICE_X61Y150        FDCE                                         r  automaton_ins/genblk1[11].genblk1[1].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDCE (Hold_fdce_C_D)         0.105     1.938    automaton_ins/genblk1[11].genblk1[1].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 automaton_ins/genblk1[9].genblk1[42].cell_ins/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automaton_ins/genblk1[9].genblk1[43].cell_ins/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.296ns (49.477%)  route 0.302ns (50.523%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.563     1.482    automaton_ins/genblk1[9].genblk1[42].cell_ins/CLK
    SLICE_X64Y149        FDCE                                         r  automaton_ins/genblk1[9].genblk1[42].cell_ins/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149        FDCE (Prop_fdce_C_Q)         0.141     1.623 f  automaton_ins/genblk1[9].genblk1[42].cell_ins/state_reg/Q
                         net (fo=28, routed)          0.244     1.867    automaton_ins/genblk1[10].genblk1[43].cell_ins/state_reg_3[9]
    SLICE_X64Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.912 f  automaton_ins/genblk1[10].genblk1[43].cell_ins/state_i_4__434/O
                         net (fo=1, routed)           0.059     1.971    automaton_ins/genblk1[9].genblk1[42].cell_ins/state_reg_5
    SLICE_X64Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.016 r  automaton_ins/genblk1[9].genblk1[42].cell_ins/state_i_3__490/O
                         net (fo=1, routed)           0.000     2.016    automaton_ins/genblk1[9].genblk1[43].cell_ins/state_next_0
    SLICE_X64Y150        MUXF7 (Prop_muxf7_I1_O)      0.065     2.081 r  automaton_ins/genblk1[9].genblk1[43].cell_ins/state_reg_i_1__489/O
                         net (fo=1, routed)           0.000     2.081    automaton_ins/genblk1[9].genblk1[43].cell_ins/state_reg_i_1__489_n_0
    SLICE_X64Y150        FDCE                                         r  automaton_ins/genblk1[9].genblk1[43].cell_ins/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2234, routed)        0.921     2.086    automaton_ins/genblk1[9].genblk1[43].cell_ins/CLK
    SLICE_X64Y150        FDCE                                         r  automaton_ins/genblk1[9].genblk1[43].cell_ins/state_reg/C
                         clock pessimism             -0.250     1.836    
    SLICE_X64Y150        FDCE (Hold_fdce_C_D)         0.105     1.941    automaton_ins/genblk1[9].genblk1[43].cell_ins/state_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y29   frame_buffer_ins/background_ram/memory_array_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26   frame_buffer_ins/background_ram/memory_array_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y25   frame_buffer_ins/background_ram/memory_array_reg_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y23   frame_buffer_ins/background_ram/memory_array_reg_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y20   frame_buffer_ins/background_ram/memory_array_reg_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20   frame_buffer_ins/background_ram/memory_array_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y29   frame_buffer_ins/background_ram/memory_array_reg_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y26   frame_buffer_ins/background_ram/memory_array_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27   frame_buffer_ins/background_ram/memory_array_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y28   frame_buffer_ins/background_ram/memory_array_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y131  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y130  frame_buffer_ins/pointer_ram/memory_array_reg_0_255_1_1/RAMS64E_A/CLK



