Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug  5 07:12:34 2025
| Host         : DESKTOP-KGRGKNK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_Wrapper_control_sets_placed.rpt
| Design       : SPI_Wrapper
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            2 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              56 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 | SPI/tx_valid_retimed_reg     |                1 |              4 |
|  clk_IBUF_BUFG | SPI/STP_enable_reg_n_0          | SPI/STP/SR[0]                |                1 |              8 |
|  clk_IBUF_BUFG |                                 | SPI/STP/SR[0]                |                2 |             10 |
|  clk_IBUF_BUFG | u_ram/__2/i__n_0                |                              |                2 |             16 |
|  clk_IBUF_BUFG | u_ram/read_address              |                              |                3 |             16 |
|  clk_IBUF_BUFG | u_ram/shift_reg_reg[0][0]       | SPI/STP/SR[0]                |                3 |             16 |
|  clk_IBUF_BUFG |                                 |                              |                2 |             18 |
|  clk_IBUF_BUFG | SPI/STP_enable_reg_n_0          | SPI/STP/shift_reg[8]_i_1_n_0 |                2 |             18 |
|  clk_IBUF_BUFG | SPI/STP/parallel_out[9]_i_1_n_0 | SPI/STP/SR[0]                |                2 |             20 |
|  clk_IBUF_BUFG | SPI/STP/E[0]                    |                              |                4 |             24 |
+----------------+---------------------------------+------------------------------+------------------+----------------+


