{
  "Top": "windex",
  "RtlTop": "windex",
  "RtlPrefix": "",
  "RtlSubPrefix": "windex_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "pout8": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>*",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "pout8",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "word": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "word",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "recv": {
      "index": "2",
      "direction": "unused",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "recv",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sent": {
      "index": "3",
      "direction": "unused",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "sent",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -version=2.0.1",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "windex"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "windex",
    "Version": "2.0",
    "DisplayName": "Windex",
    "Revision": "1",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_windex_2_0.zip"
  },
  "Files": {
    "CSource": ["..\/windex.cpp"],
    "Vhdl": [
      "impl\/vhdl\/windex_cname_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/windex_control_s_axi.vhd",
      "impl\/vhdl\/windex_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/windex_regslice_both.vhd",
      "impl\/vhdl\/windex_windex_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/windex_windex_Pipeline_VITIS_LOOP_24_2.vhd",
      "impl\/vhdl\/windex.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/windex_cname_ROM_AUTO_1R.dat",
      "impl\/verilog\/windex_cname_ROM_AUTO_1R.v",
      "impl\/verilog\/windex_control_s_axi.v",
      "impl\/verilog\/windex_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/windex_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/windex_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/windex_regslice_both.v",
      "impl\/verilog\/windex_windex_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/windex_windex_Pipeline_VITIS_LOOP_24_2.v",
      "impl\/verilog\/windex.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/windex_v2_0\/data\/windex.mdd",
      "impl\/misc\/drivers\/windex_v2_0\/data\/windex.tcl",
      "impl\/misc\/drivers\/windex_v2_0\/src\/Makefile",
      "impl\/misc\/drivers\/windex_v2_0\/src\/xwindex.c",
      "impl\/misc\/drivers\/windex_v2_0\/src\/xwindex.h",
      "impl\/misc\/drivers\/windex_v2_0\/src\/xwindex_hw.h",
      "impl\/misc\/drivers\/windex_v2_0\/src\/xwindex_linux.c",
      "impl\/misc\/drivers\/windex_v2_0\/src\/xwindex_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/windex.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "recv",
          "access": "W",
          "description": "Data signal of recv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "recv",
              "access": "W",
              "description": "Bit 31 to 0 of recv"
            }]
        },
        {
          "offset": "0x18",
          "name": "sent",
          "access": "W",
          "description": "Data signal of sent",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sent",
              "access": "W",
              "description": "Bit 31 to 0 of sent"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "recv"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "sent"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:pout8:word",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "pout8": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "pout8_",
      "ports": [
        "pout8_TDATA",
        "pout8_TKEEP",
        "pout8_TLAST",
        "pout8_TREADY",
        "pout8_TSTRB",
        "pout8_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "pout8"
        }]
    },
    "word": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "word_",
      "ports": [
        "word_TDATA",
        "word_TKEEP",
        "word_TLAST",
        "word_TREADY",
        "word_TSTRB",
        "word_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "word"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "pout8_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "pout8_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "pout8_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "pout8_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "pout8_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "pout8_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "word_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "word_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "word_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "word_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "word_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "word_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "windex",
      "Instances": [
        {
          "ModuleName": "windex_Pipeline_VITIS_LOOP_21_1",
          "InstanceName": "grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84"
        },
        {
          "ModuleName": "windex_Pipeline_VITIS_LOOP_24_2",
          "InstanceName": "grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92"
        }
      ]
    },
    "Info": {
      "windex_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "windex_Pipeline_VITIS_LOOP_24_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "windex": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "windex_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.337"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "165",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "156",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "windex_Pipeline_VITIS_LOOP_24_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.237"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "windex": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.744"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "366",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "604",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-18 17:04:05 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
