{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694717928837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694717928837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 15:58:48 2023 " "Processing started: Thu Sep 14 15:58:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694717928837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694717928837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_decoder_o_nine -c seven_segment_decoder_o_nine " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_decoder_o_nine -c seven_segment_decoder_o_nine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694717928837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694717929228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694717929228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder_o_nine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder_o_nine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder_o_nine " "Found entity 1: seven_segment_decoder_o_nine" {  } { { "seven_segment_decoder_o_nine.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694717937164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694717937164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_decoder_o_nine " "Elaborating entity \"seven_segment_decoder_o_nine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694717937211 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "a a " "Net \"a\", which fans out to \"a\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst " "Net is fed by \"inst\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 416 488 536 448 "inst" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instA " "Net is fed by \"instA\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instA" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { -32 464 528 112 "instA" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "a" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 472 736 912 488 "a" "" } { 24 528 568 41 "a" "" } { 416 464 488 433 "a" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "b b " "Net \"b\", which fans out to \"b\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst2 " "Net is fed by \"inst2\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst2" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 456 488 536 488 "inst2" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instB " "Net is fed by \"instB\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instB" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 152 464 528 296 "instB" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "b" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 488 736 912 504 "b" "" } { 208 528 568 225 "b" "" } { 456 464 488 473 "b" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "c c " "Net \"c\", which fans out to \"c\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst5 " "Net is fed by \"inst5\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 496 488 536 528 "inst5" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instC " "Net is fed by \"instC\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instC" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { -32 664 728 112 "instC" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "c" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 504 736 912 520 "c" "" } { 24 728 760 41 "c" "" } { 496 464 488 513 "c" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "d d " "Net \"d\", which fans out to \"d\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst6 " "Net is fed by \"inst6\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 536 488 536 568 "inst6" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instD " "Net is fed by \"instD\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instD" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 152 664 728 264 "instD" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "d" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 520 736 912 536 "d" "" } { 192 728 768 209 "d" "" } { 536 464 488 553 "d" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "e e " "Net \"e\", which fans out to \"e\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst3 " "Net is fed by \"inst3\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 576 488 536 608 "inst3" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instE " "Net is fed by \"instE\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instE" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { -32 864 928 48 "instE" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "e" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 536 736 912 552 "e" "" } { -8 928 968 9 "e" "" } { 576 464 488 593 "e" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "f f " "Net \"f\", which fans out to \"f\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst4 " "Net is fed by \"inst4\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst4" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 616 488 536 648 "inst4" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instF " "Net is fed by \"instF\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instF" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 152 864 928 264 "instF" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "f" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 552 736 912 568 "f" "" } { 192 928 968 209 "f" "" } { 616 464 488 633 "f" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "g g " "Net \"g\", which fans out to \"g\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst7 " "Net is fed by \"inst7\"" {  } { { "seven_segment_decoder_o_nine.bdf" "inst7" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 656 488 536 688 "inst7" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instG " "Net is fed by \"instG\"" {  } { { "seven_segment_decoder_o_nine.bdf" "instG" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { -32 1048 1112 80 "instG" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694717937274 ""}  } { { "seven_segment_decoder_o_nine.bdf" "g" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week3/decoder_o_nine/seven_segment_decoder_o_nine.bdf" { { 568 736 912 584 "g" "" } { 8 1112 1152 25 "g" "" } { 656 464 488 673 "g" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694717937274 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694717937336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 14 15:58:57 2023 " "Processing ended: Thu Sep 14 15:58:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694717937336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694717937336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694717937336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694717937336 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 1  " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694717938039 ""}
