#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Feb 20 17:51:12 2019
# Process ID: 18708
# Log file: C:/Users/16044/Desktop/single_circle/vivado.log
# Journal file: C:/Users/16044/Desktop/single_circle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/16044/Desktop/single_circle/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 740.164 ; gain = 168.203
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/ALU.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/DM.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/DM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/IM.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/IM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/RegFileRead.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/RegFileRead.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/RegFileWrite.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/RegFileWrite.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/RegFiletoALU.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/RegFiletoALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/SwitchFrequency.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/SwitchFrequency.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/TopLayer.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/TopLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/controller.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/counter.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/decodShowInDisplay.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/decodShowInDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/display.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/divider.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/extend.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/halt.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/halt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/insturctionDecoder.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/insturctionDecoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/npc.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/npc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/pc.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/pc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/regfile.v" into library work [C:/Users/16044/Desktop/single_circle/cpu.srcs/sources_1/new/regfile.v:1]
[Wed Feb 20 17:51:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/16044/Desktop/single_circle/cpu.runs/synth_1/runme.log
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 20 18:00:04 2019...
