// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// PROGRAM		"Quartus Prime"
// VERSION		"Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
// CREATED		"Sat Nov 30 17:20:21 2024"

module Password(
	clk,
	gen_enable,
	rst_n,
	Reg_1,
	Reg_2,
	Reg_3,
	Reg_4,
	correct,
	pwd_key
);


input wire	clk;
input wire	gen_enable;
input wire	rst_n;
input wire	[3:0] Reg_1;
input wire	[3:0] Reg_2;
input wire	[3:0] Reg_3;
input wire	[3:0] Reg_4;
output wire	correct;
output wire	[15:0] pwd_key;

wire	[3:0] First;
wire	[3:0] Four;
wire	[15:0] rnd;
wire	[3:0] Second;
wire	[3:0] Three;
wire	SYNTHESIZED_WIRE_0;
wire	SYNTHESIZED_WIRE_1;
wire	SYNTHESIZED_WIRE_2;
wire	SYNTHESIZED_WIRE_3;





fourbit_comparator	b2v_inst(
	.Reg1(rnd[15:12]),
	.Reg2(Four),
	.out(SYNTHESIZED_WIRE_0));


fourbit_comparator	b2v_inst1(
	.Reg1(rnd[11:8]),
	.Reg2(Three),
	.out(SYNTHESIZED_WIRE_1));


fourbit_comparator	b2v_inst2(
	.Reg1(rnd[7:4]),
	.Reg2(Second),
	.out(SYNTHESIZED_WIRE_2));


fourbit_comparator	b2v_inst3(
	.Reg1(rnd[3:0]),
	.Reg2(First),
	.out(SYNTHESIZED_WIRE_3));


RandomNumberGenerator	b2v_inst4(
	.clk(clk),
	.rst_n(rst_n),
	.gen_enable(gen_enable),
	.rnd(rnd));

assign	correct = SYNTHESIZED_WIRE_0 & SYNTHESIZED_WIRE_1 & SYNTHESIZED_WIRE_2 & SYNTHESIZED_WIRE_3;

assign	Four = Reg_4;
assign	Three = Reg_3;
assign	Second = Reg_2;
assign	First = Reg_1;
assign	pwd_key = rnd;

endmodule
