Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\nco\signal_band_externalL.qsys --block-symbol-file --output-directory=C:\Users\Magic_Boy\Desktop\stability\other\nco\signal_band_externalL --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading nco/signal_band_externalL.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 17.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\nco\signal_band_externalL.qsys --synthesis=VERILOG --output-directory=C:\Users\Magic_Boy\Desktop\stability\other\nco\signal_band_externalL\synthesis --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading nco/signal_band_externalL.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 17.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: signal_band_externalL: Generating signal_band_externalL "signal_band_externalL" for QUARTUS_SYNTH
Info: nco_ii_0: "signal_band_externalL" instantiated altera_nco_ii "nco_ii_0"
Info: signal_band_externalL: Done "signal_band_externalL" with 2 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
