static void slc90e66_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)\r\n{\r\nstruct pci_dev *dev = to_pci_dev(hwif->dev);\r\nint is_slave = drive->dn & 1;\r\nint master_port = hwif->channel ? 0x42 : 0x40;\r\nint slave_port = 0x44;\r\nunsigned long flags;\r\nu16 master_data;\r\nu8 slave_data;\r\nint control = 0;\r\nconst u8 pio = drive->pio_mode - XFER_PIO_0;\r\nstatic const u8 timings[][2] = {\r\n{ 0, 0 },\r\n{ 0, 0 },\r\n{ 1, 0 },\r\n{ 2, 1 },\r\n{ 2, 3 }, };\r\nspin_lock_irqsave(&slc90e66_lock, flags);\r\npci_read_config_word(dev, master_port, &master_data);\r\nif (pio > 1)\r\ncontrol |= 1;\r\nif (drive->media == ide_disk)\r\ncontrol |= 4;\r\nif (ide_pio_need_iordy(drive, pio))\r\ncontrol |= 2;\r\nif (is_slave) {\r\nmaster_data |= 0x4000;\r\nmaster_data &= ~0x0070;\r\nif (pio > 1) {\r\nmaster_data |= control << 4;\r\n}\r\npci_read_config_byte(dev, slave_port, &slave_data);\r\nslave_data &= hwif->channel ? 0x0f : 0xf0;\r\nslave_data |= ((timings[pio][0] << 2) | timings[pio][1]) <<\r\n(hwif->channel ? 4 : 0);\r\n} else {\r\nmaster_data &= ~0x3307;\r\nif (pio > 1) {\r\nmaster_data |= control;\r\n}\r\nmaster_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8);\r\n}\r\npci_write_config_word(dev, master_port, master_data);\r\nif (is_slave)\r\npci_write_config_byte(dev, slave_port, slave_data);\r\nspin_unlock_irqrestore(&slc90e66_lock, flags);\r\n}\r\nstatic void slc90e66_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive)\r\n{\r\nstruct pci_dev *dev = to_pci_dev(hwif->dev);\r\nu8 maslave = hwif->channel ? 0x42 : 0x40;\r\nint sitre = 0, a_speed = 7 << (drive->dn * 4);\r\nint u_speed = 0, u_flag = 1 << drive->dn;\r\nu16 reg4042, reg44, reg48, reg4a;\r\nconst u8 speed = drive->dma_mode;\r\npci_read_config_word(dev, maslave, &reg4042);\r\nsitre = (reg4042 & 0x4000) ? 1 : 0;\r\npci_read_config_word(dev, 0x44, &reg44);\r\npci_read_config_word(dev, 0x48, &reg48);\r\npci_read_config_word(dev, 0x4a, &reg4a);\r\nif (speed >= XFER_UDMA_0) {\r\nu_speed = (speed - XFER_UDMA_0) << (drive->dn * 4);\r\nif (!(reg48 & u_flag))\r\npci_write_config_word(dev, 0x48, reg48|u_flag);\r\nif ((reg4a & a_speed) != u_speed) {\r\npci_write_config_word(dev, 0x4a, reg4a & ~a_speed);\r\npci_read_config_word(dev, 0x4a, &reg4a);\r\npci_write_config_word(dev, 0x4a, reg4a|u_speed);\r\n}\r\n} else {\r\nconst u8 mwdma_to_pio[] = { 0, 3, 4 };\r\nif (reg48 & u_flag)\r\npci_write_config_word(dev, 0x48, reg48 & ~u_flag);\r\nif (reg4a & a_speed)\r\npci_write_config_word(dev, 0x4a, reg4a & ~a_speed);\r\nif (speed >= XFER_MW_DMA_0)\r\ndrive->pio_mode =\r\nmwdma_to_pio[speed - XFER_MW_DMA_0] + XFER_PIO_0;\r\nelse\r\ndrive->pio_mode = XFER_PIO_2;\r\nslc90e66_set_pio_mode(hwif, drive);\r\n}\r\n}\r\nstatic u8 slc90e66_cable_detect(ide_hwif_t *hwif)\r\n{\r\nstruct pci_dev *dev = to_pci_dev(hwif->dev);\r\nu8 reg47 = 0, mask = hwif->channel ? 0x01 : 0x02;\r\npci_read_config_byte(dev, 0x47, &reg47);\r\nreturn (reg47 & mask) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;\r\n}\r\nstatic int __devinit slc90e66_init_one(struct pci_dev *dev, const struct pci_device_id *id)\r\n{\r\nreturn ide_pci_init_one(dev, &slc90e66_chipset, NULL);\r\n}\r\nstatic int __init slc90e66_ide_init(void)\r\n{\r\nreturn ide_pci_register_driver(&slc90e66_pci_driver);\r\n}\r\nstatic void __exit slc90e66_ide_exit(void)\r\n{\r\npci_unregister_driver(&slc90e66_pci_driver);\r\n}
