Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Sep 21 13:37:10 2021
| Host             : LAPTOP-62TT0BEG running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.699        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.527        |
| Device Static (W)        | 0.172        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.068 |        7 |       --- |             --- |
| Slice Logic              |     0.031 |    14098 |       --- |             --- |
|   LUT as Logic           |     0.028 |     5326 |    203800 |            2.61 |
|   LUT as Distributed RAM |     0.002 |      172 |     64000 |            0.27 |
|   Register               |     0.001 |     6887 |    407600 |            1.69 |
|   CARRY4                 |    <0.001 |      142 |     50950 |            0.28 |
|   F7/F8 Muxes            |    <0.001 |       33 |    203800 |            0.02 |
|   LUT as Shift Register  |    <0.001 |        8 |     64000 |            0.01 |
|   Others                 |     0.000 |      512 |       --- |             --- |
| Signals                  |     0.032 |    10607 |       --- |             --- |
| Block RAM                |     0.001 |        3 |       445 |            0.67 |
| I/O                      |    <0.001 |        1 |       500 |            0.20 |
| GTX                      |     0.394 |        1 |        16 |            6.25 |
| Static Power             |     0.172 |          |           |                 |
| Total                    |     0.699 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.250 |       0.180 |      0.071 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.232 |       0.228 |      0.004 |
| MGTAVtt   |       1.200 |     0.089 |       0.084 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                            | Domain                                                                                                                                       | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125m                                                                                                                                         | clk_125m                                                                                                                                     |             8.0 |
| clk_156p25m_p                                                                                                                                    | clk_156p25m_p                                                                                                                                |             6.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                         |            33.0 |
| u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/rxrecclk_out |             3.1 |
| u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txoutclk     |             3.1 |
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| top                       |     0.527 |
|   dbg_hub                 |     0.004 |
|     inst                  |     0.004 |
|       BSCANID.u_xsdbm_id  |     0.004 |
|   u_eth_wrap              |     0.516 |
|     fifo_block_i          |     0.516 |
|       ethernet_mac_fifo_i |     0.007 |
|       support_layer_i     |     0.510 |
|   u_vio_cfg               |     0.006 |
|     inst                  |     0.006 |
|       PROBE_IN_INST       |     0.001 |
|       PROBE_OUT_ALL_INST  |     0.002 |
|       U_XSDB_SLAVE        |     0.002 |
+---------------------------+-----------+


