// Seed: 2456255282
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_1 or posedge id_7) begin
    if (1) begin
      id_6 <= 1'b0;
    end
    $display(id_2, 'h0 + 1);
  end
  xor (id_7, id_5, id_1, id_2, id_3);
  module_0(
      id_7, id_7, id_7
  );
endmodule
