package hardware
public
	system s1
	end s1;
	
	system implementation s1.i1
		subcomponents
			sub1: device dev1;
			sub2: device dev2;
			sub3: device dev3;
			sub4: device dev1;
			sub5: processor;
			sub6: device dev2;
			sub7: device dev2;
			sub8: processor;
		connections
			conn1: feature sub1.f1 -> sub2.f2;
			conn2: feature sub3.f3 -> sub3.f4;
			conn3: feature sub4.f1 -> sub2.f2;
			conn4: feature sub4.f1 -> sub6.f2;
			conn5: feature sub4.f1 -> sub7.f2;
		flows
			etef1: end to end flow sub1.fsource1 -> conn1 -> sub2.fsink1 {Latency => 2 ms .. 4 ms;};
			etef2: end to end flow sub3.fsource2 -> conn2 -> sub3.fsink2 {Latency => 2 ms .. 4 ms;};
			etef3: end to end flow sub4.fsource1 -> conn3 -> sub2.fsink1 {Latency => 2 ms .. 4 ms;};
			etef4: end to end flow sub4.fsource1 -> conn4 -> sub6.fsink1 {Latency => 2 ms .. 4 ms;};
			etef5: end to end flow sub4.fsource1 -> conn5 -> sub7.fsink1 {Latency => 2 ms .. 4 ms;};
		properties
			Reference_Time => reference (sub5) applies to sub4;
			Reference_Time => reference (sub5) applies to sub6;
			Reference_Time => reference (sub8) applies to sub7;
	end s1.i1;
	
	device dev1
		features
			f1: feature;
		flows
			fsource1: flow source f1 {Latency => 1 ms .. 2 ms;};
		properties
			Period => 10 ms;
	end dev1;
	
	device dev2
		features
			f2: feature;
		flows
			fsink1: flow sink f2 {Latency => 1 ms .. 2 ms;};
		properties
			Period => 10 ms;
	end dev2;
	
	device dev3
		features
			f3: feature;
			f4: feature;
		flows
			fsource2: flow source f3 {Latency => 1 ms .. 2 ms;};
			fsink2: flow sink f4 {Latency => 1 ms .. 2 ms;};
		properties
			Period => 10 ms;
	end dev3;
end hardware;