Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri Oct 13 16:29:05 2017
| Host             : DESKTOP-OAHKD4V running 64-bit major release  (build 9200)
| Command          : report_power -file vga_module_power_routed.rpt -pb vga_module_power_summary_routed.pb -rpx vga_module_power_routed.rpx
| Design           : vga_module
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.073 |
| Dynamic (W)              | 0.004 |
| Device Static (W)        | 0.068 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.001 |     1543 |       --- |             --- |
|   LUT as Logic |     0.001 |      826 |     20800 |            3.97 |
|   CARRY4       |    <0.001 |      186 |      8150 |            2.28 |
|   Register     |    <0.001 |      266 |     41600 |            0.64 |
|   Others       |     0.000 |       44 |       --- |             --- |
| Signals        |    <0.001 |      847 |       --- |             --- |
| I/O            |    <0.001 |       33 |       106 |           31.13 |
| Static Power   |     0.068 |          |           |                 |
| Total          |     0.073 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.004 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| vga_module            |     0.004 |
|   BOX                 |    <0.001 |
|   CHANGE_BOX_SIZE     |    <0.001 |
|   DEB_But1            |    <0.001 |
|   DEB_But2            |    <0.001 |
|   DEB_Sw0             |    <0.001 |
|   DEB_Sw1             |    <0.001 |
|   DEB_Sw10            |    <0.001 |
|   DEB_Sw11            |    <0.001 |
|   DEB_Sw12            |    <0.001 |
|   DEB_Sw13            |    <0.001 |
|   DEB_Sw14            |    <0.001 |
|   DEB_Sw2             |    <0.001 |
|   DEB_Sw3             |    <0.001 |
|   DEB_Sw4             |    <0.001 |
|   DEB_Sw5             |    <0.001 |
|   DEB_Sw6             |    <0.001 |
|   DEB_Sw7             |    <0.001 |
|   DEB_Sw8             |    <0.001 |
|   DEB_Sw9             |    <0.001 |
|   DIVIDER             |    <0.001 |
|     hundredHzClock    |    <0.001 |
|     kiloHzClock       |    <0.001 |
|     megaHzClock_25MHz |    <0.001 |
|   STRIPES_DFF         |    <0.001 |
|   VGA_SYNC            |    <0.001 |
+-----------------------+-----------+


