; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.amd_ip_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_ip_block_version = type { i32, i32, i32, i32, ptr }
%struct.amdgpu_ring_funcs = type { i32, i32, i32, i8, i8, i32, i32, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.amdgpu_irq_src_funcs = type { ptr, ptr }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.97, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.78, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.89, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.78 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.89 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.96], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.96 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.91] }
%struct.anon.91 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.97 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.108, i32, i32, i32, i32 }
%union.anon.108 = type { %struct.anon.110 }
%struct.anon.110 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.list_head = type { ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_job = type { %struct.drm_sched_job, ptr, %struct.amdgpu_sync, %struct.amdgpu_sync, ptr, %struct.dma_fence, ptr, i32, i32, i32, i8, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i64, i32 }
%struct.drm_sched_job = type { %struct.spsc_node, %struct.list_head, ptr, ptr, %union.anon.90, i64, %struct.atomic_t, i32, ptr, %struct.dma_fence_cb, %struct.xarray, i32 }
%struct.spsc_node = type { ptr }
%union.anon.90 = type { %struct.irq_work }
%struct.irq_work = type { %struct.__call_single_node, ptr, %struct.rcuwait }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.20 }
%struct.llist_node = type { ptr }
%union.anon.20 = type { i32 }
%struct.rcuwait = type { ptr }
%struct.dma_fence = type { ptr, ptr, %union.anon.84, i64, i64, i32, %struct.kref, i32 }
%union.anon.84 = type { i64 }
%struct.amdgpu_ib = type { ptr, i32, i64, ptr, i32 }
%struct.amdgpu_gmc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_iv_entry = type { ptr, i32, i32, i32, i32, i32, i64, i32, i32, i32, [4 x i32], ptr }

@vcn_v1_0_ip_funcs = internal constant { %struct.amd_ip_funcs, [44 x i8] } { %struct.amd_ip_funcs { ptr @.str, ptr @vcn_v1_0_early_init, ptr null, ptr @vcn_v1_0_sw_init, ptr @vcn_v1_0_sw_fini, ptr null, ptr @vcn_v1_0_hw_init, ptr @vcn_v1_0_hw_fini, ptr null, ptr @vcn_v1_0_suspend, ptr @vcn_v1_0_resume, ptr @vcn_v1_0_is_idle, ptr @vcn_v1_0_wait_for_idle, ptr null, ptr null, ptr null, ptr null, ptr @vcn_v1_0_set_clockgating_state, ptr @vcn_v1_0_set_powergating_state, ptr null, ptr null }, [44 x i8] zeroinitializer }, align 32
@vcn_v1_0_ip_block = dso_local constant { %struct.amdgpu_ip_block_version, [44 x i8] } { %struct.amdgpu_ip_block_version { i32 11, i32 1, i32 0, i32 0, ptr @vcn_v1_0_ip_funcs }, [44 x i8] zeroinitializer }, align 32
@system_wq = external dso_local local_unnamed_addr global ptr, align 4
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vcn_v1_0\00", [23 x i8] zeroinitializer }, align 32
@vcn_v1_0_dec_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 6, i32 15, i32 0, i8 0, i8 1, i32 1, i32 0, ptr @vcn_v1_0_dec_ring_get_rptr, ptr @vcn_v1_0_dec_ring_get_wptr, ptr @vcn_v1_0_dec_ring_set_wptr, ptr null, ptr null, i32 114, i32 8, ptr @vcn_v1_0_dec_ring_emit_ib, ptr @vcn_v1_0_dec_ring_emit_fence, ptr null, ptr @vcn_v1_0_dec_ring_emit_vm_flush, ptr null, ptr null, ptr @amdgpu_vcn_dec_ring_test_ring, ptr @amdgpu_vcn_dec_ring_test_ib, ptr @vcn_v1_0_dec_ring_insert_nop, ptr @vcn_v1_0_dec_ring_insert_start, ptr @vcn_v1_0_dec_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @vcn_v1_0_ring_begin_use, ptr @vcn_v1_0_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v1_0_dec_ring_emit_wreg, ptr @vcn_v1_0_dec_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v1_0_set_dec_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str.3, i32 1969, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\016[drm] VCN decode is enabled in VM mode\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v1_0_set_dec_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c\00", [58 x i8] zeroinitializer }, align 32
@vcn_v1_0_set_dec_ring_funcs._entry_ptr = internal global ptr @vcn_v1_0_set_dec_ring_funcs._entry, section ".printk_index", align 4
@.str.4 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"amdgpu: writing more dwords to the ring than expected!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"VCN dec: jpeg dec ring may not be empty\0A\00", [55 x i8] zeroinitializer }, align 32
@vcn_v1_0_enc_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 7, i32 63, i32 0, i8 0, i8 1, i32 1, i32 0, ptr @vcn_v1_0_enc_ring_get_rptr, ptr @vcn_v1_0_enc_ring_get_wptr, ptr @vcn_v1_0_enc_ring_set_wptr, ptr null, ptr null, i32 45, i32 5, ptr @vcn_v1_0_enc_ring_emit_ib, ptr @vcn_v1_0_enc_ring_emit_fence, ptr null, ptr @vcn_v1_0_enc_ring_emit_vm_flush, ptr null, ptr null, ptr @amdgpu_vcn_enc_ring_test_ring, ptr @amdgpu_vcn_enc_ring_test_ib, ptr @amdgpu_ring_insert_nop, ptr null, ptr @vcn_v1_0_enc_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @vcn_v1_0_ring_begin_use, ptr @vcn_v1_0_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v1_0_enc_ring_emit_wreg, ptr @vcn_v1_0_enc_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v1_0_set_enc_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.6, ptr @.str.7, ptr @.str.3, i32 1979, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\016[drm] VCN encode is enabled in VM mode\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v1_0_set_enc_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@vcn_v1_0_set_enc_ring_funcs._entry_ptr = internal global ptr @vcn_v1_0_set_enc_ring_funcs._entry, section ".printk_index", align 4
@vcn_v1_0_irq_funcs = internal constant { %struct.amdgpu_irq_src_funcs, [24 x i8] } { %struct.amdgpu_irq_src_funcs { ptr @vcn_v1_0_set_interrupt_state, ptr @vcn_v1_0_process_interrupt }, [24 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: VCN TRAP\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Unhandled interrupt: %d %d\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"vcn_enc%d\00", [22 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"dpg pause state changed %d:%d -> %d:%d\00", [57 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@vcn_v1_0_pause_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.3, i32 1229, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\014[drm] Register(%d) [%s] failed to reach value 0x%08x != 0x%08x\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"vcn_v1_0_pause_dpg_mode\00", [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry_ptr = internal global ptr @vcn_v1_0_pause_dpg_mode._entry, section ".printk_index", align 4
@.str.15 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_POWER_STATUS\00", [45 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry.16 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.3, i32 1237, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry_ptr.17 = internal global ptr @vcn_v1_0_pause_dpg_mode._entry.16, section ".printk_index", align 4
@.str.18 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"mmUVD_DPG_PAUSE\00", [16 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry.19 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.3, i32 1259, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry_ptr.20 = internal global ptr @vcn_v1_0_pause_dpg_mode._entry.19, section ".printk_index", align 4
@vcn_v1_0_pause_dpg_mode._entry.21 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.3, i32 1285, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry_ptr.22 = internal global ptr @vcn_v1_0_pause_dpg_mode._entry.21, section ".printk_index", align 4
@vcn_v1_0_pause_dpg_mode._entry.23 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.3, i32 1298, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry_ptr.24 = internal global ptr @vcn_v1_0_pause_dpg_mode._entry.23, section ".printk_index", align 4
@vcn_v1_0_pause_dpg_mode._entry.25 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.3, i32 1320, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_pause_dpg_mode._entry_ptr.26 = internal global ptr @vcn_v1_0_pause_dpg_mode._entry.25, section ".printk_index", align 4
@vcn_v1_0_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.27, ptr @.str.28, ptr @.str.3, i32 211, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"\016[drm] VCN decode and encode initialized successfully(under %s).\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"vcn_v1_0_hw_init\00", [47 x i8] zeroinitializer }, align 32
@vcn_v1_0_hw_init._entry_ptr = internal global ptr @vcn_v1_0_hw_init._entry, section ".printk_index", align 4
@.str.29 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"DPG Mode\00", [23 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"SPG Mode\00", [23 x i8] zeroinitializer }, align 32
@vcn_v1_0_wait_for_idle._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.31, ptr @.str.3, i32 1346, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v1_0_wait_for_idle\00", [41 x i8] zeroinitializer }, align 32
@vcn_v1_0_wait_for_idle._entry_ptr = internal global ptr @vcn_v1_0_wait_for_idle._entry, section ".printk_index", align 4
@.str.32 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"mmUVD_STATUS\00", [19 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.33, ptr @.str.3, i32 1167, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v1_0_stop_dpg_mode\00", [41 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry_ptr = internal global ptr @vcn_v1_0_stop_dpg_mode._entry, section ".printk_index", align 4
@vcn_v1_0_stop_dpg_mode._entry.34 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.33, ptr @.str.3, i32 1171, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry_ptr.35 = internal global ptr @vcn_v1_0_stop_dpg_mode._entry.34, section ".printk_index", align 4
@.str.36 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"mmUVD_RB_RPTR\00", [18 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry.37 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.33, ptr @.str.3, i32 1174, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry_ptr.38 = internal global ptr @vcn_v1_0_stop_dpg_mode._entry.37, section ".printk_index", align 4
@.str.39 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"mmUVD_RB_RPTR2\00", [17 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry.40 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.33, ptr @.str.3, i32 1177, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry_ptr.41 = internal global ptr @vcn_v1_0_stop_dpg_mode._entry.40, section ".printk_index", align 4
@.str.42 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_JRBC_RB_RPTR\00", [45 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry.43 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.33, ptr @.str.3, i32 1180, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry_ptr.44 = internal global ptr @vcn_v1_0_stop_dpg_mode._entry.43, section ".printk_index", align 4
@.str.45 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"mmUVD_RBC_RB_RPTR\00", [46 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry.46 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.33, ptr @.str.3, i32 1184, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_dpg_mode._entry_ptr.47 = internal global ptr @vcn_v1_0_stop_dpg_mode._entry.46, section ".printk_index", align 4
@vcn_v1_0_stop_spg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.48, ptr @.str.3, i32 1118, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v1_0_stop_spg_mode\00", [41 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_spg_mode._entry_ptr = internal global ptr @vcn_v1_0_stop_spg_mode._entry, section ".printk_index", align 4
@vcn_v1_0_stop_spg_mode._entry.49 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.48, ptr @.str.3, i32 1124, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_spg_mode._entry_ptr.50 = internal global ptr @vcn_v1_0_stop_spg_mode._entry.49, section ".printk_index", align 4
@.str.51 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"mmUVD_LMI_STATUS\00", [47 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_spg_mode._entry.52 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.48, ptr @.str.3, i32 1133, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v1_0_stop_spg_mode._entry_ptr.53 = internal global ptr @vcn_v1_0_stop_spg_mode._entry.52, section ".printk_index", align 4
@vcn_1_0_enable_static_power_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.54, ptr @.str.3, i32 767, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"vcn_1_0_enable_static_power_gating\00", [61 x i8] zeroinitializer }, align 32
@vcn_1_0_enable_static_power_gating._entry_ptr = internal global ptr @vcn_1_0_enable_static_power_gating._entry, section ".printk_index", align 4
@.str.55 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_PGFSM_STATUS\00", [45 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"VCN decode not responding, trying to reset the VCPU!!!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"VCN decode not responding, giving up!!!\0A\00", [55 x i8] zeroinitializer }, align 32
@vcn_1_0_disable_static_power_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.58, ptr @.str.3, i32 703, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.58 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"vcn_1_0_disable_static_power_gating\00", [60 x i8] zeroinitializer }, align 32
@vcn_1_0_disable_static_power_gating._entry_ptr = internal global ptr @vcn_1_0_disable_static_power_gating._entry, section ".printk_index", align 4
@vcn_1_0_disable_static_power_gating._entry.59 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.58, ptr @.str.3, i32 717, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_1_0_disable_static_power_gating._entry_ptr.60 = internal global ptr @vcn_1_0_disable_static_power_gating._entry.59, section ".printk_index", align 4
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 7, i64 8]
@__sancov_gen_cov_switch_values.61 = internal global [5 x i64] [i64 3, i64 32, i64 119, i64 120, i64 124]
@___asan_gen_.62 = private unnamed_addr constant [18 x i8] c"vcn_v1_0_ip_funcs\00", align 1
@___asan_gen_.64 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1881, i32 34 }
@___asan_gen_.65 = private unnamed_addr constant [18 x i8] c"vcn_v1_0_ip_block\00", align 1
@___asan_gen_.67 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1993, i32 38 }
@___asan_gen_.70 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1882, i32 10 }
@___asan_gen_.71 = private unnamed_addr constant [27 x i8] c"vcn_v1_0_dec_ring_vm_funcs\00", align 1
@___asan_gen_.73 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1901, i32 39 }
@___asan_gen_.85 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1969, i32 2 }
@___asan_gen_.87 = private unnamed_addr constant [54 x i8] c"../drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_ring.h\00", align 1
@___asan_gen_.88 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.87, i32 314, i32 3 }
@___asan_gen_.91 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1830, i32 3 }
@___asan_gen_.92 = private unnamed_addr constant [27 x i8] c"vcn_v1_0_enc_ring_vm_funcs\00", align 1
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1934, i32 39 }
@___asan_gen_.103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1979, i32 2 }
@___asan_gen_.104 = private unnamed_addr constant [19 x i8] c"vcn_v1_0_irq_funcs\00", align 1
@___asan_gen_.106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1982, i32 42 }
@___asan_gen_.109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1722, i32 2 }
@___asan_gen_.112 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1735, i32 3 }
@___asan_gen_.115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 142, i32 23 }
@___asan_gen_.118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1215, i32 3 }
@___asan_gen_.130 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1227, i32 16 }
@___asan_gen_.136 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1235, i32 5 }
@___asan_gen_.139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1257, i32 5 }
@___asan_gen_.142 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1283, i32 16 }
@___asan_gen_.145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1296, i32 5 }
@___asan_gen_.148 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1318, i32 5 }
@___asan_gen_.163 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 210, i32 3 }
@___asan_gen_.172 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1345, i32 8 }
@___asan_gen_.178 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1165, i32 2 }
@___asan_gen_.184 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1171, i32 2 }
@___asan_gen_.190 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1174, i32 2 }
@___asan_gen_.196 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1177, i32 2 }
@___asan_gen_.202 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1180, i32 2 }
@___asan_gen_.205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1182, i32 2 }
@___asan_gen_.211 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1118, i32 2 }
@___asan_gen_.217 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1124, i32 2 }
@___asan_gen_.220 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 1133, i32 2 }
@___asan_gen_.229 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 767, i32 3 }
@___asan_gen_.232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 871, i32 3 }
@___asan_gen_.235 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 883, i32 3 }
@___asan_gen_.239 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.241 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 703, i32 3 }
@___asan_gen_.242 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.243 = private constant [41 x i8] c"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c\00", align 1
@___asan_gen_.244 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.243, i32 717, i32 3 }
@llvm.compiler.used = appending global [83 x ptr] [ptr @vcn_1_0_disable_static_power_gating._entry, ptr @vcn_1_0_disable_static_power_gating._entry.59, ptr @vcn_1_0_disable_static_power_gating._entry_ptr, ptr @vcn_1_0_disable_static_power_gating._entry_ptr.60, ptr @vcn_1_0_enable_static_power_gating._entry, ptr @vcn_1_0_enable_static_power_gating._entry_ptr, ptr @vcn_v1_0_hw_init._entry, ptr @vcn_v1_0_hw_init._entry_ptr, ptr @vcn_v1_0_pause_dpg_mode._entry, ptr @vcn_v1_0_pause_dpg_mode._entry.16, ptr @vcn_v1_0_pause_dpg_mode._entry.19, ptr @vcn_v1_0_pause_dpg_mode._entry.21, ptr @vcn_v1_0_pause_dpg_mode._entry.23, ptr @vcn_v1_0_pause_dpg_mode._entry.25, ptr @vcn_v1_0_pause_dpg_mode._entry_ptr, ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.17, ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.20, ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.22, ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.24, ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.26, ptr @vcn_v1_0_set_dec_ring_funcs._entry, ptr @vcn_v1_0_set_dec_ring_funcs._entry_ptr, ptr @vcn_v1_0_set_enc_ring_funcs._entry, ptr @vcn_v1_0_set_enc_ring_funcs._entry_ptr, ptr @vcn_v1_0_stop_dpg_mode._entry, ptr @vcn_v1_0_stop_dpg_mode._entry.34, ptr @vcn_v1_0_stop_dpg_mode._entry.37, ptr @vcn_v1_0_stop_dpg_mode._entry.40, ptr @vcn_v1_0_stop_dpg_mode._entry.43, ptr @vcn_v1_0_stop_dpg_mode._entry.46, ptr @vcn_v1_0_stop_dpg_mode._entry_ptr, ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.35, ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.38, ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.41, ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.44, ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.47, ptr @vcn_v1_0_stop_spg_mode._entry, ptr @vcn_v1_0_stop_spg_mode._entry.49, ptr @vcn_v1_0_stop_spg_mode._entry.52, ptr @vcn_v1_0_stop_spg_mode._entry_ptr, ptr @vcn_v1_0_stop_spg_mode._entry_ptr.50, ptr @vcn_v1_0_stop_spg_mode._entry_ptr.53, ptr @vcn_v1_0_wait_for_idle._entry, ptr @vcn_v1_0_wait_for_idle._entry_ptr, ptr @vcn_v1_0_ip_funcs, ptr @vcn_v1_0_ip_block, ptr @.str, ptr @vcn_v1_0_dec_ring_vm_funcs, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @vcn_v1_0_enc_ring_vm_funcs, ptr @.str.6, ptr @.str.7, ptr @vcn_v1_0_irq_funcs, ptr @.str.8, ptr @.str.9, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.18, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.36, ptr @.str.39, ptr @.str.42, ptr @.str.45, ptr @.str.48, ptr @.str.51, ptr @.str.54, ptr @.str.55, ptr @.str.56, ptr @.str.57, ptr @.str.58], section "llvm.metadata"
@0 = internal global [61 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_ip_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_ip_block to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_dec_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.71 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_set_dec_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_enc_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.92 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_set_enc_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_irq_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_pause_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_pause_dpg_mode._entry.16 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_pause_dpg_mode._entry.19 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_pause_dpg_mode._entry.21 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_pause_dpg_mode._entry.23 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_pause_dpg_mode._entry.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_wait_for_idle._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_dpg_mode._entry.34 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_dpg_mode._entry.37 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_dpg_mode._entry.40 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_dpg_mode._entry.43 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_dpg_mode._entry.46 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_spg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_spg_mode._entry.49 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v1_0_stop_spg_mode._entry.52 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_1_0_enable_static_power_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.235 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_1_0_disable_static_power_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.58 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.239 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_1_0_disable_static_power_gating._entry.59 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.242 to i32), i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.244 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v1_0_set_pg_for_begin_use(ptr nocapture noundef readonly %ring, i1 noundef zeroext %set_clocks) local_unnamed_addr #0 align 64 {
entry:
  %new_state = alloca %struct.dpg_pause_state, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  br i1 %set_clocks, label %if.then, label %entry.if.end4_crit_edge

entry.if.end4_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4

if.then:                                          ; preds = %entry
  tail call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext false) #7
  %dpm_enabled = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 98, i32 13
  %2 = ptrtoint ptr %dpm_enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dpm_enabled, align 8, !range !130
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool2.not = icmp eq i8 %3, 0
  br i1 %tobool2.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %1, i1 noundef zeroext true) #7
  br label %if.end4

if.else:                                          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %call = tail call i32 @amdgpu_device_ip_set_powergating_state(ptr noundef %1, i32 noundef 11, i32 noundef 1) #7
  br label %if.end4

if.end4:                                          ; preds = %if.else, %if.then3, %entry.if.end4_crit_edge
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 100
  %4 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pg_flags, align 4
  %and = and i32 %5, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool5.not = icmp eq i32 %and, 0
  br i1 %tobool5.not, label %if.end4.if.end36_crit_edge, label %if.then6

if.end4.if.end36_crit_edge:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end36

if.then6:                                         ; preds = %if.end4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %new_state) #7
  %6 = getelementptr inbounds %struct.dpg_pause_state, ptr %new_state, i32 0, i32 1
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 3
  %7 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp52.not = icmp eq i32 %8, 0
  br i1 %cmp52.not, label %if.then6.for.end_crit_edge, label %if.then6.for.body_crit_edge

if.then6.for.body_crit_edge:                      ; preds = %if.then6
  br label %for.body

if.then6.for.end_crit_edge:                       ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.then6.for.body_crit_edge
  %i.054 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.then6.for.body_crit_edge ]
  %fences.053 = phi i32 [ %add, %for.body.for.body_crit_edge ], [ 0, %if.then6.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.054
  %call8 = tail call i32 @amdgpu_fence_count_emitted(ptr noundef %arrayidx) #7
  %add = add i32 %call8, %fences.053
  %inc = add nuw i32 %i.054, 1
  %9 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %num_enc_rings, align 4
  %cmp = icmp ult i32 %inc, %10
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.end.loopexit

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end.loopexit:                                 ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %add)
  %phi.cmp = icmp ne i32 %add, 0
  %phi.cast = zext i1 %phi.cmp to i32
  br label %for.end

for.end:                                          ; preds = %for.end.loopexit, %if.then6.for.end_crit_edge
  %fences.0.lcssa = phi i32 [ 0, %if.then6.for.end_crit_edge ], [ %phi.cast, %for.end.loopexit ]
  %11 = ptrtoint ptr %new_state to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %fences.0.lcssa, ptr %new_state, align 4
  %inst14 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 111, i32 1
  %call16 = tail call i32 @amdgpu_fence_count_emitted(ptr noundef %inst14) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp ne i32 %call16, 0
  %storemerge51 = zext i1 %tobool17.not to i32
  %12 = ptrtoint ptr %6 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %storemerge51, ptr %6, align 4
  %funcs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 1
  %13 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %funcs, align 4
  %15 = ptrtoint ptr %14 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %14, align 4
  %17 = zext i32 %16 to i64
  call void @__sanitizer_cov_trace_switch(i64 %17, ptr @__sancov_gen_cov_switch_values)
  switch i32 %16, label %for.end.if.end33_crit_edge [
    i32 7, label %if.then24
    i32 8, label %if.then30
  ]

for.end.if.end33_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end33

if.then24:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  %18 = ptrtoint ptr %new_state to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 1, ptr %new_state, align 4
  br label %if.end33

if.then30:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  %19 = ptrtoint ptr %6 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 1, ptr %6, align 4
  br label %if.end33

if.end33:                                         ; preds = %if.then30, %if.then24, %for.end.if.end33_crit_edge
  %pause_dpg_mode = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 14
  %20 = ptrtoint ptr %pause_dpg_mode to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %pause_dpg_mode, align 8
  %call35 = call i32 %21(ptr noundef %1, i32 noundef 0, ptr noundef nonnull %new_state) #7
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %new_state) #7
  br label %if.end36

if.end36:                                         ; preds = %if.end33, %if.end4.if.end36_crit_edge
  ret void
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_gfx_off_ctrl(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dpm_enable_uvd(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_ip_set_powergating_state(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_fence_count_emitted(ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v1_0_ring_end_use(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %2 = load ptr, ptr @system_wq, align 4
  %call.i.i = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %2, ptr noundef %idle_work, i32 noundef 100) #7
  %3 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %ring, align 8
  %vcn1_jpeg1_workaround = getelementptr inbounds %struct.amdgpu_device, ptr %4, i32 0, i32 110, i32 11
  tail call void @mutex_unlock(ptr noundef %vcn1_jpeg1_workaround) #7
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_unlock(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_delayed_work_on(i32 noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_early_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %0 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 2, ptr %num_enc_rings, align 4
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 1
  %1 = ptrtoint ptr %funcs.i to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr @vcn_v1_0_dec_ring_vm_funcs, ptr %funcs.i, align 4
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1) #10
  %2 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp5.not.i = icmp eq i32 %3, 0
  br i1 %cmp5.not.i, label %entry.vcn_v1_0_set_enc_ring_funcs.exit_crit_edge, label %entry.for.body.i_crit_edge

entry.for.body.i_crit_edge:                       ; preds = %entry
  br label %for.body.i

entry.vcn_v1_0_set_enc_ring_funcs.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v1_0_set_enc_ring_funcs.exit

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %entry.for.body.i_crit_edge
  %i.06.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %entry.for.body.i_crit_edge ]
  %funcs.i5 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.06.i, i32 1
  %4 = ptrtoint ptr %funcs.i5 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr @vcn_v1_0_enc_ring_vm_funcs, ptr %funcs.i5, align 4
  %inc.i = add nuw i32 %i.06.i, 1
  %5 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %num_enc_rings, align 4
  %cmp.i = icmp ult i32 %inc.i, %6
  br i1 %cmp.i, label %for.body.i.for.body.i_crit_edge, label %for.body.i.vcn_v1_0_set_enc_ring_funcs.exit_crit_edge

for.body.i.vcn_v1_0_set_enc_ring_funcs.exit_crit_edge: ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v1_0_set_enc_ring_funcs.exit

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

vcn_v1_0_set_enc_ring_funcs.exit:                 ; preds = %for.body.i.vcn_v1_0_set_enc_ring_funcs.exit_crit_edge, %entry.vcn_v1_0_set_enc_ring_funcs.exit_crit_edge
  %call.i6 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.6) #10
  %7 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %num_enc_rings, align 4
  %add.i = add i32 %8, 2
  %irq.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 7
  %9 = ptrtoint ptr %irq.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %add.i, ptr %irq.i, align 4
  %funcs.i8 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 7, i32 2
  %10 = ptrtoint ptr %funcs.i8 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr @vcn_v1_0_irq_funcs, ptr %funcs.i8, align 4
  %call = tail call i32 @jpeg_v1_0_early_init(ptr noundef %handle) #7
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_sw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %irq = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 7
  %call = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef 16, i32 noundef 124, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.cond.preheader, label %entry.cleanup114_crit_edge

entry.cleanup114_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup114

for.cond.preheader:                               ; preds = %entry
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %0 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp174.not = icmp eq i32 %1, 0
  br i1 %cmp174.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.0175, 1
  %2 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_enc_rings, align 4
  %cmp = icmp ult i32 %inc, %3
  br i1 %cmp, label %for.cond.for.body_crit_edge, label %for.cond.for.end_crit_edge

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0175 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %add = add i32 %i.0175, 119
  %call6 = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef 16, i32 noundef %add, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %for.cond, label %for.body.cleanup114_crit_edge

for.body.cleanup114_crit_edge:                    ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup114

for.end:                                          ; preds = %for.cond.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %call10 = tail call i32 @amdgpu_vcn_sw_init(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %if.end13, label %for.end.cleanup114_crit_edge

for.end.cleanup114_crit_edge:                     ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup114

if.end13:                                         ; preds = %for.end
  %func = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 1, i32 0, i32 2
  %4 = ptrtoint ptr %func to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr @vcn_v1_0_idle_work_handler, ptr %func, align 4
  tail call void @amdgpu_vcn_setup_ucode(ptr noundef %handle) #7
  %call15 = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool16.not = icmp eq i32 %call15, 0
  br i1 %tobool16.not, label %if.end18, label %if.end13.cleanup114_crit_edge

if.end13.cleanup114_crit_edge:                    ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup114

if.end18:                                         ; preds = %if.end13
  %ring_dec = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4
  %name = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 29
  %5 = ptrtoint ptr %name to i32
  call void @__asan_storeN_noabort(i32 %5, i32 8)
  store i64 8530783475155165952, ptr %name, align 1
  %call28 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %ring_dec, i32 noundef 512, ptr noundef %irq, i32 noundef 0, i32 noundef 1, ptr noundef null) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.end31, label %if.end18.cleanup114_crit_edge

if.end18.cleanup114_crit_edge:                    ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup114

if.end31:                                         ; preds = %if.end18
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %arrayidx33 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx33, align 4
  %add34 = add i32 %9, 221
  %external = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8
  %scratch9 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 10
  %10 = ptrtoint ptr %scratch9 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %add34, ptr %scratch9, align 8
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9
  %scratch939 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 10
  %11 = ptrtoint ptr %scratch939 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %add34, ptr %scratch939, align 4
  %12 = load i32, ptr %arrayidx33, align 4
  %add44 = add i32 %12, 964
  %13 = ptrtoint ptr %external to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %add44, ptr %external, align 8
  %14 = ptrtoint ptr %internal to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %add44, ptr %internal, align 4
  %15 = load i32, ptr %arrayidx33, align 4
  %add56 = add i32 %15, 965
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 1
  %16 = ptrtoint ptr %data1 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %add56, ptr %data1, align 4
  %data163 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 1
  %17 = ptrtoint ptr %data163 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %add56, ptr %data163, align 4
  %18 = load i32, ptr %arrayidx33, align 4
  %add68 = add i32 %18, 963
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 2
  %19 = ptrtoint ptr %cmd to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %add68, ptr %cmd, align 8
  %cmd75 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 2
  %20 = ptrtoint ptr %cmd75 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %add68, ptr %cmd75, align 4
  %21 = load i32, ptr %arrayidx33, align 4
  %add80 = add i32 %21, 1023
  %nop = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 3
  %22 = ptrtoint ptr %nop to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %add80, ptr %nop, align 4
  %nop87 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 3
  %23 = ptrtoint ptr %nop87 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %add80, ptr %nop87, align 4
  %24 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %cmp91176.not = icmp eq i32 %25, 0
  br i1 %cmp91176.not, label %if.end31.for.end111_crit_edge, label %if.end31.for.body92_crit_edge

if.end31.for.body92_crit_edge:                    ; preds = %if.end31
  br label %for.body92

if.end31.for.end111_crit_edge:                    ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end111

for.cond88:                                       ; preds = %for.body92
  %inc110 = add nuw i32 %i.1177, 1
  %26 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %num_enc_rings, align 4
  %cmp91 = icmp ult i32 %inc110, %27
  br i1 %cmp91, label %for.cond88.for.body92_crit_edge, label %for.cond88.for.end111_crit_edge

for.cond88.for.end111_crit_edge:                  ; preds = %for.cond88
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end111

for.cond88.for.body92_crit_edge:                  ; preds = %for.cond88
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body92

for.body92:                                       ; preds = %for.cond88.for.body92_crit_edge, %if.end31.for.body92_crit_edge
  %i.1177 = phi i32 [ %inc110, %for.cond88.for.body92_crit_edge ], [ 0, %if.end31.for.body92_crit_edge ]
  %call93 = tail call i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef %i.1177) #7
  %arrayidx97 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.1177
  %name98 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.1177, i32 29
  %call100 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %name98, ptr noundef nonnull @.str.11, i32 noundef %i.1177)
  %call105 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %arrayidx97, i32 noundef 512, ptr noundef %irq, i32 noundef 0, i32 noundef %call93, ptr noundef null) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call105)
  %tobool106.not = icmp eq i32 %call105, 0
  br i1 %tobool106.not, label %for.cond88, label %for.body92.cleanup114_crit_edge

for.body92.cleanup114_crit_edge:                  ; preds = %for.body92
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup114

for.end111:                                       ; preds = %for.cond88.for.end111_crit_edge, %if.end31.for.end111_crit_edge
  %pause_dpg_mode = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 14
  %28 = ptrtoint ptr %pause_dpg_mode to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr @vcn_v1_0_pause_dpg_mode, ptr %pause_dpg_mode, align 8
  %call113 = tail call i32 @jpeg_v1_0_sw_init(ptr noundef %handle) #7
  br label %cleanup114

cleanup114:                                       ; preds = %for.end111, %for.body92.cleanup114_crit_edge, %if.end18.cleanup114_crit_edge, %if.end13.cleanup114_crit_edge, %for.end.cleanup114_crit_edge, %for.body.cleanup114_crit_edge, %entry.cleanup114_crit_edge
  %retval.2 = phi i32 [ %call113, %for.end111 ], [ %call, %entry.cleanup114_crit_edge ], [ %call10, %for.end.cleanup114_crit_edge ], [ %call15, %if.end13.cleanup114_crit_edge ], [ %call28, %if.end18.cleanup114_crit_edge ], [ %call105, %for.body92.cleanup114_crit_edge ], [ %call6, %for.body.cleanup114_crit_edge ]
  ret i32 %retval.2
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_sw_fini(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @jpeg_v1_0_sw_fini(ptr noundef %handle) #7
  %call1 = tail call i32 @amdgpu_vcn_sw_fini(ptr noundef %handle) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_hw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %ring_dec = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4
  %call = tail call i32 @amdgpu_ring_test_helper(ptr noundef %ring_dec) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.cond.preheader, label %entry.if.end20_crit_edge

entry.if.end20_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end20

for.cond.preheader:                               ; preds = %entry
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %0 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp35.not = icmp eq i32 %1, 0
  br i1 %cmp35.not, label %for.cond.preheader.done_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.done_crit_edge:                ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %done

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.036, 1
  %2 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_enc_rings, align 4
  %cmp = icmp ult i32 %inc, %3
  br i1 %cmp, label %for.cond.for.body_crit_edge, label %for.cond.done_crit_edge

for.cond.done_crit_edge:                          ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %done

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.036 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.036
  %call5 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %arrayidx) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %for.cond, label %for.body.if.end20_crit_edge

for.body.if.end20_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end20

done:                                             ; preds = %for.cond.done_crit_edge, %for.cond.preheader.done_crit_edge
  %inst9 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 111, i32 1
  %call12 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %inst9) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool16.not = icmp eq i32 %call12, 0
  br i1 %tobool16.not, label %do.end, label %done.if.end20_crit_edge

done.if.end20_crit_edge:                          ; preds = %done
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end20

do.end:                                           ; preds = %done
  call void @__sanitizer_cov_trace_pc() #9
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %4 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pg_flags, align 4
  %and = and i32 %5, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool18.not = icmp eq i32 %and, 0
  %cond = select i1 %tobool18.not, ptr @.str.30, ptr @.str.29
  %call19 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.27, ptr noundef nonnull %cond) #10
  br label %if.end20

if.end20:                                         ; preds = %do.end, %done.if.end20_crit_edge, %for.body.if.end20_crit_edge, %entry.if.end20_crit_edge
  %r.034 = phi i32 [ 0, %do.end ], [ %call12, %done.if.end20_crit_edge ], [ %call, %entry.if.end20_crit_edge ], [ %call5, %for.body.if.end20_crit_edge ]
  ret i32 %r.034
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_hw_fini(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 1
  %call = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %idle_work) #7
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %0 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pg_flags, align 4
  %and = and i32 %1, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %lor.lhs.false, label %entry.if.then_crit_edge

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

lor.lhs.false:                                    ; preds = %entry
  %cur_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  %2 = ptrtoint ptr %cur_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cur_state, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.not = icmp eq i32 %3, 0
  br i1 %cmp.not, label %lor.lhs.false.if.end_crit_edge, label %land.lhs.true

lor.lhs.false.if.end_crit_edge:                   ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

land.lhs.true:                                    ; preds = %lor.lhs.false
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and2 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true4

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true4:                                   ; preds = %land.lhs.true
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %land.lhs.true4.cond.false_crit_edge, label %land.lhs.true6

land.lhs.true4.cond.false_crit_edge:              ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true6:                                   ; preds = %land.lhs.true4
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true6.cond.false_crit_edge, label %cond.true

land.lhs.true6.cond.false_crit_edge:              ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true6
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 1455
  %call17 = tail call i32 %9(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17)
  %tobool18.not = icmp eq i32 %call17, 0
  br i1 %tobool18.not, label %cond.true.if.end_crit_edge, label %cond.true.if.then_crit_edge

cond.true.if.then_crit_edge:                      ; preds = %cond.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

cond.true.if.end_crit_edge:                       ; preds = %cond.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true6.cond.false_crit_edge, %land.lhs.true4.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %14 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx20, align 8
  %arrayidx22 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx22, align 4
  %add23 = add i32 %17, 1455
  %call24 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add23, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24)
  %tobool25.not = icmp eq i32 %call24, 0
  br i1 %tobool25.not, label %cond.false.if.end_crit_edge, label %cond.false.if.then_crit_edge

cond.false.if.then_crit_edge:                     ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

cond.false.if.end_crit_edge:                      ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %cond.false.if.then_crit_edge, %cond.true.if.then_crit_edge, %entry.if.then_crit_edge
  %call26 = tail call i32 @vcn_v1_0_set_powergating_state(ptr noundef %handle, i32 noundef 0)
  br label %if.end

if.end:                                           ; preds = %if.then, %cond.false.if.end_crit_edge, %cond.true.if.end_crit_edge, %lor.lhs.false.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_suspend(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 1
  %call = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %idle_work) #7
  br i1 %call, label %if.then, label %entry.if.end3_crit_edge

entry.if.end3_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3

if.then:                                          ; preds = %entry
  %dpm_enabled = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %0 = ptrtoint ptr %dpm_enabled to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %dpm_enabled, align 8, !range !130
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool1.not = icmp eq i8 %1, 0
  br i1 %tobool1.not, label %if.then.if.end3_crit_edge, label %if.then2

if.then.if.end3_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3

if.then2:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext false) #7
  br label %if.end3

if.end3:                                          ; preds = %if.then2, %if.then.if.end3_crit_edge, %entry.if.end3_crit_edge
  %call4 = tail call i32 @vcn_v1_0_hw_fini(ptr noundef %handle)
  %call8 = tail call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  ret i32 %call8
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_resume(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %ring_dec.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4
  %call.i = tail call i32 @amdgpu_ring_test_helper(ptr noundef %ring_dec.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %for.cond.preheader.i, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.cond.preheader.i:                             ; preds = %if.end
  %num_enc_rings.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %0 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_enc_rings.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp35.not.i = icmp eq i32 %1, 0
  br i1 %cmp35.not.i, label %for.cond.preheader.i.done.i_crit_edge, label %for.cond.preheader.i.for.body.i_crit_edge

for.cond.preheader.i.for.body.i_crit_edge:        ; preds = %for.cond.preheader.i
  br label %for.body.i

for.cond.preheader.i.done.i_crit_edge:            ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %done.i

for.cond.i:                                       ; preds = %for.body.i
  %inc.i = add nuw i32 %i.036.i, 1
  %2 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_enc_rings.i, align 4
  %cmp.i = icmp ult i32 %inc.i, %3
  br i1 %cmp.i, label %for.cond.i.for.body.i_crit_edge, label %for.cond.i.done.i_crit_edge

for.cond.i.done.i_crit_edge:                      ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %done.i

for.cond.i.for.body.i_crit_edge:                  ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

for.body.i:                                       ; preds = %for.cond.i.for.body.i_crit_edge, %for.cond.preheader.i.for.body.i_crit_edge
  %i.036.i = phi i32 [ %inc.i, %for.cond.i.for.body.i_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.036.i
  %call5.i = tail call i32 @amdgpu_ring_test_helper(ptr noundef %arrayidx.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %for.cond.i, label %for.body.i.cleanup_crit_edge

for.body.i.cleanup_crit_edge:                     ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

done.i:                                           ; preds = %for.cond.i.done.i_crit_edge, %for.cond.preheader.i.done.i_crit_edge
  %inst9.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 111, i32 1
  %call12.i = tail call i32 @amdgpu_ring_test_helper(ptr noundef %inst9.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.i)
  %tobool16.not.i = icmp eq i32 %call12.i, 0
  br i1 %tobool16.not.i, label %do.end.i, label %done.i.cleanup_crit_edge

done.i.cleanup_crit_edge:                         ; preds = %done.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.end.i:                                         ; preds = %done.i
  call void @__sanitizer_cov_trace_pc() #9
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %4 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pg_flags.i, align 4
  %and.i = and i32 %5, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool18.not.i = icmp eq i32 %and.i, 0
  %cond.i = select i1 %tobool18.not.i, ptr @.str.30, ptr @.str.29
  %call19.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.27, ptr noundef nonnull %cond.i) #10
  br label %cleanup

cleanup:                                          ; preds = %do.end.i, %done.i.cleanup_crit_edge, %for.body.i.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %entry.cleanup_crit_edge ], [ 0, %do.end.i ], [ %call12.i, %done.i.cleanup_crit_edge ], [ %call.i, %if.end.cleanup_crit_edge ], [ %call5.i, %for.body.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @vcn_v1_0_is_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 1455
  %call = tail call i32 %5(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx14 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx14, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 1455
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond)
  %cmp = icmp eq i32 %cond, 2
  ret i1 %cmp
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_wait_for_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %arrayidx, align 8
  %arrayidx3 = getelementptr i32, ptr %1, i32 1
  %2 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %3, 1455
  %call = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %4 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %entry
  %old_.0 = phi i32 [ 0, %entry ], [ %old_.1, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call, %entry ], [ %call11, %if.end.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %5, %entry ], [ %dec, %if.end.while.cond_crit_edge ]
  %and = and i32 %tmp_.0, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp.not.not = icmp eq i32 %and, 0
  br i1 %cmp.not.not, label %while.body, label %while.cond.while.end_crit_edge

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp4.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp4.not, label %if.else, label %if.then

if.then:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %6 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %8 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %8(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %old_.1 = phi i32 [ %tmp_.0, %if.then ], [ %old_.0, %if.else ]
  %loop.1 = phi i32 [ %7, %if.then ], [ %loop.0, %if.else ]
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %arrayidx, align 8
  %arrayidx9 = getelementptr i32, ptr %10, i32 1
  %11 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %arrayidx9, align 4
  %add10 = add i32 %12, 1455
  %call11 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add10, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool.not = icmp eq i32 %dec, 0
  br i1 %tobool.not, label %do.end, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and14 = and i32 %call11, 2
  %call15 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.32, i32 noundef 2, i32 noundef %and14) #10
  br label %while.end

while.end:                                        ; preds = %do.end, %while.cond.while.end_crit_edge
  %ret1.0 = phi i32 [ -110, %do.end ], [ 0, %while.cond.while.end_crit_edge ]
  ret i32 %ret1.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_set_clockgating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp = icmp eq i32 %state, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %virt.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt.i, align 8
  %and.i = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.then.cond.false.i_crit_edge, label %land.lhs.true.i

if.then.cond.false.i_crit_edge:                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.then
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs.i, align 4
  %tobool1.not.i = icmp eq ptr %3, null
  br i1 %tobool1.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true2.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true2.i:                                 ; preds = %land.lhs.true.i
  %sriov_rreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg.i, align 4
  %tobool6.not.i = icmp eq ptr %5, null
  br i1 %tobool6.not.i, label %land.lhs.true2.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true2.i.cond.false.i_crit_edge:          ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx12.i = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12.i, align 4
  %add.i = add i32 %9, 1455
  %call.i = tail call i32 %5(ptr noundef %handle, i32 noundef %add.i, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v1_0_is_idle.exit

cond.false.i:                                     ; preds = %land.lhs.true2.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.then.cond.false.i_crit_edge
  %arrayidx14.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx14.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx14.i, align 8
  %arrayidx16.i = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16.i, align 4
  %add17.i = add i32 %13, 1455
  %call18.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add17.i, i32 noundef 0) #7
  br label %vcn_v1_0_is_idle.exit

vcn_v1_0_is_idle.exit:                            ; preds = %cond.false.i, %cond.true.i
  %cond.i = phi i32 [ %call.i, %cond.true.i ], [ %call18.i, %cond.false.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond.i)
  %cmp.i = icmp eq i32 %cond.i, 2
  br i1 %cmp.i, label %if.end, label %vcn_v1_0_is_idle.exit.cleanup_crit_edge

vcn_v1_0_is_idle.exit.cleanup_crit_edge:          ; preds = %vcn_v1_0_is_idle.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %vcn_v1_0_is_idle.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v1_0_enable_clock_gating(ptr noundef %handle)
  br label %cleanup

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v1_0_disable_clock_gating(ptr noundef %handle)
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.end, %vcn_v1_0_is_idle.exit.cleanup_crit_edge
  %retval.0 = phi i32 [ -16, %vcn_v1_0_is_idle.exit.cleanup_crit_edge ], [ 0, %if.else ], [ 0, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_set_powergating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %cur_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  %0 = ptrtoint ptr %cur_state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %cur_state, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %state)
  %cmp = icmp eq i32 %1, %state
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp1 = icmp eq i32 %state, 0
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %2 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pg_flags.i, align 4
  %and.i = and i32 %3, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %cmp1, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.end
  %arrayidx.i1.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %4 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx2.i2.i = getelementptr i32, ptr %5, i32 1
  %6 = ptrtoint ptr %arrayidx2.i2.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx2.i2.i, align 4
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %if.then2
  %add.i.i = add i32 %7, 196
  %call.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i.i, i32 noundef 0) #7
  %usec_timeout.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %8 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i.i

while.cond.i.i:                                   ; preds = %if.end.i.i.while.cond.i.i_crit_edge, %if.then.i
  %loop.0.i.i = phi i32 [ %9, %if.then.i ], [ %dec.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %tmp_.0.i.i = phi i32 [ %call.i.i, %if.then.i ], [ %call10.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %old_.0.i.i = phi i32 [ 0, %if.then.i ], [ %tmp_.0.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %and.i.i = and i32 %tmp_.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and.i.i)
  %cmp.not.i.i = icmp eq i32 %and.i.i, 1
  br i1 %cmp.not.i.i, label %while.cond.i.i.while.end.i.i_crit_edge, label %while.body.i.i

while.cond.i.i.while.end.i.i_crit_edge:           ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end.i.i

while.body.i.i:                                   ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i, i32 %tmp_.0.i.i)
  %cmp3.not.i.i = icmp eq i32 %old_.0.i.i, %tmp_.0.i.i
  br i1 %cmp3.not.i.i, label %if.else.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end.i.i

if.else.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %12 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %12(i32 noundef 214748) #7
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.else.i.i, %if.then.i.i
  %loop.1.i.i = phi i32 [ %11, %if.then.i.i ], [ %loop.0.i.i, %if.else.i.i ]
  %13 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx8.i.i = getelementptr i32, ptr %14, i32 1
  %15 = ptrtoint ptr %arrayidx8.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx8.i.i, align 4
  %add9.i.i = add i32 %16, 196
  %call10.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add9.i.i, i32 noundef 0) #7
  %dec.i.i = add i32 %loop.1.i.i, -1
  %tobool.not.i.i = icmp eq i32 %dec.i.i, 0
  br i1 %tobool.not.i.i, label %do.end.i.i, label %if.end.i.i.while.cond.i.i_crit_edge

if.end.i.i.while.cond.i.i_crit_edge:              ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and14.i.i = and i32 %call10.i.i, 3
  %call15.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.15, i32 noundef 1, i32 noundef %and14.i.i) #10
  br label %while.end.i.i

while.end.i.i:                                    ; preds = %do.end.i.i, %while.cond.i.i.while.end.i.i_crit_edge
  %virt.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %17 = ptrtoint ptr %virt.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %virt.i.i, align 8
  %and20.i.i = and i32 %18, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20.i.i)
  %tobool21.not.i.i = icmp eq i32 %and20.i.i, 0
  br i1 %tobool21.not.i.i, label %while.end.i.i.cond.false.i.i_crit_edge, label %land.lhs.true.i.i

while.end.i.i.cond.false.i.i_crit_edge:           ; preds = %while.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true.i.i:                                ; preds = %while.end.i.i
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %19 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %funcs.i.i, align 4
  %tobool22.not.i.i = icmp eq ptr %20, null
  br i1 %tobool22.not.i.i, label %land.lhs.true.i.i.cond.false.i.i_crit_edge, label %land.lhs.true23.i.i

land.lhs.true.i.i.cond.false.i.i_crit_edge:       ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true23.i.i:                              ; preds = %land.lhs.true.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %20, i32 0, i32 13
  %21 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool27.not.i.i = icmp eq ptr %22, null
  br i1 %tobool27.not.i.i, label %land.lhs.true23.i.i.cond.false.i.i_crit_edge, label %cond.true.i.i

land.lhs.true23.i.i.cond.false.i.i_crit_edge:     ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

cond.true.i.i:                                    ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %23 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx35.i.i = getelementptr i32, ptr %24, i32 1
  %25 = ptrtoint ptr %arrayidx35.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx35.i.i, align 4
  %add36.i.i = add i32 %26, 1066
  %call37.i.i = tail call i32 %22(ptr noundef %handle, i32 noundef %add36.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i

cond.false.i.i:                                   ; preds = %land.lhs.true23.i.i.cond.false.i.i_crit_edge, %land.lhs.true.i.i.cond.false.i.i_crit_edge, %while.end.i.i.cond.false.i.i_crit_edge
  %27 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx41.i.i = getelementptr i32, ptr %28, i32 1
  %29 = ptrtoint ptr %arrayidx41.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %arrayidx41.i.i, align 4
  %add42.i.i = add i32 %30, 1066
  %call43.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add42.i.i, i32 noundef 0) #7
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i.i, %cond.true.i.i
  %cond.i.i = phi i32 [ %call37.i.i, %cond.true.i.i ], [ %call43.i.i, %cond.false.i.i ]
  %31 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx51.i.i = getelementptr i32, ptr %32, i32 1
  %33 = ptrtoint ptr %arrayidx51.i.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx51.i.i, align 4
  %add52.i.i = add i32 %34, 1065
  %call53.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add52.i.i, i32 noundef 0) #7
  %35 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond56.i.i

while.cond56.i.i:                                 ; preds = %if.end64.i.i.while.cond56.i.i_crit_edge, %cond.end.i.i
  %loop54.0.i.i = phi i32 [ %36, %cond.end.i.i ], [ %dec71.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %tmp_47.0.i.i = phi i32 [ %call53.i.i, %cond.end.i.i ], [ %call70.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %old_46.0.i.i = phi i32 [ 0, %cond.end.i.i ], [ %tmp_47.0.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_47.0.i.i, i32 %cond.i.i)
  %cmp58.not.i.i = icmp eq i32 %tmp_47.0.i.i, %cond.i.i
  br i1 %cmp58.not.i.i, label %while.cond56.i.i.while.end81.i.i_crit_edge, label %while.body59.i.i

while.cond56.i.i.while.end81.i.i_crit_edge:       ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end81.i.i

while.body59.i.i:                                 ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_46.0.i.i, i32 %tmp_47.0.i.i)
  %cmp60.not.i.i = icmp eq i32 %old_46.0.i.i, %tmp_47.0.i.i
  br i1 %cmp60.not.i.i, label %if.else63.i.i, label %if.then61.i.i

if.then61.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %37 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end64.i.i

if.else63.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %39 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %39(i32 noundef 214748) #7
  br label %if.end64.i.i

if.end64.i.i:                                     ; preds = %if.else63.i.i, %if.then61.i.i
  %loop54.1.i.i = phi i32 [ %38, %if.then61.i.i ], [ %loop54.0.i.i, %if.else63.i.i ]
  %40 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx68.i.i = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx68.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx68.i.i, align 4
  %add69.i.i = add i32 %43, 1065
  %call70.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add69.i.i, i32 noundef 0) #7
  %dec71.i.i = add i32 %loop54.1.i.i, -1
  %tobool72.not.i.i = icmp eq i32 %dec71.i.i, 0
  br i1 %tobool72.not.i.i, label %do.end76.i.i, label %if.end64.i.i.while.cond56.i.i_crit_edge

if.end64.i.i.while.cond56.i.i_crit_edge:          ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond56.i.i

do.end76.i.i:                                     ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call79.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.36, i32 noundef %cond.i.i, i32 noundef %call70.i.i) #10
  br label %while.end81.i.i

while.end81.i.i:                                  ; preds = %do.end76.i.i, %while.cond56.i.i.while.end81.i.i_crit_edge
  %44 = ptrtoint ptr %virt.i.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %virt.i.i, align 8
  %and87.i.i = and i32 %45, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and87.i.i)
  %tobool88.not.i.i = icmp eq i32 %and87.i.i, 0
  br i1 %tobool88.not.i.i, label %while.end81.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true89.i.i

while.end81.i.i.cond.false111.i.i_crit_edge:      ; preds = %while.end81.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true89.i.i:                              ; preds = %while.end81.i.i
  %funcs92.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %46 = ptrtoint ptr %funcs92.i.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %funcs92.i.i, align 4
  %tobool93.not.i.i = icmp eq ptr %47, null
  br i1 %tobool93.not.i.i, label %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true94.i.i

land.lhs.true89.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true94.i.i:                              ; preds = %land.lhs.true89.i.i
  %sriov_rreg98.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %47, i32 0, i32 13
  %48 = ptrtoint ptr %sriov_rreg98.i.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %sriov_rreg98.i.i, align 4
  %tobool99.not.i.i = icmp eq ptr %49, null
  br i1 %tobool99.not.i.i, label %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, label %cond.true100.i.i

land.lhs.true94.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

cond.true100.i.i:                                 ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %50 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx108.i.i = getelementptr i32, ptr %51, i32 1
  %52 = ptrtoint ptr %arrayidx108.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx108.i.i, align 4
  %add109.i.i = add i32 %53, 1061
  %call110.i.i = tail call i32 %49(ptr noundef %handle, i32 noundef %add109.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end118.i.i

cond.false111.i.i:                                ; preds = %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, %while.end81.i.i.cond.false111.i.i_crit_edge
  %54 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx115.i.i = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx115.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx115.i.i, align 4
  %add116.i.i = add i32 %57, 1061
  %call117.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add116.i.i, i32 noundef 0) #7
  br label %cond.end118.i.i

cond.end118.i.i:                                  ; preds = %cond.false111.i.i, %cond.true100.i.i
  %cond119.i.i = phi i32 [ %call110.i.i, %cond.true100.i.i ], [ %call117.i.i, %cond.false111.i.i ]
  %58 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx127.i.i = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx127.i.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx127.i.i, align 4
  %add128.i.i = add i32 %61, 1060
  %call129.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add128.i.i, i32 noundef 0) #7
  %62 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond132.i.i

while.cond132.i.i:                                ; preds = %if.end140.i.i.while.cond132.i.i_crit_edge, %cond.end118.i.i
  %old_122.0.i.i = phi i32 [ 0, %cond.end118.i.i ], [ %old_122.1.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %tmp_123.0.i.i = phi i32 [ %call129.i.i, %cond.end118.i.i ], [ %call146.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %loop130.0.i.i = phi i32 [ %63, %cond.end118.i.i ], [ %dec147.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_123.0.i.i, i32 %cond119.i.i)
  %cmp134.not.i.i = icmp eq i32 %tmp_123.0.i.i, %cond119.i.i
  br i1 %cmp134.not.i.i, label %while.cond132.i.i.while.end157.i.i_crit_edge, label %while.body135.i.i

while.cond132.i.i.while.end157.i.i_crit_edge:     ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end157.i.i

while.body135.i.i:                                ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_122.0.i.i, i32 %tmp_123.0.i.i)
  %cmp136.not.i.i = icmp eq i32 %old_122.0.i.i, %tmp_123.0.i.i
  br i1 %cmp136.not.i.i, label %if.else139.i.i, label %if.then137.i.i

if.then137.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %64 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end140.i.i

if.else139.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %66 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %66(i32 noundef 214748) #7
  br label %if.end140.i.i

if.end140.i.i:                                    ; preds = %if.else139.i.i, %if.then137.i.i
  %old_122.1.i.i = phi i32 [ %tmp_123.0.i.i, %if.then137.i.i ], [ %old_122.0.i.i, %if.else139.i.i ]
  %loop130.1.i.i = phi i32 [ %65, %if.then137.i.i ], [ %loop130.0.i.i, %if.else139.i.i ]
  %67 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx144.i.i = getelementptr i32, ptr %68, i32 1
  %69 = ptrtoint ptr %arrayidx144.i.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %arrayidx144.i.i, align 4
  %add145.i.i = add i32 %70, 1060
  %call146.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add145.i.i, i32 noundef 0) #7
  %dec147.i.i = add i32 %loop130.1.i.i, -1
  %tobool148.not.i.i = icmp eq i32 %dec147.i.i, 0
  br i1 %tobool148.not.i.i, label %do.end152.i.i, label %if.end140.i.i.while.cond132.i.i_crit_edge

if.end140.i.i.while.cond132.i.i_crit_edge:        ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond132.i.i

do.end152.i.i:                                    ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call155.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.39, i32 noundef %cond119.i.i, i32 noundef %call146.i.i) #10
  br label %while.end157.i.i

while.end157.i.i:                                 ; preds = %do.end152.i.i, %while.cond132.i.i.while.end157.i.i_crit_edge
  %71 = ptrtoint ptr %virt.i.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %virt.i.i, align 8
  %and163.i.i = and i32 %72, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and163.i.i)
  %tobool164.not.i.i = icmp eq i32 %and163.i.i, 0
  br i1 %tobool164.not.i.i, label %while.end157.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true165.i.i

while.end157.i.i.cond.false187.i.i_crit_edge:     ; preds = %while.end157.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true165.i.i:                             ; preds = %while.end157.i.i
  %funcs168.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %73 = ptrtoint ptr %funcs168.i.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %funcs168.i.i, align 4
  %tobool169.not.i.i = icmp eq ptr %74, null
  br i1 %tobool169.not.i.i, label %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true170.i.i

land.lhs.true165.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true165.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true170.i.i:                             ; preds = %land.lhs.true165.i.i
  %sriov_rreg174.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %74, i32 0, i32 13
  %75 = ptrtoint ptr %sriov_rreg174.i.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %sriov_rreg174.i.i, align 4
  %tobool175.not.i.i = icmp eq ptr %76, null
  br i1 %tobool175.not.i.i, label %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, label %cond.true176.i.i

land.lhs.true170.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

cond.true176.i.i:                                 ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %77 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx184.i.i = getelementptr i32, ptr %78, i32 1
  %79 = ptrtoint ptr %arrayidx184.i.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %arrayidx184.i.i, align 4
  %add185.i.i = add i32 %80, 1289
  %call186.i.i = tail call i32 %76(ptr noundef %handle, i32 noundef %add185.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end194.i.i

cond.false187.i.i:                                ; preds = %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, %while.end157.i.i.cond.false187.i.i_crit_edge
  %81 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx191.i.i = getelementptr i32, ptr %82, i32 1
  %83 = ptrtoint ptr %arrayidx191.i.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %arrayidx191.i.i, align 4
  %add192.i.i = add i32 %84, 1289
  %call193.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add192.i.i, i32 noundef 0) #7
  br label %cond.end194.i.i

cond.end194.i.i:                                  ; preds = %cond.false187.i.i, %cond.true176.i.i
  %cond195.i.i = phi i32 [ %call186.i.i, %cond.true176.i.i ], [ %call193.i.i, %cond.false187.i.i ]
  %85 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx203.i.i = getelementptr i32, ptr %86, i32 1
  %87 = ptrtoint ptr %arrayidx203.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %arrayidx203.i.i, align 4
  %add204.i.i = add i32 %88, 1111
  %call205.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add204.i.i, i32 noundef 0) #7
  %89 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond208.i.i

while.cond208.i.i:                                ; preds = %if.end216.i.i.while.cond208.i.i_crit_edge, %cond.end194.i.i
  %old_198.0.i.i = phi i32 [ 0, %cond.end194.i.i ], [ %old_198.1.i.i, %if.end216.i.i.while.cond208.i.i_crit_edge ]
  %tmp_199.0.i.i = phi i32 [ %call205.i.i, %cond.end194.i.i ], [ %call222.i.i, %if.end216.i.i.while.cond208.i.i_crit_edge ]
  %loop206.0.i.i = phi i32 [ %90, %cond.end194.i.i ], [ %dec223.i.i, %if.end216.i.i.while.cond208.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_199.0.i.i, i32 %cond195.i.i)
  %cmp210.not.i.i = icmp eq i32 %tmp_199.0.i.i, %cond195.i.i
  br i1 %cmp210.not.i.i, label %while.cond208.i.i.while.end233.i.i_crit_edge, label %while.body211.i.i

while.cond208.i.i.while.end233.i.i_crit_edge:     ; preds = %while.cond208.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end233.i.i

while.body211.i.i:                                ; preds = %while.cond208.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_198.0.i.i, i32 %tmp_199.0.i.i)
  %cmp212.not.i.i = icmp eq i32 %old_198.0.i.i, %tmp_199.0.i.i
  br i1 %cmp212.not.i.i, label %if.else215.i.i, label %if.then213.i.i

if.then213.i.i:                                   ; preds = %while.body211.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %91 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end216.i.i

if.else215.i.i:                                   ; preds = %while.body211.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %93 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %93(i32 noundef 214748) #7
  br label %if.end216.i.i

if.end216.i.i:                                    ; preds = %if.else215.i.i, %if.then213.i.i
  %old_198.1.i.i = phi i32 [ %tmp_199.0.i.i, %if.then213.i.i ], [ %old_198.0.i.i, %if.else215.i.i ]
  %loop206.1.i.i = phi i32 [ %92, %if.then213.i.i ], [ %loop206.0.i.i, %if.else215.i.i ]
  %94 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx220.i.i = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx220.i.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx220.i.i, align 4
  %add221.i.i = add i32 %97, 1111
  %call222.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add221.i.i, i32 noundef 0) #7
  %dec223.i.i = add i32 %loop206.1.i.i, -1
  %tobool224.not.i.i = icmp eq i32 %dec223.i.i, 0
  br i1 %tobool224.not.i.i, label %do.end228.i.i, label %if.end216.i.i.while.cond208.i.i_crit_edge

if.end216.i.i.while.cond208.i.i_crit_edge:        ; preds = %if.end216.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond208.i.i

do.end228.i.i:                                    ; preds = %if.end216.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call231.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.42, i32 noundef %cond195.i.i, i32 noundef %call222.i.i) #10
  br label %while.end233.i.i

while.end233.i.i:                                 ; preds = %do.end228.i.i, %while.cond208.i.i.while.end233.i.i_crit_edge
  %98 = ptrtoint ptr %virt.i.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %virt.i.i, align 8
  %and239.i.i = and i32 %99, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and239.i.i)
  %tobool240.not.i.i = icmp eq i32 %and239.i.i, 0
  br i1 %tobool240.not.i.i, label %while.end233.i.i.cond.false263.i.i_crit_edge, label %land.lhs.true241.i.i

while.end233.i.i.cond.false263.i.i_crit_edge:     ; preds = %while.end233.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false263.i.i

land.lhs.true241.i.i:                             ; preds = %while.end233.i.i
  %funcs244.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %100 = ptrtoint ptr %funcs244.i.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %funcs244.i.i, align 4
  %tobool245.not.i.i = icmp eq ptr %101, null
  br i1 %tobool245.not.i.i, label %land.lhs.true241.i.i.cond.false263.i.i_crit_edge, label %land.lhs.true246.i.i

land.lhs.true241.i.i.cond.false263.i.i_crit_edge: ; preds = %land.lhs.true241.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false263.i.i

land.lhs.true246.i.i:                             ; preds = %land.lhs.true241.i.i
  %sriov_rreg250.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %101, i32 0, i32 13
  %102 = ptrtoint ptr %sriov_rreg250.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %sriov_rreg250.i.i, align 4
  %tobool251.not.i.i = icmp eq ptr %103, null
  br i1 %tobool251.not.i.i, label %land.lhs.true246.i.i.cond.false263.i.i_crit_edge, label %cond.true252.i.i

land.lhs.true246.i.i.cond.false263.i.i_crit_edge: ; preds = %land.lhs.true246.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false263.i.i

cond.true252.i.i:                                 ; preds = %land.lhs.true246.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %104 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx260.i.i = getelementptr i32, ptr %105, i32 1
  %106 = ptrtoint ptr %arrayidx260.i.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %arrayidx260.i.i, align 4
  %add261.i.i = add i32 %107, 1445
  %call262.i.i = tail call i32 %103(ptr noundef %handle, i32 noundef %add261.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end270.i.i

cond.false263.i.i:                                ; preds = %land.lhs.true246.i.i.cond.false263.i.i_crit_edge, %land.lhs.true241.i.i.cond.false263.i.i_crit_edge, %while.end233.i.i.cond.false263.i.i_crit_edge
  %108 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx267.i.i = getelementptr i32, ptr %109, i32 1
  %110 = ptrtoint ptr %arrayidx267.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx267.i.i, align 4
  %add268.i.i = add i32 %111, 1445
  %call269.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add268.i.i, i32 noundef 0) #7
  br label %cond.end270.i.i

cond.end270.i.i:                                  ; preds = %cond.false263.i.i, %cond.true252.i.i
  %cond271.i.i = phi i32 [ %call262.i.i, %cond.true252.i.i ], [ %call269.i.i, %cond.false263.i.i ]
  %and272.i.i = and i32 %cond271.i.i, 2147483647
  %112 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx280.i.i = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx280.i.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx280.i.i, align 4
  %add281.i.i = add i32 %115, 1444
  %call282.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add281.i.i, i32 noundef 0) #7
  %116 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond285.i.i

while.cond285.i.i:                                ; preds = %if.end293.i.i.while.cond285.i.i_crit_edge, %cond.end270.i.i
  %old_275.0.i.i = phi i32 [ 0, %cond.end270.i.i ], [ %old_275.1.i.i, %if.end293.i.i.while.cond285.i.i_crit_edge ]
  %tmp_276.0.i.i = phi i32 [ %call282.i.i, %cond.end270.i.i ], [ %call299.i.i, %if.end293.i.i.while.cond285.i.i_crit_edge ]
  %loop283.0.i.i = phi i32 [ %117, %cond.end270.i.i ], [ %dec300.i.i, %if.end293.i.i.while.cond285.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_276.0.i.i, i32 %and272.i.i)
  %cmp287.not.i.i = icmp eq i32 %tmp_276.0.i.i, %and272.i.i
  br i1 %cmp287.not.i.i, label %while.cond285.i.i.while.end310.i.i_crit_edge, label %while.body288.i.i

while.cond285.i.i.while.end310.i.i_crit_edge:     ; preds = %while.cond285.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end310.i.i

while.body288.i.i:                                ; preds = %while.cond285.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_275.0.i.i, i32 %tmp_276.0.i.i)
  %cmp289.not.i.i = icmp eq i32 %old_275.0.i.i, %tmp_276.0.i.i
  br i1 %cmp289.not.i.i, label %if.else292.i.i, label %if.then290.i.i

if.then290.i.i:                                   ; preds = %while.body288.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %118 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end293.i.i

if.else292.i.i:                                   ; preds = %while.body288.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %120 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %120(i32 noundef 214748) #7
  br label %if.end293.i.i

if.end293.i.i:                                    ; preds = %if.else292.i.i, %if.then290.i.i
  %old_275.1.i.i = phi i32 [ %tmp_276.0.i.i, %if.then290.i.i ], [ %old_275.0.i.i, %if.else292.i.i ]
  %loop283.1.i.i = phi i32 [ %119, %if.then290.i.i ], [ %loop283.0.i.i, %if.else292.i.i ]
  %121 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx297.i.i = getelementptr i32, ptr %122, i32 1
  %123 = ptrtoint ptr %arrayidx297.i.i to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %arrayidx297.i.i, align 4
  %add298.i.i = add i32 %124, 1444
  %call299.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add298.i.i, i32 noundef 0) #7
  %dec300.i.i = add i32 %loop283.1.i.i, -1
  %tobool301.not.i.i = icmp eq i32 %dec300.i.i, 0
  br i1 %tobool301.not.i.i, label %do.end305.i.i, label %if.end293.i.i.while.cond285.i.i_crit_edge

if.end293.i.i.while.cond285.i.i_crit_edge:        ; preds = %if.end293.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond285.i.i

do.end305.i.i:                                    ; preds = %if.end293.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call308.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.45, i32 noundef %and272.i.i, i32 noundef %call299.i.i) #10
  br label %while.end310.i.i

while.end310.i.i:                                 ; preds = %do.end305.i.i, %while.cond285.i.i.while.end310.i.i_crit_edge
  %125 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx321.i.i = getelementptr i32, ptr %126, i32 1
  %127 = ptrtoint ptr %arrayidx321.i.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %arrayidx321.i.i, align 4
  %add322.i.i = add i32 %128, 196
  %call323.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add322.i.i, i32 noundef 0) #7
  %129 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond326.i.i

while.cond326.i.i:                                ; preds = %if.end334.i.i.while.cond326.i.i_crit_edge, %while.end310.i.i
  %old_316.0.i.i = phi i32 [ 0, %while.end310.i.i ], [ %old_316.1.i.i, %if.end334.i.i.while.cond326.i.i_crit_edge ]
  %tmp_317.0.i.i = phi i32 [ %call323.i.i, %while.end310.i.i ], [ %call340.i.i, %if.end334.i.i.while.cond326.i.i_crit_edge ]
  %loop324.0.i.i = phi i32 [ %130, %while.end310.i.i ], [ %dec341.i.i, %if.end334.i.i.while.cond326.i.i_crit_edge ]
  %and327.i.i = and i32 %tmp_317.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and327.i.i)
  %cmp328.not.i.i = icmp eq i32 %and327.i.i, 1
  br i1 %cmp328.not.i.i, label %while.cond326.i.i.vcn_v1_0_stop_dpg_mode.exit.i_crit_edge, label %while.body329.i.i

while.cond326.i.i.vcn_v1_0_stop_dpg_mode.exit.i_crit_edge: ; preds = %while.cond326.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v1_0_stop_dpg_mode.exit.i

while.body329.i.i:                                ; preds = %while.cond326.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_316.0.i.i, i32 %tmp_317.0.i.i)
  %cmp330.not.i.i = icmp eq i32 %old_316.0.i.i, %tmp_317.0.i.i
  br i1 %cmp330.not.i.i, label %if.else333.i.i, label %if.then331.i.i

if.then331.i.i:                                   ; preds = %while.body329.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %131 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end334.i.i

if.else333.i.i:                                   ; preds = %while.body329.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %133 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %133(i32 noundef 214748) #7
  br label %if.end334.i.i

if.end334.i.i:                                    ; preds = %if.else333.i.i, %if.then331.i.i
  %old_316.1.i.i = phi i32 [ %tmp_317.0.i.i, %if.then331.i.i ], [ %old_316.0.i.i, %if.else333.i.i ]
  %loop324.1.i.i = phi i32 [ %132, %if.then331.i.i ], [ %loop324.0.i.i, %if.else333.i.i ]
  %134 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx338.i.i = getelementptr i32, ptr %135, i32 1
  %136 = ptrtoint ptr %arrayidx338.i.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %arrayidx338.i.i, align 4
  %add339.i.i = add i32 %137, 196
  %call340.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add339.i.i, i32 noundef 0) #7
  %dec341.i.i = add i32 %loop324.1.i.i, -1
  %tobool342.not.i.i = icmp eq i32 %dec341.i.i, 0
  br i1 %tobool342.not.i.i, label %do.end346.i.i, label %if.end334.i.i.while.cond326.i.i_crit_edge

if.end334.i.i.while.cond326.i.i_crit_edge:        ; preds = %if.end334.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond326.i.i

do.end346.i.i:                                    ; preds = %if.end334.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and348.i.i = and i32 %call340.i.i, 3
  %call349.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.15, i32 noundef 1, i32 noundef %and348.i.i) #10
  br label %vcn_v1_0_stop_dpg_mode.exit.i

vcn_v1_0_stop_dpg_mode.exit.i:                    ; preds = %do.end346.i.i, %while.cond326.i.i.vcn_v1_0_stop_dpg_mode.exit.i_crit_edge
  %138 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx360.i.i = getelementptr i32, ptr %139, i32 1
  %140 = ptrtoint ptr %arrayidx360.i.i to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %arrayidx360.i.i, align 4
  %add361.i.i = add i32 %141, 196
  %call362.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add361.i.i, i32 noundef 0) #7
  %and363.i.i = and i32 %call362.i.i, -5
  %142 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx367.i.i = getelementptr i32, ptr %143, i32 1
  %144 = ptrtoint ptr %arrayidx367.i.i to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %arrayidx367.i.i, align 4
  %add368.i.i = add i32 %145, 196
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add368.i.i, i32 noundef %and363.i.i, i32 noundef 0) #7
  br label %if.then5

if.else.i:                                        ; preds = %if.then2
  %add.i3.i = add i32 %7, 1455
  %call.i4.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i3.i, i32 noundef 0) #7
  %usec_timeout.i5.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %146 = ptrtoint ptr %usec_timeout.i5.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %usec_timeout.i5.i, align 8
  br label %while.cond.i11.i

while.cond.i11.i:                                 ; preds = %if.end.i22.i.while.cond.i11.i_crit_edge, %if.else.i
  %loop.0.i6.i = phi i32 [ %147, %if.else.i ], [ %dec.i20.i, %if.end.i22.i.while.cond.i11.i_crit_edge ]
  %tmp_.0.i7.i = phi i32 [ %call.i4.i, %if.else.i ], [ %call10.i19.i, %if.end.i22.i.while.cond.i11.i_crit_edge ]
  %old_.0.i8.i = phi i32 [ 0, %if.else.i ], [ %tmp_.0.i7.i, %if.end.i22.i.while.cond.i11.i_crit_edge ]
  %and.i9.i = and i32 %tmp_.0.i7.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and.i9.i)
  %cmp.not.i10.i = icmp eq i32 %and.i9.i, 2
  br i1 %cmp.not.i10.i, label %while.cond.i11.i.while.end.i26.i_crit_edge, label %while.body.i13.i

while.cond.i11.i.while.end.i26.i_crit_edge:       ; preds = %while.cond.i11.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end.i26.i

while.body.i13.i:                                 ; preds = %while.cond.i11.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i8.i, i32 %tmp_.0.i7.i)
  %cmp3.not.i12.i = icmp eq i32 %old_.0.i8.i, %tmp_.0.i7.i
  br i1 %cmp3.not.i12.i, label %if.else.i15.i, label %if.then.i14.i

if.then.i14.i:                                    ; preds = %while.body.i13.i
  call void @__sanitizer_cov_trace_pc() #9
  %148 = ptrtoint ptr %usec_timeout.i5.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %usec_timeout.i5.i, align 8
  br label %if.end.i22.i

if.else.i15.i:                                    ; preds = %while.body.i13.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %150 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %150(i32 noundef 214748) #7
  br label %if.end.i22.i

if.end.i22.i:                                     ; preds = %if.else.i15.i, %if.then.i14.i
  %loop.1.i16.i = phi i32 [ %149, %if.then.i14.i ], [ %loop.0.i6.i, %if.else.i15.i ]
  %151 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx8.i17.i = getelementptr i32, ptr %152, i32 1
  %153 = ptrtoint ptr %arrayidx8.i17.i to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %arrayidx8.i17.i, align 4
  %add9.i18.i = add i32 %154, 1455
  %call10.i19.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add9.i18.i, i32 noundef 0) #7
  %dec.i20.i = add i32 %loop.1.i16.i, -1
  %tobool.not.i21.i = icmp eq i32 %dec.i20.i, 0
  br i1 %tobool.not.i21.i, label %do.end.i25.i, label %if.end.i22.i.while.cond.i11.i_crit_edge

if.end.i22.i.while.cond.i11.i_crit_edge:          ; preds = %if.end.i22.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i11.i

do.end.i25.i:                                     ; preds = %if.end.i22.i
  call void @__sanitizer_cov_trace_pc() #9
  %and14.i23.i = and i32 %call10.i19.i, 7
  %call15.i24.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.32, i32 noundef 2, i32 noundef %and14.i23.i) #10
  br label %while.end.i26.i

while.end.i26.i:                                  ; preds = %do.end.i25.i, %while.cond.i11.i.while.end.i26.i_crit_edge
  %155 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx27.i.i = getelementptr i32, ptr %156, i32 1
  %157 = ptrtoint ptr %arrayidx27.i.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %arrayidx27.i.i, align 4
  %add28.i.i = add i32 %158, 1383
  %call29.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add28.i.i, i32 noundef 0) #7
  %159 = ptrtoint ptr %usec_timeout.i5.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load i32, ptr %usec_timeout.i5.i, align 8
  br label %while.cond32.i.i

while.cond32.i.i:                                 ; preds = %if.end40.i.i.while.cond32.i.i_crit_edge, %while.end.i26.i
  %loop30.0.i.i = phi i32 [ %160, %while.end.i26.i ], [ %dec47.i.i, %if.end40.i.i.while.cond32.i.i_crit_edge ]
  %tmp_23.0.i.i = phi i32 [ %call29.i.i, %while.end.i26.i ], [ %call46.i.i, %if.end40.i.i.while.cond32.i.i_crit_edge ]
  %old_22.0.i.i = phi i32 [ 0, %while.end.i26.i ], [ %tmp_23.0.i.i, %if.end40.i.i.while.cond32.i.i_crit_edge ]
  %and33.i.i = and i32 %tmp_23.0.i.i, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %and33.i.i)
  %cmp34.not.i.i = icmp eq i32 %and33.i.i, 15
  br i1 %cmp34.not.i.i, label %while.cond32.i.i.while.end57.i.i_crit_edge, label %while.body35.i.i

while.cond32.i.i.while.end57.i.i_crit_edge:       ; preds = %while.cond32.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end57.i.i

while.body35.i.i:                                 ; preds = %while.cond32.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_22.0.i.i, i32 %tmp_23.0.i.i)
  %cmp36.not.i.i = icmp eq i32 %old_22.0.i.i, %tmp_23.0.i.i
  br i1 %cmp36.not.i.i, label %if.else39.i.i, label %if.then37.i.i

if.then37.i.i:                                    ; preds = %while.body35.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %161 = ptrtoint ptr %usec_timeout.i5.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %usec_timeout.i5.i, align 8
  br label %if.end40.i.i

if.else39.i.i:                                    ; preds = %while.body35.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %163 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %163(i32 noundef 214748) #7
  br label %if.end40.i.i

if.end40.i.i:                                     ; preds = %if.else39.i.i, %if.then37.i.i
  %loop30.1.i.i = phi i32 [ %162, %if.then37.i.i ], [ %loop30.0.i.i, %if.else39.i.i ]
  %164 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx44.i.i = getelementptr i32, ptr %165, i32 1
  %166 = ptrtoint ptr %arrayidx44.i.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %arrayidx44.i.i, align 4
  %add45.i.i = add i32 %167, 1383
  %call46.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add45.i.i, i32 noundef 0) #7
  %dec47.i.i = add i32 %loop30.1.i.i, -1
  %tobool48.not.i.i = icmp eq i32 %dec47.i.i, 0
  br i1 %tobool48.not.i.i, label %do.end52.i.i, label %if.end40.i.i.while.cond32.i.i_crit_edge

if.end40.i.i.while.cond32.i.i_crit_edge:          ; preds = %if.end40.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond32.i.i

do.end52.i.i:                                     ; preds = %if.end40.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and54.i.i = and i32 %call46.i.i, 15
  %call55.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.51, i32 noundef 15, i32 noundef %and54.i.i) #10
  br label %while.end57.i.i

while.end57.i.i:                                  ; preds = %do.end52.i.i, %while.cond32.i.i.while.end57.i.i_crit_edge
  %168 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx66.i.i = getelementptr i32, ptr %169, i32 1
  %170 = ptrtoint ptr %arrayidx66.i.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %arrayidx66.i.i, align 4
  %add67.i.i = add i32 %171, 1341
  %call68.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add67.i.i, i32 noundef 0) #7
  %or.i.i = or i32 %call68.i.i, 256
  %172 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx73.i.i = getelementptr i32, ptr %173, i32 1
  %174 = ptrtoint ptr %arrayidx73.i.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %arrayidx73.i.i, align 4
  %add74.i.i = add i32 %175, 1341
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add74.i.i, i32 noundef %or.i.i, i32 noundef 0) #7
  %176 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx84.i.i = getelementptr i32, ptr %177, i32 1
  %178 = ptrtoint ptr %arrayidx84.i.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %arrayidx84.i.i, align 4
  %add85.i.i = add i32 %179, 1383
  %call86.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add85.i.i, i32 noundef 0) #7
  %180 = ptrtoint ptr %usec_timeout.i5.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %usec_timeout.i5.i, align 8
  br label %while.cond89.i.i

while.cond89.i.i:                                 ; preds = %if.end97.i.i.while.cond89.i.i_crit_edge, %while.end57.i.i
  %old_79.0.i.i = phi i32 [ 0, %while.end57.i.i ], [ %old_79.1.i.i, %if.end97.i.i.while.cond89.i.i_crit_edge ]
  %tmp_80.0.i.i = phi i32 [ %call86.i.i, %while.end57.i.i ], [ %call103.i.i, %if.end97.i.i.while.cond89.i.i_crit_edge ]
  %loop87.0.i.i = phi i32 [ %181, %while.end57.i.i ], [ %dec104.i.i, %if.end97.i.i.while.cond89.i.i_crit_edge ]
  %and90.i.i = and i32 %tmp_80.0.i.i, 576
  call void @__sanitizer_cov_trace_const_cmp4(i32 576, i32 %and90.i.i)
  %cmp91.not.i.i = icmp eq i32 %and90.i.i, 576
  br i1 %cmp91.not.i.i, label %while.cond89.i.i.while.end114.i.i_crit_edge, label %while.body92.i.i

while.cond89.i.i.while.end114.i.i_crit_edge:      ; preds = %while.cond89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end114.i.i

while.body92.i.i:                                 ; preds = %while.cond89.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_79.0.i.i, i32 %tmp_80.0.i.i)
  %cmp93.not.i.i = icmp eq i32 %old_79.0.i.i, %tmp_80.0.i.i
  br i1 %cmp93.not.i.i, label %if.else96.i.i, label %if.then94.i.i

if.then94.i.i:                                    ; preds = %while.body92.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %182 = ptrtoint ptr %usec_timeout.i5.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %usec_timeout.i5.i, align 8
  br label %if.end97.i.i

if.else96.i.i:                                    ; preds = %while.body92.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %184 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %184(i32 noundef 214748) #7
  br label %if.end97.i.i

if.end97.i.i:                                     ; preds = %if.else96.i.i, %if.then94.i.i
  %old_79.1.i.i = phi i32 [ %tmp_80.0.i.i, %if.then94.i.i ], [ %old_79.0.i.i, %if.else96.i.i ]
  %loop87.1.i.i = phi i32 [ %183, %if.then94.i.i ], [ %loop87.0.i.i, %if.else96.i.i ]
  %185 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx101.i.i = getelementptr i32, ptr %186, i32 1
  %187 = ptrtoint ptr %arrayidx101.i.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %arrayidx101.i.i, align 4
  %add102.i.i = add i32 %188, 1383
  %call103.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add102.i.i, i32 noundef 0) #7
  %dec104.i.i = add i32 %loop87.1.i.i, -1
  %tobool105.not.i.i = icmp eq i32 %dec104.i.i, 0
  br i1 %tobool105.not.i.i, label %do.end109.i.i, label %if.end97.i.i.while.cond89.i.i_crit_edge

if.end97.i.i.while.cond89.i.i_crit_edge:          ; preds = %if.end97.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond89.i.i

do.end109.i.i:                                    ; preds = %if.end97.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and111.i.i = and i32 %call103.i.i, 576
  %call112.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.51, i32 noundef 576, i32 noundef %and111.i.i) #10
  br label %while.end114.i.i

while.end114.i.i:                                 ; preds = %do.end109.i.i, %while.cond89.i.i.while.end114.i.i_crit_edge
  %189 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx123.i.i = getelementptr i32, ptr %190, i32 1
  %191 = ptrtoint ptr %arrayidx123.i.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %arrayidx123.i.i, align 4
  %add124.i.i = add i32 %192, 1432
  %call125.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add124.i.i, i32 noundef 0) #7
  %and126.i.i = and i32 %call125.i.i, -513
  %193 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx131.i.i = getelementptr i32, ptr %194, i32 1
  %195 = ptrtoint ptr %arrayidx131.i.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load i32, ptr %arrayidx131.i.i, align 4
  %add132.i.i = add i32 %196, 1432
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add132.i.i, i32 noundef %and126.i.i, i32 noundef 0) #7
  %197 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx140.i.i = getelementptr i32, ptr %198, i32 1
  %199 = ptrtoint ptr %arrayidx140.i.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load i32, ptr %arrayidx140.i.i, align 4
  %add141.i.i = add i32 %200, 1440
  %call142.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add141.i.i, i32 noundef 0) #7
  %or144.i.i = or i32 %call142.i.i, 8192
  %201 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx148.i.i = getelementptr i32, ptr %202, i32 1
  %203 = ptrtoint ptr %arrayidx148.i.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx148.i.i, align 4
  %add149.i.i = add i32 %204, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add149.i.i, i32 noundef %or144.i.i, i32 noundef 0) #7
  %205 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx157.i.i = getelementptr i32, ptr %206, i32 1
  %207 = ptrtoint ptr %arrayidx157.i.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %arrayidx157.i.i, align 4
  %add158.i.i = add i32 %208, 1440
  %call159.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add158.i.i, i32 noundef 0) #7
  %or161.i.i = or i32 %call159.i.i, 4
  %209 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx165.i.i = getelementptr i32, ptr %210, i32 1
  %211 = ptrtoint ptr %arrayidx165.i.i to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %arrayidx165.i.i, align 4
  %add166.i.i = add i32 %212, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add166.i.i, i32 noundef %or161.i.i, i32 noundef 0) #7
  %213 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx174.i.i = getelementptr i32, ptr %214, i32 1
  %215 = ptrtoint ptr %arrayidx174.i.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %arrayidx174.i.i, align 4
  %add175.i.i = add i32 %216, 1440
  %call176.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add175.i.i, i32 noundef 0) #7
  %or178.i.i = or i32 %call176.i.i, 8
  %217 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx182.i.i = getelementptr i32, ptr %218, i32 1
  %219 = ptrtoint ptr %arrayidx182.i.i to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load i32, ptr %arrayidx182.i.i, align 4
  %add183.i.i = add i32 %220, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add183.i.i, i32 noundef %or178.i.i, i32 noundef 0) #7
  %virt.i27.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %221 = ptrtoint ptr %virt.i27.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %virt.i27.i, align 8
  %and186.i.i = and i32 %222, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and186.i.i)
  %tobool187.not.i.i = icmp eq i32 %and186.i.i, 0
  br i1 %tobool187.not.i.i, label %while.end114.i.i.cond.false.i31.i_crit_edge, label %land.lhs.true.i29.i

while.end114.i.i.cond.false.i31.i_crit_edge:      ; preds = %while.end114.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i31.i

land.lhs.true.i29.i:                              ; preds = %while.end114.i.i
  %funcs.i28.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %223 = ptrtoint ptr %funcs.i28.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %funcs.i28.i, align 4
  %tobool188.not.i.i = icmp eq ptr %224, null
  br i1 %tobool188.not.i.i, label %land.lhs.true.i29.i.cond.false.i31.i_crit_edge, label %land.lhs.true189.i.i

land.lhs.true.i29.i.cond.false.i31.i_crit_edge:   ; preds = %land.lhs.true.i29.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i31.i

land.lhs.true189.i.i:                             ; preds = %land.lhs.true.i29.i
  %sriov_wreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %224, i32 0, i32 12
  %225 = ptrtoint ptr %sriov_wreg.i.i to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load ptr, ptr %sriov_wreg.i.i, align 4
  %tobool193.not.i.i = icmp eq ptr %226, null
  br i1 %tobool193.not.i.i, label %land.lhs.true189.i.i.cond.false.i31.i_crit_edge, label %cond.true.i30.i

land.lhs.true189.i.i.cond.false.i31.i_crit_edge:  ; preds = %land.lhs.true189.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i31.i

cond.true.i30.i:                                  ; preds = %land.lhs.true189.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %227 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx201.i.i = getelementptr i32, ptr %228, i32 1
  %229 = ptrtoint ptr %arrayidx201.i.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load i32, ptr %arrayidx201.i.i, align 4
  %add202.i.i = add i32 %230, 1455
  tail call void %226(ptr noundef %handle, i32 noundef %add202.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v1_0_stop_spg_mode.exit.i

cond.false.i31.i:                                 ; preds = %land.lhs.true189.i.i.cond.false.i31.i_crit_edge, %land.lhs.true.i29.i.cond.false.i31.i_crit_edge, %while.end114.i.i.cond.false.i31.i_crit_edge
  %231 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %arrayidx.i1.i, align 8
  %arrayidx206.i.i = getelementptr i32, ptr %232, i32 1
  %233 = ptrtoint ptr %arrayidx206.i.i to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load i32, ptr %arrayidx206.i.i, align 4
  %add207.i.i = add i32 %234, 1455
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add207.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %vcn_v1_0_stop_spg_mode.exit.i

vcn_v1_0_stop_spg_mode.exit.i:                    ; preds = %cond.false.i31.i, %cond.true.i30.i
  tail call fastcc void @vcn_v1_0_enable_clock_gating(ptr noundef %handle) #7
  tail call fastcc void @vcn_1_0_enable_static_power_gating(ptr noundef %handle) #7
  br label %if.then5

if.else:                                          ; preds = %if.end
  br i1 %tobool.not.i, label %if.else.i20, label %if.then.i19

if.then.i19:                                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v1_0_start_dpg_mode(ptr noundef %handle) #7
  br label %if.then5

if.else.i20:                                      ; preds = %if.else
  %and.i.i.i = and i32 %3, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i.i = icmp eq i32 %and.i.i.i, 0
  %virt45.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %235 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load i32, ptr %virt45.i.i.i, align 8
  %and47.i.i.i = and i32 %236, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and47.i.i.i)
  %tobool48.not.i.i.i = icmp eq i32 %and47.i.i.i, 0
  br i1 %tobool.not.i.i.i, label %if.else44.i.i.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %if.else.i20
  br i1 %tobool48.not.i.i.i, label %if.then.i.i.i.cond.false.i.i.i_crit_edge, label %land.lhs.true.i.i.i

if.then.i.i.i.cond.false.i.i.i_crit_edge:         ; preds = %if.then.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i.i

land.lhs.true.i.i.i:                              ; preds = %if.then.i.i.i
  %funcs.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %237 = ptrtoint ptr %funcs.i.i.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %funcs.i.i.i, align 4
  %tobool3.not.i.i.i = icmp eq ptr %238, null
  br i1 %tobool3.not.i.i.i, label %land.lhs.true.i.i.i.cond.false.i.i.i_crit_edge, label %land.lhs.true4.i.i.i

land.lhs.true.i.i.i.cond.false.i.i.i_crit_edge:   ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i.i

land.lhs.true4.i.i.i:                             ; preds = %land.lhs.true.i.i.i
  %sriov_wreg.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %238, i32 0, i32 12
  %239 = ptrtoint ptr %sriov_wreg.i.i.i to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load ptr, ptr %sriov_wreg.i.i.i, align 4
  %tobool8.not.i.i.i = icmp eq ptr %240, null
  br i1 %tobool8.not.i.i.i, label %land.lhs.true4.i.i.i.cond.false.i.i.i_crit_edge, label %cond.true.i.i.i

land.lhs.true4.i.i.i.cond.false.i.i.i_crit_edge:  ; preds = %land.lhs.true4.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i.i

cond.true.i.i.i:                                  ; preds = %land.lhs.true4.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %241 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load ptr, ptr %arrayidx.i.i.i, align 8
  %arrayidx14.i.i.i = getelementptr i32, ptr %242, i32 1
  %243 = ptrtoint ptr %arrayidx14.i.i.i to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %arrayidx14.i.i.i, align 4
  %add.i.i.i = add i32 %244, 192
  tail call void %240(ptr noundef %handle, i32 noundef %add.i.i.i, i32 noundef 2796197, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i.i

cond.false.i.i.i:                                 ; preds = %land.lhs.true4.i.i.i.cond.false.i.i.i_crit_edge, %land.lhs.true.i.i.i.cond.false.i.i.i_crit_edge, %if.then.i.i.i.cond.false.i.i.i_crit_edge
  %arrayidx16.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %245 = ptrtoint ptr %arrayidx16.i.i.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %arrayidx16.i.i.i, align 8
  %arrayidx18.i.i.i = getelementptr i32, ptr %246, i32 1
  %247 = ptrtoint ptr %arrayidx18.i.i.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load i32, ptr %arrayidx18.i.i.i, align 4
  %add19.i.i.i = add i32 %248, 192
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add19.i.i.i, i32 noundef 2796197, i32 noundef 0) #7
  br label %cond.end.i.i.i

cond.end.i.i.i:                                   ; preds = %cond.false.i.i.i, %cond.true.i.i.i
  %arrayidx21.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %249 = ptrtoint ptr %arrayidx21.i.i.i to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load ptr, ptr %arrayidx21.i.i.i, align 8
  %arrayidx23.i.i.i = getelementptr i32, ptr %250, i32 1
  %251 = ptrtoint ptr %arrayidx23.i.i.i to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %arrayidx23.i.i.i, align 4
  %add24.i.i.i = add i32 %252, 193
  %call.i.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add24.i.i.i, i32 noundef 0) #7
  %usec_timeout.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %253 = ptrtoint ptr %usec_timeout.i.i.i to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load i32, ptr %usec_timeout.i.i.i, align 8
  br label %while.cond.i.i.i

while.cond.i.i.i:                                 ; preds = %if.end.i.i.i.while.cond.i.i.i_crit_edge, %cond.end.i.i.i
  %loop.0.i.i.i = phi i32 [ %254, %cond.end.i.i.i ], [ %dec.i.i.i, %if.end.i.i.i.while.cond.i.i.i_crit_edge ]
  %tmp_.0.i.i.i = phi i32 [ %call.i.i.i, %cond.end.i.i.i ], [ %call34.i.i.i, %if.end.i.i.i.while.cond.i.i.i_crit_edge ]
  %old_.0.i.i.i = phi i32 [ 0, %cond.end.i.i.i ], [ %tmp_.0.i.i.i, %if.end.i.i.i.while.cond.i.i.i_crit_edge ]
  %and25.i.i.i = and i32 %tmp_.0.i.i.i, 16777215
  call void @__sanitizer_cov_trace_const_cmp4(i32 2796192, i32 %and25.i.i.i)
  %cmp.not.i.i.i = icmp eq i32 %and25.i.i.i, 2796192
  br i1 %cmp.not.i.i.i, label %while.cond.i.i.i.if.end118.i.i.i_crit_edge, label %while.body.i.i.i

while.cond.i.i.i.if.end118.i.i.i_crit_edge:       ; preds = %while.cond.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end118.i.i.i

while.body.i.i.i:                                 ; preds = %while.cond.i.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i.i, i32 %tmp_.0.i.i.i)
  %cmp26.not.i.i.i = icmp eq i32 %old_.0.i.i.i, %tmp_.0.i.i.i
  br i1 %cmp26.not.i.i.i, label %if.else.i.i.i, label %if.then27.i.i.i

if.then27.i.i.i:                                  ; preds = %while.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %255 = ptrtoint ptr %usec_timeout.i.i.i to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load i32, ptr %usec_timeout.i.i.i, align 8
  br label %if.end.i.i.i

if.else.i.i.i:                                    ; preds = %while.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %257 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %257(i32 noundef 214748) #7
  br label %if.end.i.i.i

if.end.i.i.i:                                     ; preds = %if.else.i.i.i, %if.then27.i.i.i
  %loop.1.i.i.i = phi i32 [ %256, %if.then27.i.i.i ], [ %loop.0.i.i.i, %if.else.i.i.i ]
  %258 = ptrtoint ptr %arrayidx21.i.i.i to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %arrayidx21.i.i.i, align 8
  %arrayidx32.i.i.i = getelementptr i32, ptr %259, i32 1
  %260 = ptrtoint ptr %arrayidx32.i.i.i to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %arrayidx32.i.i.i, align 4
  %add33.i.i.i = add i32 %261, 193
  %call34.i.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add33.i.i.i, i32 noundef 0) #7
  %dec.i.i.i = add i32 %loop.1.i.i.i, -1
  %tobool35.not.i.i.i = icmp eq i32 %dec.i.i.i, 0
  br i1 %tobool35.not.i.i.i, label %do.end.i.i.i, label %if.end.i.i.i.while.cond.i.i.i_crit_edge

if.end.i.i.i.while.cond.i.i.i_crit_edge:          ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i.i

do.end.i.i.i:                                     ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and38.i.i.i = and i32 %call34.i.i.i, 16777215
  %call39.i.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.55, i32 noundef 2796192, i32 noundef %and38.i.i.i) #10
  br label %if.end118.i.i.i

if.else44.i.i.i:                                  ; preds = %if.else.i20
  br i1 %tobool48.not.i.i.i, label %if.else44.i.i.i.cond.false70.i.i.i_crit_edge, label %land.lhs.true49.i.i.i

if.else44.i.i.i.cond.false70.i.i.i_crit_edge:     ; preds = %if.else44.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i.i.i

land.lhs.true49.i.i.i:                            ; preds = %if.else44.i.i.i
  %funcs52.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %262 = ptrtoint ptr %funcs52.i.i.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %funcs52.i.i.i, align 4
  %tobool53.not.i.i.i = icmp eq ptr %263, null
  br i1 %tobool53.not.i.i.i, label %land.lhs.true49.i.i.i.cond.false70.i.i.i_crit_edge, label %land.lhs.true54.i.i.i

land.lhs.true49.i.i.i.cond.false70.i.i.i_crit_edge: ; preds = %land.lhs.true49.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i.i.i

land.lhs.true54.i.i.i:                            ; preds = %land.lhs.true49.i.i.i
  %sriov_wreg58.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %263, i32 0, i32 12
  %264 = ptrtoint ptr %sriov_wreg58.i.i.i to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %sriov_wreg58.i.i.i, align 4
  %tobool59.not.i.i.i = icmp eq ptr %265, null
  br i1 %tobool59.not.i.i.i, label %land.lhs.true54.i.i.i.cond.false70.i.i.i_crit_edge, label %cond.true60.i.i.i

land.lhs.true54.i.i.i.cond.false70.i.i.i_crit_edge: ; preds = %land.lhs.true54.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i.i.i

cond.true60.i.i.i:                                ; preds = %land.lhs.true54.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx66.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %266 = ptrtoint ptr %arrayidx66.i.i.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %arrayidx66.i.i.i, align 8
  %arrayidx68.i.i.i = getelementptr i32, ptr %267, i32 1
  %268 = ptrtoint ptr %arrayidx68.i.i.i to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %arrayidx68.i.i.i, align 4
  %add69.i.i.i = add i32 %269, 192
  tail call void %265(ptr noundef %handle, i32 noundef %add69.i.i.i, i32 noundef 1398101, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end76.i.i.i

cond.false70.i.i.i:                               ; preds = %land.lhs.true54.i.i.i.cond.false70.i.i.i_crit_edge, %land.lhs.true49.i.i.i.cond.false70.i.i.i_crit_edge, %if.else44.i.i.i.cond.false70.i.i.i_crit_edge
  %arrayidx72.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %270 = ptrtoint ptr %arrayidx72.i.i.i to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %arrayidx72.i.i.i, align 8
  %arrayidx74.i.i.i = getelementptr i32, ptr %271, i32 1
  %272 = ptrtoint ptr %arrayidx74.i.i.i to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load i32, ptr %arrayidx74.i.i.i, align 4
  %add75.i.i.i = add i32 %273, 192
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add75.i.i.i, i32 noundef 1398101, i32 noundef 0) #7
  br label %cond.end76.i.i.i

cond.end76.i.i.i:                                 ; preds = %cond.false70.i.i.i, %cond.true60.i.i.i
  %arrayidx82.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %274 = ptrtoint ptr %arrayidx82.i.i.i to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %arrayidx82.i.i.i, align 8
  %arrayidx84.i.i.i = getelementptr i32, ptr %275, i32 1
  %276 = ptrtoint ptr %arrayidx84.i.i.i to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %arrayidx84.i.i.i, align 4
  %add85.i.i.i = add i32 %277, 193
  %call86.i.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add85.i.i.i, i32 noundef 0) #7
  %usec_timeout88.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %278 = ptrtoint ptr %usec_timeout88.i.i.i to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %usec_timeout88.i.i.i, align 8
  br label %while.cond89.i.i.i

while.cond89.i.i.i:                               ; preds = %if.end97.i.i.i.while.cond89.i.i.i_crit_edge, %cond.end76.i.i.i
  %old_79.0.i.i.i = phi i32 [ 0, %cond.end76.i.i.i ], [ %old_79.1.i.i.i, %if.end97.i.i.i.while.cond89.i.i.i_crit_edge ]
  %tmp_80.0.i.i.i = phi i32 [ %call86.i.i.i, %cond.end76.i.i.i ], [ %call103.i.i.i, %if.end97.i.i.i.while.cond89.i.i.i_crit_edge ]
  %loop87.0.i.i.i = phi i32 [ %279, %cond.end76.i.i.i ], [ %dec104.i.i.i, %if.end97.i.i.i.while.cond89.i.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %tmp_80.0.i.i.i)
  %cmp91.not.i.i.i = icmp eq i32 %tmp_80.0.i.i.i, 0
  br i1 %cmp91.not.i.i.i, label %while.cond89.i.i.i.if.end118.i.i.i_crit_edge, label %while.body92.i.i.i

while.cond89.i.i.i.if.end118.i.i.i_crit_edge:     ; preds = %while.cond89.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end118.i.i.i

while.body92.i.i.i:                               ; preds = %while.cond89.i.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_79.0.i.i.i, i32 %tmp_80.0.i.i.i)
  %cmp93.not.i.i.i = icmp eq i32 %old_79.0.i.i.i, %tmp_80.0.i.i.i
  br i1 %cmp93.not.i.i.i, label %if.else96.i.i.i, label %if.then94.i.i.i

if.then94.i.i.i:                                  ; preds = %while.body92.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %280 = ptrtoint ptr %usec_timeout88.i.i.i to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %usec_timeout88.i.i.i, align 8
  br label %if.end97.i.i.i

if.else96.i.i.i:                                  ; preds = %while.body92.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %282 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %282(i32 noundef 214748) #7
  br label %if.end97.i.i.i

if.end97.i.i.i:                                   ; preds = %if.else96.i.i.i, %if.then94.i.i.i
  %old_79.1.i.i.i = phi i32 [ %tmp_80.0.i.i.i, %if.then94.i.i.i ], [ %old_79.0.i.i.i, %if.else96.i.i.i ]
  %loop87.1.i.i.i = phi i32 [ %281, %if.then94.i.i.i ], [ %loop87.0.i.i.i, %if.else96.i.i.i ]
  %283 = ptrtoint ptr %arrayidx82.i.i.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load ptr, ptr %arrayidx82.i.i.i, align 8
  %arrayidx101.i.i.i = getelementptr i32, ptr %284, i32 1
  %285 = ptrtoint ptr %arrayidx101.i.i.i to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %arrayidx101.i.i.i, align 4
  %add102.i.i.i = add i32 %286, 193
  %call103.i.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add102.i.i.i, i32 noundef 0) #7
  %dec104.i.i.i = add i32 %loop87.1.i.i.i, -1
  %tobool105.not.i.i.i = icmp eq i32 %dec104.i.i.i, 0
  br i1 %tobool105.not.i.i.i, label %do.end109.i.i.i, label %if.end97.i.i.i.while.cond89.i.i.i_crit_edge

if.end97.i.i.i.while.cond89.i.i.i_crit_edge:      ; preds = %if.end97.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond89.i.i.i

do.end109.i.i.i:                                  ; preds = %if.end97.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call112.i.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.55, i32 noundef 0, i32 noundef %call103.i.i.i) #10
  br label %if.end118.i.i.i

if.end118.i.i.i:                                  ; preds = %do.end109.i.i.i, %while.cond89.i.i.i.if.end118.i.i.i_crit_edge, %do.end.i.i.i, %while.cond.i.i.i.if.end118.i.i.i_crit_edge
  %287 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load i32, ptr %virt45.i.i.i, align 8
  %and121.i.i.i = and i32 %288, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and121.i.i.i)
  %tobool122.not.i.i.i = icmp eq i32 %and121.i.i.i, 0
  br i1 %tobool122.not.i.i.i, label %if.end118.i.i.i.cond.false144.i.i.i_crit_edge, label %land.lhs.true123.i.i.i

if.end118.i.i.i.cond.false144.i.i.i_crit_edge:    ; preds = %if.end118.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false144.i.i.i

land.lhs.true123.i.i.i:                           ; preds = %if.end118.i.i.i
  %funcs126.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %289 = ptrtoint ptr %funcs126.i.i.i to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load ptr, ptr %funcs126.i.i.i, align 4
  %tobool127.not.i.i.i = icmp eq ptr %290, null
  br i1 %tobool127.not.i.i.i, label %land.lhs.true123.i.i.i.cond.false144.i.i.i_crit_edge, label %land.lhs.true128.i.i.i

land.lhs.true123.i.i.i.cond.false144.i.i.i_crit_edge: ; preds = %land.lhs.true123.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false144.i.i.i

land.lhs.true128.i.i.i:                           ; preds = %land.lhs.true123.i.i.i
  %sriov_rreg.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %290, i32 0, i32 13
  %291 = ptrtoint ptr %sriov_rreg.i.i.i to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %sriov_rreg.i.i.i, align 4
  %tobool132.not.i.i.i = icmp eq ptr %292, null
  br i1 %tobool132.not.i.i.i, label %land.lhs.true128.i.i.i.cond.false144.i.i.i_crit_edge, label %cond.true133.i.i.i

land.lhs.true128.i.i.i.cond.false144.i.i.i_crit_edge: ; preds = %land.lhs.true128.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false144.i.i.i

cond.true133.i.i.i:                               ; preds = %land.lhs.true128.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx139.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %293 = ptrtoint ptr %arrayidx139.i.i.i to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load ptr, ptr %arrayidx139.i.i.i, align 8
  %arrayidx141.i.i.i = getelementptr i32, ptr %294, i32 1
  %295 = ptrtoint ptr %arrayidx141.i.i.i to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load i32, ptr %arrayidx141.i.i.i, align 4
  %add142.i.i.i = add i32 %296, 196
  %call143.i.i.i = tail call i32 %292(ptr noundef %handle, i32 noundef %add142.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end151.i.i.i

cond.false144.i.i.i:                              ; preds = %land.lhs.true128.i.i.i.cond.false144.i.i.i_crit_edge, %land.lhs.true123.i.i.i.cond.false144.i.i.i_crit_edge, %if.end118.i.i.i.cond.false144.i.i.i_crit_edge
  %arrayidx146.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %297 = ptrtoint ptr %arrayidx146.i.i.i to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load ptr, ptr %arrayidx146.i.i.i, align 8
  %arrayidx148.i.i.i = getelementptr i32, ptr %298, i32 1
  %299 = ptrtoint ptr %arrayidx148.i.i.i to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load i32, ptr %arrayidx148.i.i.i, align 4
  %add149.i.i.i = add i32 %300, 196
  %call150.i.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add149.i.i.i, i32 noundef 0) #7
  br label %cond.end151.i.i.i

cond.end151.i.i.i:                                ; preds = %cond.false144.i.i.i, %cond.true133.i.i.i
  %cond.i.i.i = phi i32 [ %call143.i.i.i, %cond.true133.i.i.i ], [ %call150.i.i.i, %cond.false144.i.i.i ]
  %and152.i.i.i = and i32 %cond.i.i.i, -260
  %301 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %301)
  %302 = load i32, ptr %pg_flags.i, align 4
  %and154.i.i.i = and i32 %302, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and154.i.i.i)
  %tobool155.not.i.i.i = icmp eq i32 %and154.i.i.i, 0
  %or.i.i.i = or i32 %and152.i.i.i, 258
  %spec.select.i.i.i = select i1 %tobool155.not.i.i.i, i32 %and152.i.i.i, i32 %or.i.i.i
  %303 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load i32, ptr %virt45.i.i.i, align 8
  %and160.i.i.i = and i32 %304, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and160.i.i.i)
  %tobool161.not.i.i.i = icmp eq i32 %and160.i.i.i, 0
  br i1 %tobool161.not.i.i.i, label %cond.end151.i.i.i.cond.false183.i.i.i_crit_edge, label %land.lhs.true162.i.i.i

cond.end151.i.i.i.cond.false183.i.i.i_crit_edge:  ; preds = %cond.end151.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183.i.i.i

land.lhs.true162.i.i.i:                           ; preds = %cond.end151.i.i.i
  %funcs165.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %305 = ptrtoint ptr %funcs165.i.i.i to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load ptr, ptr %funcs165.i.i.i, align 4
  %tobool166.not.i.i.i = icmp eq ptr %306, null
  br i1 %tobool166.not.i.i.i, label %land.lhs.true162.i.i.i.cond.false183.i.i.i_crit_edge, label %land.lhs.true167.i.i.i

land.lhs.true162.i.i.i.cond.false183.i.i.i_crit_edge: ; preds = %land.lhs.true162.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183.i.i.i

land.lhs.true167.i.i.i:                           ; preds = %land.lhs.true162.i.i.i
  %sriov_wreg171.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %306, i32 0, i32 12
  %307 = ptrtoint ptr %sriov_wreg171.i.i.i to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load ptr, ptr %sriov_wreg171.i.i.i, align 4
  %tobool172.not.i.i.i = icmp eq ptr %308, null
  br i1 %tobool172.not.i.i.i, label %land.lhs.true167.i.i.i.cond.false183.i.i.i_crit_edge, label %cond.true173.i.i.i

land.lhs.true167.i.i.i.cond.false183.i.i.i_crit_edge: ; preds = %land.lhs.true167.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183.i.i.i

cond.true173.i.i.i:                               ; preds = %land.lhs.true167.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx179.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %309 = ptrtoint ptr %arrayidx179.i.i.i to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load ptr, ptr %arrayidx179.i.i.i, align 8
  %arrayidx181.i.i.i = getelementptr i32, ptr %310, i32 1
  %311 = ptrtoint ptr %arrayidx181.i.i.i to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %arrayidx181.i.i.i, align 4
  %add182.i.i.i = add i32 %312, 196
  tail call void %308(ptr noundef %handle, i32 noundef %add182.i.i.i, i32 noundef %spec.select.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_1_0_disable_static_power_gating.exit.i.i

cond.false183.i.i.i:                              ; preds = %land.lhs.true167.i.i.i.cond.false183.i.i.i_crit_edge, %land.lhs.true162.i.i.i.cond.false183.i.i.i_crit_edge, %cond.end151.i.i.i.cond.false183.i.i.i_crit_edge
  %arrayidx185.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %313 = ptrtoint ptr %arrayidx185.i.i.i to i32
  call void @__asan_load4_noabort(i32 %313)
  %314 = load ptr, ptr %arrayidx185.i.i.i, align 8
  %arrayidx187.i.i.i = getelementptr i32, ptr %314, i32 1
  %315 = ptrtoint ptr %arrayidx187.i.i.i to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %arrayidx187.i.i.i, align 4
  %add188.i.i.i = add i32 %316, 196
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add188.i.i.i, i32 noundef %spec.select.i.i.i, i32 noundef 0) #7
  br label %vcn_1_0_disable_static_power_gating.exit.i.i

vcn_1_0_disable_static_power_gating.exit.i.i:     ; preds = %cond.false183.i.i.i, %cond.true173.i.i.i
  %317 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %virt45.i.i.i, align 8
  %and.i.i21 = and i32 %318, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i21)
  %tobool.not.i.i22 = icmp eq i32 %and.i.i21, 0
  br i1 %tobool.not.i.i22, label %vcn_1_0_disable_static_power_gating.exit.i.i.cond.false.i.i29_crit_edge, label %land.lhs.true.i.i24

vcn_1_0_disable_static_power_gating.exit.i.i.cond.false.i.i29_crit_edge: ; preds = %vcn_1_0_disable_static_power_gating.exit.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i29

land.lhs.true.i.i24:                              ; preds = %vcn_1_0_disable_static_power_gating.exit.i.i
  %funcs.i.i23 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %319 = ptrtoint ptr %funcs.i.i23 to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load ptr, ptr %funcs.i.i23, align 4
  %tobool1.not.i.i = icmp eq ptr %320, null
  br i1 %tobool1.not.i.i, label %land.lhs.true.i.i24.cond.false.i.i29_crit_edge, label %land.lhs.true2.i.i

land.lhs.true.i.i24.cond.false.i.i29_crit_edge:   ; preds = %land.lhs.true.i.i24
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i29

land.lhs.true2.i.i:                               ; preds = %land.lhs.true.i.i24
  %sriov_rreg.i.i25 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %320, i32 0, i32 13
  %321 = ptrtoint ptr %sriov_rreg.i.i25 to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load ptr, ptr %sriov_rreg.i.i25, align 4
  %tobool6.not.i.i = icmp eq ptr %322, null
  br i1 %tobool6.not.i.i, label %land.lhs.true2.i.i.cond.false.i.i29_crit_edge, label %cond.true.i.i28

land.lhs.true2.i.i.cond.false.i.i29_crit_edge:    ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i29

cond.true.i.i28:                                  ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %323 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load ptr, ptr %arrayidx.i.i, align 8
  %arrayidx12.i.i = getelementptr i32, ptr %324, i32 1
  %325 = ptrtoint ptr %arrayidx12.i.i to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load i32, ptr %arrayidx12.i.i, align 4
  %add.i.i26 = add i32 %326, 1455
  %call.i.i27 = tail call i32 %322(ptr noundef %handle, i32 noundef %add.i.i26, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i33

cond.false.i.i29:                                 ; preds = %land.lhs.true2.i.i.cond.false.i.i29_crit_edge, %land.lhs.true.i.i24.cond.false.i.i29_crit_edge, %vcn_1_0_disable_static_power_gating.exit.i.i.cond.false.i.i29_crit_edge
  %arrayidx14.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %327 = ptrtoint ptr %arrayidx14.i.i to i32
  call void @__asan_load4_noabort(i32 %327)
  %328 = load ptr, ptr %arrayidx14.i.i, align 8
  %arrayidx16.i.i = getelementptr i32, ptr %328, i32 1
  %329 = ptrtoint ptr %arrayidx16.i.i to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load i32, ptr %arrayidx16.i.i, align 4
  %add17.i.i = add i32 %330, 1455
  %call18.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add17.i.i, i32 noundef 0) #7
  br label %cond.end.i.i33

cond.end.i.i33:                                   ; preds = %cond.false.i.i29, %cond.true.i.i28
  %cond.i.i30 = phi i32 [ %call.i.i27, %cond.true.i.i28 ], [ %call18.i.i, %cond.false.i.i29 ]
  %or.i.i31 = or i32 %cond.i.i30, 4
  %331 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %virt45.i.i.i, align 8
  %and21.i.i = and i32 %332, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and21.i.i)
  %tobool22.not.i.i32 = icmp eq i32 %and21.i.i, 0
  br i1 %tobool22.not.i.i32, label %cond.end.i.i33.cond.false43.i.i_crit_edge, label %land.lhs.true23.i.i35

cond.end.i.i33.cond.false43.i.i_crit_edge:        ; preds = %cond.end.i.i33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false43.i.i

land.lhs.true23.i.i35:                            ; preds = %cond.end.i.i33
  %funcs26.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %333 = ptrtoint ptr %funcs26.i.i to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load ptr, ptr %funcs26.i.i, align 4
  %tobool27.not.i.i34 = icmp eq ptr %334, null
  br i1 %tobool27.not.i.i34, label %land.lhs.true23.i.i35.cond.false43.i.i_crit_edge, label %land.lhs.true28.i.i

land.lhs.true23.i.i35.cond.false43.i.i_crit_edge: ; preds = %land.lhs.true23.i.i35
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false43.i.i

land.lhs.true28.i.i:                              ; preds = %land.lhs.true23.i.i35
  %sriov_wreg.i.i36 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %334, i32 0, i32 12
  %335 = ptrtoint ptr %sriov_wreg.i.i36 to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load ptr, ptr %sriov_wreg.i.i36, align 4
  %tobool32.not.i.i = icmp eq ptr %336, null
  br i1 %tobool32.not.i.i, label %land.lhs.true28.i.i.cond.false43.i.i_crit_edge, label %cond.true33.i.i

land.lhs.true28.i.i.cond.false43.i.i_crit_edge:   ; preds = %land.lhs.true28.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false43.i.i

cond.true33.i.i:                                  ; preds = %land.lhs.true28.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx39.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %337 = ptrtoint ptr %arrayidx39.i.i to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load ptr, ptr %arrayidx39.i.i, align 8
  %arrayidx41.i.i37 = getelementptr i32, ptr %338, i32 1
  %339 = ptrtoint ptr %arrayidx41.i.i37 to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load i32, ptr %arrayidx41.i.i37, align 4
  %add42.i.i38 = add i32 %340, 1455
  tail call void %336(ptr noundef %handle, i32 noundef %add42.i.i38, i32 noundef %or.i.i31, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end49.i.i

cond.false43.i.i:                                 ; preds = %land.lhs.true28.i.i.cond.false43.i.i_crit_edge, %land.lhs.true23.i.i35.cond.false43.i.i_crit_edge, %cond.end.i.i33.cond.false43.i.i_crit_edge
  %arrayidx45.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %341 = ptrtoint ptr %arrayidx45.i.i to i32
  call void @__asan_load4_noabort(i32 %341)
  %342 = load ptr, ptr %arrayidx45.i.i, align 8
  %arrayidx47.i.i = getelementptr i32, ptr %342, i32 1
  %343 = ptrtoint ptr %arrayidx47.i.i to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load i32, ptr %arrayidx47.i.i, align 4
  %add48.i.i = add i32 %344, 1455
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add48.i.i, i32 noundef %or.i.i31, i32 noundef 0) #7
  br label %cond.end49.i.i

cond.end49.i.i:                                   ; preds = %cond.false43.i.i, %cond.true33.i.i
  tail call fastcc void @vcn_v1_0_disable_clock_gating(ptr noundef %handle) #7
  %arrayidx51.i.i39 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %345 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx53.i.i = getelementptr i32, ptr %346, i32 1
  %347 = ptrtoint ptr %arrayidx53.i.i to i32
  call void @__asan_load4_noabort(i32 %347)
  %348 = load i32, ptr %arrayidx53.i.i, align 4
  %add54.i.i = add i32 %348, 1344
  %call55.i.i40 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add54.i.i, i32 noundef 0) #7
  %and56.i.i = and i32 %call55.i.i40, -3
  %349 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx61.i.i = getelementptr i32, ptr %350, i32 1
  %351 = ptrtoint ptr %arrayidx61.i.i to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %arrayidx61.i.i, align 4
  %add62.i.i = add i32 %352, 1344
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add62.i.i, i32 noundef %and56.i.i, i32 noundef 0) #7
  %353 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load i32, ptr %virt45.i.i.i, align 8
  %and65.i.i = and i32 %354, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and65.i.i)
  %tobool66.not.i.i = icmp eq i32 %and65.i.i, 0
  br i1 %tobool66.not.i.i, label %cond.end49.i.i.cond.false89.i.i_crit_edge, label %land.lhs.true67.i.i

cond.end49.i.i.cond.false89.i.i_crit_edge:        ; preds = %cond.end49.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false89.i.i

land.lhs.true67.i.i:                              ; preds = %cond.end49.i.i
  %funcs70.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %355 = ptrtoint ptr %funcs70.i.i to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load ptr, ptr %funcs70.i.i, align 4
  %tobool71.not.i.i = icmp eq ptr %356, null
  br i1 %tobool71.not.i.i, label %land.lhs.true67.i.i.cond.false89.i.i_crit_edge, label %land.lhs.true72.i.i

land.lhs.true67.i.i.cond.false89.i.i_crit_edge:   ; preds = %land.lhs.true67.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false89.i.i

land.lhs.true72.i.i:                              ; preds = %land.lhs.true67.i.i
  %sriov_rreg76.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %356, i32 0, i32 13
  %357 = ptrtoint ptr %sriov_rreg76.i.i to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %sriov_rreg76.i.i, align 4
  %tobool77.not.i.i = icmp eq ptr %358, null
  br i1 %tobool77.not.i.i, label %land.lhs.true72.i.i.cond.false89.i.i_crit_edge, label %cond.true78.i.i

land.lhs.true72.i.i.cond.false89.i.i_crit_edge:   ; preds = %land.lhs.true72.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false89.i.i

cond.true78.i.i:                                  ; preds = %land.lhs.true72.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %359 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx86.i.i = getelementptr i32, ptr %360, i32 1
  %361 = ptrtoint ptr %arrayidx86.i.i to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load i32, ptr %arrayidx86.i.i, align 4
  %add87.i.i = add i32 %362, 1382
  %call88.i.i = tail call i32 %358(ptr noundef %handle, i32 noundef %add87.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end96.i.i

cond.false89.i.i:                                 ; preds = %land.lhs.true72.i.i.cond.false89.i.i_crit_edge, %land.lhs.true67.i.i.cond.false89.i.i_crit_edge, %cond.end49.i.i.cond.false89.i.i_crit_edge
  %363 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx93.i.i = getelementptr i32, ptr %364, i32 1
  %365 = ptrtoint ptr %arrayidx93.i.i to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load i32, ptr %arrayidx93.i.i, align 4
  %add94.i.i = add i32 %366, 1382
  %call95.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add94.i.i, i32 noundef 0) #7
  br label %cond.end96.i.i

cond.end96.i.i:                                   ; preds = %cond.false89.i.i, %cond.true78.i.i
  %cond97.i.i = phi i32 [ %call88.i.i, %cond.true78.i.i ], [ %call95.i.i, %cond.false89.i.i ]
  %367 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load i32, ptr %virt45.i.i.i, align 8
  %and100.i.i = and i32 %368, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and100.i.i)
  %tobool101.not.i.i = icmp eq i32 %and100.i.i, 0
  br i1 %tobool101.not.i.i, label %cond.end96.i.i.cond.false127.i.i_crit_edge, label %land.lhs.true102.i.i

cond.end96.i.i.cond.false127.i.i_crit_edge:       ; preds = %cond.end96.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false127.i.i

land.lhs.true102.i.i:                             ; preds = %cond.end96.i.i
  %funcs105.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %369 = ptrtoint ptr %funcs105.i.i to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load ptr, ptr %funcs105.i.i, align 4
  %tobool106.not.i.i = icmp eq ptr %370, null
  br i1 %tobool106.not.i.i, label %land.lhs.true102.i.i.cond.false127.i.i_crit_edge, label %land.lhs.true107.i.i

land.lhs.true102.i.i.cond.false127.i.i_crit_edge: ; preds = %land.lhs.true102.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false127.i.i

land.lhs.true107.i.i:                             ; preds = %land.lhs.true102.i.i
  %sriov_wreg111.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %370, i32 0, i32 12
  %371 = ptrtoint ptr %sriov_wreg111.i.i to i32
  call void @__asan_load4_noabort(i32 %371)
  %372 = load ptr, ptr %sriov_wreg111.i.i, align 4
  %tobool112.not.i.i = icmp eq ptr %372, null
  br i1 %tobool112.not.i.i, label %land.lhs.true107.i.i.cond.false127.i.i_crit_edge, label %cond.true113.i.i

land.lhs.true107.i.i.cond.false127.i.i_crit_edge: ; preds = %land.lhs.true107.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false127.i.i

cond.true113.i.i:                                 ; preds = %land.lhs.true107.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %373 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %373)
  %374 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx121.i.i = getelementptr i32, ptr %374, i32 1
  %375 = ptrtoint ptr %arrayidx121.i.i to i32
  call void @__asan_load4_noabort(i32 %375)
  %376 = load i32, ptr %arrayidx121.i.i, align 4
  %add122.i.i = add i32 %376, 1382
  %or126.i.i = or i32 %cond97.i.i, 2109696
  tail call void %372(ptr noundef %handle, i32 noundef %add122.i.i, i32 noundef %or126.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end137.i.i

cond.false127.i.i:                                ; preds = %land.lhs.true107.i.i.cond.false127.i.i_crit_edge, %land.lhs.true102.i.i.cond.false127.i.i_crit_edge, %cond.end96.i.i.cond.false127.i.i_crit_edge
  %377 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx131.i.i41 = getelementptr i32, ptr %378, i32 1
  %379 = ptrtoint ptr %arrayidx131.i.i41 to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load i32, ptr %arrayidx131.i.i41, align 4
  %add132.i.i42 = add i32 %380, 1382
  %or136.i.i = or i32 %cond97.i.i, 2109696
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add132.i.i42, i32 noundef %or136.i.i, i32 noundef 0) #7
  br label %cond.end137.i.i

cond.end137.i.i:                                  ; preds = %cond.false127.i.i, %cond.true113.i.i
  %381 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %381)
  %382 = load i32, ptr %virt45.i.i.i, align 8
  %and140.i.i = and i32 %382, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and140.i.i)
  %tobool141.not.i.i = icmp eq i32 %and140.i.i, 0
  br i1 %tobool141.not.i.i, label %cond.end137.i.i.cond.false163.i.i_crit_edge, label %land.lhs.true142.i.i

cond.end137.i.i.cond.false163.i.i_crit_edge:      ; preds = %cond.end137.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false163.i.i

land.lhs.true142.i.i:                             ; preds = %cond.end137.i.i
  %funcs145.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %383 = ptrtoint ptr %funcs145.i.i to i32
  call void @__asan_load4_noabort(i32 %383)
  %384 = load ptr, ptr %funcs145.i.i, align 4
  %tobool146.not.i.i = icmp eq ptr %384, null
  br i1 %tobool146.not.i.i, label %land.lhs.true142.i.i.cond.false163.i.i_crit_edge, label %land.lhs.true147.i.i

land.lhs.true142.i.i.cond.false163.i.i_crit_edge: ; preds = %land.lhs.true142.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false163.i.i

land.lhs.true147.i.i:                             ; preds = %land.lhs.true142.i.i
  %sriov_wreg151.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %384, i32 0, i32 12
  %385 = ptrtoint ptr %sriov_wreg151.i.i to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load ptr, ptr %sriov_wreg151.i.i, align 4
  %tobool152.not.i.i = icmp eq ptr %386, null
  br i1 %tobool152.not.i.i, label %land.lhs.true147.i.i.cond.false163.i.i_crit_edge, label %cond.true153.i.i

land.lhs.true147.i.i.cond.false163.i.i_crit_edge: ; preds = %land.lhs.true147.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false163.i.i

cond.true153.i.i:                                 ; preds = %land.lhs.true147.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %387 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx161.i.i = getelementptr i32, ptr %388, i32 1
  %389 = ptrtoint ptr %arrayidx161.i.i to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load i32, ptr %arrayidx161.i.i, align 4
  %add162.i.i = add i32 %390, 1389
  tail call void %386(ptr noundef %handle, i32 noundef %add162.i.i, i32 noundef 10, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end169.i.i

cond.false163.i.i:                                ; preds = %land.lhs.true147.i.i.cond.false163.i.i_crit_edge, %land.lhs.true142.i.i.cond.false163.i.i_crit_edge, %cond.end137.i.i.cond.false163.i.i_crit_edge
  %391 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx167.i.i = getelementptr i32, ptr %392, i32 1
  %393 = ptrtoint ptr %arrayidx167.i.i to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load i32, ptr %arrayidx167.i.i, align 4
  %add168.i.i = add i32 %394, 1389
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add168.i.i, i32 noundef 10, i32 noundef 0) #7
  br label %cond.end169.i.i

cond.end169.i.i:                                  ; preds = %cond.false163.i.i, %cond.true153.i.i
  %395 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load i32, ptr %virt45.i.i.i, align 8
  %and172.i.i = and i32 %396, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and172.i.i)
  %tobool173.not.i.i = icmp eq i32 %and172.i.i, 0
  br i1 %tobool173.not.i.i, label %cond.end169.i.i.cond.false196.i.i_crit_edge, label %land.lhs.true174.i.i

cond.end169.i.i.cond.false196.i.i_crit_edge:      ; preds = %cond.end169.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false196.i.i

land.lhs.true174.i.i:                             ; preds = %cond.end169.i.i
  %funcs177.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %397 = ptrtoint ptr %funcs177.i.i to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load ptr, ptr %funcs177.i.i, align 4
  %tobool178.not.i.i = icmp eq ptr %398, null
  br i1 %tobool178.not.i.i, label %land.lhs.true174.i.i.cond.false196.i.i_crit_edge, label %land.lhs.true179.i.i

land.lhs.true174.i.i.cond.false196.i.i_crit_edge: ; preds = %land.lhs.true174.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false196.i.i

land.lhs.true179.i.i:                             ; preds = %land.lhs.true174.i.i
  %sriov_rreg183.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %398, i32 0, i32 13
  %399 = ptrtoint ptr %sriov_rreg183.i.i to i32
  call void @__asan_load4_noabort(i32 %399)
  %400 = load ptr, ptr %sriov_rreg183.i.i, align 4
  %tobool184.not.i.i = icmp eq ptr %400, null
  br i1 %tobool184.not.i.i, label %land.lhs.true179.i.i.cond.false196.i.i_crit_edge, label %cond.true185.i.i

land.lhs.true179.i.i.cond.false196.i.i_crit_edge: ; preds = %land.lhs.true179.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false196.i.i

cond.true185.i.i:                                 ; preds = %land.lhs.true179.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %401 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %401)
  %402 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx193.i.i = getelementptr i32, ptr %402, i32 1
  %403 = ptrtoint ptr %arrayidx193.i.i to i32
  call void @__asan_load4_noabort(i32 %403)
  %404 = load i32, ptr %arrayidx193.i.i, align 4
  %add194.i.i = add i32 %404, 1399
  %call195.i.i = tail call i32 %400(ptr noundef %handle, i32 noundef %add194.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end203.i.i

cond.false196.i.i:                                ; preds = %land.lhs.true179.i.i.cond.false196.i.i_crit_edge, %land.lhs.true174.i.i.cond.false196.i.i_crit_edge, %cond.end169.i.i.cond.false196.i.i_crit_edge
  %405 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %405)
  %406 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx200.i.i = getelementptr i32, ptr %406, i32 1
  %407 = ptrtoint ptr %arrayidx200.i.i to i32
  call void @__asan_load4_noabort(i32 %407)
  %408 = load i32, ptr %arrayidx200.i.i, align 4
  %add201.i.i = add i32 %408, 1399
  %call202.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add201.i.i, i32 noundef 0) #7
  br label %cond.end203.i.i

cond.end203.i.i:                                  ; preds = %cond.false196.i.i, %cond.true185.i.i
  %cond204.i.i = phi i32 [ %call195.i.i, %cond.true185.i.i ], [ %call202.i.i, %cond.false196.i.i ]
  %and205.i.i = and i32 %cond204.i.i, -57
  %or206.i.i = or i32 %and205.i.i, 16
  %409 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %409)
  %410 = load i32, ptr %virt45.i.i.i, align 8
  %and209.i.i = and i32 %410, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and209.i.i)
  %tobool210.not.i.i = icmp eq i32 %and209.i.i, 0
  br i1 %tobool210.not.i.i, label %cond.end203.i.i.cond.false232.i.i_crit_edge, label %land.lhs.true211.i.i

cond.end203.i.i.cond.false232.i.i_crit_edge:      ; preds = %cond.end203.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false232.i.i

land.lhs.true211.i.i:                             ; preds = %cond.end203.i.i
  %funcs214.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %411 = ptrtoint ptr %funcs214.i.i to i32
  call void @__asan_load4_noabort(i32 %411)
  %412 = load ptr, ptr %funcs214.i.i, align 4
  %tobool215.not.i.i = icmp eq ptr %412, null
  br i1 %tobool215.not.i.i, label %land.lhs.true211.i.i.cond.false232.i.i_crit_edge, label %land.lhs.true216.i.i

land.lhs.true211.i.i.cond.false232.i.i_crit_edge: ; preds = %land.lhs.true211.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false232.i.i

land.lhs.true216.i.i:                             ; preds = %land.lhs.true211.i.i
  %sriov_wreg220.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %412, i32 0, i32 12
  %413 = ptrtoint ptr %sriov_wreg220.i.i to i32
  call void @__asan_load4_noabort(i32 %413)
  %414 = load ptr, ptr %sriov_wreg220.i.i, align 4
  %tobool221.not.i.i = icmp eq ptr %414, null
  br i1 %tobool221.not.i.i, label %land.lhs.true216.i.i.cond.false232.i.i_crit_edge, label %cond.true222.i.i

land.lhs.true216.i.i.cond.false232.i.i_crit_edge: ; preds = %land.lhs.true216.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false232.i.i

cond.true222.i.i:                                 ; preds = %land.lhs.true216.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %415 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx230.i.i = getelementptr i32, ptr %416, i32 1
  %417 = ptrtoint ptr %arrayidx230.i.i to i32
  call void @__asan_load4_noabort(i32 %417)
  %418 = load i32, ptr %arrayidx230.i.i, align 4
  %add231.i.i = add i32 %418, 1399
  tail call void %414(ptr noundef %handle, i32 noundef %add231.i.i, i32 noundef %or206.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end238.i.i

cond.false232.i.i:                                ; preds = %land.lhs.true216.i.i.cond.false232.i.i_crit_edge, %land.lhs.true211.i.i.cond.false232.i.i_crit_edge, %cond.end203.i.i.cond.false232.i.i_crit_edge
  %419 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %419)
  %420 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx236.i.i = getelementptr i32, ptr %420, i32 1
  %421 = ptrtoint ptr %arrayidx236.i.i to i32
  call void @__asan_load4_noabort(i32 %421)
  %422 = load i32, ptr %arrayidx236.i.i, align 4
  %add237.i.i = add i32 %422, 1399
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add237.i.i, i32 noundef %or206.i.i, i32 noundef 0) #7
  br label %cond.end238.i.i

cond.end238.i.i:                                  ; preds = %cond.false232.i.i, %cond.true222.i.i
  %423 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %423)
  %424 = load i32, ptr %virt45.i.i.i, align 8
  %and241.i.i = and i32 %424, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and241.i.i)
  %tobool242.not.i.i = icmp eq i32 %and241.i.i, 0
  br i1 %tobool242.not.i.i, label %cond.end238.i.i.cond.false264.i.i_crit_edge, label %land.lhs.true243.i.i

cond.end238.i.i.cond.false264.i.i_crit_edge:      ; preds = %cond.end238.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false264.i.i

land.lhs.true243.i.i:                             ; preds = %cond.end238.i.i
  %funcs246.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %425 = ptrtoint ptr %funcs246.i.i to i32
  call void @__asan_load4_noabort(i32 %425)
  %426 = load ptr, ptr %funcs246.i.i, align 4
  %tobool247.not.i.i = icmp eq ptr %426, null
  br i1 %tobool247.not.i.i, label %land.lhs.true243.i.i.cond.false264.i.i_crit_edge, label %land.lhs.true248.i.i

land.lhs.true243.i.i.cond.false264.i.i_crit_edge: ; preds = %land.lhs.true243.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false264.i.i

land.lhs.true248.i.i:                             ; preds = %land.lhs.true243.i.i
  %sriov_wreg252.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %426, i32 0, i32 12
  %427 = ptrtoint ptr %sriov_wreg252.i.i to i32
  call void @__asan_load4_noabort(i32 %427)
  %428 = load ptr, ptr %sriov_wreg252.i.i, align 4
  %tobool253.not.i.i = icmp eq ptr %428, null
  br i1 %tobool253.not.i.i, label %land.lhs.true248.i.i.cond.false264.i.i_crit_edge, label %cond.true254.i.i

land.lhs.true248.i.i.cond.false264.i.i_crit_edge: ; preds = %land.lhs.true248.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false264.i.i

cond.true254.i.i:                                 ; preds = %land.lhs.true248.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %429 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %429)
  %430 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx262.i.i = getelementptr i32, ptr %430, i32 1
  %431 = ptrtoint ptr %arrayidx262.i.i to i32
  call void @__asan_load4_noabort(i32 %431)
  %432 = load i32, ptr %arrayidx262.i.i, align 4
  %add263.i.i = add i32 %432, 1401
  tail call void %428(ptr noundef %handle, i32 noundef %add263.i.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end270.i.i43

cond.false264.i.i:                                ; preds = %land.lhs.true248.i.i.cond.false264.i.i_crit_edge, %land.lhs.true243.i.i.cond.false264.i.i_crit_edge, %cond.end238.i.i.cond.false264.i.i_crit_edge
  %433 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx268.i.i = getelementptr i32, ptr %434, i32 1
  %435 = ptrtoint ptr %arrayidx268.i.i to i32
  call void @__asan_load4_noabort(i32 %435)
  %436 = load i32, ptr %arrayidx268.i.i, align 4
  %add269.i.i = add i32 %436, 1401
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add269.i.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end270.i.i43

cond.end270.i.i43:                                ; preds = %cond.false264.i.i, %cond.true254.i.i
  %437 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %437)
  %438 = load i32, ptr %virt45.i.i.i, align 8
  %and273.i.i = and i32 %438, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and273.i.i)
  %tobool274.not.i.i = icmp eq i32 %and273.i.i, 0
  br i1 %tobool274.not.i.i, label %cond.end270.i.i43.cond.false296.i.i_crit_edge, label %land.lhs.true275.i.i

cond.end270.i.i43.cond.false296.i.i_crit_edge:    ; preds = %cond.end270.i.i43
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i.i

land.lhs.true275.i.i:                             ; preds = %cond.end270.i.i43
  %funcs278.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %439 = ptrtoint ptr %funcs278.i.i to i32
  call void @__asan_load4_noabort(i32 %439)
  %440 = load ptr, ptr %funcs278.i.i, align 4
  %tobool279.not.i.i = icmp eq ptr %440, null
  br i1 %tobool279.not.i.i, label %land.lhs.true275.i.i.cond.false296.i.i_crit_edge, label %land.lhs.true280.i.i

land.lhs.true275.i.i.cond.false296.i.i_crit_edge: ; preds = %land.lhs.true275.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i.i

land.lhs.true280.i.i:                             ; preds = %land.lhs.true275.i.i
  %sriov_wreg284.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %440, i32 0, i32 12
  %441 = ptrtoint ptr %sriov_wreg284.i.i to i32
  call void @__asan_load4_noabort(i32 %441)
  %442 = load ptr, ptr %sriov_wreg284.i.i, align 4
  %tobool285.not.i.i = icmp eq ptr %442, null
  br i1 %tobool285.not.i.i, label %land.lhs.true280.i.i.cond.false296.i.i_crit_edge, label %cond.true286.i.i

land.lhs.true280.i.i.cond.false296.i.i_crit_edge: ; preds = %land.lhs.true280.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i.i

cond.true286.i.i:                                 ; preds = %land.lhs.true280.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %443 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %443)
  %444 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx294.i.i = getelementptr i32, ptr %444, i32 1
  %445 = ptrtoint ptr %arrayidx294.i.i to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load i32, ptr %arrayidx294.i.i, align 4
  %add295.i.i = add i32 %446, 1403
  tail call void %442(ptr noundef %handle, i32 noundef %add295.i.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end302.i.i

cond.false296.i.i:                                ; preds = %land.lhs.true280.i.i.cond.false296.i.i_crit_edge, %land.lhs.true275.i.i.cond.false296.i.i_crit_edge, %cond.end270.i.i43.cond.false296.i.i_crit_edge
  %447 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx300.i.i = getelementptr i32, ptr %448, i32 1
  %449 = ptrtoint ptr %arrayidx300.i.i to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load i32, ptr %arrayidx300.i.i, align 4
  %add301.i.i = add i32 %450, 1403
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add301.i.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end302.i.i

cond.end302.i.i:                                  ; preds = %cond.false296.i.i, %cond.true286.i.i
  %451 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %451)
  %452 = load i32, ptr %virt45.i.i.i, align 8
  %and305.i.i = and i32 %452, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and305.i.i)
  %tobool306.not.i.i = icmp eq i32 %and305.i.i, 0
  br i1 %tobool306.not.i.i, label %cond.end302.i.i.cond.false328.i.i_crit_edge, label %land.lhs.true307.i.i

cond.end302.i.i.cond.false328.i.i_crit_edge:      ; preds = %cond.end302.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false328.i.i

land.lhs.true307.i.i:                             ; preds = %cond.end302.i.i
  %funcs310.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %453 = ptrtoint ptr %funcs310.i.i to i32
  call void @__asan_load4_noabort(i32 %453)
  %454 = load ptr, ptr %funcs310.i.i, align 4
  %tobool311.not.i.i = icmp eq ptr %454, null
  br i1 %tobool311.not.i.i, label %land.lhs.true307.i.i.cond.false328.i.i_crit_edge, label %land.lhs.true312.i.i

land.lhs.true307.i.i.cond.false328.i.i_crit_edge: ; preds = %land.lhs.true307.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false328.i.i

land.lhs.true312.i.i:                             ; preds = %land.lhs.true307.i.i
  %sriov_wreg316.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %454, i32 0, i32 12
  %455 = ptrtoint ptr %sriov_wreg316.i.i to i32
  call void @__asan_load4_noabort(i32 %455)
  %456 = load ptr, ptr %sriov_wreg316.i.i, align 4
  %tobool317.not.i.i = icmp eq ptr %456, null
  br i1 %tobool317.not.i.i, label %land.lhs.true312.i.i.cond.false328.i.i_crit_edge, label %cond.true318.i.i

land.lhs.true312.i.i.cond.false328.i.i_crit_edge: ; preds = %land.lhs.true312.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false328.i.i

cond.true318.i.i:                                 ; preds = %land.lhs.true312.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %457 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %457)
  %458 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx326.i.i = getelementptr i32, ptr %458, i32 1
  %459 = ptrtoint ptr %arrayidx326.i.i to i32
  call void @__asan_load4_noabort(i32 %459)
  %460 = load i32, ptr %arrayidx326.i.i, align 4
  %add327.i.i = add i32 %460, 1405
  tail call void %456(ptr noundef %handle, i32 noundef %add327.i.i, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end334.i.i

cond.false328.i.i:                                ; preds = %land.lhs.true312.i.i.cond.false328.i.i_crit_edge, %land.lhs.true307.i.i.cond.false328.i.i_crit_edge, %cond.end302.i.i.cond.false328.i.i_crit_edge
  %461 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %461)
  %462 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx332.i.i = getelementptr i32, ptr %462, i32 1
  %463 = ptrtoint ptr %arrayidx332.i.i to i32
  call void @__asan_load4_noabort(i32 %463)
  %464 = load i32, ptr %arrayidx332.i.i, align 4
  %add333.i.i = add i32 %464, 1405
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add333.i.i, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end334.i.i

cond.end334.i.i:                                  ; preds = %cond.false328.i.i, %cond.true318.i.i
  %fw.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %465 = ptrtoint ptr %fw.i.i.i to i32
  call void @__asan_load4_noabort(i32 %465)
  %466 = load ptr, ptr %fw.i.i.i, align 8
  %467 = ptrtoint ptr %466 to i32
  call void @__asan_load4_noabort(i32 %467)
  %468 = load i32, ptr %466, align 4
  %add2.i.i.i = add i32 %468, 4099
  %and.i2087.i.i = and i32 %add2.i.i.i, -4096
  %load_type.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %469 = ptrtoint ptr %load_type.i.i.i to i32
  call void @__asan_load4_noabort(i32 %469)
  %470 = load i32, ptr %load_type.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %470)
  %cmp.i.i.i = icmp eq i32 %470, 2
  %471 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %471)
  %472 = load i32, ptr %virt45.i.i.i, align 8
  %and3.i.i.i = and i32 %472, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i.i.i)
  %tobool.not.i2088.i.i = icmp eq i32 %and3.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.then.i2089.i.i, label %if.else.i2097.i.i

if.then.i2089.i.i:                                ; preds = %cond.end334.i.i
  br i1 %tobool.not.i2088.i.i, label %if.then.i2089.i.i.cond.false.i2095.i.i_crit_edge, label %land.lhs.true.i2091.i.i

if.then.i2089.i.i.cond.false.i2095.i.i_crit_edge: ; preds = %if.then.i2089.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i2095.i.i

land.lhs.true.i2091.i.i:                          ; preds = %if.then.i2089.i.i
  %funcs.i2090.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %473 = ptrtoint ptr %funcs.i2090.i.i to i32
  call void @__asan_load4_noabort(i32 %473)
  %474 = load ptr, ptr %funcs.i2090.i.i, align 4
  %tobool4.not.i.i.i = icmp eq ptr %474, null
  br i1 %tobool4.not.i.i.i, label %land.lhs.true.i2091.i.i.cond.false.i2095.i.i_crit_edge, label %land.lhs.true5.i.i.i

land.lhs.true.i2091.i.i.cond.false.i2095.i.i_crit_edge: ; preds = %land.lhs.true.i2091.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i2095.i.i

land.lhs.true5.i.i.i:                             ; preds = %land.lhs.true.i2091.i.i
  %sriov_wreg.i2092.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %474, i32 0, i32 12
  %475 = ptrtoint ptr %sriov_wreg.i2092.i.i to i32
  call void @__asan_load4_noabort(i32 %475)
  %476 = load ptr, ptr %sriov_wreg.i2092.i.i, align 4
  %tobool9.not.i.i.i = icmp eq ptr %476, null
  br i1 %tobool9.not.i.i.i, label %land.lhs.true5.i.i.i.cond.false.i2095.i.i_crit_edge, label %cond.true.i2094.i.i

land.lhs.true5.i.i.i.cond.false.i2095.i.i_crit_edge: ; preds = %land.lhs.true5.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i2095.i.i

cond.true.i2094.i.i:                              ; preds = %land.lhs.true5.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %477 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %477)
  %478 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx15.i.i.i = getelementptr i32, ptr %478, i32 1
  %479 = ptrtoint ptr %arrayidx15.i.i.i to i32
  call void @__asan_load4_noabort(i32 %479)
  %480 = load i32, ptr %arrayidx15.i.i.i, align 4
  %add16.i.i.i = add i32 %480, 1119
  %tmr_mc_addr_lo.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 5
  %481 = ptrtoint ptr %tmr_mc_addr_lo.i.i.i to i32
  call void @__asan_load4_noabort(i32 %481)
  %482 = load i32, ptr %tmr_mc_addr_lo.i.i.i, align 8
  tail call void %476(ptr noundef %handle, i32 noundef %add16.i.i.i, i32 noundef %482, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i2096.i.i

cond.false.i2095.i.i:                             ; preds = %land.lhs.true5.i.i.i.cond.false.i2095.i.i_crit_edge, %land.lhs.true.i2091.i.i.cond.false.i2095.i.i_crit_edge, %if.then.i2089.i.i.cond.false.i2095.i.i_crit_edge
  %483 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %483)
  %484 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx22.i.i.i = getelementptr i32, ptr %484, i32 1
  %485 = ptrtoint ptr %arrayidx22.i.i.i to i32
  call void @__asan_load4_noabort(i32 %485)
  %486 = load i32, ptr %arrayidx22.i.i.i, align 4
  %add23.i.i.i = add i32 %486, 1119
  %tmr_mc_addr_lo27.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 5
  %487 = ptrtoint ptr %tmr_mc_addr_lo27.i.i.i to i32
  call void @__asan_load4_noabort(i32 %487)
  %488 = load i32, ptr %tmr_mc_addr_lo27.i.i.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add23.i.i.i, i32 noundef %488, i32 noundef 0) #7
  br label %cond.end.i2096.i.i

cond.end.i2096.i.i:                               ; preds = %cond.false.i2095.i.i, %cond.true.i2094.i.i
  %489 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %489)
  %490 = load i32, ptr %virt45.i.i.i, align 8
  %and30.i.i.i = and i32 %490, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and30.i.i.i)
  %tobool31.not.i.i.i = icmp eq i32 %and30.i.i.i, 0
  br i1 %tobool31.not.i.i.i, label %cond.end.i2096.i.i.cond.false56.i.i.i_crit_edge, label %land.lhs.true32.i.i.i

cond.end.i2096.i.i.cond.false56.i.i.i_crit_edge:  ; preds = %cond.end.i2096.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false56.i.i.i

land.lhs.true32.i.i.i:                            ; preds = %cond.end.i2096.i.i
  %funcs35.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %491 = ptrtoint ptr %funcs35.i.i.i to i32
  call void @__asan_load4_noabort(i32 %491)
  %492 = load ptr, ptr %funcs35.i.i.i, align 4
  %tobool36.not.i.i.i = icmp eq ptr %492, null
  br i1 %tobool36.not.i.i.i, label %land.lhs.true32.i.i.i.cond.false56.i.i.i_crit_edge, label %land.lhs.true37.i.i.i

land.lhs.true32.i.i.i.cond.false56.i.i.i_crit_edge: ; preds = %land.lhs.true32.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false56.i.i.i

land.lhs.true37.i.i.i:                            ; preds = %land.lhs.true32.i.i.i
  %sriov_wreg41.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %492, i32 0, i32 12
  %493 = ptrtoint ptr %sriov_wreg41.i.i.i to i32
  call void @__asan_load4_noabort(i32 %493)
  %494 = load ptr, ptr %sriov_wreg41.i.i.i, align 4
  %tobool42.not.i.i.i = icmp eq ptr %494, null
  br i1 %tobool42.not.i.i.i, label %land.lhs.true37.i.i.i.cond.false56.i.i.i_crit_edge, label %cond.true43.i.i.i

land.lhs.true37.i.i.i.cond.false56.i.i.i_crit_edge: ; preds = %land.lhs.true37.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false56.i.i.i

cond.true43.i.i.i:                                ; preds = %land.lhs.true37.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %495 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %495)
  %496 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx51.i.i.i = getelementptr i32, ptr %496, i32 1
  %497 = ptrtoint ptr %arrayidx51.i.i.i to i32
  call void @__asan_load4_noabort(i32 %497)
  %498 = load i32, ptr %arrayidx51.i.i.i, align 4
  %add52.i.i.i = add i32 %498, 1118
  %tmr_mc_addr_hi.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 6
  %499 = ptrtoint ptr %tmr_mc_addr_hi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %499)
  %500 = load i32, ptr %tmr_mc_addr_hi.i.i.i, align 4
  tail call void %494(ptr noundef %handle, i32 noundef %add52.i.i.i, i32 noundef %500, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end66.i.i.i

cond.false56.i.i.i:                               ; preds = %land.lhs.true37.i.i.i.cond.false56.i.i.i_crit_edge, %land.lhs.true32.i.i.i.cond.false56.i.i.i_crit_edge, %cond.end.i2096.i.i.cond.false56.i.i.i_crit_edge
  %501 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %501)
  %502 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx60.i.i.i = getelementptr i32, ptr %502, i32 1
  %503 = ptrtoint ptr %arrayidx60.i.i.i to i32
  call void @__asan_load4_noabort(i32 %503)
  %504 = load i32, ptr %arrayidx60.i.i.i, align 4
  %add61.i.i.i = add i32 %504, 1118
  %tmr_mc_addr_hi65.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 6
  %505 = ptrtoint ptr %tmr_mc_addr_hi65.i.i.i to i32
  call void @__asan_load4_noabort(i32 %505)
  %506 = load i32, ptr %tmr_mc_addr_hi65.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add61.i.i.i, i32 noundef %506, i32 noundef 0) #7
  br label %cond.end66.i.i.i

cond.end66.i.i.i:                                 ; preds = %cond.false56.i.i.i, %cond.true43.i.i.i
  %507 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %507)
  %508 = load i32, ptr %virt45.i.i.i, align 8
  %and69.i.i.i = and i32 %508, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and69.i.i.i)
  %tobool70.not.i.i.i = icmp eq i32 %and69.i.i.i, 0
  br i1 %tobool70.not.i.i.i, label %cond.end66.i.i.i.cond.false92.i.i.i_crit_edge, label %land.lhs.true71.i.i.i

cond.end66.i.i.i.cond.false92.i.i.i_crit_edge:    ; preds = %cond.end66.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false92.i.i.i

land.lhs.true71.i.i.i:                            ; preds = %cond.end66.i.i.i
  %funcs74.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %509 = ptrtoint ptr %funcs74.i.i.i to i32
  call void @__asan_load4_noabort(i32 %509)
  %510 = load ptr, ptr %funcs74.i.i.i, align 4
  %tobool75.not.i.i.i = icmp eq ptr %510, null
  br i1 %tobool75.not.i.i.i, label %land.lhs.true71.i.i.i.cond.false92.i.i.i_crit_edge, label %land.lhs.true76.i.i.i

land.lhs.true71.i.i.i.cond.false92.i.i.i_crit_edge: ; preds = %land.lhs.true71.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false92.i.i.i

land.lhs.true76.i.i.i:                            ; preds = %land.lhs.true71.i.i.i
  %sriov_wreg80.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %510, i32 0, i32 12
  %511 = ptrtoint ptr %sriov_wreg80.i.i.i to i32
  call void @__asan_load4_noabort(i32 %511)
  %512 = load ptr, ptr %sriov_wreg80.i.i.i, align 4
  %tobool81.not.i.i.i = icmp eq ptr %512, null
  br i1 %tobool81.not.i.i.i, label %land.lhs.true76.i.i.i.cond.false92.i.i.i_crit_edge, label %cond.true82.i.i.i

land.lhs.true76.i.i.i.cond.false92.i.i.i_crit_edge: ; preds = %land.lhs.true76.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false92.i.i.i

cond.true82.i.i.i:                                ; preds = %land.lhs.true76.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %513 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %513)
  %514 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx90.i.i.i = getelementptr i32, ptr %514, i32 1
  %515 = ptrtoint ptr %arrayidx90.i.i.i to i32
  call void @__asan_load4_noabort(i32 %515)
  %516 = load i32, ptr %arrayidx90.i.i.i, align 4
  %add91.i.i.i = add i32 %516, 1410
  tail call void %512(ptr noundef %handle, i32 noundef %add91.i.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %if.end.i2098.i.i

cond.false92.i.i.i:                               ; preds = %land.lhs.true76.i.i.i.cond.false92.i.i.i_crit_edge, %land.lhs.true71.i.i.i.cond.false92.i.i.i_crit_edge, %cond.end66.i.i.i.cond.false92.i.i.i_crit_edge
  %517 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %517)
  %518 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx96.i.i.i = getelementptr i32, ptr %518, i32 1
  %519 = ptrtoint ptr %arrayidx96.i.i.i to i32
  call void @__asan_load4_noabort(i32 %519)
  %520 = load i32, ptr %arrayidx96.i.i.i, align 4
  %add97.i.i.i = add i32 %520, 1410
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add97.i.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %if.end.i2098.i.i

if.else.i2097.i.i:                                ; preds = %cond.end334.i.i
  br i1 %tobool.not.i2088.i.i, label %if.else.i2097.i.i.cond.false126.i.i.i_crit_edge, label %land.lhs.true103.i.i.i

if.else.i2097.i.i.cond.false126.i.i.i_crit_edge:  ; preds = %if.else.i2097.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false126.i.i.i

land.lhs.true103.i.i.i:                           ; preds = %if.else.i2097.i.i
  %funcs106.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %521 = ptrtoint ptr %funcs106.i.i.i to i32
  call void @__asan_load4_noabort(i32 %521)
  %522 = load ptr, ptr %funcs106.i.i.i, align 4
  %tobool107.not.i.i.i = icmp eq ptr %522, null
  br i1 %tobool107.not.i.i.i, label %land.lhs.true103.i.i.i.cond.false126.i.i.i_crit_edge, label %land.lhs.true108.i.i.i

land.lhs.true103.i.i.i.cond.false126.i.i.i_crit_edge: ; preds = %land.lhs.true103.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false126.i.i.i

land.lhs.true108.i.i.i:                           ; preds = %land.lhs.true103.i.i.i
  %sriov_wreg112.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %522, i32 0, i32 12
  %523 = ptrtoint ptr %sriov_wreg112.i.i.i to i32
  call void @__asan_load4_noabort(i32 %523)
  %524 = load ptr, ptr %sriov_wreg112.i.i.i, align 4
  %tobool113.not.i.i.i = icmp eq ptr %524, null
  br i1 %tobool113.not.i.i.i, label %land.lhs.true108.i.i.i.cond.false126.i.i.i_crit_edge, label %cond.true114.i.i.i

land.lhs.true108.i.i.i.cond.false126.i.i.i_crit_edge: ; preds = %land.lhs.true108.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false126.i.i.i

cond.true114.i.i.i:                               ; preds = %land.lhs.true108.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %525 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %525)
  %526 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx122.i.i.i = getelementptr i32, ptr %526, i32 1
  %527 = ptrtoint ptr %arrayidx122.i.i.i to i32
  call void @__asan_load4_noabort(i32 %527)
  %528 = load i32, ptr %arrayidx122.i.i.i, align 4
  %add123.i.i.i = add i32 %528, 1119
  %gpu_addr.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %529 = ptrtoint ptr %gpu_addr.i.i.i to i32
  call void @__asan_load8_noabort(i32 %529)
  %530 = load i64, ptr %gpu_addr.i.i.i, align 8
  %conv.i.i.i = trunc i64 %530 to i32
  tail call void %524(ptr noundef %handle, i32 noundef %add123.i.i.i, i32 noundef %conv.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end138.i.i.i

cond.false126.i.i.i:                              ; preds = %land.lhs.true108.i.i.i.cond.false126.i.i.i_crit_edge, %land.lhs.true103.i.i.i.cond.false126.i.i.i_crit_edge, %if.else.i2097.i.i.cond.false126.i.i.i_crit_edge
  %531 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %531)
  %532 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx130.i.i.i = getelementptr i32, ptr %532, i32 1
  %533 = ptrtoint ptr %arrayidx130.i.i.i to i32
  call void @__asan_load4_noabort(i32 %533)
  %534 = load i32, ptr %arrayidx130.i.i.i, align 4
  %add131.i.i.i = add i32 %534, 1119
  %gpu_addr135.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %535 = ptrtoint ptr %gpu_addr135.i.i.i to i32
  call void @__asan_load8_noabort(i32 %535)
  %536 = load i64, ptr %gpu_addr135.i.i.i, align 8
  %conv137.i.i.i = trunc i64 %536 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add131.i.i.i, i32 noundef %conv137.i.i.i, i32 noundef 0) #7
  br label %cond.end138.i.i.i

cond.end138.i.i.i:                                ; preds = %cond.false126.i.i.i, %cond.true114.i.i.i
  %537 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %537)
  %538 = load i32, ptr %virt45.i.i.i, align 8
  %and141.i.i.i = and i32 %538, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and141.i.i.i)
  %tobool142.not.i.i.i = icmp eq i32 %and141.i.i.i, 0
  br i1 %tobool142.not.i.i.i, label %cond.end138.i.i.i.cond.false170.i.i.i_crit_edge, label %land.lhs.true143.i.i.i

cond.end138.i.i.i.cond.false170.i.i.i_crit_edge:  ; preds = %cond.end138.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false170.i.i.i

land.lhs.true143.i.i.i:                           ; preds = %cond.end138.i.i.i
  %funcs146.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %539 = ptrtoint ptr %funcs146.i.i.i to i32
  call void @__asan_load4_noabort(i32 %539)
  %540 = load ptr, ptr %funcs146.i.i.i, align 4
  %tobool147.not.i.i.i = icmp eq ptr %540, null
  br i1 %tobool147.not.i.i.i, label %land.lhs.true143.i.i.i.cond.false170.i.i.i_crit_edge, label %land.lhs.true148.i.i.i

land.lhs.true143.i.i.i.cond.false170.i.i.i_crit_edge: ; preds = %land.lhs.true143.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false170.i.i.i

land.lhs.true148.i.i.i:                           ; preds = %land.lhs.true143.i.i.i
  %sriov_wreg152.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %540, i32 0, i32 12
  %541 = ptrtoint ptr %sriov_wreg152.i.i.i to i32
  call void @__asan_load4_noabort(i32 %541)
  %542 = load ptr, ptr %sriov_wreg152.i.i.i, align 4
  %tobool153.not.i.i.i = icmp eq ptr %542, null
  br i1 %tobool153.not.i.i.i, label %land.lhs.true148.i.i.i.cond.false170.i.i.i_crit_edge, label %cond.true154.i.i.i

land.lhs.true148.i.i.i.cond.false170.i.i.i_crit_edge: ; preds = %land.lhs.true148.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false170.i.i.i

cond.true154.i.i.i:                               ; preds = %land.lhs.true148.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %543 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %543)
  %544 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx162.i.i.i = getelementptr i32, ptr %544, i32 1
  %545 = ptrtoint ptr %arrayidx162.i.i.i to i32
  call void @__asan_load4_noabort(i32 %545)
  %546 = load i32, ptr %arrayidx162.i.i.i, align 4
  %add163.i.i.i = add i32 %546, 1118
  %gpu_addr167.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %547 = ptrtoint ptr %gpu_addr167.i.i.i to i32
  call void @__asan_load8_noabort(i32 %547)
  %548 = load i64, ptr %gpu_addr167.i.i.i, align 8
  %shr.i.i.i = lshr i64 %548, 32
  %conv169.i.i.i = trunc i64 %shr.i.i.i to i32
  tail call void %542(ptr noundef %handle, i32 noundef %add163.i.i.i, i32 noundef %conv169.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end183.i.i.i

cond.false170.i.i.i:                              ; preds = %land.lhs.true148.i.i.i.cond.false170.i.i.i_crit_edge, %land.lhs.true143.i.i.i.cond.false170.i.i.i_crit_edge, %cond.end138.i.i.i.cond.false170.i.i.i_crit_edge
  %549 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %549)
  %550 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx174.i.i.i = getelementptr i32, ptr %550, i32 1
  %551 = ptrtoint ptr %arrayidx174.i.i.i to i32
  call void @__asan_load4_noabort(i32 %551)
  %552 = load i32, ptr %arrayidx174.i.i.i, align 4
  %add175.i.i.i = add i32 %552, 1118
  %gpu_addr179.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %553 = ptrtoint ptr %gpu_addr179.i.i.i to i32
  call void @__asan_load8_noabort(i32 %553)
  %554 = load i64, ptr %gpu_addr179.i.i.i, align 8
  %shr180.i.i.i = lshr i64 %554, 32
  %conv182.i.i.i = trunc i64 %shr180.i.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add175.i.i.i, i32 noundef %conv182.i.i.i, i32 noundef 0) #7
  br label %cond.end183.i.i.i

cond.end183.i.i.i:                                ; preds = %cond.false170.i.i.i, %cond.true154.i.i.i
  %555 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %555)
  %556 = load i32, ptr %virt45.i.i.i, align 8
  %and186.i.i.i = and i32 %556, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and186.i.i.i)
  %tobool187.not.i.i.i = icmp eq i32 %and186.i.i.i, 0
  br i1 %tobool187.not.i.i.i, label %cond.end183.i.i.i.cond.false209.i.i.i_crit_edge, label %land.lhs.true188.i.i.i

cond.end183.i.i.i.cond.false209.i.i.i_crit_edge:  ; preds = %cond.end183.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false209.i.i.i

land.lhs.true188.i.i.i:                           ; preds = %cond.end183.i.i.i
  %funcs191.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %557 = ptrtoint ptr %funcs191.i.i.i to i32
  call void @__asan_load4_noabort(i32 %557)
  %558 = load ptr, ptr %funcs191.i.i.i, align 4
  %tobool192.not.i.i.i = icmp eq ptr %558, null
  br i1 %tobool192.not.i.i.i, label %land.lhs.true188.i.i.i.cond.false209.i.i.i_crit_edge, label %land.lhs.true193.i.i.i

land.lhs.true188.i.i.i.cond.false209.i.i.i_crit_edge: ; preds = %land.lhs.true188.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false209.i.i.i

land.lhs.true193.i.i.i:                           ; preds = %land.lhs.true188.i.i.i
  %sriov_wreg197.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %558, i32 0, i32 12
  %559 = ptrtoint ptr %sriov_wreg197.i.i.i to i32
  call void @__asan_load4_noabort(i32 %559)
  %560 = load ptr, ptr %sriov_wreg197.i.i.i, align 4
  %tobool198.not.i.i.i = icmp eq ptr %560, null
  br i1 %tobool198.not.i.i.i, label %land.lhs.true193.i.i.i.cond.false209.i.i.i_crit_edge, label %cond.true199.i.i.i

land.lhs.true193.i.i.i.cond.false209.i.i.i_crit_edge: ; preds = %land.lhs.true193.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false209.i.i.i

cond.true199.i.i.i:                               ; preds = %land.lhs.true193.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %561 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %561)
  %562 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx207.i.i.i = getelementptr i32, ptr %562, i32 1
  %563 = ptrtoint ptr %arrayidx207.i.i.i to i32
  call void @__asan_load4_noabort(i32 %563)
  %564 = load i32, ptr %arrayidx207.i.i.i, align 4
  %add208.i.i.i = add i32 %564, 1410
  tail call void %560(ptr noundef %handle, i32 noundef %add208.i.i.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %if.end.i2098.i.i

cond.false209.i.i.i:                              ; preds = %land.lhs.true193.i.i.i.cond.false209.i.i.i_crit_edge, %land.lhs.true188.i.i.i.cond.false209.i.i.i_crit_edge, %cond.end183.i.i.i.cond.false209.i.i.i_crit_edge
  %565 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %565)
  %566 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx213.i.i.i = getelementptr i32, ptr %566, i32 1
  %567 = ptrtoint ptr %arrayidx213.i.i.i to i32
  call void @__asan_load4_noabort(i32 %567)
  %568 = load i32, ptr %arrayidx213.i.i.i, align 4
  %add214.i.i.i = add i32 %568, 1410
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add214.i.i.i, i32 noundef 32, i32 noundef 0) #7
  br label %if.end.i2098.i.i

if.end.i2098.i.i:                                 ; preds = %cond.false209.i.i.i, %cond.true199.i.i.i, %cond.false92.i.i.i, %cond.true82.i.i.i
  %offset.0.i.i.i = phi i32 [ %and.i2087.i.i, %cond.true199.i.i.i ], [ %and.i2087.i.i, %cond.false209.i.i.i ], [ 0, %cond.false92.i.i.i ], [ 0, %cond.true82.i.i.i ]
  %569 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %569)
  %570 = load i32, ptr %virt45.i.i.i, align 8
  %and218.i.i.i = and i32 %570, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and218.i.i.i)
  %tobool219.not.i.i.i = icmp eq i32 %and218.i.i.i, 0
  br i1 %tobool219.not.i.i.i, label %if.end.i2098.i.i.cond.false241.i.i.i_crit_edge, label %land.lhs.true220.i.i.i

if.end.i2098.i.i.cond.false241.i.i.i_crit_edge:   ; preds = %if.end.i2098.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false241.i.i.i

land.lhs.true220.i.i.i:                           ; preds = %if.end.i2098.i.i
  %funcs223.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %571 = ptrtoint ptr %funcs223.i.i.i to i32
  call void @__asan_load4_noabort(i32 %571)
  %572 = load ptr, ptr %funcs223.i.i.i, align 4
  %tobool224.not.i.i.i = icmp eq ptr %572, null
  br i1 %tobool224.not.i.i.i, label %land.lhs.true220.i.i.i.cond.false241.i.i.i_crit_edge, label %land.lhs.true225.i.i.i

land.lhs.true220.i.i.i.cond.false241.i.i.i_crit_edge: ; preds = %land.lhs.true220.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false241.i.i.i

land.lhs.true225.i.i.i:                           ; preds = %land.lhs.true220.i.i.i
  %sriov_wreg229.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %572, i32 0, i32 12
  %573 = ptrtoint ptr %sriov_wreg229.i.i.i to i32
  call void @__asan_load4_noabort(i32 %573)
  %574 = load ptr, ptr %sriov_wreg229.i.i.i, align 4
  %tobool230.not.i.i.i = icmp eq ptr %574, null
  br i1 %tobool230.not.i.i.i, label %land.lhs.true225.i.i.i.cond.false241.i.i.i_crit_edge, label %cond.true231.i.i.i

land.lhs.true225.i.i.i.cond.false241.i.i.i_crit_edge: ; preds = %land.lhs.true225.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false241.i.i.i

cond.true231.i.i.i:                               ; preds = %land.lhs.true225.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %575 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %575)
  %576 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx239.i.i.i = getelementptr i32, ptr %576, i32 1
  %577 = ptrtoint ptr %arrayidx239.i.i.i to i32
  call void @__asan_load4_noabort(i32 %577)
  %578 = load i32, ptr %arrayidx239.i.i.i, align 4
  %add240.i.i.i = add i32 %578, 1411
  tail call void %574(ptr noundef %handle, i32 noundef %add240.i.i.i, i32 noundef %and.i2087.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end247.i.i.i

cond.false241.i.i.i:                              ; preds = %land.lhs.true225.i.i.i.cond.false241.i.i.i_crit_edge, %land.lhs.true220.i.i.i.cond.false241.i.i.i_crit_edge, %if.end.i2098.i.i.cond.false241.i.i.i_crit_edge
  %579 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %579)
  %580 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx245.i.i.i = getelementptr i32, ptr %580, i32 1
  %581 = ptrtoint ptr %arrayidx245.i.i.i to i32
  call void @__asan_load4_noabort(i32 %581)
  %582 = load i32, ptr %arrayidx245.i.i.i, align 4
  %add246.i.i.i = add i32 %582, 1411
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add246.i.i.i, i32 noundef %and.i2087.i.i, i32 noundef 0) #7
  br label %cond.end247.i.i.i

cond.end247.i.i.i:                                ; preds = %cond.false241.i.i.i, %cond.true231.i.i.i
  %583 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %583)
  %584 = load i32, ptr %virt45.i.i.i, align 8
  %and250.i.i.i = and i32 %584, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and250.i.i.i)
  %tobool251.not.i.i.i = icmp eq i32 %and250.i.i.i, 0
  br i1 %tobool251.not.i.i.i, label %cond.end247.i.i.i.cond.false281.i.i.i_crit_edge, label %land.lhs.true252.i.i.i

cond.end247.i.i.i.cond.false281.i.i.i_crit_edge:  ; preds = %cond.end247.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false281.i.i.i

land.lhs.true252.i.i.i:                           ; preds = %cond.end247.i.i.i
  %funcs255.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %585 = ptrtoint ptr %funcs255.i.i.i to i32
  call void @__asan_load4_noabort(i32 %585)
  %586 = load ptr, ptr %funcs255.i.i.i, align 4
  %tobool256.not.i.i.i = icmp eq ptr %586, null
  br i1 %tobool256.not.i.i.i, label %land.lhs.true252.i.i.i.cond.false281.i.i.i_crit_edge, label %land.lhs.true257.i.i.i

land.lhs.true252.i.i.i.cond.false281.i.i.i_crit_edge: ; preds = %land.lhs.true252.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false281.i.i.i

land.lhs.true257.i.i.i:                           ; preds = %land.lhs.true252.i.i.i
  %sriov_wreg261.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %586, i32 0, i32 12
  %587 = ptrtoint ptr %sriov_wreg261.i.i.i to i32
  call void @__asan_load4_noabort(i32 %587)
  %588 = load ptr, ptr %sriov_wreg261.i.i.i, align 4
  %tobool262.not.i.i.i = icmp eq ptr %588, null
  br i1 %tobool262.not.i.i.i, label %land.lhs.true257.i.i.i.cond.false281.i.i.i_crit_edge, label %cond.true263.i.i.i

land.lhs.true257.i.i.i.cond.false281.i.i.i_crit_edge: ; preds = %land.lhs.true257.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false281.i.i.i

cond.true263.i.i.i:                               ; preds = %land.lhs.true257.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %589 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %589)
  %590 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx271.i.i.i = getelementptr i32, ptr %590, i32 1
  %591 = ptrtoint ptr %arrayidx271.i.i.i to i32
  call void @__asan_load4_noabort(i32 %591)
  %592 = load i32, ptr %arrayidx271.i.i.i, align 4
  %add272.i.i.i = add i32 %592, 1004
  %gpu_addr276.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %593 = ptrtoint ptr %gpu_addr276.i.i.i to i32
  call void @__asan_load8_noabort(i32 %593)
  %594 = load i64, ptr %gpu_addr276.i.i.i, align 8
  %595 = trunc i64 %594 to i32
  %conv280.i.i.i = add i32 %offset.0.i.i.i, %595
  tail call void %588(ptr noundef %handle, i32 noundef %add272.i.i.i, i32 noundef %conv280.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end295.i.i.i

cond.false281.i.i.i:                              ; preds = %land.lhs.true257.i.i.i.cond.false281.i.i.i_crit_edge, %land.lhs.true252.i.i.i.cond.false281.i.i.i_crit_edge, %cond.end247.i.i.i.cond.false281.i.i.i_crit_edge
  %596 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx285.i.i.i = getelementptr i32, ptr %597, i32 1
  %598 = ptrtoint ptr %arrayidx285.i.i.i to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load i32, ptr %arrayidx285.i.i.i, align 4
  %add286.i.i.i = add i32 %599, 1004
  %gpu_addr290.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %600 = ptrtoint ptr %gpu_addr290.i.i.i to i32
  call void @__asan_load8_noabort(i32 %600)
  %601 = load i64, ptr %gpu_addr290.i.i.i, align 8
  %602 = trunc i64 %601 to i32
  %conv294.i.i.i = add i32 %offset.0.i.i.i, %602
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add286.i.i.i, i32 noundef %conv294.i.i.i, i32 noundef 0) #7
  br label %cond.end295.i.i.i

cond.end295.i.i.i:                                ; preds = %cond.false281.i.i.i, %cond.true263.i.i.i
  %603 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %603)
  %604 = load i32, ptr %virt45.i.i.i, align 8
  %and298.i.i.i = and i32 %604, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and298.i.i.i)
  %tobool299.not.i.i.i = icmp eq i32 %and298.i.i.i, 0
  br i1 %tobool299.not.i.i.i, label %cond.end295.i.i.i.cond.false330.i.i.i_crit_edge, label %land.lhs.true300.i.i.i

cond.end295.i.i.i.cond.false330.i.i.i_crit_edge:  ; preds = %cond.end295.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false330.i.i.i

land.lhs.true300.i.i.i:                           ; preds = %cond.end295.i.i.i
  %funcs303.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %605 = ptrtoint ptr %funcs303.i.i.i to i32
  call void @__asan_load4_noabort(i32 %605)
  %606 = load ptr, ptr %funcs303.i.i.i, align 4
  %tobool304.not.i.i.i = icmp eq ptr %606, null
  br i1 %tobool304.not.i.i.i, label %land.lhs.true300.i.i.i.cond.false330.i.i.i_crit_edge, label %land.lhs.true305.i.i.i

land.lhs.true300.i.i.i.cond.false330.i.i.i_crit_edge: ; preds = %land.lhs.true300.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false330.i.i.i

land.lhs.true305.i.i.i:                           ; preds = %land.lhs.true300.i.i.i
  %sriov_wreg309.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %606, i32 0, i32 12
  %607 = ptrtoint ptr %sriov_wreg309.i.i.i to i32
  call void @__asan_load4_noabort(i32 %607)
  %608 = load ptr, ptr %sriov_wreg309.i.i.i, align 4
  %tobool310.not.i.i.i = icmp eq ptr %608, null
  br i1 %tobool310.not.i.i.i, label %land.lhs.true305.i.i.i.cond.false330.i.i.i_crit_edge, label %cond.true311.i.i.i

land.lhs.true305.i.i.i.cond.false330.i.i.i_crit_edge: ; preds = %land.lhs.true305.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false330.i.i.i

cond.true311.i.i.i:                               ; preds = %land.lhs.true305.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %609 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %609)
  %610 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx319.i.i.i = getelementptr i32, ptr %610, i32 1
  %611 = ptrtoint ptr %arrayidx319.i.i.i to i32
  call void @__asan_load4_noabort(i32 %611)
  %612 = load i32, ptr %arrayidx319.i.i.i, align 4
  %add320.i.i.i = add i32 %612, 1005
  %gpu_addr324.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %613 = ptrtoint ptr %gpu_addr324.i.i.i to i32
  call void @__asan_load8_noabort(i32 %613)
  %614 = load i64, ptr %gpu_addr324.i.i.i, align 8
  %conv325.i.i.i = zext i32 %offset.0.i.i.i to i64
  %add326.i.i.i = add i64 %614, %conv325.i.i.i
  %shr327.i.i.i = lshr i64 %add326.i.i.i, 32
  %conv329.i.i.i = trunc i64 %shr327.i.i.i to i32
  tail call void %608(ptr noundef %handle, i32 noundef %add320.i.i.i, i32 noundef %conv329.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end345.i.i.i

cond.false330.i.i.i:                              ; preds = %land.lhs.true305.i.i.i.cond.false330.i.i.i_crit_edge, %land.lhs.true300.i.i.i.cond.false330.i.i.i_crit_edge, %cond.end295.i.i.i.cond.false330.i.i.i_crit_edge
  %615 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %615)
  %616 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx334.i.i.i = getelementptr i32, ptr %616, i32 1
  %617 = ptrtoint ptr %arrayidx334.i.i.i to i32
  call void @__asan_load4_noabort(i32 %617)
  %618 = load i32, ptr %arrayidx334.i.i.i, align 4
  %add335.i.i.i = add i32 %618, 1005
  %gpu_addr339.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %619 = ptrtoint ptr %gpu_addr339.i.i.i to i32
  call void @__asan_load8_noabort(i32 %619)
  %620 = load i64, ptr %gpu_addr339.i.i.i, align 8
  %conv340.i.i.i = zext i32 %offset.0.i.i.i to i64
  %add341.i.i.i = add i64 %620, %conv340.i.i.i
  %shr342.i.i.i = lshr i64 %add341.i.i.i, 32
  %conv344.i.i.i = trunc i64 %shr342.i.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add335.i.i.i, i32 noundef %conv344.i.i.i, i32 noundef 0) #7
  br label %cond.end345.i.i.i

cond.end345.i.i.i:                                ; preds = %cond.false330.i.i.i, %cond.true311.i.i.i
  %621 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %621)
  %622 = load i32, ptr %virt45.i.i.i, align 8
  %and348.i.i.i = and i32 %622, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and348.i.i.i)
  %tobool349.not.i.i.i = icmp eq i32 %and348.i.i.i, 0
  br i1 %tobool349.not.i.i.i, label %cond.end345.i.i.i.cond.false371.i.i.i_crit_edge, label %land.lhs.true350.i.i.i

cond.end345.i.i.i.cond.false371.i.i.i_crit_edge:  ; preds = %cond.end345.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false371.i.i.i

land.lhs.true350.i.i.i:                           ; preds = %cond.end345.i.i.i
  %funcs353.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %623 = ptrtoint ptr %funcs353.i.i.i to i32
  call void @__asan_load4_noabort(i32 %623)
  %624 = load ptr, ptr %funcs353.i.i.i, align 4
  %tobool354.not.i.i.i = icmp eq ptr %624, null
  br i1 %tobool354.not.i.i.i, label %land.lhs.true350.i.i.i.cond.false371.i.i.i_crit_edge, label %land.lhs.true355.i.i.i

land.lhs.true350.i.i.i.cond.false371.i.i.i_crit_edge: ; preds = %land.lhs.true350.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false371.i.i.i

land.lhs.true355.i.i.i:                           ; preds = %land.lhs.true350.i.i.i
  %sriov_wreg359.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %624, i32 0, i32 12
  %625 = ptrtoint ptr %sriov_wreg359.i.i.i to i32
  call void @__asan_load4_noabort(i32 %625)
  %626 = load ptr, ptr %sriov_wreg359.i.i.i, align 4
  %tobool360.not.i.i.i = icmp eq ptr %626, null
  br i1 %tobool360.not.i.i.i, label %land.lhs.true355.i.i.i.cond.false371.i.i.i_crit_edge, label %cond.true361.i.i.i

land.lhs.true355.i.i.i.cond.false371.i.i.i_crit_edge: ; preds = %land.lhs.true355.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false371.i.i.i

cond.true361.i.i.i:                               ; preds = %land.lhs.true355.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %627 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %627)
  %628 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx369.i.i.i = getelementptr i32, ptr %628, i32 1
  %629 = ptrtoint ptr %arrayidx369.i.i.i to i32
  call void @__asan_load4_noabort(i32 %629)
  %630 = load i32, ptr %arrayidx369.i.i.i, align 4
  %add370.i.i.i = add i32 %630, 1412
  tail call void %626(ptr noundef %handle, i32 noundef %add370.i.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end377.i.i.i

cond.false371.i.i.i:                              ; preds = %land.lhs.true355.i.i.i.cond.false371.i.i.i_crit_edge, %land.lhs.true350.i.i.i.cond.false371.i.i.i_crit_edge, %cond.end345.i.i.i.cond.false371.i.i.i_crit_edge
  %631 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %631)
  %632 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx375.i.i.i = getelementptr i32, ptr %632, i32 1
  %633 = ptrtoint ptr %arrayidx375.i.i.i to i32
  call void @__asan_load4_noabort(i32 %633)
  %634 = load i32, ptr %arrayidx375.i.i.i, align 4
  %add376.i.i.i = add i32 %634, 1412
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add376.i.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end377.i.i.i

cond.end377.i.i.i:                                ; preds = %cond.false371.i.i.i, %cond.true361.i.i.i
  %635 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %635)
  %636 = load i32, ptr %virt45.i.i.i, align 8
  %and380.i.i.i = and i32 %636, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and380.i.i.i)
  %tobool381.not.i.i.i = icmp eq i32 %and380.i.i.i, 0
  br i1 %tobool381.not.i.i.i, label %cond.end377.i.i.i.cond.false403.i.i.i_crit_edge, label %land.lhs.true382.i.i.i

cond.end377.i.i.i.cond.false403.i.i.i_crit_edge:  ; preds = %cond.end377.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false403.i.i.i

land.lhs.true382.i.i.i:                           ; preds = %cond.end377.i.i.i
  %funcs385.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %637 = ptrtoint ptr %funcs385.i.i.i to i32
  call void @__asan_load4_noabort(i32 %637)
  %638 = load ptr, ptr %funcs385.i.i.i, align 4
  %tobool386.not.i.i.i = icmp eq ptr %638, null
  br i1 %tobool386.not.i.i.i, label %land.lhs.true382.i.i.i.cond.false403.i.i.i_crit_edge, label %land.lhs.true387.i.i.i

land.lhs.true382.i.i.i.cond.false403.i.i.i_crit_edge: ; preds = %land.lhs.true382.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false403.i.i.i

land.lhs.true387.i.i.i:                           ; preds = %land.lhs.true382.i.i.i
  %sriov_wreg391.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %638, i32 0, i32 12
  %639 = ptrtoint ptr %sriov_wreg391.i.i.i to i32
  call void @__asan_load4_noabort(i32 %639)
  %640 = load ptr, ptr %sriov_wreg391.i.i.i, align 4
  %tobool392.not.i.i.i = icmp eq ptr %640, null
  br i1 %tobool392.not.i.i.i, label %land.lhs.true387.i.i.i.cond.false403.i.i.i_crit_edge, label %cond.true393.i.i.i

land.lhs.true387.i.i.i.cond.false403.i.i.i_crit_edge: ; preds = %land.lhs.true387.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false403.i.i.i

cond.true393.i.i.i:                               ; preds = %land.lhs.true387.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %641 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %641)
  %642 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx401.i.i.i = getelementptr i32, ptr %642, i32 1
  %643 = ptrtoint ptr %arrayidx401.i.i.i to i32
  call void @__asan_load4_noabort(i32 %643)
  %644 = load i32, ptr %arrayidx401.i.i.i, align 4
  %add402.i.i.i = add i32 %644, 1413
  tail call void %640(ptr noundef %handle, i32 noundef %add402.i.i.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end409.i.i.i

cond.false403.i.i.i:                              ; preds = %land.lhs.true387.i.i.i.cond.false403.i.i.i_crit_edge, %land.lhs.true382.i.i.i.cond.false403.i.i.i_crit_edge, %cond.end377.i.i.i.cond.false403.i.i.i_crit_edge
  %645 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %645)
  %646 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx407.i.i.i = getelementptr i32, ptr %646, i32 1
  %647 = ptrtoint ptr %arrayidx407.i.i.i to i32
  call void @__asan_load4_noabort(i32 %647)
  %648 = load i32, ptr %arrayidx407.i.i.i, align 4
  %add408.i.i.i = add i32 %648, 1413
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add408.i.i.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end409.i.i.i

cond.end409.i.i.i:                                ; preds = %cond.false403.i.i.i, %cond.true393.i.i.i
  %649 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %649)
  %650 = load i32, ptr %virt45.i.i.i, align 8
  %and412.i.i.i = and i32 %650, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and412.i.i.i)
  %tobool413.not.i.i.i = icmp eq i32 %and412.i.i.i, 0
  br i1 %tobool413.not.i.i.i, label %cond.end409.i.i.i.cond.false444.i.i.i_crit_edge, label %land.lhs.true414.i.i.i

cond.end409.i.i.i.cond.false444.i.i.i_crit_edge:  ; preds = %cond.end409.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false444.i.i.i

land.lhs.true414.i.i.i:                           ; preds = %cond.end409.i.i.i
  %funcs417.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %651 = ptrtoint ptr %funcs417.i.i.i to i32
  call void @__asan_load4_noabort(i32 %651)
  %652 = load ptr, ptr %funcs417.i.i.i, align 4
  %tobool418.not.i.i.i = icmp eq ptr %652, null
  br i1 %tobool418.not.i.i.i, label %land.lhs.true414.i.i.i.cond.false444.i.i.i_crit_edge, label %land.lhs.true419.i.i.i

land.lhs.true414.i.i.i.cond.false444.i.i.i_crit_edge: ; preds = %land.lhs.true414.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false444.i.i.i

land.lhs.true419.i.i.i:                           ; preds = %land.lhs.true414.i.i.i
  %sriov_wreg423.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %652, i32 0, i32 12
  %653 = ptrtoint ptr %sriov_wreg423.i.i.i to i32
  call void @__asan_load4_noabort(i32 %653)
  %654 = load ptr, ptr %sriov_wreg423.i.i.i, align 4
  %tobool424.not.i.i.i = icmp eq ptr %654, null
  br i1 %tobool424.not.i.i.i, label %land.lhs.true419.i.i.i.cond.false444.i.i.i_crit_edge, label %cond.true425.i.i.i

land.lhs.true419.i.i.i.cond.false444.i.i.i_crit_edge: ; preds = %land.lhs.true419.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false444.i.i.i

cond.true425.i.i.i:                               ; preds = %land.lhs.true419.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %655 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %655)
  %656 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx433.i.i.i = getelementptr i32, ptr %656, i32 1
  %657 = ptrtoint ptr %arrayidx433.i.i.i to i32
  call void @__asan_load4_noabort(i32 %657)
  %658 = load i32, ptr %arrayidx433.i.i.i, align 4
  %add434.i.i.i = add i32 %658, 1008
  %gpu_addr438.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %659 = ptrtoint ptr %gpu_addr438.i.i.i to i32
  call void @__asan_load8_noabort(i32 %659)
  %660 = load i64, ptr %gpu_addr438.i.i.i, align 8
  %661 = trunc i64 %660 to i32
  %662 = add i32 %offset.0.i.i.i, 131072
  %conv443.i.i.i = add i32 %662, %661
  tail call void %654(ptr noundef %handle, i32 noundef %add434.i.i.i, i32 noundef %conv443.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end459.i.i.i

cond.false444.i.i.i:                              ; preds = %land.lhs.true419.i.i.i.cond.false444.i.i.i_crit_edge, %land.lhs.true414.i.i.i.cond.false444.i.i.i_crit_edge, %cond.end409.i.i.i.cond.false444.i.i.i_crit_edge
  %663 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %663)
  %664 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx448.i.i.i = getelementptr i32, ptr %664, i32 1
  %665 = ptrtoint ptr %arrayidx448.i.i.i to i32
  call void @__asan_load4_noabort(i32 %665)
  %666 = load i32, ptr %arrayidx448.i.i.i, align 4
  %add449.i.i.i = add i32 %666, 1008
  %gpu_addr453.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %667 = ptrtoint ptr %gpu_addr453.i.i.i to i32
  call void @__asan_load8_noabort(i32 %667)
  %668 = load i64, ptr %gpu_addr453.i.i.i, align 8
  %669 = trunc i64 %668 to i32
  %670 = add i32 %offset.0.i.i.i, 131072
  %conv458.i.i.i = add i32 %670, %669
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add449.i.i.i, i32 noundef %conv458.i.i.i, i32 noundef 0) #7
  br label %cond.end459.i.i.i

cond.end459.i.i.i:                                ; preds = %cond.false444.i.i.i, %cond.true425.i.i.i
  %671 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %671)
  %672 = load i32, ptr %virt45.i.i.i, align 8
  %and462.i.i.i = and i32 %672, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and462.i.i.i)
  %tobool463.not.i.i.i = icmp eq i32 %and462.i.i.i, 0
  br i1 %tobool463.not.i.i.i, label %cond.end459.i.i.i.cond.false495.i.i.i_crit_edge, label %land.lhs.true464.i.i.i

cond.end459.i.i.i.cond.false495.i.i.i_crit_edge:  ; preds = %cond.end459.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495.i.i.i

land.lhs.true464.i.i.i:                           ; preds = %cond.end459.i.i.i
  %funcs467.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %673 = ptrtoint ptr %funcs467.i.i.i to i32
  call void @__asan_load4_noabort(i32 %673)
  %674 = load ptr, ptr %funcs467.i.i.i, align 4
  %tobool468.not.i.i.i = icmp eq ptr %674, null
  br i1 %tobool468.not.i.i.i, label %land.lhs.true464.i.i.i.cond.false495.i.i.i_crit_edge, label %land.lhs.true469.i.i.i

land.lhs.true464.i.i.i.cond.false495.i.i.i_crit_edge: ; preds = %land.lhs.true464.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495.i.i.i

land.lhs.true469.i.i.i:                           ; preds = %land.lhs.true464.i.i.i
  %sriov_wreg473.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %674, i32 0, i32 12
  %675 = ptrtoint ptr %sriov_wreg473.i.i.i to i32
  call void @__asan_load4_noabort(i32 %675)
  %676 = load ptr, ptr %sriov_wreg473.i.i.i, align 4
  %tobool474.not.i.i.i = icmp eq ptr %676, null
  br i1 %tobool474.not.i.i.i, label %land.lhs.true469.i.i.i.cond.false495.i.i.i_crit_edge, label %cond.true475.i.i.i

land.lhs.true469.i.i.i.cond.false495.i.i.i_crit_edge: ; preds = %land.lhs.true469.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495.i.i.i

cond.true475.i.i.i:                               ; preds = %land.lhs.true469.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %677 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %677)
  %678 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx483.i.i.i = getelementptr i32, ptr %678, i32 1
  %679 = ptrtoint ptr %arrayidx483.i.i.i to i32
  call void @__asan_load4_noabort(i32 %679)
  %680 = load i32, ptr %arrayidx483.i.i.i, align 4
  %add484.i.i.i = add i32 %680, 1009
  %gpu_addr488.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %681 = ptrtoint ptr %gpu_addr488.i.i.i to i32
  call void @__asan_load8_noabort(i32 %681)
  %682 = load i64, ptr %gpu_addr488.i.i.i, align 8
  %conv489.i.i.i = zext i32 %offset.0.i.i.i to i64
  %add490.i.i.i = add nuw nsw i64 %conv489.i.i.i, 131072
  %add491.i.i.i = add i64 %add490.i.i.i, %682
  %shr492.i.i.i = lshr i64 %add491.i.i.i, 32
  %conv494.i.i.i = trunc i64 %shr492.i.i.i to i32
  tail call void %676(ptr noundef %handle, i32 noundef %add484.i.i.i, i32 noundef %conv494.i.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end511.i.i.i

cond.false495.i.i.i:                              ; preds = %land.lhs.true469.i.i.i.cond.false495.i.i.i_crit_edge, %land.lhs.true464.i.i.i.cond.false495.i.i.i_crit_edge, %cond.end459.i.i.i.cond.false495.i.i.i_crit_edge
  %683 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %683)
  %684 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx499.i.i.i = getelementptr i32, ptr %684, i32 1
  %685 = ptrtoint ptr %arrayidx499.i.i.i to i32
  call void @__asan_load4_noabort(i32 %685)
  %686 = load i32, ptr %arrayidx499.i.i.i, align 4
  %add500.i.i.i = add i32 %686, 1009
  %gpu_addr504.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %687 = ptrtoint ptr %gpu_addr504.i.i.i to i32
  call void @__asan_load8_noabort(i32 %687)
  %688 = load i64, ptr %gpu_addr504.i.i.i, align 8
  %conv505.i.i.i = zext i32 %offset.0.i.i.i to i64
  %add506.i.i.i = add nuw nsw i64 %conv505.i.i.i, 131072
  %add507.i.i.i = add i64 %add506.i.i.i, %688
  %shr508.i.i.i = lshr i64 %add507.i.i.i, 32
  %conv510.i.i.i = trunc i64 %shr508.i.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add500.i.i.i, i32 noundef %conv510.i.i.i, i32 noundef 0) #7
  br label %cond.end511.i.i.i

cond.end511.i.i.i:                                ; preds = %cond.false495.i.i.i, %cond.true475.i.i.i
  %689 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %689)
  %690 = load i32, ptr %virt45.i.i.i, align 8
  %and514.i.i.i = and i32 %690, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and514.i.i.i)
  %tobool515.not.i.i.i = icmp eq i32 %and514.i.i.i, 0
  br i1 %tobool515.not.i.i.i, label %cond.end511.i.i.i.cond.false537.i.i.i_crit_edge, label %land.lhs.true516.i.i.i

cond.end511.i.i.i.cond.false537.i.i.i_crit_edge:  ; preds = %cond.end511.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false537.i.i.i

land.lhs.true516.i.i.i:                           ; preds = %cond.end511.i.i.i
  %funcs519.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %691 = ptrtoint ptr %funcs519.i.i.i to i32
  call void @__asan_load4_noabort(i32 %691)
  %692 = load ptr, ptr %funcs519.i.i.i, align 4
  %tobool520.not.i.i.i = icmp eq ptr %692, null
  br i1 %tobool520.not.i.i.i, label %land.lhs.true516.i.i.i.cond.false537.i.i.i_crit_edge, label %land.lhs.true521.i.i.i

land.lhs.true516.i.i.i.cond.false537.i.i.i_crit_edge: ; preds = %land.lhs.true516.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false537.i.i.i

land.lhs.true521.i.i.i:                           ; preds = %land.lhs.true516.i.i.i
  %sriov_wreg525.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %692, i32 0, i32 12
  %693 = ptrtoint ptr %sriov_wreg525.i.i.i to i32
  call void @__asan_load4_noabort(i32 %693)
  %694 = load ptr, ptr %sriov_wreg525.i.i.i, align 4
  %tobool526.not.i.i.i = icmp eq ptr %694, null
  br i1 %tobool526.not.i.i.i, label %land.lhs.true521.i.i.i.cond.false537.i.i.i_crit_edge, label %cond.true527.i.i.i

land.lhs.true521.i.i.i.cond.false537.i.i.i_crit_edge: ; preds = %land.lhs.true521.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false537.i.i.i

cond.true527.i.i.i:                               ; preds = %land.lhs.true521.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %695 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %695)
  %696 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx535.i.i.i = getelementptr i32, ptr %696, i32 1
  %697 = ptrtoint ptr %arrayidx535.i.i.i to i32
  call void @__asan_load4_noabort(i32 %697)
  %698 = load i32, ptr %arrayidx535.i.i.i, align 4
  %add536.i.i.i = add i32 %698, 1414
  tail call void %694(ptr noundef %handle, i32 noundef %add536.i.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end543.i.i.i

cond.false537.i.i.i:                              ; preds = %land.lhs.true521.i.i.i.cond.false537.i.i.i_crit_edge, %land.lhs.true516.i.i.i.cond.false537.i.i.i_crit_edge, %cond.end511.i.i.i.cond.false537.i.i.i_crit_edge
  %699 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %699)
  %700 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx541.i.i.i = getelementptr i32, ptr %700, i32 1
  %701 = ptrtoint ptr %arrayidx541.i.i.i to i32
  call void @__asan_load4_noabort(i32 %701)
  %702 = load i32, ptr %arrayidx541.i.i.i, align 4
  %add542.i.i.i = add i32 %702, 1414
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add542.i.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end543.i.i.i

cond.end543.i.i.i:                                ; preds = %cond.false537.i.i.i, %cond.true527.i.i.i
  %703 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %703)
  %704 = load i32, ptr %virt45.i.i.i, align 8
  %and546.i.i.i = and i32 %704, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and546.i.i.i)
  %tobool547.not.i.i.i = icmp eq i32 %and546.i.i.i, 0
  br i1 %tobool547.not.i.i.i, label %cond.end543.i.i.i.cond.false569.i.i.i_crit_edge, label %land.lhs.true548.i.i.i

cond.end543.i.i.i.cond.false569.i.i.i_crit_edge:  ; preds = %cond.end543.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false569.i.i.i

land.lhs.true548.i.i.i:                           ; preds = %cond.end543.i.i.i
  %funcs551.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %705 = ptrtoint ptr %funcs551.i.i.i to i32
  call void @__asan_load4_noabort(i32 %705)
  %706 = load ptr, ptr %funcs551.i.i.i, align 4
  %tobool552.not.i.i.i = icmp eq ptr %706, null
  br i1 %tobool552.not.i.i.i, label %land.lhs.true548.i.i.i.cond.false569.i.i.i_crit_edge, label %land.lhs.true553.i.i.i

land.lhs.true548.i.i.i.cond.false569.i.i.i_crit_edge: ; preds = %land.lhs.true548.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false569.i.i.i

land.lhs.true553.i.i.i:                           ; preds = %land.lhs.true548.i.i.i
  %sriov_wreg557.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %706, i32 0, i32 12
  %707 = ptrtoint ptr %sriov_wreg557.i.i.i to i32
  call void @__asan_load4_noabort(i32 %707)
  %708 = load ptr, ptr %sriov_wreg557.i.i.i, align 4
  %tobool558.not.i.i.i = icmp eq ptr %708, null
  br i1 %tobool558.not.i.i.i, label %land.lhs.true553.i.i.i.cond.false569.i.i.i_crit_edge, label %cond.true559.i.i.i

land.lhs.true553.i.i.i.cond.false569.i.i.i_crit_edge: ; preds = %land.lhs.true553.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false569.i.i.i

cond.true559.i.i.i:                               ; preds = %land.lhs.true553.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %709 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %709)
  %710 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx567.i.i.i = getelementptr i32, ptr %710, i32 1
  %711 = ptrtoint ptr %arrayidx567.i.i.i to i32
  call void @__asan_load4_noabort(i32 %711)
  %712 = load i32, ptr %arrayidx567.i.i.i, align 4
  %add568.i.i.i = add i32 %712, 1415
  tail call void %708(ptr noundef %handle, i32 noundef %add568.i.i.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end575.i.i.i

cond.false569.i.i.i:                              ; preds = %land.lhs.true553.i.i.i.cond.false569.i.i.i_crit_edge, %land.lhs.true548.i.i.i.cond.false569.i.i.i_crit_edge, %cond.end543.i.i.i.cond.false569.i.i.i_crit_edge
  %713 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %713)
  %714 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx573.i.i.i = getelementptr i32, ptr %714, i32 1
  %715 = ptrtoint ptr %arrayidx573.i.i.i to i32
  call void @__asan_load4_noabort(i32 %715)
  %716 = load i32, ptr %arrayidx573.i.i.i, align 4
  %add574.i.i.i = add i32 %716, 1415
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add574.i.i.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end575.i.i.i

cond.end575.i.i.i:                                ; preds = %cond.false569.i.i.i, %cond.true559.i.i.i
  %717 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %717)
  %718 = load i32, ptr %virt45.i.i.i, align 8
  %and578.i.i.i = and i32 %718, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and578.i.i.i)
  %tobool579.not.i.i.i = icmp eq i32 %and578.i.i.i, 0
  br i1 %tobool579.not.i.i.i, label %cond.end575.i.i.i.cond.false602.i.i.i_crit_edge, label %land.lhs.true580.i.i.i

cond.end575.i.i.i.cond.false602.i.i.i_crit_edge:  ; preds = %cond.end575.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false602.i.i.i

land.lhs.true580.i.i.i:                           ; preds = %cond.end575.i.i.i
  %funcs583.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %719 = ptrtoint ptr %funcs583.i.i.i to i32
  call void @__asan_load4_noabort(i32 %719)
  %720 = load ptr, ptr %funcs583.i.i.i, align 4
  %tobool584.not.i.i.i = icmp eq ptr %720, null
  br i1 %tobool584.not.i.i.i, label %land.lhs.true580.i.i.i.cond.false602.i.i.i_crit_edge, label %land.lhs.true585.i.i.i

land.lhs.true580.i.i.i.cond.false602.i.i.i_crit_edge: ; preds = %land.lhs.true580.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false602.i.i.i

land.lhs.true585.i.i.i:                           ; preds = %land.lhs.true580.i.i.i
  %sriov_wreg589.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %720, i32 0, i32 12
  %721 = ptrtoint ptr %sriov_wreg589.i.i.i to i32
  call void @__asan_load4_noabort(i32 %721)
  %722 = load ptr, ptr %sriov_wreg589.i.i.i, align 4
  %tobool590.not.i.i.i = icmp eq ptr %722, null
  br i1 %tobool590.not.i.i.i, label %land.lhs.true585.i.i.i.cond.false602.i.i.i_crit_edge, label %cond.true591.i.i.i

land.lhs.true585.i.i.i.cond.false602.i.i.i_crit_edge: ; preds = %land.lhs.true585.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false602.i.i.i

cond.true591.i.i.i:                               ; preds = %land.lhs.true585.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %723 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %723)
  %724 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx599.i.i.i = getelementptr i32, ptr %724, i32 1
  %725 = ptrtoint ptr %arrayidx599.i.i.i to i32
  call void @__asan_load4_noabort(i32 %725)
  %726 = load i32, ptr %arrayidx599.i.i.i, align 4
  %add600.i.i.i = add i32 %726, 979
  %gb_addr_config.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %727 = ptrtoint ptr %gb_addr_config.i.i.i to i32
  call void @__asan_load4_noabort(i32 %727)
  %728 = load i32, ptr %gb_addr_config.i.i.i, align 4
  tail call void %722(ptr noundef %handle, i32 noundef %add600.i.i.i, i32 noundef %728, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end611.i.i.i

cond.false602.i.i.i:                              ; preds = %land.lhs.true585.i.i.i.cond.false602.i.i.i_crit_edge, %land.lhs.true580.i.i.i.cond.false602.i.i.i_crit_edge, %cond.end575.i.i.i.cond.false602.i.i.i_crit_edge
  %729 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %729)
  %730 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx606.i.i.i = getelementptr i32, ptr %730, i32 1
  %731 = ptrtoint ptr %arrayidx606.i.i.i to i32
  call void @__asan_load4_noabort(i32 %731)
  %732 = load i32, ptr %arrayidx606.i.i.i, align 4
  %add607.i.i.i = add i32 %732, 979
  %gb_addr_config610.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %733 = ptrtoint ptr %gb_addr_config610.i.i.i to i32
  call void @__asan_load4_noabort(i32 %733)
  %734 = load i32, ptr %gb_addr_config610.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add607.i.i.i, i32 noundef %734, i32 noundef 0) #7
  br label %cond.end611.i.i.i

cond.end611.i.i.i:                                ; preds = %cond.false602.i.i.i, %cond.true591.i.i.i
  %735 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %735)
  %736 = load i32, ptr %virt45.i.i.i, align 8
  %and614.i.i.i = and i32 %736, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and614.i.i.i)
  %tobool615.not.i.i.i = icmp eq i32 %and614.i.i.i, 0
  br i1 %tobool615.not.i.i.i, label %cond.end611.i.i.i.cond.false640.i.i.i_crit_edge, label %land.lhs.true616.i.i.i

cond.end611.i.i.i.cond.false640.i.i.i_crit_edge:  ; preds = %cond.end611.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false640.i.i.i

land.lhs.true616.i.i.i:                           ; preds = %cond.end611.i.i.i
  %funcs619.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %737 = ptrtoint ptr %funcs619.i.i.i to i32
  call void @__asan_load4_noabort(i32 %737)
  %738 = load ptr, ptr %funcs619.i.i.i, align 4
  %tobool620.not.i.i.i = icmp eq ptr %738, null
  br i1 %tobool620.not.i.i.i, label %land.lhs.true616.i.i.i.cond.false640.i.i.i_crit_edge, label %land.lhs.true621.i.i.i

land.lhs.true616.i.i.i.cond.false640.i.i.i_crit_edge: ; preds = %land.lhs.true616.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false640.i.i.i

land.lhs.true621.i.i.i:                           ; preds = %land.lhs.true616.i.i.i
  %sriov_wreg625.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %738, i32 0, i32 12
  %739 = ptrtoint ptr %sriov_wreg625.i.i.i to i32
  call void @__asan_load4_noabort(i32 %739)
  %740 = load ptr, ptr %sriov_wreg625.i.i.i, align 4
  %tobool626.not.i.i.i = icmp eq ptr %740, null
  br i1 %tobool626.not.i.i.i, label %land.lhs.true621.i.i.i.cond.false640.i.i.i_crit_edge, label %cond.true627.i.i.i

land.lhs.true621.i.i.i.cond.false640.i.i.i_crit_edge: ; preds = %land.lhs.true621.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false640.i.i.i

cond.true627.i.i.i:                               ; preds = %land.lhs.true621.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %741 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %741)
  %742 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx635.i.i.i = getelementptr i32, ptr %742, i32 1
  %743 = ptrtoint ptr %arrayidx635.i.i.i to i32
  call void @__asan_load4_noabort(i32 %743)
  %744 = load i32, ptr %arrayidx635.i.i.i, align 4
  %add636.i.i.i = add i32 %744, 980
  %gb_addr_config639.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %745 = ptrtoint ptr %gb_addr_config639.i.i.i to i32
  call void @__asan_load4_noabort(i32 %745)
  %746 = load i32, ptr %gb_addr_config639.i.i.i, align 4
  tail call void %740(ptr noundef %handle, i32 noundef %add636.i.i.i, i32 noundef %746, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end649.i.i.i

cond.false640.i.i.i:                              ; preds = %land.lhs.true621.i.i.i.cond.false640.i.i.i_crit_edge, %land.lhs.true616.i.i.i.cond.false640.i.i.i_crit_edge, %cond.end611.i.i.i.cond.false640.i.i.i_crit_edge
  %747 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %747)
  %748 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx644.i.i.i = getelementptr i32, ptr %748, i32 1
  %749 = ptrtoint ptr %arrayidx644.i.i.i to i32
  call void @__asan_load4_noabort(i32 %749)
  %750 = load i32, ptr %arrayidx644.i.i.i, align 4
  %add645.i.i.i = add i32 %750, 980
  %gb_addr_config648.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %751 = ptrtoint ptr %gb_addr_config648.i.i.i to i32
  call void @__asan_load4_noabort(i32 %751)
  %752 = load i32, ptr %gb_addr_config648.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add645.i.i.i, i32 noundef %752, i32 noundef 0) #7
  br label %cond.end649.i.i.i

cond.end649.i.i.i:                                ; preds = %cond.false640.i.i.i, %cond.true627.i.i.i
  %753 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %753)
  %754 = load i32, ptr %virt45.i.i.i, align 8
  %and652.i.i.i = and i32 %754, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and652.i.i.i)
  %tobool653.not.i.i.i = icmp eq i32 %and652.i.i.i, 0
  br i1 %tobool653.not.i.i.i, label %cond.end649.i.i.i.cond.false678.i.i.i_crit_edge, label %land.lhs.true654.i.i.i

cond.end649.i.i.i.cond.false678.i.i.i_crit_edge:  ; preds = %cond.end649.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false678.i.i.i

land.lhs.true654.i.i.i:                           ; preds = %cond.end649.i.i.i
  %funcs657.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %755 = ptrtoint ptr %funcs657.i.i.i to i32
  call void @__asan_load4_noabort(i32 %755)
  %756 = load ptr, ptr %funcs657.i.i.i, align 4
  %tobool658.not.i.i.i = icmp eq ptr %756, null
  br i1 %tobool658.not.i.i.i, label %land.lhs.true654.i.i.i.cond.false678.i.i.i_crit_edge, label %land.lhs.true659.i.i.i

land.lhs.true654.i.i.i.cond.false678.i.i.i_crit_edge: ; preds = %land.lhs.true654.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false678.i.i.i

land.lhs.true659.i.i.i:                           ; preds = %land.lhs.true654.i.i.i
  %sriov_wreg663.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %756, i32 0, i32 12
  %757 = ptrtoint ptr %sriov_wreg663.i.i.i to i32
  call void @__asan_load4_noabort(i32 %757)
  %758 = load ptr, ptr %sriov_wreg663.i.i.i, align 4
  %tobool664.not.i.i.i = icmp eq ptr %758, null
  br i1 %tobool664.not.i.i.i, label %land.lhs.true659.i.i.i.cond.false678.i.i.i_crit_edge, label %cond.true665.i.i.i

land.lhs.true659.i.i.i.cond.false678.i.i.i_crit_edge: ; preds = %land.lhs.true659.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false678.i.i.i

cond.true665.i.i.i:                               ; preds = %land.lhs.true659.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %759 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx673.i.i.i = getelementptr i32, ptr %760, i32 1
  %761 = ptrtoint ptr %arrayidx673.i.i.i to i32
  call void @__asan_load4_noabort(i32 %761)
  %762 = load i32, ptr %arrayidx673.i.i.i, align 4
  %add674.i.i.i = add i32 %762, 981
  %gb_addr_config677.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %763 = ptrtoint ptr %gb_addr_config677.i.i.i to i32
  call void @__asan_load4_noabort(i32 %763)
  %764 = load i32, ptr %gb_addr_config677.i.i.i, align 4
  tail call void %758(ptr noundef %handle, i32 noundef %add674.i.i.i, i32 noundef %764, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end687.i.i.i

cond.false678.i.i.i:                              ; preds = %land.lhs.true659.i.i.i.cond.false678.i.i.i_crit_edge, %land.lhs.true654.i.i.i.cond.false678.i.i.i_crit_edge, %cond.end649.i.i.i.cond.false678.i.i.i_crit_edge
  %765 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx682.i.i.i = getelementptr i32, ptr %766, i32 1
  %767 = ptrtoint ptr %arrayidx682.i.i.i to i32
  call void @__asan_load4_noabort(i32 %767)
  %768 = load i32, ptr %arrayidx682.i.i.i, align 4
  %add683.i.i.i = add i32 %768, 981
  %gb_addr_config686.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %769 = ptrtoint ptr %gb_addr_config686.i.i.i to i32
  call void @__asan_load4_noabort(i32 %769)
  %770 = load i32, ptr %gb_addr_config686.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add683.i.i.i, i32 noundef %770, i32 noundef 0) #7
  br label %cond.end687.i.i.i

cond.end687.i.i.i:                                ; preds = %cond.false678.i.i.i, %cond.true665.i.i.i
  %771 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %771)
  %772 = load i32, ptr %virt45.i.i.i, align 8
  %and690.i.i.i = and i32 %772, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and690.i.i.i)
  %tobool691.not.i.i.i = icmp eq i32 %and690.i.i.i, 0
  br i1 %tobool691.not.i.i.i, label %cond.end687.i.i.i.cond.false716.i.i.i_crit_edge, label %land.lhs.true692.i.i.i

cond.end687.i.i.i.cond.false716.i.i.i_crit_edge:  ; preds = %cond.end687.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false716.i.i.i

land.lhs.true692.i.i.i:                           ; preds = %cond.end687.i.i.i
  %funcs695.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %773 = ptrtoint ptr %funcs695.i.i.i to i32
  call void @__asan_load4_noabort(i32 %773)
  %774 = load ptr, ptr %funcs695.i.i.i, align 4
  %tobool696.not.i.i.i = icmp eq ptr %774, null
  br i1 %tobool696.not.i.i.i, label %land.lhs.true692.i.i.i.cond.false716.i.i.i_crit_edge, label %land.lhs.true697.i.i.i

land.lhs.true692.i.i.i.cond.false716.i.i.i_crit_edge: ; preds = %land.lhs.true692.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false716.i.i.i

land.lhs.true697.i.i.i:                           ; preds = %land.lhs.true692.i.i.i
  %sriov_wreg701.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %774, i32 0, i32 12
  %775 = ptrtoint ptr %sriov_wreg701.i.i.i to i32
  call void @__asan_load4_noabort(i32 %775)
  %776 = load ptr, ptr %sriov_wreg701.i.i.i, align 4
  %tobool702.not.i.i.i = icmp eq ptr %776, null
  br i1 %tobool702.not.i.i.i, label %land.lhs.true697.i.i.i.cond.false716.i.i.i_crit_edge, label %cond.true703.i.i.i

land.lhs.true697.i.i.i.cond.false716.i.i.i_crit_edge: ; preds = %land.lhs.true697.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false716.i.i.i

cond.true703.i.i.i:                               ; preds = %land.lhs.true697.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %777 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %777)
  %778 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx711.i.i.i = getelementptr i32, ptr %778, i32 1
  %779 = ptrtoint ptr %arrayidx711.i.i.i to i32
  call void @__asan_load4_noabort(i32 %779)
  %780 = load i32, ptr %arrayidx711.i.i.i, align 4
  %add712.i.i.i = add i32 %780, 978
  %gb_addr_config715.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %781 = ptrtoint ptr %gb_addr_config715.i.i.i to i32
  call void @__asan_load4_noabort(i32 %781)
  %782 = load i32, ptr %gb_addr_config715.i.i.i, align 4
  tail call void %776(ptr noundef %handle, i32 noundef %add712.i.i.i, i32 noundef %782, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end725.i.i.i

cond.false716.i.i.i:                              ; preds = %land.lhs.true697.i.i.i.cond.false716.i.i.i_crit_edge, %land.lhs.true692.i.i.i.cond.false716.i.i.i_crit_edge, %cond.end687.i.i.i.cond.false716.i.i.i_crit_edge
  %783 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %783)
  %784 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx720.i.i.i = getelementptr i32, ptr %784, i32 1
  %785 = ptrtoint ptr %arrayidx720.i.i.i to i32
  call void @__asan_load4_noabort(i32 %785)
  %786 = load i32, ptr %arrayidx720.i.i.i, align 4
  %add721.i.i.i = add i32 %786, 978
  %gb_addr_config724.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %787 = ptrtoint ptr %gb_addr_config724.i.i.i to i32
  call void @__asan_load4_noabort(i32 %787)
  %788 = load i32, ptr %gb_addr_config724.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add721.i.i.i, i32 noundef %788, i32 noundef 0) #7
  br label %cond.end725.i.i.i

cond.end725.i.i.i:                                ; preds = %cond.false716.i.i.i, %cond.true703.i.i.i
  %789 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %789)
  %790 = load i32, ptr %virt45.i.i.i, align 8
  %and728.i.i.i = and i32 %790, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and728.i.i.i)
  %tobool729.not.i.i.i = icmp eq i32 %and728.i.i.i, 0
  br i1 %tobool729.not.i.i.i, label %cond.end725.i.i.i.cond.false754.i.i.i_crit_edge, label %land.lhs.true730.i.i.i

cond.end725.i.i.i.cond.false754.i.i.i_crit_edge:  ; preds = %cond.end725.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false754.i.i.i

land.lhs.true730.i.i.i:                           ; preds = %cond.end725.i.i.i
  %funcs733.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %791 = ptrtoint ptr %funcs733.i.i.i to i32
  call void @__asan_load4_noabort(i32 %791)
  %792 = load ptr, ptr %funcs733.i.i.i, align 4
  %tobool734.not.i.i.i = icmp eq ptr %792, null
  br i1 %tobool734.not.i.i.i, label %land.lhs.true730.i.i.i.cond.false754.i.i.i_crit_edge, label %land.lhs.true735.i.i.i

land.lhs.true730.i.i.i.cond.false754.i.i.i_crit_edge: ; preds = %land.lhs.true730.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false754.i.i.i

land.lhs.true735.i.i.i:                           ; preds = %land.lhs.true730.i.i.i
  %sriov_wreg739.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %792, i32 0, i32 12
  %793 = ptrtoint ptr %sriov_wreg739.i.i.i to i32
  call void @__asan_load4_noabort(i32 %793)
  %794 = load ptr, ptr %sriov_wreg739.i.i.i, align 4
  %tobool740.not.i.i.i = icmp eq ptr %794, null
  br i1 %tobool740.not.i.i.i, label %land.lhs.true735.i.i.i.cond.false754.i.i.i_crit_edge, label %cond.true741.i.i.i

land.lhs.true735.i.i.i.cond.false754.i.i.i_crit_edge: ; preds = %land.lhs.true735.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false754.i.i.i

cond.true741.i.i.i:                               ; preds = %land.lhs.true735.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %795 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %795)
  %796 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx749.i.i.i = getelementptr i32, ptr %796, i32 1
  %797 = ptrtoint ptr %arrayidx749.i.i.i to i32
  call void @__asan_load4_noabort(i32 %797)
  %798 = load i32, ptr %arrayidx749.i.i.i, align 4
  %add750.i.i.i = add i32 %798, 402
  %gb_addr_config753.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %799 = ptrtoint ptr %gb_addr_config753.i.i.i to i32
  call void @__asan_load4_noabort(i32 %799)
  %800 = load i32, ptr %gb_addr_config753.i.i.i, align 4
  tail call void %794(ptr noundef %handle, i32 noundef %add750.i.i.i, i32 noundef %800, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end763.i.i.i

cond.false754.i.i.i:                              ; preds = %land.lhs.true735.i.i.i.cond.false754.i.i.i_crit_edge, %land.lhs.true730.i.i.i.cond.false754.i.i.i_crit_edge, %cond.end725.i.i.i.cond.false754.i.i.i_crit_edge
  %801 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %801)
  %802 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx758.i.i.i = getelementptr i32, ptr %802, i32 1
  %803 = ptrtoint ptr %arrayidx758.i.i.i to i32
  call void @__asan_load4_noabort(i32 %803)
  %804 = load i32, ptr %arrayidx758.i.i.i, align 4
  %add759.i.i.i = add i32 %804, 402
  %gb_addr_config762.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %805 = ptrtoint ptr %gb_addr_config762.i.i.i to i32
  call void @__asan_load4_noabort(i32 %805)
  %806 = load i32, ptr %gb_addr_config762.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add759.i.i.i, i32 noundef %806, i32 noundef 0) #7
  br label %cond.end763.i.i.i

cond.end763.i.i.i:                                ; preds = %cond.false754.i.i.i, %cond.true741.i.i.i
  %807 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %807)
  %808 = load i32, ptr %virt45.i.i.i, align 8
  %and766.i.i.i = and i32 %808, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and766.i.i.i)
  %tobool767.not.i.i.i = icmp eq i32 %and766.i.i.i, 0
  br i1 %tobool767.not.i.i.i, label %cond.end763.i.i.i.cond.false792.i.i.i_crit_edge, label %land.lhs.true768.i.i.i

cond.end763.i.i.i.cond.false792.i.i.i_crit_edge:  ; preds = %cond.end763.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false792.i.i.i

land.lhs.true768.i.i.i:                           ; preds = %cond.end763.i.i.i
  %funcs771.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %809 = ptrtoint ptr %funcs771.i.i.i to i32
  call void @__asan_load4_noabort(i32 %809)
  %810 = load ptr, ptr %funcs771.i.i.i, align 4
  %tobool772.not.i.i.i = icmp eq ptr %810, null
  br i1 %tobool772.not.i.i.i, label %land.lhs.true768.i.i.i.cond.false792.i.i.i_crit_edge, label %land.lhs.true773.i.i.i

land.lhs.true768.i.i.i.cond.false792.i.i.i_crit_edge: ; preds = %land.lhs.true768.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false792.i.i.i

land.lhs.true773.i.i.i:                           ; preds = %land.lhs.true768.i.i.i
  %sriov_wreg777.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %810, i32 0, i32 12
  %811 = ptrtoint ptr %sriov_wreg777.i.i.i to i32
  call void @__asan_load4_noabort(i32 %811)
  %812 = load ptr, ptr %sriov_wreg777.i.i.i, align 4
  %tobool778.not.i.i.i = icmp eq ptr %812, null
  br i1 %tobool778.not.i.i.i, label %land.lhs.true773.i.i.i.cond.false792.i.i.i_crit_edge, label %cond.true779.i.i.i

land.lhs.true773.i.i.i.cond.false792.i.i.i_crit_edge: ; preds = %land.lhs.true773.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false792.i.i.i

cond.true779.i.i.i:                               ; preds = %land.lhs.true773.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %813 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %813)
  %814 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx787.i.i.i = getelementptr i32, ptr %814, i32 1
  %815 = ptrtoint ptr %arrayidx787.i.i.i to i32
  call void @__asan_load4_noabort(i32 %815)
  %816 = load i32, ptr %arrayidx787.i.i.i, align 4
  %add788.i.i.i = add i32 %816, 388
  %gb_addr_config791.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %817 = ptrtoint ptr %gb_addr_config791.i.i.i to i32
  call void @__asan_load4_noabort(i32 %817)
  %818 = load i32, ptr %gb_addr_config791.i.i.i, align 4
  tail call void %812(ptr noundef %handle, i32 noundef %add788.i.i.i, i32 noundef %818, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end801.i.i.i

cond.false792.i.i.i:                              ; preds = %land.lhs.true773.i.i.i.cond.false792.i.i.i_crit_edge, %land.lhs.true768.i.i.i.cond.false792.i.i.i_crit_edge, %cond.end763.i.i.i.cond.false792.i.i.i_crit_edge
  %819 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %819)
  %820 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx796.i.i.i = getelementptr i32, ptr %820, i32 1
  %821 = ptrtoint ptr %arrayidx796.i.i.i to i32
  call void @__asan_load4_noabort(i32 %821)
  %822 = load i32, ptr %arrayidx796.i.i.i, align 4
  %add797.i.i.i = add i32 %822, 388
  %gb_addr_config800.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %823 = ptrtoint ptr %gb_addr_config800.i.i.i to i32
  call void @__asan_load4_noabort(i32 %823)
  %824 = load i32, ptr %gb_addr_config800.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add797.i.i.i, i32 noundef %824, i32 noundef 0) #7
  br label %cond.end801.i.i.i

cond.end801.i.i.i:                                ; preds = %cond.false792.i.i.i, %cond.true779.i.i.i
  %825 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %825)
  %826 = load i32, ptr %virt45.i.i.i, align 8
  %and804.i.i.i = and i32 %826, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and804.i.i.i)
  %tobool805.not.i.i.i = icmp eq i32 %and804.i.i.i, 0
  br i1 %tobool805.not.i.i.i, label %cond.end801.i.i.i.cond.false830.i.i.i_crit_edge, label %land.lhs.true806.i.i.i

cond.end801.i.i.i.cond.false830.i.i.i_crit_edge:  ; preds = %cond.end801.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false830.i.i.i

land.lhs.true806.i.i.i:                           ; preds = %cond.end801.i.i.i
  %funcs809.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %827 = ptrtoint ptr %funcs809.i.i.i to i32
  call void @__asan_load4_noabort(i32 %827)
  %828 = load ptr, ptr %funcs809.i.i.i, align 4
  %tobool810.not.i.i.i = icmp eq ptr %828, null
  br i1 %tobool810.not.i.i.i, label %land.lhs.true806.i.i.i.cond.false830.i.i.i_crit_edge, label %land.lhs.true811.i.i.i

land.lhs.true806.i.i.i.cond.false830.i.i.i_crit_edge: ; preds = %land.lhs.true806.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false830.i.i.i

land.lhs.true811.i.i.i:                           ; preds = %land.lhs.true806.i.i.i
  %sriov_wreg815.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %828, i32 0, i32 12
  %829 = ptrtoint ptr %sriov_wreg815.i.i.i to i32
  call void @__asan_load4_noabort(i32 %829)
  %830 = load ptr, ptr %sriov_wreg815.i.i.i, align 4
  %tobool816.not.i.i.i = icmp eq ptr %830, null
  br i1 %tobool816.not.i.i.i, label %land.lhs.true811.i.i.i.cond.false830.i.i.i_crit_edge, label %cond.true817.i.i.i

land.lhs.true811.i.i.i.cond.false830.i.i.i_crit_edge: ; preds = %land.lhs.true811.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false830.i.i.i

cond.true817.i.i.i:                               ; preds = %land.lhs.true811.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %831 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %831)
  %832 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx825.i.i.i = getelementptr i32, ptr %832, i32 1
  %833 = ptrtoint ptr %arrayidx825.i.i.i to i32
  call void @__asan_load4_noabort(i32 %833)
  %834 = load i32, ptr %arrayidx825.i.i.i, align 4
  %add826.i.i.i = add i32 %834, 453
  %gb_addr_config829.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %835 = ptrtoint ptr %gb_addr_config829.i.i.i to i32
  call void @__asan_load4_noabort(i32 %835)
  %836 = load i32, ptr %gb_addr_config829.i.i.i, align 4
  tail call void %830(ptr noundef %handle, i32 noundef %add826.i.i.i, i32 noundef %836, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end839.i.i.i

cond.false830.i.i.i:                              ; preds = %land.lhs.true811.i.i.i.cond.false830.i.i.i_crit_edge, %land.lhs.true806.i.i.i.cond.false830.i.i.i_crit_edge, %cond.end801.i.i.i.cond.false830.i.i.i_crit_edge
  %837 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %837)
  %838 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx834.i.i.i = getelementptr i32, ptr %838, i32 1
  %839 = ptrtoint ptr %arrayidx834.i.i.i to i32
  call void @__asan_load4_noabort(i32 %839)
  %840 = load i32, ptr %arrayidx834.i.i.i, align 4
  %add835.i.i.i = add i32 %840, 453
  %gb_addr_config838.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %841 = ptrtoint ptr %gb_addr_config838.i.i.i to i32
  call void @__asan_load4_noabort(i32 %841)
  %842 = load i32, ptr %gb_addr_config838.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add835.i.i.i, i32 noundef %842, i32 noundef 0) #7
  br label %cond.end839.i.i.i

cond.end839.i.i.i:                                ; preds = %cond.false830.i.i.i, %cond.true817.i.i.i
  %843 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %843)
  %844 = load i32, ptr %virt45.i.i.i, align 8
  %and842.i.i.i = and i32 %844, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and842.i.i.i)
  %tobool843.not.i.i.i = icmp eq i32 %and842.i.i.i, 0
  br i1 %tobool843.not.i.i.i, label %cond.end839.i.i.i.cond.false868.i.i.i_crit_edge, label %land.lhs.true844.i.i.i

cond.end839.i.i.i.cond.false868.i.i.i_crit_edge:  ; preds = %cond.end839.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false868.i.i.i

land.lhs.true844.i.i.i:                           ; preds = %cond.end839.i.i.i
  %funcs847.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %845 = ptrtoint ptr %funcs847.i.i.i to i32
  call void @__asan_load4_noabort(i32 %845)
  %846 = load ptr, ptr %funcs847.i.i.i, align 4
  %tobool848.not.i.i.i = icmp eq ptr %846, null
  br i1 %tobool848.not.i.i.i, label %land.lhs.true844.i.i.i.cond.false868.i.i.i_crit_edge, label %land.lhs.true849.i.i.i

land.lhs.true844.i.i.i.cond.false868.i.i.i_crit_edge: ; preds = %land.lhs.true844.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false868.i.i.i

land.lhs.true849.i.i.i:                           ; preds = %land.lhs.true844.i.i.i
  %sriov_wreg853.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %846, i32 0, i32 12
  %847 = ptrtoint ptr %sriov_wreg853.i.i.i to i32
  call void @__asan_load4_noabort(i32 %847)
  %848 = load ptr, ptr %sriov_wreg853.i.i.i, align 4
  %tobool854.not.i.i.i = icmp eq ptr %848, null
  br i1 %tobool854.not.i.i.i, label %land.lhs.true849.i.i.i.cond.false868.i.i.i_crit_edge, label %cond.true855.i.i.i

land.lhs.true849.i.i.i.cond.false868.i.i.i_crit_edge: ; preds = %land.lhs.true849.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false868.i.i.i

cond.true855.i.i.i:                               ; preds = %land.lhs.true849.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %849 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %849)
  %850 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx863.i.i.i = getelementptr i32, ptr %850, i32 1
  %851 = ptrtoint ptr %arrayidx863.i.i.i to i32
  call void @__asan_load4_noabort(i32 %851)
  %852 = load i32, ptr %arrayidx863.i.i.i, align 4
  %add864.i.i.i = add i32 %852, 390
  %gb_addr_config867.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %853 = ptrtoint ptr %gb_addr_config867.i.i.i to i32
  call void @__asan_load4_noabort(i32 %853)
  %854 = load i32, ptr %gb_addr_config867.i.i.i, align 4
  tail call void %848(ptr noundef %handle, i32 noundef %add864.i.i.i, i32 noundef %854, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end877.i.i.i

cond.false868.i.i.i:                              ; preds = %land.lhs.true849.i.i.i.cond.false868.i.i.i_crit_edge, %land.lhs.true844.i.i.i.cond.false868.i.i.i_crit_edge, %cond.end839.i.i.i.cond.false868.i.i.i_crit_edge
  %855 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %855)
  %856 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx872.i.i.i = getelementptr i32, ptr %856, i32 1
  %857 = ptrtoint ptr %arrayidx872.i.i.i to i32
  call void @__asan_load4_noabort(i32 %857)
  %858 = load i32, ptr %arrayidx872.i.i.i, align 4
  %add873.i.i.i = add i32 %858, 390
  %gb_addr_config876.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %859 = ptrtoint ptr %gb_addr_config876.i.i.i to i32
  call void @__asan_load4_noabort(i32 %859)
  %860 = load i32, ptr %gb_addr_config876.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add873.i.i.i, i32 noundef %860, i32 noundef 0) #7
  br label %cond.end877.i.i.i

cond.end877.i.i.i:                                ; preds = %cond.false868.i.i.i, %cond.true855.i.i.i
  %861 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %861)
  %862 = load i32, ptr %virt45.i.i.i, align 8
  %and880.i.i.i = and i32 %862, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and880.i.i.i)
  %tobool881.not.i.i.i = icmp eq i32 %and880.i.i.i, 0
  br i1 %tobool881.not.i.i.i, label %cond.end877.i.i.i.cond.false906.i.i.i_crit_edge, label %land.lhs.true882.i.i.i

cond.end877.i.i.i.cond.false906.i.i.i_crit_edge:  ; preds = %cond.end877.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false906.i.i.i

land.lhs.true882.i.i.i:                           ; preds = %cond.end877.i.i.i
  %funcs885.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %863 = ptrtoint ptr %funcs885.i.i.i to i32
  call void @__asan_load4_noabort(i32 %863)
  %864 = load ptr, ptr %funcs885.i.i.i, align 4
  %tobool886.not.i.i.i = icmp eq ptr %864, null
  br i1 %tobool886.not.i.i.i, label %land.lhs.true882.i.i.i.cond.false906.i.i.i_crit_edge, label %land.lhs.true887.i.i.i

land.lhs.true882.i.i.i.cond.false906.i.i.i_crit_edge: ; preds = %land.lhs.true882.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false906.i.i.i

land.lhs.true887.i.i.i:                           ; preds = %land.lhs.true882.i.i.i
  %sriov_wreg891.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %864, i32 0, i32 12
  %865 = ptrtoint ptr %sriov_wreg891.i.i.i to i32
  call void @__asan_load4_noabort(i32 %865)
  %866 = load ptr, ptr %sriov_wreg891.i.i.i, align 4
  %tobool892.not.i.i.i = icmp eq ptr %866, null
  br i1 %tobool892.not.i.i.i, label %land.lhs.true887.i.i.i.cond.false906.i.i.i_crit_edge, label %cond.true893.i.i.i

land.lhs.true887.i.i.i.cond.false906.i.i.i_crit_edge: ; preds = %land.lhs.true887.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false906.i.i.i

cond.true893.i.i.i:                               ; preds = %land.lhs.true887.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %867 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %867)
  %868 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx901.i.i.i = getelementptr i32, ptr %868, i32 1
  %869 = ptrtoint ptr %arrayidx901.i.i.i to i32
  call void @__asan_load4_noabort(i32 %869)
  %870 = load i32, ptr %arrayidx901.i.i.i, align 4
  %add902.i.i.i = add i32 %870, 403
  %gb_addr_config905.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %871 = ptrtoint ptr %gb_addr_config905.i.i.i to i32
  call void @__asan_load4_noabort(i32 %871)
  %872 = load i32, ptr %gb_addr_config905.i.i.i, align 4
  tail call void %866(ptr noundef %handle, i32 noundef %add902.i.i.i, i32 noundef %872, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end915.i.i.i

cond.false906.i.i.i:                              ; preds = %land.lhs.true887.i.i.i.cond.false906.i.i.i_crit_edge, %land.lhs.true882.i.i.i.cond.false906.i.i.i_crit_edge, %cond.end877.i.i.i.cond.false906.i.i.i_crit_edge
  %873 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %873)
  %874 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx910.i.i.i = getelementptr i32, ptr %874, i32 1
  %875 = ptrtoint ptr %arrayidx910.i.i.i to i32
  call void @__asan_load4_noabort(i32 %875)
  %876 = load i32, ptr %arrayidx910.i.i.i, align 4
  %add911.i.i.i = add i32 %876, 403
  %gb_addr_config914.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %877 = ptrtoint ptr %gb_addr_config914.i.i.i to i32
  call void @__asan_load4_noabort(i32 %877)
  %878 = load i32, ptr %gb_addr_config914.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add911.i.i.i, i32 noundef %878, i32 noundef 0) #7
  br label %cond.end915.i.i.i

cond.end915.i.i.i:                                ; preds = %cond.false906.i.i.i, %cond.true893.i.i.i
  %879 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %879)
  %880 = load i32, ptr %virt45.i.i.i, align 8
  %and918.i.i.i = and i32 %880, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and918.i.i.i)
  %tobool919.not.i.i.i = icmp eq i32 %and918.i.i.i, 0
  br i1 %tobool919.not.i.i.i, label %cond.end915.i.i.i.cond.false944.i.i.i_crit_edge, label %land.lhs.true920.i.i.i

cond.end915.i.i.i.cond.false944.i.i.i_crit_edge:  ; preds = %cond.end915.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false944.i.i.i

land.lhs.true920.i.i.i:                           ; preds = %cond.end915.i.i.i
  %funcs923.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %881 = ptrtoint ptr %funcs923.i.i.i to i32
  call void @__asan_load4_noabort(i32 %881)
  %882 = load ptr, ptr %funcs923.i.i.i, align 4
  %tobool924.not.i.i.i = icmp eq ptr %882, null
  br i1 %tobool924.not.i.i.i, label %land.lhs.true920.i.i.i.cond.false944.i.i.i_crit_edge, label %land.lhs.true925.i.i.i

land.lhs.true920.i.i.i.cond.false944.i.i.i_crit_edge: ; preds = %land.lhs.true920.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false944.i.i.i

land.lhs.true925.i.i.i:                           ; preds = %land.lhs.true920.i.i.i
  %sriov_wreg929.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %882, i32 0, i32 12
  %883 = ptrtoint ptr %sriov_wreg929.i.i.i to i32
  call void @__asan_load4_noabort(i32 %883)
  %884 = load ptr, ptr %sriov_wreg929.i.i.i, align 4
  %tobool930.not.i.i.i = icmp eq ptr %884, null
  br i1 %tobool930.not.i.i.i, label %land.lhs.true925.i.i.i.cond.false944.i.i.i_crit_edge, label %cond.true931.i.i.i

land.lhs.true925.i.i.i.cond.false944.i.i.i_crit_edge: ; preds = %land.lhs.true925.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false944.i.i.i

cond.true931.i.i.i:                               ; preds = %land.lhs.true925.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %885 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %885)
  %886 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx939.i.i.i = getelementptr i32, ptr %886, i32 1
  %887 = ptrtoint ptr %arrayidx939.i.i.i to i32
  call void @__asan_load4_noabort(i32 %887)
  %888 = load i32, ptr %arrayidx939.i.i.i, align 4
  %add940.i.i.i = add i32 %888, 389
  %gb_addr_config943.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %889 = ptrtoint ptr %gb_addr_config943.i.i.i to i32
  call void @__asan_load4_noabort(i32 %889)
  %890 = load i32, ptr %gb_addr_config943.i.i.i, align 4
  tail call void %884(ptr noundef %handle, i32 noundef %add940.i.i.i, i32 noundef %890, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end953.i.i.i

cond.false944.i.i.i:                              ; preds = %land.lhs.true925.i.i.i.cond.false944.i.i.i_crit_edge, %land.lhs.true920.i.i.i.cond.false944.i.i.i_crit_edge, %cond.end915.i.i.i.cond.false944.i.i.i_crit_edge
  %891 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %891)
  %892 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx948.i.i.i = getelementptr i32, ptr %892, i32 1
  %893 = ptrtoint ptr %arrayidx948.i.i.i to i32
  call void @__asan_load4_noabort(i32 %893)
  %894 = load i32, ptr %arrayidx948.i.i.i, align 4
  %add949.i.i.i = add i32 %894, 389
  %gb_addr_config952.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %895 = ptrtoint ptr %gb_addr_config952.i.i.i to i32
  call void @__asan_load4_noabort(i32 %895)
  %896 = load i32, ptr %gb_addr_config952.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add949.i.i.i, i32 noundef %896, i32 noundef 0) #7
  br label %cond.end953.i.i.i

cond.end953.i.i.i:                                ; preds = %cond.false944.i.i.i, %cond.true931.i.i.i
  %897 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %897)
  %898 = load i32, ptr %virt45.i.i.i, align 8
  %and956.i.i.i = and i32 %898, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and956.i.i.i)
  %tobool957.not.i.i.i = icmp eq i32 %and956.i.i.i, 0
  br i1 %tobool957.not.i.i.i, label %cond.end953.i.i.i.cond.false982.i.i.i_crit_edge, label %land.lhs.true958.i.i.i

cond.end953.i.i.i.cond.false982.i.i.i_crit_edge:  ; preds = %cond.end953.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false982.i.i.i

land.lhs.true958.i.i.i:                           ; preds = %cond.end953.i.i.i
  %funcs961.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %899 = ptrtoint ptr %funcs961.i.i.i to i32
  call void @__asan_load4_noabort(i32 %899)
  %900 = load ptr, ptr %funcs961.i.i.i, align 4
  %tobool962.not.i.i.i = icmp eq ptr %900, null
  br i1 %tobool962.not.i.i.i, label %land.lhs.true958.i.i.i.cond.false982.i.i.i_crit_edge, label %land.lhs.true963.i.i.i

land.lhs.true958.i.i.i.cond.false982.i.i.i_crit_edge: ; preds = %land.lhs.true958.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false982.i.i.i

land.lhs.true963.i.i.i:                           ; preds = %land.lhs.true958.i.i.i
  %sriov_wreg967.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %900, i32 0, i32 12
  %901 = ptrtoint ptr %sriov_wreg967.i.i.i to i32
  call void @__asan_load4_noabort(i32 %901)
  %902 = load ptr, ptr %sriov_wreg967.i.i.i, align 4
  %tobool968.not.i.i.i = icmp eq ptr %902, null
  br i1 %tobool968.not.i.i.i, label %land.lhs.true963.i.i.i.cond.false982.i.i.i_crit_edge, label %cond.true969.i.i.i

land.lhs.true963.i.i.i.cond.false982.i.i.i_crit_edge: ; preds = %land.lhs.true963.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false982.i.i.i

cond.true969.i.i.i:                               ; preds = %land.lhs.true963.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %903 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %903)
  %904 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx977.i.i.i = getelementptr i32, ptr %904, i32 1
  %905 = ptrtoint ptr %arrayidx977.i.i.i to i32
  call void @__asan_load4_noabort(i32 %905)
  %906 = load i32, ptr %arrayidx977.i.i.i, align 4
  %add978.i.i.i = add i32 %906, 543
  %gb_addr_config981.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %907 = ptrtoint ptr %gb_addr_config981.i.i.i to i32
  call void @__asan_load4_noabort(i32 %907)
  %908 = load i32, ptr %gb_addr_config981.i.i.i, align 4
  tail call void %902(ptr noundef %handle, i32 noundef %add978.i.i.i, i32 noundef %908, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end991.i.i.i

cond.false982.i.i.i:                              ; preds = %land.lhs.true963.i.i.i.cond.false982.i.i.i_crit_edge, %land.lhs.true958.i.i.i.cond.false982.i.i.i_crit_edge, %cond.end953.i.i.i.cond.false982.i.i.i_crit_edge
  %909 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %909)
  %910 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx986.i.i.i = getelementptr i32, ptr %910, i32 1
  %911 = ptrtoint ptr %arrayidx986.i.i.i to i32
  call void @__asan_load4_noabort(i32 %911)
  %912 = load i32, ptr %arrayidx986.i.i.i, align 4
  %add987.i.i.i = add i32 %912, 543
  %gb_addr_config990.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %913 = ptrtoint ptr %gb_addr_config990.i.i.i to i32
  call void @__asan_load4_noabort(i32 %913)
  %914 = load i32, ptr %gb_addr_config990.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add987.i.i.i, i32 noundef %914, i32 noundef 0) #7
  br label %cond.end991.i.i.i

cond.end991.i.i.i:                                ; preds = %cond.false982.i.i.i, %cond.true969.i.i.i
  %915 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %915)
  %916 = load i32, ptr %virt45.i.i.i, align 8
  %and994.i.i.i = and i32 %916, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and994.i.i.i)
  %tobool995.not.i.i.i = icmp eq i32 %and994.i.i.i, 0
  br i1 %tobool995.not.i.i.i, label %cond.end991.i.i.i.cond.false1020.i.i.i_crit_edge, label %land.lhs.true996.i.i.i

cond.end991.i.i.i.cond.false1020.i.i.i_crit_edge: ; preds = %cond.end991.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1020.i.i.i

land.lhs.true996.i.i.i:                           ; preds = %cond.end991.i.i.i
  %funcs999.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %917 = ptrtoint ptr %funcs999.i.i.i to i32
  call void @__asan_load4_noabort(i32 %917)
  %918 = load ptr, ptr %funcs999.i.i.i, align 4
  %tobool1000.not.i.i.i = icmp eq ptr %918, null
  br i1 %tobool1000.not.i.i.i, label %land.lhs.true996.i.i.i.cond.false1020.i.i.i_crit_edge, label %land.lhs.true1001.i.i.i

land.lhs.true996.i.i.i.cond.false1020.i.i.i_crit_edge: ; preds = %land.lhs.true996.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1020.i.i.i

land.lhs.true1001.i.i.i:                          ; preds = %land.lhs.true996.i.i.i
  %sriov_wreg1005.i.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %918, i32 0, i32 12
  %919 = ptrtoint ptr %sriov_wreg1005.i.i.i to i32
  call void @__asan_load4_noabort(i32 %919)
  %920 = load ptr, ptr %sriov_wreg1005.i.i.i, align 4
  %tobool1006.not.i.i.i = icmp eq ptr %920, null
  br i1 %tobool1006.not.i.i.i, label %land.lhs.true1001.i.i.i.cond.false1020.i.i.i_crit_edge, label %cond.true1007.i.i.i

land.lhs.true1001.i.i.i.cond.false1020.i.i.i_crit_edge: ; preds = %land.lhs.true1001.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1020.i.i.i

cond.true1007.i.i.i:                              ; preds = %land.lhs.true1001.i.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %921 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %921)
  %922 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1015.i.i.i = getelementptr i32, ptr %922, i32 1
  %923 = ptrtoint ptr %arrayidx1015.i.i.i to i32
  call void @__asan_load4_noabort(i32 %923)
  %924 = load i32, ptr %arrayidx1015.i.i.i, align 4
  %add1016.i.i.i = add i32 %924, 568
  %gb_addr_config1019.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %925 = ptrtoint ptr %gb_addr_config1019.i.i.i to i32
  call void @__asan_load4_noabort(i32 %925)
  %926 = load i32, ptr %gb_addr_config1019.i.i.i, align 4
  tail call void %920(ptr noundef %handle, i32 noundef %add1016.i.i.i, i32 noundef %926, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v1_0_mc_resume_spg_mode.exit.i.i

cond.false1020.i.i.i:                             ; preds = %land.lhs.true1001.i.i.i.cond.false1020.i.i.i_crit_edge, %land.lhs.true996.i.i.i.cond.false1020.i.i.i_crit_edge, %cond.end991.i.i.i.cond.false1020.i.i.i_crit_edge
  %927 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %927)
  %928 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1024.i.i.i = getelementptr i32, ptr %928, i32 1
  %929 = ptrtoint ptr %arrayidx1024.i.i.i to i32
  call void @__asan_load4_noabort(i32 %929)
  %930 = load i32, ptr %arrayidx1024.i.i.i, align 4
  %add1025.i.i.i = add i32 %930, 568
  %gb_addr_config1028.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %931 = ptrtoint ptr %gb_addr_config1028.i.i.i to i32
  call void @__asan_load4_noabort(i32 %931)
  %932 = load i32, ptr %gb_addr_config1028.i.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1025.i.i.i, i32 noundef %932, i32 noundef 0) #7
  br label %vcn_v1_0_mc_resume_spg_mode.exit.i.i

vcn_v1_0_mc_resume_spg_mode.exit.i.i:             ; preds = %cond.false1020.i.i.i, %cond.true1007.i.i.i
  %933 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %933)
  %934 = load i32, ptr %virt45.i.i.i, align 8
  %and337.i.i = and i32 %934, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and337.i.i)
  %tobool338.not.i.i = icmp eq i32 %and337.i.i, 0
  br i1 %tobool338.not.i.i, label %vcn_v1_0_mc_resume_spg_mode.exit.i.i.cond.false360.i.i_crit_edge, label %land.lhs.true339.i.i

vcn_v1_0_mc_resume_spg_mode.exit.i.i.cond.false360.i.i_crit_edge: ; preds = %vcn_v1_0_mc_resume_spg_mode.exit.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false360.i.i

land.lhs.true339.i.i:                             ; preds = %vcn_v1_0_mc_resume_spg_mode.exit.i.i
  %funcs342.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %935 = ptrtoint ptr %funcs342.i.i to i32
  call void @__asan_load4_noabort(i32 %935)
  %936 = load ptr, ptr %funcs342.i.i, align 4
  %tobool343.not.i.i = icmp eq ptr %936, null
  br i1 %tobool343.not.i.i, label %land.lhs.true339.i.i.cond.false360.i.i_crit_edge, label %land.lhs.true344.i.i

land.lhs.true339.i.i.cond.false360.i.i_crit_edge: ; preds = %land.lhs.true339.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false360.i.i

land.lhs.true344.i.i:                             ; preds = %land.lhs.true339.i.i
  %sriov_wreg348.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %936, i32 0, i32 12
  %937 = ptrtoint ptr %sriov_wreg348.i.i to i32
  call void @__asan_load4_noabort(i32 %937)
  %938 = load ptr, ptr %sriov_wreg348.i.i, align 4
  %tobool349.not.i.i = icmp eq ptr %938, null
  br i1 %tobool349.not.i.i, label %land.lhs.true344.i.i.cond.false360.i.i_crit_edge, label %cond.true350.i.i

land.lhs.true344.i.i.cond.false360.i.i_crit_edge: ; preds = %land.lhs.true344.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false360.i.i

cond.true350.i.i:                                 ; preds = %land.lhs.true344.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %939 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %939)
  %940 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx358.i.i = getelementptr i32, ptr %940, i32 1
  %941 = ptrtoint ptr %arrayidx358.i.i to i32
  call void @__asan_load4_noabort(i32 %941)
  %942 = load i32, ptr %arrayidx358.i.i, align 4
  %add359.i.i = add i32 %942, 1452
  tail call void %938(ptr noundef %handle, i32 noundef %add359.i.i, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end366.i.i

cond.false360.i.i:                                ; preds = %land.lhs.true344.i.i.cond.false360.i.i_crit_edge, %land.lhs.true339.i.i.cond.false360.i.i_crit_edge, %vcn_v1_0_mc_resume_spg_mode.exit.i.i.cond.false360.i.i_crit_edge
  %943 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %943)
  %944 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx364.i.i = getelementptr i32, ptr %944, i32 1
  %945 = ptrtoint ptr %arrayidx364.i.i to i32
  call void @__asan_load4_noabort(i32 %945)
  %946 = load i32, ptr %arrayidx364.i.i, align 4
  %add365.i.i = add i32 %946, 1452
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add365.i.i, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end366.i.i

cond.end366.i.i:                                  ; preds = %cond.false360.i.i, %cond.true350.i.i
  %947 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %947)
  %948 = load i32, ptr %virt45.i.i.i, align 8
  %and369.i.i = and i32 %948, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and369.i.i)
  %tobool370.not.i.i = icmp eq i32 %and369.i.i, 0
  br i1 %tobool370.not.i.i, label %cond.end366.i.i.cond.false460.sink.split.i.i_crit_edge, label %land.lhs.true371.i.i

cond.end366.i.i.cond.false460.sink.split.i.i_crit_edge: ; preds = %cond.end366.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false460.sink.split.i.i

land.lhs.true371.i.i:                             ; preds = %cond.end366.i.i
  %funcs374.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %949 = ptrtoint ptr %funcs374.i.i to i32
  call void @__asan_load4_noabort(i32 %949)
  %950 = load ptr, ptr %funcs374.i.i, align 4
  %tobool375.not.i.i = icmp eq ptr %950, null
  br i1 %tobool375.not.i.i, label %land.lhs.true371.i.i.cond.false460.sink.split.i.i_crit_edge, label %land.lhs.true376.i.i

land.lhs.true371.i.i.cond.false460.sink.split.i.i_crit_edge: ; preds = %land.lhs.true371.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false460.sink.split.i.i

land.lhs.true376.i.i:                             ; preds = %land.lhs.true371.i.i
  %sriov_wreg380.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %950, i32 0, i32 12
  %951 = ptrtoint ptr %sriov_wreg380.i.i to i32
  call void @__asan_load4_noabort(i32 %951)
  %952 = load ptr, ptr %sriov_wreg380.i.i, align 4
  %tobool381.not.i.i = icmp eq ptr %952, null
  %953 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %953)
  %954 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx4322104.i.i = getelementptr i32, ptr %954, i32 1
  %955 = ptrtoint ptr %arrayidx4322104.i.i to i32
  call void @__asan_load4_noabort(i32 %955)
  %956 = load i32, ptr %arrayidx4322104.i.i, align 4
  %add4332105.i.i = add i32 %956, 1451
  %sriov_rreg447.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %950, i32 0, i32 13
  %957 = ptrtoint ptr %sriov_rreg447.i.i to i32
  call void @__asan_load4_noabort(i32 %957)
  %958 = load ptr, ptr %sriov_rreg447.i.i, align 4
  %tobool448.not.i.i = icmp eq ptr %958, null
  br i1 %tobool381.not.i.i, label %land.lhs.true443.i.i, label %cond.true382.i.i

cond.true382.i.i:                                 ; preds = %land.lhs.true376.i.i
  br i1 %tobool448.not.i.i, label %cond.false418.i.i, label %cond.true407.i.i

cond.true407.i.i:                                 ; preds = %cond.true382.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call417.i.i = tail call i32 %958(ptr noundef %handle, i32 noundef %add4332105.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end425.i.i

cond.false418.i.i:                                ; preds = %cond.true382.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call424.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add4332105.i.i, i32 noundef 0) #7
  br label %cond.end425.i.i

cond.end425.i.i:                                  ; preds = %cond.false418.i.i, %cond.true407.i.i
  %cond426.i.i = phi i32 [ %call417.i.i, %cond.true407.i.i ], [ %call424.i.i, %cond.false418.i.i ]
  %or427.i.i = or i32 %cond426.i.i, 3
  tail call void %952(ptr noundef %handle, i32 noundef %add4332105.i.i, i32 noundef %or427.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end470.i.i

land.lhs.true443.i.i:                             ; preds = %land.lhs.true376.i.i
  br i1 %tobool448.not.i.i, label %land.lhs.true443.i.i.cond.false460.i.i_crit_edge, label %cond.true449.i.i

land.lhs.true443.i.i.cond.false460.i.i_crit_edge: ; preds = %land.lhs.true443.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false460.i.i

cond.true449.i.i:                                 ; preds = %land.lhs.true443.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call459.i.i = tail call i32 %958(ptr noundef %handle, i32 noundef %add4332105.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end467.i.i

cond.false460.sink.split.i.i:                     ; preds = %land.lhs.true371.i.i.cond.false460.sink.split.i.i_crit_edge, %cond.end366.i.i.cond.false460.sink.split.i.i_crit_edge
  %959 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %959)
  %960 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx43221042123.i.i = getelementptr i32, ptr %960, i32 1
  %961 = ptrtoint ptr %arrayidx43221042123.i.i to i32
  call void @__asan_load4_noabort(i32 %961)
  %962 = load i32, ptr %arrayidx43221042123.i.i, align 4
  %add43321052124.i.i = add i32 %962, 1451
  br label %cond.false460.i.i

cond.false460.i.i:                                ; preds = %cond.false460.sink.split.i.i, %land.lhs.true443.i.i.cond.false460.i.i_crit_edge
  %add4332108.i.i = phi i32 [ %add4332105.i.i, %land.lhs.true443.i.i.cond.false460.i.i_crit_edge ], [ %add43321052124.i.i, %cond.false460.sink.split.i.i ]
  %call466.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add4332108.i.i, i32 noundef 0) #7
  br label %cond.end467.i.i

cond.end467.i.i:                                  ; preds = %cond.false460.i.i, %cond.true449.i.i
  %add4332106.i.i = phi i32 [ %add4332105.i.i, %cond.true449.i.i ], [ %add4332108.i.i, %cond.false460.i.i ]
  %cond468.i.i = phi i32 [ %call459.i.i, %cond.true449.i.i ], [ %call466.i.i, %cond.false460.i.i ]
  %or469.i.i = or i32 %cond468.i.i, 3
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add4332106.i.i, i32 noundef %or469.i.i, i32 noundef 0) #7
  br label %cond.end470.i.i

cond.end470.i.i:                                  ; preds = %cond.end467.i.i, %cond.end425.i.i
  %963 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %963)
  %964 = load i32, ptr %virt45.i.i.i, align 8
  %and473.i.i = and i32 %964, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and473.i.i)
  %tobool474.not.i.i = icmp eq i32 %and473.i.i, 0
  br i1 %tobool474.not.i.i, label %cond.end470.i.i.cond.false496.i.i_crit_edge, label %land.lhs.true475.i.i

cond.end470.i.i.cond.false496.i.i_crit_edge:      ; preds = %cond.end470.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false496.i.i

land.lhs.true475.i.i:                             ; preds = %cond.end470.i.i
  %funcs478.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %965 = ptrtoint ptr %funcs478.i.i to i32
  call void @__asan_load4_noabort(i32 %965)
  %966 = load ptr, ptr %funcs478.i.i, align 4
  %tobool479.not.i.i = icmp eq ptr %966, null
  br i1 %tobool479.not.i.i, label %land.lhs.true475.i.i.cond.false496.i.i_crit_edge, label %land.lhs.true480.i.i

land.lhs.true475.i.i.cond.false496.i.i_crit_edge: ; preds = %land.lhs.true475.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false496.i.i

land.lhs.true480.i.i:                             ; preds = %land.lhs.true475.i.i
  %sriov_wreg484.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %966, i32 0, i32 12
  %967 = ptrtoint ptr %sriov_wreg484.i.i to i32
  call void @__asan_load4_noabort(i32 %967)
  %968 = load ptr, ptr %sriov_wreg484.i.i, align 4
  %tobool485.not.i.i = icmp eq ptr %968, null
  br i1 %tobool485.not.i.i, label %land.lhs.true480.i.i.cond.false496.i.i_crit_edge, label %cond.true486.i.i

land.lhs.true480.i.i.cond.false496.i.i_crit_edge: ; preds = %land.lhs.true480.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false496.i.i

cond.true486.i.i:                                 ; preds = %land.lhs.true480.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %969 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %969)
  %970 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx494.i.i = getelementptr i32, ptr %970, i32 1
  %971 = ptrtoint ptr %arrayidx494.i.i to i32
  call void @__asan_load4_noabort(i32 %971)
  %972 = load i32, ptr %arrayidx494.i.i, align 4
  %add495.i.i = add i32 %972, 1432
  tail call void %968(ptr noundef %handle, i32 noundef %add495.i.i, i32 noundef 512, i32 noundef 0, i32 noundef 16) #7
  br label %do.body503.i.i

cond.false496.i.i:                                ; preds = %land.lhs.true480.i.i.cond.false496.i.i_crit_edge, %land.lhs.true475.i.i.cond.false496.i.i_crit_edge, %cond.end470.i.i.cond.false496.i.i_crit_edge
  %973 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %973)
  %974 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx500.i.i = getelementptr i32, ptr %974, i32 1
  %975 = ptrtoint ptr %arrayidx500.i.i to i32
  call void @__asan_load4_noabort(i32 %975)
  %976 = load i32, ptr %arrayidx500.i.i, align 4
  %add501.i.i = add i32 %976, 1432
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add501.i.i, i32 noundef 512, i32 noundef 0) #7
  br label %do.body503.i.i

do.body503.i.i:                                   ; preds = %cond.false496.i.i, %cond.true486.i.i
  %977 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %977)
  %978 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx508.i.i = getelementptr i32, ptr %978, i32 1
  %979 = ptrtoint ptr %arrayidx508.i.i to i32
  call void @__asan_load4_noabort(i32 %979)
  %980 = load i32, ptr %arrayidx508.i.i, align 4
  %add509.i.i = add i32 %980, 1440
  %call510.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add509.i.i, i32 noundef 0) #7
  %and511.i.i = and i32 %call510.i.i, -9
  %981 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %981)
  %982 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx516.i.i = getelementptr i32, ptr %982, i32 1
  %983 = ptrtoint ptr %arrayidx516.i.i to i32
  call void @__asan_load4_noabort(i32 %983)
  %984 = load i32, ptr %arrayidx516.i.i, align 4
  %add517.i.i = add i32 %984, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add517.i.i, i32 noundef %and511.i.i, i32 noundef 0) #7
  %985 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %985)
  %986 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx525.i.i = getelementptr i32, ptr %986, i32 1
  %987 = ptrtoint ptr %arrayidx525.i.i to i32
  call void @__asan_load4_noabort(i32 %987)
  %988 = load i32, ptr %arrayidx525.i.i, align 4
  %add526.i.i = add i32 %988, 1341
  %call527.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add526.i.i, i32 noundef 0) #7
  %and528.i.i = and i32 %call527.i.i, -257
  %989 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %989)
  %990 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx533.i.i = getelementptr i32, ptr %990, i32 1
  %991 = ptrtoint ptr %arrayidx533.i.i to i32
  call void @__asan_load4_noabort(i32 %991)
  %992 = load i32, ptr %arrayidx533.i.i, align 4
  %add534.i.i = add i32 %992, 1341
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add534.i.i, i32 noundef %and528.i.i, i32 noundef 0) #7
  %993 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %993)
  %994 = load i32, ptr %virt45.i.i.i, align 8
  %and539.i.i = and i32 %994, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and539.i.i)
  %tobool540.not.i.i = icmp eq i32 %and539.i.i, 0
  br i1 %tobool540.not.i.i, label %do.body503.i.i.cond.false563.i.i_crit_edge, label %land.lhs.true541.i.i

do.body503.i.i.cond.false563.i.i_crit_edge:       ; preds = %do.body503.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false563.i.i

land.lhs.true541.i.i:                             ; preds = %do.body503.i.i
  %funcs544.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %995 = ptrtoint ptr %funcs544.i.i to i32
  call void @__asan_load4_noabort(i32 %995)
  %996 = load ptr, ptr %funcs544.i.i, align 4
  %tobool545.not.i.i = icmp eq ptr %996, null
  br i1 %tobool545.not.i.i, label %land.lhs.true541.i.i.cond.false563.i.i_crit_edge, label %land.lhs.true546.i.i

land.lhs.true541.i.i.cond.false563.i.i_crit_edge: ; preds = %land.lhs.true541.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false563.i.i

land.lhs.true546.i.i:                             ; preds = %land.lhs.true541.i.i
  %sriov_rreg550.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %996, i32 0, i32 13
  %997 = ptrtoint ptr %sriov_rreg550.i.i to i32
  call void @__asan_load4_noabort(i32 %997)
  %998 = load ptr, ptr %sriov_rreg550.i.i, align 4
  %tobool551.not.i.i = icmp eq ptr %998, null
  br i1 %tobool551.not.i.i, label %land.lhs.true546.i.i.cond.false563.i.i_crit_edge, label %cond.true552.i.i

land.lhs.true546.i.i.cond.false563.i.i_crit_edge: ; preds = %land.lhs.true546.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false563.i.i

cond.true552.i.i:                                 ; preds = %land.lhs.true546.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %999 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %999)
  %1000 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx560.i.i = getelementptr i32, ptr %1000, i32 1
  %1001 = ptrtoint ptr %arrayidx560.i.i to i32
  call void @__asan_load4_noabort(i32 %1001)
  %1002 = load i32, ptr %arrayidx560.i.i, align 4
  %add561.i.i = add i32 %1002, 1440
  %call562.i.i = tail call i32 %998(ptr noundef %handle, i32 noundef %add561.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end570.i.i

cond.false563.i.i:                                ; preds = %land.lhs.true546.i.i.cond.false563.i.i_crit_edge, %land.lhs.true541.i.i.cond.false563.i.i_crit_edge, %do.body503.i.i.cond.false563.i.i_crit_edge
  %1003 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1003)
  %1004 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx567.i.i = getelementptr i32, ptr %1004, i32 1
  %1005 = ptrtoint ptr %arrayidx567.i.i to i32
  call void @__asan_load4_noabort(i32 %1005)
  %1006 = load i32, ptr %arrayidx567.i.i, align 4
  %add568.i.i = add i32 %1006, 1440
  %call569.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add568.i.i, i32 noundef 0) #7
  br label %cond.end570.i.i

cond.end570.i.i:                                  ; preds = %cond.false563.i.i, %cond.true552.i.i
  %cond571.i.i = phi i32 [ %call562.i.i, %cond.true552.i.i ], [ %call569.i.i, %cond.false563.i.i ]
  %and573.i.i = and i32 %cond571.i.i, -8197
  %1007 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1007)
  %1008 = load i32, ptr %virt45.i.i.i, align 8
  %and576.i.i = and i32 %1008, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and576.i.i)
  %tobool577.not.i.i = icmp eq i32 %and576.i.i, 0
  br i1 %tobool577.not.i.i, label %cond.end570.i.i.cond.false599.i.i_crit_edge, label %land.lhs.true578.i.i

cond.end570.i.i.cond.false599.i.i_crit_edge:      ; preds = %cond.end570.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false599.i.i

land.lhs.true578.i.i:                             ; preds = %cond.end570.i.i
  %funcs581.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %1009 = ptrtoint ptr %funcs581.i.i to i32
  call void @__asan_load4_noabort(i32 %1009)
  %1010 = load ptr, ptr %funcs581.i.i, align 4
  %tobool582.not.i.i = icmp eq ptr %1010, null
  br i1 %tobool582.not.i.i, label %land.lhs.true578.i.i.cond.false599.i.i_crit_edge, label %land.lhs.true583.i.i

land.lhs.true578.i.i.cond.false599.i.i_crit_edge: ; preds = %land.lhs.true578.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false599.i.i

land.lhs.true583.i.i:                             ; preds = %land.lhs.true578.i.i
  %sriov_wreg587.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1010, i32 0, i32 12
  %1011 = ptrtoint ptr %sriov_wreg587.i.i to i32
  call void @__asan_load4_noabort(i32 %1011)
  %1012 = load ptr, ptr %sriov_wreg587.i.i, align 4
  %tobool588.not.i.i = icmp eq ptr %1012, null
  br i1 %tobool588.not.i.i, label %land.lhs.true583.i.i.cond.false599.i.i_crit_edge, label %cond.true589.i.i

land.lhs.true583.i.i.cond.false599.i.i_crit_edge: ; preds = %land.lhs.true583.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false599.i.i

cond.true589.i.i:                                 ; preds = %land.lhs.true583.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1013 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1013)
  %1014 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx597.i.i = getelementptr i32, ptr %1014, i32 1
  %1015 = ptrtoint ptr %arrayidx597.i.i to i32
  call void @__asan_load4_noabort(i32 %1015)
  %1016 = load i32, ptr %arrayidx597.i.i, align 4
  %add598.i.i = add i32 %1016, 1440
  tail call void %1012(ptr noundef %handle, i32 noundef %add598.i.i, i32 noundef %and573.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end605.i.i

cond.false599.i.i:                                ; preds = %land.lhs.true583.i.i.cond.false599.i.i_crit_edge, %land.lhs.true578.i.i.cond.false599.i.i_crit_edge, %cond.end570.i.i.cond.false599.i.i_crit_edge
  %1017 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1017)
  %1018 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx603.i.i = getelementptr i32, ptr %1018, i32 1
  %1019 = ptrtoint ptr %arrayidx603.i.i to i32
  call void @__asan_load4_noabort(i32 %1019)
  %1020 = load i32, ptr %arrayidx603.i.i, align 4
  %add604.i.i = add i32 %1020, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add604.i.i, i32 noundef %and573.i.i, i32 noundef 0) #7
  br label %cond.end605.i.i

cond.end605.i.i:                                  ; preds = %cond.false599.i.i, %cond.true589.i.i
  %funcs616.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.cond606.preheader.i.i

for.cond606.preheader.i.i:                        ; preds = %if.end650.i.i.for.cond606.preheader.i.i_crit_edge, %cond.end605.i.i
  %i.02120.i.i = phi i32 [ 0, %cond.end605.i.i ], [ %inc698.i.i, %if.end650.i.i.for.cond606.preheader.i.i_crit_edge ]
  br label %for.body608.i.i

for.body608.i.i:                                  ; preds = %while.body.preheader.i.i.for.body608.i.i_crit_edge, %for.cond606.preheader.i.i
  %j.02117.i.i = phi i32 [ 0, %for.cond606.preheader.i.i ], [ %inc.i.i, %while.body.preheader.i.i.for.body608.i.i_crit_edge ]
  %1021 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1021)
  %1022 = load i32, ptr %virt45.i.i.i, align 8
  %and611.i.i = and i32 %1022, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and611.i.i)
  %tobool612.not.i.i = icmp eq i32 %and611.i.i, 0
  br i1 %tobool612.not.i.i, label %for.body608.i.i.cond.false635.i.i_crit_edge, label %land.lhs.true613.i.i

for.body608.i.i.cond.false635.i.i_crit_edge:      ; preds = %for.body608.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false635.i.i

land.lhs.true613.i.i:                             ; preds = %for.body608.i.i
  %1023 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1023)
  %1024 = load ptr, ptr %funcs616.i.i, align 4
  %tobool617.not.i.i = icmp eq ptr %1024, null
  br i1 %tobool617.not.i.i, label %land.lhs.true613.i.i.cond.false635.i.i_crit_edge, label %land.lhs.true618.i.i

land.lhs.true613.i.i.cond.false635.i.i_crit_edge: ; preds = %land.lhs.true613.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false635.i.i

land.lhs.true618.i.i:                             ; preds = %land.lhs.true613.i.i
  %sriov_rreg622.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1024, i32 0, i32 13
  %1025 = ptrtoint ptr %sriov_rreg622.i.i to i32
  call void @__asan_load4_noabort(i32 %1025)
  %1026 = load ptr, ptr %sriov_rreg622.i.i, align 4
  %tobool623.not.i.i = icmp eq ptr %1026, null
  br i1 %tobool623.not.i.i, label %land.lhs.true618.i.i.cond.false635.i.i_crit_edge, label %cond.true624.i.i

land.lhs.true618.i.i.cond.false635.i.i_crit_edge: ; preds = %land.lhs.true618.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false635.i.i

cond.true624.i.i:                                 ; preds = %land.lhs.true618.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1027 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1027)
  %1028 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx632.i.i = getelementptr i32, ptr %1028, i32 1
  %1029 = ptrtoint ptr %arrayidx632.i.i to i32
  call void @__asan_load4_noabort(i32 %1029)
  %1030 = load i32, ptr %arrayidx632.i.i, align 4
  %add633.i.i = add i32 %1030, 1455
  %call634.i.i = tail call i32 %1026(ptr noundef %handle, i32 noundef %add633.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end642.i.i

cond.false635.i.i:                                ; preds = %land.lhs.true618.i.i.cond.false635.i.i_crit_edge, %land.lhs.true613.i.i.cond.false635.i.i_crit_edge, %for.body608.i.i.cond.false635.i.i_crit_edge
  %1031 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1031)
  %1032 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx639.i.i = getelementptr i32, ptr %1032, i32 1
  %1033 = ptrtoint ptr %arrayidx639.i.i to i32
  call void @__asan_load4_noabort(i32 %1033)
  %1034 = load i32, ptr %arrayidx639.i.i, align 4
  %add640.i.i = add i32 %1034, 1455
  %call641.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add640.i.i, i32 noundef 0) #7
  br label %cond.end642.i.i

cond.end642.i.i:                                  ; preds = %cond.false635.i.i, %cond.true624.i.i
  %cond643.i.i = phi i32 [ %call634.i.i, %cond.true624.i.i ], [ %call641.i.i, %cond.false635.i.i ]
  %and644.i.i = and i32 %cond643.i.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and644.i.i)
  %tobool645.not.i.i = icmp eq i32 %and644.i.i, 0
  br i1 %tobool645.not.i.i, label %while.body.preheader.i.i, label %do.body703.i.i

while.body.preheader.i.i:                         ; preds = %cond.end642.i.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1035 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1035(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1036 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1036(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1037 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1037(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1038 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1038(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1039 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1039(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1040 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1040(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1041 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1041(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1042 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1042(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1043 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1043(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1044 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1044(i32 noundef 214748000) #7
  %inc.i.i = add nuw nsw i32 %j.02117.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, 100
  br i1 %exitcond.not.i.i, label %if.end650.i.i, label %while.body.preheader.i.i.for.body608.i.i_crit_edge

while.body.preheader.i.i.for.body608.i.i_crit_edge: ; preds = %while.body.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body608.i.i

if.end650.i.i:                                    ; preds = %while.body.preheader.i.i
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.56) #7
  %1045 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1045)
  %1046 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx656.i.i = getelementptr i32, ptr %1046, i32 1
  %1047 = ptrtoint ptr %arrayidx656.i.i to i32
  call void @__asan_load4_noabort(i32 %1047)
  %1048 = load i32, ptr %arrayidx656.i.i, align 4
  %add657.i.i = add i32 %1048, 1440
  %call658.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add657.i.i, i32 noundef 0) #7
  %or660.i.i = or i32 %call658.i.i, 8
  %1049 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1049)
  %1050 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx664.i.i = getelementptr i32, ptr %1050, i32 1
  %1051 = ptrtoint ptr %arrayidx664.i.i to i32
  call void @__asan_load4_noabort(i32 %1051)
  %1052 = load i32, ptr %arrayidx664.i.i, align 4
  %add665.i.i = add i32 %1052, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add665.i.i, i32 noundef %or660.i.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1053 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1053(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1054 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1054(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1055 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1055(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1056 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1056(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1057 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1057(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1058 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1058(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1059 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1059(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1060 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1060(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1061 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1061(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1062 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1062(i32 noundef 214748000) #7
  %1063 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1063)
  %1064 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx679.i.i = getelementptr i32, ptr %1064, i32 1
  %1065 = ptrtoint ptr %arrayidx679.i.i to i32
  call void @__asan_load4_noabort(i32 %1065)
  %1066 = load i32, ptr %arrayidx679.i.i, align 4
  %add680.i.i = add i32 %1066, 1440
  %call681.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add680.i.i, i32 noundef 0) #7
  %and682.i.i = and i32 %call681.i.i, -9
  %1067 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1067)
  %1068 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx687.i.i = getelementptr i32, ptr %1068, i32 1
  %1069 = ptrtoint ptr %arrayidx687.i.i to i32
  call void @__asan_load4_noabort(i32 %1069)
  %1070 = load i32, ptr %arrayidx687.i.i, align 4
  %add688.i.i = add i32 %1070, 1440
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add688.i.i, i32 noundef %and682.i.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1071 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1071(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1072 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1072(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1073 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1073(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1074 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1074(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1075 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1075(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1076 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1076(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1077 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1077(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1078 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1078(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1079 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1079(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1080 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1080(i32 noundef 214748000) #7
  %inc698.i.i = add nuw nsw i32 %i.02120.i.i, 1
  %exitcond2122.not.i.i = icmp eq i32 %inc698.i.i, 10
  br i1 %exitcond2122.not.i.i, label %if.end4, label %if.end650.i.i.for.cond606.preheader.i.i_crit_edge

if.end650.i.i.for.cond606.preheader.i.i_crit_edge: ; preds = %if.end650.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.cond606.preheader.i.i

do.body703.i.i:                                   ; preds = %cond.end642.i.i
  %1081 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1081)
  %1082 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx708.i.i = getelementptr i32, ptr %1082, i32 1
  %1083 = ptrtoint ptr %arrayidx708.i.i to i32
  call void @__asan_load4_noabort(i32 %1083)
  %1084 = load i32, ptr %arrayidx708.i.i, align 4
  %add709.i.i = add i32 %1084, 1344
  %call710.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add709.i.i, i32 noundef 0) #7
  %or712.i.i = or i32 %call710.i.i, 2
  %1085 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1085)
  %1086 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx716.i.i = getelementptr i32, ptr %1086, i32 1
  %1087 = ptrtoint ptr %arrayidx716.i.i to i32
  call void @__asan_load4_noabort(i32 %1087)
  %1088 = load i32, ptr %arrayidx716.i.i, align 4
  %add717.i.i = add i32 %1088, 1344
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add717.i.i, i32 noundef %or712.i.i, i32 noundef 0) #7
  %1089 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1089)
  %1090 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx725.i.i = getelementptr i32, ptr %1090, i32 1
  %1091 = ptrtoint ptr %arrayidx725.i.i to i32
  call void @__asan_load4_noabort(i32 %1091)
  %1092 = load i32, ptr %arrayidx725.i.i, align 4
  %add726.i.i = add i32 %1092, 1345
  %call727.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add726.i.i, i32 noundef 0) #7
  %or729.i.i = or i32 %call727.i.i, 16
  %1093 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1093)
  %1094 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx733.i.i = getelementptr i32, ptr %1094, i32 1
  %1095 = ptrtoint ptr %arrayidx733.i.i to i32
  call void @__asan_load4_noabort(i32 %1095)
  %1096 = load i32, ptr %arrayidx733.i.i, align 4
  %add734.i.i = add i32 %1096, 1345
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add734.i.i, i32 noundef %or729.i.i, i32 noundef 0) #7
  %1097 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1097)
  %1098 = load i32, ptr %virt45.i.i.i, align 8
  %and739.i.i = and i32 %1098, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and739.i.i)
  %tobool740.not.i.i = icmp eq i32 %and739.i.i, 0
  br i1 %tobool740.not.i.i, label %do.body703.i.i.cond.false763.i.i_crit_edge, label %land.lhs.true741.i.i

do.body703.i.i.cond.false763.i.i_crit_edge:       ; preds = %do.body703.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false763.i.i

land.lhs.true741.i.i:                             ; preds = %do.body703.i.i
  %1099 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1099)
  %1100 = load ptr, ptr %funcs616.i.i, align 4
  %tobool745.not.i.i = icmp eq ptr %1100, null
  br i1 %tobool745.not.i.i, label %land.lhs.true741.i.i.cond.false763.i.i_crit_edge, label %land.lhs.true746.i.i

land.lhs.true741.i.i.cond.false763.i.i_crit_edge: ; preds = %land.lhs.true741.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false763.i.i

land.lhs.true746.i.i:                             ; preds = %land.lhs.true741.i.i
  %sriov_rreg750.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1100, i32 0, i32 13
  %1101 = ptrtoint ptr %sriov_rreg750.i.i to i32
  call void @__asan_load4_noabort(i32 %1101)
  %1102 = load ptr, ptr %sriov_rreg750.i.i, align 4
  %tobool751.not.i.i = icmp eq ptr %1102, null
  br i1 %tobool751.not.i.i, label %land.lhs.true746.i.i.cond.false763.i.i_crit_edge, label %cond.true752.i.i

land.lhs.true746.i.i.cond.false763.i.i_crit_edge: ; preds = %land.lhs.true746.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false763.i.i

cond.true752.i.i:                                 ; preds = %land.lhs.true746.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1103 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1103)
  %1104 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx760.i.i = getelementptr i32, ptr %1104, i32 1
  %1105 = ptrtoint ptr %arrayidx760.i.i to i32
  call void @__asan_load4_noabort(i32 %1105)
  %1106 = load i32, ptr %arrayidx760.i.i, align 4
  %add761.i.i = add i32 %1106, 1455
  %call762.i.i = tail call i32 %1102(ptr noundef %handle, i32 noundef %add761.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end770.i.i

cond.false763.i.i:                                ; preds = %land.lhs.true746.i.i.cond.false763.i.i_crit_edge, %land.lhs.true741.i.i.cond.false763.i.i_crit_edge, %do.body703.i.i.cond.false763.i.i_crit_edge
  %1107 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1107)
  %1108 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx767.i.i = getelementptr i32, ptr %1108, i32 1
  %1109 = ptrtoint ptr %arrayidx767.i.i to i32
  call void @__asan_load4_noabort(i32 %1109)
  %1110 = load i32, ptr %arrayidx767.i.i, align 4
  %add768.i.i = add i32 %1110, 1455
  %call769.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add768.i.i, i32 noundef 0) #7
  br label %cond.end770.i.i

cond.end770.i.i:                                  ; preds = %cond.false763.i.i, %cond.true752.i.i
  %cond771.i.i = phi i32 [ %call762.i.i, %cond.true752.i.i ], [ %call769.i.i, %cond.false763.i.i ]
  %and772.i.i = and i32 %cond771.i.i, -5
  %1111 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1111)
  %1112 = load i32, ptr %virt45.i.i.i, align 8
  %and775.i.i = and i32 %1112, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and775.i.i)
  %tobool776.not.i.i = icmp eq i32 %and775.i.i, 0
  br i1 %tobool776.not.i.i, label %cond.end770.i.i.cond.false798.i.i_crit_edge, label %land.lhs.true777.i.i

cond.end770.i.i.cond.false798.i.i_crit_edge:      ; preds = %cond.end770.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false798.i.i

land.lhs.true777.i.i:                             ; preds = %cond.end770.i.i
  %1113 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1113)
  %1114 = load ptr, ptr %funcs616.i.i, align 4
  %tobool781.not.i.i = icmp eq ptr %1114, null
  br i1 %tobool781.not.i.i, label %land.lhs.true777.i.i.cond.false798.i.i_crit_edge, label %land.lhs.true782.i.i

land.lhs.true777.i.i.cond.false798.i.i_crit_edge: ; preds = %land.lhs.true777.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false798.i.i

land.lhs.true782.i.i:                             ; preds = %land.lhs.true777.i.i
  %sriov_wreg786.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1114, i32 0, i32 12
  %1115 = ptrtoint ptr %sriov_wreg786.i.i to i32
  call void @__asan_load4_noabort(i32 %1115)
  %1116 = load ptr, ptr %sriov_wreg786.i.i, align 4
  %tobool787.not.i.i = icmp eq ptr %1116, null
  br i1 %tobool787.not.i.i, label %land.lhs.true782.i.i.cond.false798.i.i_crit_edge, label %cond.true788.i.i

land.lhs.true782.i.i.cond.false798.i.i_crit_edge: ; preds = %land.lhs.true782.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false798.i.i

cond.true788.i.i:                                 ; preds = %land.lhs.true782.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1117 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1117)
  %1118 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx796.i.i = getelementptr i32, ptr %1118, i32 1
  %1119 = ptrtoint ptr %arrayidx796.i.i to i32
  call void @__asan_load4_noabort(i32 %1119)
  %1120 = load i32, ptr %arrayidx796.i.i, align 4
  %add797.i.i = add i32 %1120, 1455
  tail call void %1116(ptr noundef %handle, i32 noundef %add797.i.i, i32 noundef %and772.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end804.i.i

cond.false798.i.i:                                ; preds = %land.lhs.true782.i.i.cond.false798.i.i_crit_edge, %land.lhs.true777.i.i.cond.false798.i.i_crit_edge, %cond.end770.i.i.cond.false798.i.i_crit_edge
  %1121 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1121)
  %1122 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx802.i.i = getelementptr i32, ptr %1122, i32 1
  %1123 = ptrtoint ptr %arrayidx802.i.i to i32
  call void @__asan_load4_noabort(i32 %1123)
  %1124 = load i32, ptr %arrayidx802.i.i, align 4
  %add803.i.i = add i32 %1124, 1455
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add803.i.i, i32 noundef %and772.i.i, i32 noundef 0) #7
  br label %cond.end804.i.i

cond.end804.i.i:                                  ; preds = %cond.false798.i.i, %cond.true788.i.i
  %ring_size.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 9
  %1125 = ptrtoint ptr %ring_size.i.i to i32
  call void @__asan_load4_noabort(i32 %1125)
  %1126 = load i32, ptr %ring_size.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1126)
  %cmp.i2099.i.i = icmp ugt i32 %1126, 1
  %sub.i2100.i.i = add i32 %1126, -1
  %1127 = tail call i32 @llvm.ctlz.i32(i32 %sub.i2100.i.i, i1 false) #7, !range !131
  %add.i2103.i.i = sub nsw i32 0, %1127
  %add.i2103.i.i.op = and i32 %add.i2103.i.i, 31
  %add.i2103.i.i.op.op = or i32 %add.i2103.i.i.op, 285278464
  %or847.i.i = select i1 %cmp.i2099.i.i, i32 %add.i2103.i.i.op.op, i32 285278464
  %1128 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load i32, ptr %virt45.i.i.i, align 8
  %and850.i.i = and i32 %1129, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and850.i.i)
  %tobool851.not.i.i = icmp eq i32 %and850.i.i, 0
  br i1 %tobool851.not.i.i, label %cond.end804.i.i.cond.false873.i.i_crit_edge, label %land.lhs.true852.i.i

cond.end804.i.i.cond.false873.i.i_crit_edge:      ; preds = %cond.end804.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false873.i.i

land.lhs.true852.i.i:                             ; preds = %cond.end804.i.i
  %1130 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1130)
  %1131 = load ptr, ptr %funcs616.i.i, align 4
  %tobool856.not.i.i = icmp eq ptr %1131, null
  br i1 %tobool856.not.i.i, label %land.lhs.true852.i.i.cond.false873.i.i_crit_edge, label %land.lhs.true857.i.i

land.lhs.true852.i.i.cond.false873.i.i_crit_edge: ; preds = %land.lhs.true852.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false873.i.i

land.lhs.true857.i.i:                             ; preds = %land.lhs.true852.i.i
  %sriov_wreg861.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1131, i32 0, i32 12
  %1132 = ptrtoint ptr %sriov_wreg861.i.i to i32
  call void @__asan_load4_noabort(i32 %1132)
  %1133 = load ptr, ptr %sriov_wreg861.i.i, align 4
  %tobool862.not.i.i = icmp eq ptr %1133, null
  br i1 %tobool862.not.i.i, label %land.lhs.true857.i.i.cond.false873.i.i_crit_edge, label %cond.true863.i.i

land.lhs.true857.i.i.cond.false873.i.i_crit_edge: ; preds = %land.lhs.true857.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false873.i.i

cond.true863.i.i:                                 ; preds = %land.lhs.true857.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1134 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx871.i.i = getelementptr i32, ptr %1135, i32 1
  %1136 = ptrtoint ptr %arrayidx871.i.i to i32
  call void @__asan_load4_noabort(i32 %1136)
  %1137 = load i32, ptr %arrayidx871.i.i, align 4
  %add872.i.i = add i32 %1137, 1449
  tail call void %1133(ptr noundef %handle, i32 noundef %add872.i.i, i32 noundef %or847.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end879.i.i

cond.false873.i.i:                                ; preds = %land.lhs.true857.i.i.cond.false873.i.i_crit_edge, %land.lhs.true852.i.i.cond.false873.i.i_crit_edge, %cond.end804.i.i.cond.false873.i.i_crit_edge
  %1138 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1138)
  %1139 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx877.i.i = getelementptr i32, ptr %1139, i32 1
  %1140 = ptrtoint ptr %arrayidx877.i.i to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load i32, ptr %arrayidx877.i.i, align 4
  %add878.i.i = add i32 %1141, 1449
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add878.i.i, i32 noundef %or847.i.i, i32 noundef 0) #7
  br label %cond.end879.i.i

cond.end879.i.i:                                  ; preds = %cond.false873.i.i, %cond.true863.i.i
  %1142 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1142)
  %1143 = load i32, ptr %virt45.i.i.i, align 8
  %and882.i.i = and i32 %1143, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and882.i.i)
  %tobool883.not.i.i = icmp eq i32 %and882.i.i, 0
  br i1 %tobool883.not.i.i, label %cond.end879.i.i.cond.false905.i.i_crit_edge, label %land.lhs.true884.i.i

cond.end879.i.i.cond.false905.i.i_crit_edge:      ; preds = %cond.end879.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false905.i.i

land.lhs.true884.i.i:                             ; preds = %cond.end879.i.i
  %1144 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1144)
  %1145 = load ptr, ptr %funcs616.i.i, align 4
  %tobool888.not.i.i = icmp eq ptr %1145, null
  br i1 %tobool888.not.i.i, label %land.lhs.true884.i.i.cond.false905.i.i_crit_edge, label %land.lhs.true889.i.i

land.lhs.true884.i.i.cond.false905.i.i_crit_edge: ; preds = %land.lhs.true884.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false905.i.i

land.lhs.true889.i.i:                             ; preds = %land.lhs.true884.i.i
  %sriov_wreg893.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1145, i32 0, i32 12
  %1146 = ptrtoint ptr %sriov_wreg893.i.i to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load ptr, ptr %sriov_wreg893.i.i, align 4
  %tobool894.not.i.i = icmp eq ptr %1147, null
  br i1 %tobool894.not.i.i, label %land.lhs.true889.i.i.cond.false905.i.i_crit_edge, label %cond.true895.i.i

land.lhs.true889.i.i.cond.false905.i.i_crit_edge: ; preds = %land.lhs.true889.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false905.i.i

cond.true895.i.i:                                 ; preds = %land.lhs.true889.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1148 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1148)
  %1149 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx903.i.i = getelementptr i32, ptr %1149, i32 1
  %1150 = ptrtoint ptr %arrayidx903.i.i to i32
  call void @__asan_load4_noabort(i32 %1150)
  %1151 = load i32, ptr %arrayidx903.i.i, align 4
  %add904.i.i = add i32 %1151, 1446
  tail call void %1147(ptr noundef %handle, i32 noundef %add904.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end911.i.i

cond.false905.i.i:                                ; preds = %land.lhs.true889.i.i.cond.false905.i.i_crit_edge, %land.lhs.true884.i.i.cond.false905.i.i_crit_edge, %cond.end879.i.i.cond.false905.i.i_crit_edge
  %1152 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1152)
  %1153 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx909.i.i = getelementptr i32, ptr %1153, i32 1
  %1154 = ptrtoint ptr %arrayidx909.i.i to i32
  call void @__asan_load4_noabort(i32 %1154)
  %1155 = load i32, ptr %arrayidx909.i.i, align 4
  %add910.i.i = add i32 %1155, 1446
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add910.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end911.i.i

cond.end911.i.i:                                  ; preds = %cond.false905.i.i, %cond.true895.i.i
  %1156 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1156)
  %1157 = load i32, ptr %virt45.i.i.i, align 8
  %and914.i.i = and i32 %1157, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and914.i.i)
  %tobool915.not.i.i = icmp eq i32 %and914.i.i, 0
  br i1 %tobool915.not.i.i, label %cond.end911.i.i.cond.false940.i.i_crit_edge, label %land.lhs.true916.i.i

cond.end911.i.i.cond.false940.i.i_crit_edge:      ; preds = %cond.end911.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false940.i.i

land.lhs.true916.i.i:                             ; preds = %cond.end911.i.i
  %1158 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load ptr, ptr %funcs616.i.i, align 4
  %tobool920.not.i.i = icmp eq ptr %1159, null
  br i1 %tobool920.not.i.i, label %land.lhs.true916.i.i.cond.false940.i.i_crit_edge, label %land.lhs.true921.i.i

land.lhs.true916.i.i.cond.false940.i.i_crit_edge: ; preds = %land.lhs.true916.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false940.i.i

land.lhs.true921.i.i:                             ; preds = %land.lhs.true916.i.i
  %sriov_wreg925.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1159, i32 0, i32 12
  %1160 = ptrtoint ptr %sriov_wreg925.i.i to i32
  call void @__asan_load4_noabort(i32 %1160)
  %1161 = load ptr, ptr %sriov_wreg925.i.i, align 4
  %tobool926.not.i.i = icmp eq ptr %1161, null
  br i1 %tobool926.not.i.i, label %land.lhs.true921.i.i.cond.false940.i.i_crit_edge, label %cond.true927.i.i

land.lhs.true921.i.i.cond.false940.i.i_crit_edge: ; preds = %land.lhs.true921.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false940.i.i

cond.true927.i.i:                                 ; preds = %land.lhs.true921.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1162 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1162)
  %1163 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx935.i.i = getelementptr i32, ptr %1163, i32 1
  %1164 = ptrtoint ptr %arrayidx935.i.i to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load i32, ptr %arrayidx935.i.i, align 4
  %add936.i.i = add i32 %1165, 1450
  %gpu_addr.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1166 = ptrtoint ptr %gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %1166)
  %1167 = load i64, ptr %gpu_addr.i.i, align 8
  %sum.shift2084.i.i = lshr i64 %1167, 34
  %shr9392085.i.i = trunc i64 %sum.shift2084.i.i to i32
  tail call void %1161(ptr noundef %handle, i32 noundef %add936.i.i, i32 noundef %shr9392085.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end951.i.i

cond.false940.i.i:                                ; preds = %land.lhs.true921.i.i.cond.false940.i.i_crit_edge, %land.lhs.true916.i.i.cond.false940.i.i_crit_edge, %cond.end911.i.i.cond.false940.i.i_crit_edge
  %1168 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1168)
  %1169 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx944.i.i = getelementptr i32, ptr %1169, i32 1
  %1170 = ptrtoint ptr %arrayidx944.i.i to i32
  call void @__asan_load4_noabort(i32 %1170)
  %1171 = load i32, ptr %arrayidx944.i.i, align 4
  %add945.i.i = add i32 %1171, 1450
  %gpu_addr946.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1172 = ptrtoint ptr %gpu_addr946.i.i to i32
  call void @__asan_load8_noabort(i32 %1172)
  %1173 = load i64, ptr %gpu_addr946.i.i, align 8
  %sum.shift.i.i = lshr i64 %1173, 34
  %shr9502079.i.i = trunc i64 %sum.shift.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add945.i.i, i32 noundef %shr9502079.i.i, i32 noundef 0) #7
  br label %cond.end951.i.i

cond.end951.i.i:                                  ; preds = %cond.false940.i.i, %cond.true927.i.i
  %1174 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1174)
  %1175 = load i32, ptr %virt45.i.i.i, align 8
  %and954.i.i = and i32 %1175, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and954.i.i)
  %tobool955.not.i.i = icmp eq i32 %and954.i.i, 0
  br i1 %tobool955.not.i.i, label %cond.end951.i.i.cond.false980.i.i_crit_edge, label %land.lhs.true956.i.i

cond.end951.i.i.cond.false980.i.i_crit_edge:      ; preds = %cond.end951.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980.i.i

land.lhs.true956.i.i:                             ; preds = %cond.end951.i.i
  %1176 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load ptr, ptr %funcs616.i.i, align 4
  %tobool960.not.i.i = icmp eq ptr %1177, null
  br i1 %tobool960.not.i.i, label %land.lhs.true956.i.i.cond.false980.i.i_crit_edge, label %land.lhs.true961.i.i

land.lhs.true956.i.i.cond.false980.i.i_crit_edge: ; preds = %land.lhs.true956.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980.i.i

land.lhs.true961.i.i:                             ; preds = %land.lhs.true956.i.i
  %sriov_wreg965.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1177, i32 0, i32 12
  %1178 = ptrtoint ptr %sriov_wreg965.i.i to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load ptr, ptr %sriov_wreg965.i.i, align 4
  %tobool966.not.i.i = icmp eq ptr %1179, null
  br i1 %tobool966.not.i.i, label %land.lhs.true961.i.i.cond.false980.i.i_crit_edge, label %cond.true967.i.i

land.lhs.true961.i.i.cond.false980.i.i_crit_edge: ; preds = %land.lhs.true961.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980.i.i

cond.true967.i.i:                                 ; preds = %land.lhs.true961.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1180 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1180)
  %1181 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx975.i.i = getelementptr i32, ptr %1181, i32 1
  %1182 = ptrtoint ptr %arrayidx975.i.i to i32
  call void @__asan_load4_noabort(i32 %1182)
  %1183 = load i32, ptr %arrayidx975.i.i, align 4
  %add976.i.i = add i32 %1183, 1129
  %gpu_addr977.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1184 = ptrtoint ptr %gpu_addr977.i.i to i32
  call void @__asan_load8_noabort(i32 %1184)
  %1185 = load i64, ptr %gpu_addr977.i.i, align 8
  %conv979.i.i = trunc i64 %1185 to i32
  tail call void %1179(ptr noundef %handle, i32 noundef %add976.i.i, i32 noundef %conv979.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end989.i.i

cond.false980.i.i:                                ; preds = %land.lhs.true961.i.i.cond.false980.i.i_crit_edge, %land.lhs.true956.i.i.cond.false980.i.i_crit_edge, %cond.end951.i.i.cond.false980.i.i_crit_edge
  %1186 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1186)
  %1187 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx984.i.i = getelementptr i32, ptr %1187, i32 1
  %1188 = ptrtoint ptr %arrayidx984.i.i to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load i32, ptr %arrayidx984.i.i, align 4
  %add985.i.i = add i32 %1189, 1129
  %gpu_addr986.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1190 = ptrtoint ptr %gpu_addr986.i.i to i32
  call void @__asan_load8_noabort(i32 %1190)
  %1191 = load i64, ptr %gpu_addr986.i.i, align 8
  %conv988.i.i = trunc i64 %1191 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add985.i.i, i32 noundef %conv988.i.i, i32 noundef 0) #7
  br label %cond.end989.i.i

cond.end989.i.i:                                  ; preds = %cond.false980.i.i, %cond.true967.i.i
  %1192 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1192)
  %1193 = load i32, ptr %virt45.i.i.i, align 8
  %and992.i.i = and i32 %1193, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and992.i.i)
  %tobool993.not.i.i = icmp eq i32 %and992.i.i, 0
  br i1 %tobool993.not.i.i, label %cond.end989.i.i.cond.false1019.i.i_crit_edge, label %land.lhs.true994.i.i

cond.end989.i.i.cond.false1019.i.i_crit_edge:     ; preds = %cond.end989.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1019.i.i

land.lhs.true994.i.i:                             ; preds = %cond.end989.i.i
  %1194 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1194)
  %1195 = load ptr, ptr %funcs616.i.i, align 4
  %tobool998.not.i.i = icmp eq ptr %1195, null
  br i1 %tobool998.not.i.i, label %land.lhs.true994.i.i.cond.false1019.i.i_crit_edge, label %land.lhs.true999.i.i

land.lhs.true994.i.i.cond.false1019.i.i_crit_edge: ; preds = %land.lhs.true994.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1019.i.i

land.lhs.true999.i.i:                             ; preds = %land.lhs.true994.i.i
  %sriov_wreg1003.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1195, i32 0, i32 12
  %1196 = ptrtoint ptr %sriov_wreg1003.i.i to i32
  call void @__asan_load4_noabort(i32 %1196)
  %1197 = load ptr, ptr %sriov_wreg1003.i.i, align 4
  %tobool1004.not.i.i = icmp eq ptr %1197, null
  br i1 %tobool1004.not.i.i, label %land.lhs.true999.i.i.cond.false1019.i.i_crit_edge, label %cond.true1005.i.i

land.lhs.true999.i.i.cond.false1019.i.i_crit_edge: ; preds = %land.lhs.true999.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1019.i.i

cond.true1005.i.i:                                ; preds = %land.lhs.true999.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1198 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1198)
  %1199 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1013.i.i = getelementptr i32, ptr %1199, i32 1
  %1200 = ptrtoint ptr %arrayidx1013.i.i to i32
  call void @__asan_load4_noabort(i32 %1200)
  %1201 = load i32, ptr %arrayidx1013.i.i, align 4
  %add1014.i.i = add i32 %1201, 1128
  %gpu_addr1015.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1202 = ptrtoint ptr %gpu_addr1015.i.i to i32
  call void @__asan_load8_noabort(i32 %1202)
  %1203 = load i64, ptr %gpu_addr1015.i.i, align 8
  %shr1016.i.i = lshr i64 %1203, 32
  %conv1018.i.i = trunc i64 %shr1016.i.i to i32
  tail call void %1197(ptr noundef %handle, i32 noundef %add1014.i.i, i32 noundef %conv1018.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1029.i.i

cond.false1019.i.i:                               ; preds = %land.lhs.true999.i.i.cond.false1019.i.i_crit_edge, %land.lhs.true994.i.i.cond.false1019.i.i_crit_edge, %cond.end989.i.i.cond.false1019.i.i_crit_edge
  %1204 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1204)
  %1205 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1023.i.i = getelementptr i32, ptr %1205, i32 1
  %1206 = ptrtoint ptr %arrayidx1023.i.i to i32
  call void @__asan_load4_noabort(i32 %1206)
  %1207 = load i32, ptr %arrayidx1023.i.i, align 4
  %add1024.i.i = add i32 %1207, 1128
  %gpu_addr1025.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1208 = ptrtoint ptr %gpu_addr1025.i.i to i32
  call void @__asan_load8_noabort(i32 %1208)
  %1209 = load i64, ptr %gpu_addr1025.i.i, align 8
  %shr1026.i.i = lshr i64 %1209, 32
  %conv1028.i.i = trunc i64 %shr1026.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1024.i.i, i32 noundef %conv1028.i.i, i32 noundef 0) #7
  br label %cond.end1029.i.i

cond.end1029.i.i:                                 ; preds = %cond.false1019.i.i, %cond.true1005.i.i
  %1210 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1210)
  %1211 = load i32, ptr %virt45.i.i.i, align 8
  %and1032.i.i = and i32 %1211, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1032.i.i)
  %tobool1033.not.i.i = icmp eq i32 %and1032.i.i, 0
  br i1 %tobool1033.not.i.i, label %cond.end1029.i.i.cond.false1055.i.i_crit_edge, label %land.lhs.true1034.i.i

cond.end1029.i.i.cond.false1055.i.i_crit_edge:    ; preds = %cond.end1029.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055.i.i

land.lhs.true1034.i.i:                            ; preds = %cond.end1029.i.i
  %1212 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1212)
  %1213 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1038.not.i.i = icmp eq ptr %1213, null
  br i1 %tobool1038.not.i.i, label %land.lhs.true1034.i.i.cond.false1055.i.i_crit_edge, label %land.lhs.true1039.i.i

land.lhs.true1034.i.i.cond.false1055.i.i_crit_edge: ; preds = %land.lhs.true1034.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055.i.i

land.lhs.true1039.i.i:                            ; preds = %land.lhs.true1034.i.i
  %sriov_wreg1043.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1213, i32 0, i32 12
  %1214 = ptrtoint ptr %sriov_wreg1043.i.i to i32
  call void @__asan_load4_noabort(i32 %1214)
  %1215 = load ptr, ptr %sriov_wreg1043.i.i, align 4
  %tobool1044.not.i.i = icmp eq ptr %1215, null
  br i1 %tobool1044.not.i.i, label %land.lhs.true1039.i.i.cond.false1055.i.i_crit_edge, label %cond.true1045.i.i

land.lhs.true1039.i.i.cond.false1055.i.i_crit_edge: ; preds = %land.lhs.true1039.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055.i.i

cond.true1045.i.i:                                ; preds = %land.lhs.true1039.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1216 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1216)
  %1217 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1053.i.i = getelementptr i32, ptr %1217, i32 1
  %1218 = ptrtoint ptr %arrayidx1053.i.i to i32
  call void @__asan_load4_noabort(i32 %1218)
  %1219 = load i32, ptr %arrayidx1053.i.i, align 4
  %add1054.i.i = add i32 %1219, 1444
  tail call void %1215(ptr noundef %handle, i32 noundef %add1054.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1061.i.i

cond.false1055.i.i:                               ; preds = %land.lhs.true1039.i.i.cond.false1055.i.i_crit_edge, %land.lhs.true1034.i.i.cond.false1055.i.i_crit_edge, %cond.end1029.i.i.cond.false1055.i.i_crit_edge
  %1220 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1220)
  %1221 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1059.i.i = getelementptr i32, ptr %1221, i32 1
  %1222 = ptrtoint ptr %arrayidx1059.i.i to i32
  call void @__asan_load4_noabort(i32 %1222)
  %1223 = load i32, ptr %arrayidx1059.i.i, align 4
  %add1060.i.i = add i32 %1223, 1444
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1060.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end1061.i.i

cond.end1061.i.i:                                 ; preds = %cond.false1055.i.i, %cond.true1045.i.i
  %1224 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1224)
  %1225 = load i32, ptr %virt45.i.i.i, align 8
  %and1064.i.i = and i32 %1225, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1064.i.i)
  %tobool1065.not.i.i = icmp eq i32 %and1064.i.i, 0
  br i1 %tobool1065.not.i.i, label %cond.end1061.i.i.cond.false1087.i.i_crit_edge, label %land.lhs.true1066.i.i

cond.end1061.i.i.cond.false1087.i.i_crit_edge:    ; preds = %cond.end1061.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1087.i.i

land.lhs.true1066.i.i:                            ; preds = %cond.end1061.i.i
  %1226 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1226)
  %1227 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1070.not.i.i = icmp eq ptr %1227, null
  br i1 %tobool1070.not.i.i, label %land.lhs.true1066.i.i.cond.false1087.i.i_crit_edge, label %land.lhs.true1071.i.i

land.lhs.true1066.i.i.cond.false1087.i.i_crit_edge: ; preds = %land.lhs.true1066.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1087.i.i

land.lhs.true1071.i.i:                            ; preds = %land.lhs.true1066.i.i
  %sriov_wreg1075.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1227, i32 0, i32 12
  %1228 = ptrtoint ptr %sriov_wreg1075.i.i to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load ptr, ptr %sriov_wreg1075.i.i, align 4
  %tobool1076.not.i.i = icmp eq ptr %1229, null
  br i1 %tobool1076.not.i.i, label %land.lhs.true1071.i.i.cond.false1087.i.i_crit_edge, label %cond.true1077.i.i

land.lhs.true1071.i.i.cond.false1087.i.i_crit_edge: ; preds = %land.lhs.true1071.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1087.i.i

cond.true1077.i.i:                                ; preds = %land.lhs.true1071.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1230 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1230)
  %1231 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1085.i.i = getelementptr i32, ptr %1231, i32 1
  %1232 = ptrtoint ptr %arrayidx1085.i.i to i32
  call void @__asan_load4_noabort(i32 %1232)
  %1233 = load i32, ptr %arrayidx1085.i.i, align 4
  %add1086.i.i = add i32 %1233, 214
  tail call void %1229(ptr noundef %handle, i32 noundef %add1086.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1093.i.i

cond.false1087.i.i:                               ; preds = %land.lhs.true1071.i.i.cond.false1087.i.i_crit_edge, %land.lhs.true1066.i.i.cond.false1087.i.i_crit_edge, %cond.end1061.i.i.cond.false1087.i.i_crit_edge
  %1234 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1234)
  %1235 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1091.i.i = getelementptr i32, ptr %1235, i32 1
  %1236 = ptrtoint ptr %arrayidx1091.i.i to i32
  call void @__asan_load4_noabort(i32 %1236)
  %1237 = load i32, ptr %arrayidx1091.i.i, align 4
  %add1092.i.i = add i32 %1237, 214
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1092.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end1093.i.i

cond.end1093.i.i:                                 ; preds = %cond.false1087.i.i, %cond.true1077.i.i
  %1238 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1238)
  %1239 = load i32, ptr %virt45.i.i.i, align 8
  %and1096.i.i = and i32 %1239, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1096.i.i)
  %tobool1097.not.i.i = icmp eq i32 %and1096.i.i, 0
  br i1 %tobool1097.not.i.i, label %cond.end1093.i.i.cond.false1120.i.i_crit_edge, label %land.lhs.true1098.i.i

cond.end1093.i.i.cond.false1120.i.i_crit_edge:    ; preds = %cond.end1093.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1120.i.i

land.lhs.true1098.i.i:                            ; preds = %cond.end1093.i.i
  %1240 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1240)
  %1241 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1102.not.i.i = icmp eq ptr %1241, null
  br i1 %tobool1102.not.i.i, label %land.lhs.true1098.i.i.cond.false1120.i.i_crit_edge, label %land.lhs.true1103.i.i

land.lhs.true1098.i.i.cond.false1120.i.i_crit_edge: ; preds = %land.lhs.true1098.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1120.i.i

land.lhs.true1103.i.i:                            ; preds = %land.lhs.true1098.i.i
  %sriov_rreg1107.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1241, i32 0, i32 13
  %1242 = ptrtoint ptr %sriov_rreg1107.i.i to i32
  call void @__asan_load4_noabort(i32 %1242)
  %1243 = load ptr, ptr %sriov_rreg1107.i.i, align 4
  %tobool1108.not.i.i = icmp eq ptr %1243, null
  br i1 %tobool1108.not.i.i, label %land.lhs.true1103.i.i.cond.false1120.i.i_crit_edge, label %cond.true1109.i.i

land.lhs.true1103.i.i.cond.false1120.i.i_crit_edge: ; preds = %land.lhs.true1103.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1120.i.i

cond.true1109.i.i:                                ; preds = %land.lhs.true1103.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1244 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1244)
  %1245 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1117.i.i = getelementptr i32, ptr %1245, i32 1
  %1246 = ptrtoint ptr %arrayidx1117.i.i to i32
  call void @__asan_load4_noabort(i32 %1246)
  %1247 = load i32, ptr %arrayidx1117.i.i, align 4
  %add1118.i.i = add i32 %1247, 1444
  %call1119.i.i = tail call i32 %1243(ptr noundef %handle, i32 noundef %add1118.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1127.i.i

cond.false1120.i.i:                               ; preds = %land.lhs.true1103.i.i.cond.false1120.i.i_crit_edge, %land.lhs.true1098.i.i.cond.false1120.i.i_crit_edge, %cond.end1093.i.i.cond.false1120.i.i_crit_edge
  %1248 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1248)
  %1249 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1124.i.i = getelementptr i32, ptr %1249, i32 1
  %1250 = ptrtoint ptr %arrayidx1124.i.i to i32
  call void @__asan_load4_noabort(i32 %1250)
  %1251 = load i32, ptr %arrayidx1124.i.i, align 4
  %add1125.i.i = add i32 %1251, 1444
  %call1126.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add1125.i.i, i32 noundef 0) #7
  br label %cond.end1127.i.i

cond.end1127.i.i:                                 ; preds = %cond.false1120.i.i, %cond.true1109.i.i
  %cond1128.i.i = phi i32 [ %call1119.i.i, %cond.true1109.i.i ], [ %call1126.i.i, %cond.false1120.i.i ]
  %conv1129.i.i = zext i32 %cond1128.i.i to i64
  %wptr.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 7
  %1252 = ptrtoint ptr %wptr.i.i to i32
  call void @__asan_store8_noabort(i32 %1252)
  store i64 %conv1129.i.i, ptr %wptr.i.i, align 8
  %1253 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1253)
  %1254 = load i32, ptr %virt45.i.i.i, align 8
  %and1132.i.i = and i32 %1254, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1132.i.i)
  %tobool1133.not.i.i = icmp eq i32 %and1132.i.i, 0
  br i1 %tobool1133.not.i.i, label %cond.end1127.i.i.cond.false1158.i.i_crit_edge, label %land.lhs.true1134.i.i

cond.end1127.i.i.cond.false1158.i.i_crit_edge:    ; preds = %cond.end1127.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1158.i.i

land.lhs.true1134.i.i:                            ; preds = %cond.end1127.i.i
  %1255 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1255)
  %1256 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1138.not.i.i = icmp eq ptr %1256, null
  br i1 %tobool1138.not.i.i, label %land.lhs.true1134.i.i.cond.false1158.i.i_crit_edge, label %land.lhs.true1139.i.i

land.lhs.true1134.i.i.cond.false1158.i.i_crit_edge: ; preds = %land.lhs.true1134.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1158.i.i

land.lhs.true1139.i.i:                            ; preds = %land.lhs.true1134.i.i
  %sriov_wreg1143.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1256, i32 0, i32 12
  %1257 = ptrtoint ptr %sriov_wreg1143.i.i to i32
  call void @__asan_load4_noabort(i32 %1257)
  %1258 = load ptr, ptr %sriov_wreg1143.i.i, align 4
  %tobool1144.not.i.i = icmp eq ptr %1258, null
  br i1 %tobool1144.not.i.i, label %land.lhs.true1139.i.i.cond.false1158.i.i_crit_edge, label %cond.true1145.i.i

land.lhs.true1139.i.i.cond.false1158.i.i_crit_edge: ; preds = %land.lhs.true1139.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1158.i.i

cond.true1145.i.i:                                ; preds = %land.lhs.true1139.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1259 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1259)
  %1260 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1153.i.i = getelementptr i32, ptr %1260, i32 1
  %1261 = ptrtoint ptr %arrayidx1153.i.i to i32
  call void @__asan_load4_noabort(i32 %1261)
  %1262 = load i32, ptr %arrayidx1153.i.i, align 4
  %add1154.i.i = add i32 %1262, 1445
  tail call void %1258(ptr noundef %handle, i32 noundef %add1154.i.i, i32 noundef %cond1128.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1168.i.i

cond.false1158.i.i:                               ; preds = %land.lhs.true1139.i.i.cond.false1158.i.i_crit_edge, %land.lhs.true1134.i.i.cond.false1158.i.i_crit_edge, %cond.end1127.i.i.cond.false1158.i.i_crit_edge
  %1263 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1263)
  %1264 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1162.i.i = getelementptr i32, ptr %1264, i32 1
  %1265 = ptrtoint ptr %arrayidx1162.i.i to i32
  call void @__asan_load4_noabort(i32 %1265)
  %1266 = load i32, ptr %arrayidx1162.i.i, align 4
  %add1163.i.i = add i32 %1266, 1445
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1163.i.i, i32 noundef %cond1128.i.i, i32 noundef 0) #7
  br label %do.body1168.i.i

do.body1168.i.i:                                  ; preds = %cond.false1158.i.i, %cond.true1145.i.i
  %1267 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1267)
  %1268 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1173.i.i = getelementptr i32, ptr %1268, i32 1
  %1269 = ptrtoint ptr %arrayidx1173.i.i to i32
  call void @__asan_load4_noabort(i32 %1269)
  %1270 = load i32, ptr %arrayidx1173.i.i, align 4
  %add1174.i.i = add i32 %1270, 1449
  %call1175.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add1174.i.i, i32 noundef 0) #7
  %and1176.i.i = and i32 %call1175.i.i, -65537
  %1271 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1271)
  %1272 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1181.i.i = getelementptr i32, ptr %1272, i32 1
  %1273 = ptrtoint ptr %arrayidx1181.i.i to i32
  call void @__asan_load4_noabort(i32 %1273)
  %1274 = load i32, ptr %arrayidx1181.i.i, align 4
  %add1182.i.i = add i32 %1274, 1449
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1182.i.i, i32 noundef %and1176.i.i, i32 noundef 0) #7
  %1275 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1275)
  %1276 = load i32, ptr %virt45.i.i.i, align 8
  %and1191.i.i = and i32 %1276, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1191.i.i)
  %tobool1192.not.i.i = icmp eq i32 %and1191.i.i, 0
  br i1 %tobool1192.not.i.i, label %do.body1168.i.i.cond.false1217.i.i_crit_edge, label %land.lhs.true1193.i.i

do.body1168.i.i.cond.false1217.i.i_crit_edge:     ; preds = %do.body1168.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1217.i.i

land.lhs.true1193.i.i:                            ; preds = %do.body1168.i.i
  %1277 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1277)
  %1278 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1197.not.i.i = icmp eq ptr %1278, null
  br i1 %tobool1197.not.i.i, label %land.lhs.true1193.i.i.cond.false1217.i.i_crit_edge, label %land.lhs.true1198.i.i

land.lhs.true1193.i.i.cond.false1217.i.i_crit_edge: ; preds = %land.lhs.true1193.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1217.i.i

land.lhs.true1198.i.i:                            ; preds = %land.lhs.true1193.i.i
  %sriov_wreg1202.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1278, i32 0, i32 12
  %1279 = ptrtoint ptr %sriov_wreg1202.i.i to i32
  call void @__asan_load4_noabort(i32 %1279)
  %1280 = load ptr, ptr %sriov_wreg1202.i.i, align 4
  %tobool1203.not.i.i = icmp eq ptr %1280, null
  br i1 %tobool1203.not.i.i, label %land.lhs.true1198.i.i.cond.false1217.i.i_crit_edge, label %cond.true1204.i.i

land.lhs.true1198.i.i.cond.false1217.i.i_crit_edge: ; preds = %land.lhs.true1198.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1217.i.i

cond.true1204.i.i:                                ; preds = %land.lhs.true1198.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1281 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1281)
  %1282 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1212.i.i = getelementptr i32, ptr %1282, i32 1
  %1283 = ptrtoint ptr %arrayidx1212.i.i to i32
  call void @__asan_load4_noabort(i32 %1283)
  %1284 = load i32, ptr %arrayidx1212.i.i, align 4
  %add1213.i.i = add i32 %1284, 1065
  %wptr1214.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1285 = ptrtoint ptr %wptr1214.i.i to i32
  call void @__asan_load8_noabort(i32 %1285)
  %1286 = load i64, ptr %wptr1214.i.i, align 8
  %conv1216.i.i = trunc i64 %1286 to i32
  tail call void %1280(ptr noundef %handle, i32 noundef %add1213.i.i, i32 noundef %conv1216.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1226.i.i

cond.false1217.i.i:                               ; preds = %land.lhs.true1198.i.i.cond.false1217.i.i_crit_edge, %land.lhs.true1193.i.i.cond.false1217.i.i_crit_edge, %do.body1168.i.i.cond.false1217.i.i_crit_edge
  %1287 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1287)
  %1288 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1221.i.i = getelementptr i32, ptr %1288, i32 1
  %1289 = ptrtoint ptr %arrayidx1221.i.i to i32
  call void @__asan_load4_noabort(i32 %1289)
  %1290 = load i32, ptr %arrayidx1221.i.i, align 4
  %add1222.i.i = add i32 %1290, 1065
  %wptr1223.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1291 = ptrtoint ptr %wptr1223.i.i to i32
  call void @__asan_load8_noabort(i32 %1291)
  %1292 = load i64, ptr %wptr1223.i.i, align 8
  %conv1225.i.i = trunc i64 %1292 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1222.i.i, i32 noundef %conv1225.i.i, i32 noundef 0) #7
  br label %cond.end1226.i.i

cond.end1226.i.i:                                 ; preds = %cond.false1217.i.i, %cond.true1204.i.i
  %1293 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1293)
  %1294 = load i32, ptr %virt45.i.i.i, align 8
  %and1229.i.i = and i32 %1294, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1229.i.i)
  %tobool1230.not.i.i = icmp eq i32 %and1229.i.i, 0
  br i1 %tobool1230.not.i.i, label %cond.end1226.i.i.cond.false1255.i.i_crit_edge, label %land.lhs.true1231.i.i

cond.end1226.i.i.cond.false1255.i.i_crit_edge:    ; preds = %cond.end1226.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1255.i.i

land.lhs.true1231.i.i:                            ; preds = %cond.end1226.i.i
  %1295 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1295)
  %1296 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1235.not.i.i = icmp eq ptr %1296, null
  br i1 %tobool1235.not.i.i, label %land.lhs.true1231.i.i.cond.false1255.i.i_crit_edge, label %land.lhs.true1236.i.i

land.lhs.true1231.i.i.cond.false1255.i.i_crit_edge: ; preds = %land.lhs.true1231.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1255.i.i

land.lhs.true1236.i.i:                            ; preds = %land.lhs.true1231.i.i
  %sriov_wreg1240.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1296, i32 0, i32 12
  %1297 = ptrtoint ptr %sriov_wreg1240.i.i to i32
  call void @__asan_load4_noabort(i32 %1297)
  %1298 = load ptr, ptr %sriov_wreg1240.i.i, align 4
  %tobool1241.not.i.i = icmp eq ptr %1298, null
  br i1 %tobool1241.not.i.i, label %land.lhs.true1236.i.i.cond.false1255.i.i_crit_edge, label %cond.true1242.i.i

land.lhs.true1236.i.i.cond.false1255.i.i_crit_edge: ; preds = %land.lhs.true1236.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1255.i.i

cond.true1242.i.i:                                ; preds = %land.lhs.true1236.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1299 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1299)
  %1300 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1250.i.i = getelementptr i32, ptr %1300, i32 1
  %1301 = ptrtoint ptr %arrayidx1250.i.i to i32
  call void @__asan_load4_noabort(i32 %1301)
  %1302 = load i32, ptr %arrayidx1250.i.i, align 4
  %add1251.i.i = add i32 %1302, 1066
  %wptr1252.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1303 = ptrtoint ptr %wptr1252.i.i to i32
  call void @__asan_load8_noabort(i32 %1303)
  %1304 = load i64, ptr %wptr1252.i.i, align 8
  %conv1254.i.i = trunc i64 %1304 to i32
  tail call void %1298(ptr noundef %handle, i32 noundef %add1251.i.i, i32 noundef %conv1254.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1264.i.i

cond.false1255.i.i:                               ; preds = %land.lhs.true1236.i.i.cond.false1255.i.i_crit_edge, %land.lhs.true1231.i.i.cond.false1255.i.i_crit_edge, %cond.end1226.i.i.cond.false1255.i.i_crit_edge
  %1305 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1305)
  %1306 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1259.i.i = getelementptr i32, ptr %1306, i32 1
  %1307 = ptrtoint ptr %arrayidx1259.i.i to i32
  call void @__asan_load4_noabort(i32 %1307)
  %1308 = load i32, ptr %arrayidx1259.i.i, align 4
  %add1260.i.i = add i32 %1308, 1066
  %wptr1261.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1309 = ptrtoint ptr %wptr1261.i.i to i32
  call void @__asan_load8_noabort(i32 %1309)
  %1310 = load i64, ptr %wptr1261.i.i, align 8
  %conv1263.i.i = trunc i64 %1310 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1260.i.i, i32 noundef %conv1263.i.i, i32 noundef 0) #7
  br label %cond.end1264.i.i

cond.end1264.i.i:                                 ; preds = %cond.false1255.i.i, %cond.true1242.i.i
  %1311 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1311)
  %1312 = load i32, ptr %virt45.i.i.i, align 8
  %and1267.i.i = and i32 %1312, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1267.i.i)
  %tobool1268.not.i.i = icmp eq i32 %and1267.i.i, 0
  br i1 %tobool1268.not.i.i, label %cond.end1264.i.i.cond.false1292.i.i_crit_edge, label %land.lhs.true1269.i.i

cond.end1264.i.i.cond.false1292.i.i_crit_edge:    ; preds = %cond.end1264.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1292.i.i

land.lhs.true1269.i.i:                            ; preds = %cond.end1264.i.i
  %1313 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1313)
  %1314 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1273.not.i.i = icmp eq ptr %1314, null
  br i1 %tobool1273.not.i.i, label %land.lhs.true1269.i.i.cond.false1292.i.i_crit_edge, label %land.lhs.true1274.i.i

land.lhs.true1269.i.i.cond.false1292.i.i_crit_edge: ; preds = %land.lhs.true1269.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1292.i.i

land.lhs.true1274.i.i:                            ; preds = %land.lhs.true1269.i.i
  %sriov_wreg1278.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1314, i32 0, i32 12
  %1315 = ptrtoint ptr %sriov_wreg1278.i.i to i32
  call void @__asan_load4_noabort(i32 %1315)
  %1316 = load ptr, ptr %sriov_wreg1278.i.i, align 4
  %tobool1279.not.i.i = icmp eq ptr %1316, null
  br i1 %tobool1279.not.i.i, label %land.lhs.true1274.i.i.cond.false1292.i.i_crit_edge, label %cond.true1280.i.i

land.lhs.true1274.i.i.cond.false1292.i.i_crit_edge: ; preds = %land.lhs.true1274.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1292.i.i

cond.true1280.i.i:                                ; preds = %land.lhs.true1274.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1317 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1317)
  %1318 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1288.i.i = getelementptr i32, ptr %1318, i32 1
  %1319 = ptrtoint ptr %arrayidx1288.i.i to i32
  call void @__asan_load4_noabort(i32 %1319)
  %1320 = load i32, ptr %arrayidx1288.i.i, align 4
  %add1289.i.i = add i32 %1320, 1062
  %gpu_addr1290.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1321 = ptrtoint ptr %gpu_addr1290.i.i to i32
  call void @__asan_load8_noabort(i32 %1321)
  %1322 = load i64, ptr %gpu_addr1290.i.i, align 8
  %conv1291.i.i = trunc i64 %1322 to i32
  tail call void %1316(ptr noundef %handle, i32 noundef %add1289.i.i, i32 noundef %conv1291.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1300.i.i

cond.false1292.i.i:                               ; preds = %land.lhs.true1274.i.i.cond.false1292.i.i_crit_edge, %land.lhs.true1269.i.i.cond.false1292.i.i_crit_edge, %cond.end1264.i.i.cond.false1292.i.i_crit_edge
  %1323 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1323)
  %1324 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1296.i.i = getelementptr i32, ptr %1324, i32 1
  %1325 = ptrtoint ptr %arrayidx1296.i.i to i32
  call void @__asan_load4_noabort(i32 %1325)
  %1326 = load i32, ptr %arrayidx1296.i.i, align 4
  %add1297.i.i = add i32 %1326, 1062
  %gpu_addr1298.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1327 = ptrtoint ptr %gpu_addr1298.i.i to i32
  call void @__asan_load8_noabort(i32 %1327)
  %1328 = load i64, ptr %gpu_addr1298.i.i, align 8
  %conv1299.i.i = trunc i64 %1328 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1297.i.i, i32 noundef %conv1299.i.i, i32 noundef 0) #7
  br label %cond.end1300.i.i

cond.end1300.i.i:                                 ; preds = %cond.false1292.i.i, %cond.true1280.i.i
  %1329 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1329)
  %1330 = load i32, ptr %virt45.i.i.i, align 8
  %and1303.i.i = and i32 %1330, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1303.i.i)
  %tobool1304.not.i.i = icmp eq i32 %and1303.i.i, 0
  br i1 %tobool1304.not.i.i, label %cond.end1300.i.i.cond.false1330.i.i_crit_edge, label %land.lhs.true1305.i.i

cond.end1300.i.i.cond.false1330.i.i_crit_edge:    ; preds = %cond.end1300.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1330.i.i

land.lhs.true1305.i.i:                            ; preds = %cond.end1300.i.i
  %1331 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1331)
  %1332 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1309.not.i.i = icmp eq ptr %1332, null
  br i1 %tobool1309.not.i.i, label %land.lhs.true1305.i.i.cond.false1330.i.i_crit_edge, label %land.lhs.true1310.i.i

land.lhs.true1305.i.i.cond.false1330.i.i_crit_edge: ; preds = %land.lhs.true1305.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1330.i.i

land.lhs.true1310.i.i:                            ; preds = %land.lhs.true1305.i.i
  %sriov_wreg1314.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1332, i32 0, i32 12
  %1333 = ptrtoint ptr %sriov_wreg1314.i.i to i32
  call void @__asan_load4_noabort(i32 %1333)
  %1334 = load ptr, ptr %sriov_wreg1314.i.i, align 4
  %tobool1315.not.i.i = icmp eq ptr %1334, null
  br i1 %tobool1315.not.i.i, label %land.lhs.true1310.i.i.cond.false1330.i.i_crit_edge, label %cond.true1316.i.i

land.lhs.true1310.i.i.cond.false1330.i.i_crit_edge: ; preds = %land.lhs.true1310.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1330.i.i

cond.true1316.i.i:                                ; preds = %land.lhs.true1310.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1335 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1335)
  %1336 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1324.i.i = getelementptr i32, ptr %1336, i32 1
  %1337 = ptrtoint ptr %arrayidx1324.i.i to i32
  call void @__asan_load4_noabort(i32 %1337)
  %1338 = load i32, ptr %arrayidx1324.i.i, align 4
  %add1325.i.i = add i32 %1338, 1063
  %gpu_addr1326.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1339 = ptrtoint ptr %gpu_addr1326.i.i to i32
  call void @__asan_load8_noabort(i32 %1339)
  %1340 = load i64, ptr %gpu_addr1326.i.i, align 8
  %shr1327.i.i = lshr i64 %1340, 32
  %conv1329.i.i = trunc i64 %shr1327.i.i to i32
  tail call void %1334(ptr noundef %handle, i32 noundef %add1325.i.i, i32 noundef %conv1329.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1340.i.i

cond.false1330.i.i:                               ; preds = %land.lhs.true1310.i.i.cond.false1330.i.i_crit_edge, %land.lhs.true1305.i.i.cond.false1330.i.i_crit_edge, %cond.end1300.i.i.cond.false1330.i.i_crit_edge
  %1341 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1341)
  %1342 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1334.i.i = getelementptr i32, ptr %1342, i32 1
  %1343 = ptrtoint ptr %arrayidx1334.i.i to i32
  call void @__asan_load4_noabort(i32 %1343)
  %1344 = load i32, ptr %arrayidx1334.i.i, align 4
  %add1335.i.i = add i32 %1344, 1063
  %gpu_addr1336.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1345 = ptrtoint ptr %gpu_addr1336.i.i to i32
  call void @__asan_load8_noabort(i32 %1345)
  %1346 = load i64, ptr %gpu_addr1336.i.i, align 8
  %shr1337.i.i = lshr i64 %1346, 32
  %conv1339.i.i = trunc i64 %shr1337.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1335.i.i, i32 noundef %conv1339.i.i, i32 noundef 0) #7
  br label %cond.end1340.i.i

cond.end1340.i.i:                                 ; preds = %cond.false1330.i.i, %cond.true1316.i.i
  %1347 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1347)
  %1348 = load i32, ptr %virt45.i.i.i, align 8
  %and1343.i.i = and i32 %1348, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1343.i.i)
  %tobool1344.not.i.i = icmp eq i32 %and1343.i.i, 0
  br i1 %tobool1344.not.i.i, label %cond.end1340.i.i.cond.false1367.i.i_crit_edge, label %land.lhs.true1345.i.i

cond.end1340.i.i.cond.false1367.i.i_crit_edge:    ; preds = %cond.end1340.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1367.i.i

land.lhs.true1345.i.i:                            ; preds = %cond.end1340.i.i
  %1349 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1349)
  %1350 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1349.not.i.i = icmp eq ptr %1350, null
  br i1 %tobool1349.not.i.i, label %land.lhs.true1345.i.i.cond.false1367.i.i_crit_edge, label %land.lhs.true1350.i.i

land.lhs.true1345.i.i.cond.false1367.i.i_crit_edge: ; preds = %land.lhs.true1345.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1367.i.i

land.lhs.true1350.i.i:                            ; preds = %land.lhs.true1345.i.i
  %sriov_wreg1354.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1350, i32 0, i32 12
  %1351 = ptrtoint ptr %sriov_wreg1354.i.i to i32
  call void @__asan_load4_noabort(i32 %1351)
  %1352 = load ptr, ptr %sriov_wreg1354.i.i, align 4
  %tobool1355.not.i.i = icmp eq ptr %1352, null
  br i1 %tobool1355.not.i.i, label %land.lhs.true1350.i.i.cond.false1367.i.i_crit_edge, label %cond.true1356.i.i

land.lhs.true1350.i.i.cond.false1367.i.i_crit_edge: ; preds = %land.lhs.true1350.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1367.i.i

cond.true1356.i.i:                                ; preds = %land.lhs.true1350.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1353 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1353)
  %1354 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1364.i.i = getelementptr i32, ptr %1354, i32 1
  %1355 = ptrtoint ptr %arrayidx1364.i.i to i32
  call void @__asan_load4_noabort(i32 %1355)
  %1356 = load i32, ptr %arrayidx1364.i.i, align 4
  %add1365.i.i = add i32 %1356, 1064
  %ring_size1366.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %1357 = ptrtoint ptr %ring_size1366.i.i to i32
  call void @__asan_load4_noabort(i32 %1357)
  %1358 = load i32, ptr %ring_size1366.i.i, align 8
  %div2083.i.i = lshr i32 %1358, 2
  tail call void %1352(ptr noundef %handle, i32 noundef %add1365.i.i, i32 noundef %div2083.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1375.i.i

cond.false1367.i.i:                               ; preds = %land.lhs.true1350.i.i.cond.false1367.i.i_crit_edge, %land.lhs.true1345.i.i.cond.false1367.i.i_crit_edge, %cond.end1340.i.i.cond.false1367.i.i_crit_edge
  %1359 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1359)
  %1360 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1371.i.i = getelementptr i32, ptr %1360, i32 1
  %1361 = ptrtoint ptr %arrayidx1371.i.i to i32
  call void @__asan_load4_noabort(i32 %1361)
  %1362 = load i32, ptr %arrayidx1371.i.i, align 4
  %add1372.i.i = add i32 %1362, 1064
  %ring_size1373.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %1363 = ptrtoint ptr %ring_size1373.i.i to i32
  call void @__asan_load4_noabort(i32 %1363)
  %1364 = load i32, ptr %ring_size1373.i.i, align 8
  %div13742080.i.i = lshr i32 %1364, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1372.i.i, i32 noundef %div13742080.i.i, i32 noundef 0) #7
  br label %cond.end1375.i.i

cond.end1375.i.i:                                 ; preds = %cond.false1367.i.i, %cond.true1356.i.i
  %1365 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1365)
  %1366 = load i32, ptr %virt45.i.i.i, align 8
  %and1383.i.i = and i32 %1366, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1383.i.i)
  %tobool1384.not.i.i = icmp eq i32 %and1383.i.i, 0
  br i1 %tobool1384.not.i.i, label %cond.end1375.i.i.cond.false1409.i.i_crit_edge, label %land.lhs.true1385.i.i

cond.end1375.i.i.cond.false1409.i.i_crit_edge:    ; preds = %cond.end1375.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1409.i.i

land.lhs.true1385.i.i:                            ; preds = %cond.end1375.i.i
  %1367 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1367)
  %1368 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1389.not.i.i = icmp eq ptr %1368, null
  br i1 %tobool1389.not.i.i, label %land.lhs.true1385.i.i.cond.false1409.i.i_crit_edge, label %land.lhs.true1390.i.i

land.lhs.true1385.i.i.cond.false1409.i.i_crit_edge: ; preds = %land.lhs.true1385.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1409.i.i

land.lhs.true1390.i.i:                            ; preds = %land.lhs.true1385.i.i
  %sriov_wreg1394.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1368, i32 0, i32 12
  %1369 = ptrtoint ptr %sriov_wreg1394.i.i to i32
  call void @__asan_load4_noabort(i32 %1369)
  %1370 = load ptr, ptr %sriov_wreg1394.i.i, align 4
  %tobool1395.not.i.i = icmp eq ptr %1370, null
  br i1 %tobool1395.not.i.i, label %land.lhs.true1390.i.i.cond.false1409.i.i_crit_edge, label %cond.true1396.i.i

land.lhs.true1390.i.i.cond.false1409.i.i_crit_edge: ; preds = %land.lhs.true1390.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1409.i.i

cond.true1396.i.i:                                ; preds = %land.lhs.true1390.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1371 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1371)
  %1372 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1404.i.i = getelementptr i32, ptr %1372, i32 1
  %1373 = ptrtoint ptr %arrayidx1404.i.i to i32
  call void @__asan_load4_noabort(i32 %1373)
  %1374 = load i32, ptr %arrayidx1404.i.i, align 4
  %add1405.i.i = add i32 %1374, 1060
  %wptr1406.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1375 = ptrtoint ptr %wptr1406.i.i to i32
  call void @__asan_load8_noabort(i32 %1375)
  %1376 = load i64, ptr %wptr1406.i.i, align 8
  %conv1408.i.i = trunc i64 %1376 to i32
  tail call void %1370(ptr noundef %handle, i32 noundef %add1405.i.i, i32 noundef %conv1408.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1418.i.i

cond.false1409.i.i:                               ; preds = %land.lhs.true1390.i.i.cond.false1409.i.i_crit_edge, %land.lhs.true1385.i.i.cond.false1409.i.i_crit_edge, %cond.end1375.i.i.cond.false1409.i.i_crit_edge
  %1377 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1377)
  %1378 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1413.i.i = getelementptr i32, ptr %1378, i32 1
  %1379 = ptrtoint ptr %arrayidx1413.i.i to i32
  call void @__asan_load4_noabort(i32 %1379)
  %1380 = load i32, ptr %arrayidx1413.i.i, align 4
  %add1414.i.i = add i32 %1380, 1060
  %wptr1415.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1381 = ptrtoint ptr %wptr1415.i.i to i32
  call void @__asan_load8_noabort(i32 %1381)
  %1382 = load i64, ptr %wptr1415.i.i, align 8
  %conv1417.i.i = trunc i64 %1382 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1414.i.i, i32 noundef %conv1417.i.i, i32 noundef 0) #7
  br label %cond.end1418.i.i

cond.end1418.i.i:                                 ; preds = %cond.false1409.i.i, %cond.true1396.i.i
  %1383 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1383)
  %1384 = load i32, ptr %virt45.i.i.i, align 8
  %and1421.i.i = and i32 %1384, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1421.i.i)
  %tobool1422.not.i.i = icmp eq i32 %and1421.i.i, 0
  br i1 %tobool1422.not.i.i, label %cond.end1418.i.i.cond.false1447.i.i_crit_edge, label %land.lhs.true1423.i.i

cond.end1418.i.i.cond.false1447.i.i_crit_edge:    ; preds = %cond.end1418.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1447.i.i

land.lhs.true1423.i.i:                            ; preds = %cond.end1418.i.i
  %1385 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1385)
  %1386 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1427.not.i.i = icmp eq ptr %1386, null
  br i1 %tobool1427.not.i.i, label %land.lhs.true1423.i.i.cond.false1447.i.i_crit_edge, label %land.lhs.true1428.i.i

land.lhs.true1423.i.i.cond.false1447.i.i_crit_edge: ; preds = %land.lhs.true1423.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1447.i.i

land.lhs.true1428.i.i:                            ; preds = %land.lhs.true1423.i.i
  %sriov_wreg1432.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1386, i32 0, i32 12
  %1387 = ptrtoint ptr %sriov_wreg1432.i.i to i32
  call void @__asan_load4_noabort(i32 %1387)
  %1388 = load ptr, ptr %sriov_wreg1432.i.i, align 4
  %tobool1433.not.i.i = icmp eq ptr %1388, null
  br i1 %tobool1433.not.i.i, label %land.lhs.true1428.i.i.cond.false1447.i.i_crit_edge, label %cond.true1434.i.i

land.lhs.true1428.i.i.cond.false1447.i.i_crit_edge: ; preds = %land.lhs.true1428.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1447.i.i

cond.true1434.i.i:                                ; preds = %land.lhs.true1428.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1389 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1389)
  %1390 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1442.i.i = getelementptr i32, ptr %1390, i32 1
  %1391 = ptrtoint ptr %arrayidx1442.i.i to i32
  call void @__asan_load4_noabort(i32 %1391)
  %1392 = load i32, ptr %arrayidx1442.i.i, align 4
  %add1443.i.i = add i32 %1392, 1061
  %wptr1444.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1393 = ptrtoint ptr %wptr1444.i.i to i32
  call void @__asan_load8_noabort(i32 %1393)
  %1394 = load i64, ptr %wptr1444.i.i, align 8
  %conv1446.i.i = trunc i64 %1394 to i32
  tail call void %1388(ptr noundef %handle, i32 noundef %add1443.i.i, i32 noundef %conv1446.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1456.i.i

cond.false1447.i.i:                               ; preds = %land.lhs.true1428.i.i.cond.false1447.i.i_crit_edge, %land.lhs.true1423.i.i.cond.false1447.i.i_crit_edge, %cond.end1418.i.i.cond.false1447.i.i_crit_edge
  %1395 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1395)
  %1396 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1451.i.i = getelementptr i32, ptr %1396, i32 1
  %1397 = ptrtoint ptr %arrayidx1451.i.i to i32
  call void @__asan_load4_noabort(i32 %1397)
  %1398 = load i32, ptr %arrayidx1451.i.i, align 4
  %add1452.i.i = add i32 %1398, 1061
  %wptr1453.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1399 = ptrtoint ptr %wptr1453.i.i to i32
  call void @__asan_load8_noabort(i32 %1399)
  %1400 = load i64, ptr %wptr1453.i.i, align 8
  %conv1455.i.i = trunc i64 %1400 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1452.i.i, i32 noundef %conv1455.i.i, i32 noundef 0) #7
  br label %cond.end1456.i.i

cond.end1456.i.i:                                 ; preds = %cond.false1447.i.i, %cond.true1434.i.i
  %1401 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1401)
  %1402 = load i32, ptr %virt45.i.i.i, align 8
  %and1459.i.i = and i32 %1402, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1459.i.i)
  %tobool1460.not.i.i = icmp eq i32 %and1459.i.i, 0
  br i1 %tobool1460.not.i.i, label %cond.end1456.i.i.cond.false1484.i.i_crit_edge, label %land.lhs.true1461.i.i

cond.end1456.i.i.cond.false1484.i.i_crit_edge:    ; preds = %cond.end1456.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1484.i.i

land.lhs.true1461.i.i:                            ; preds = %cond.end1456.i.i
  %1403 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1403)
  %1404 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1465.not.i.i = icmp eq ptr %1404, null
  br i1 %tobool1465.not.i.i, label %land.lhs.true1461.i.i.cond.false1484.i.i_crit_edge, label %land.lhs.true1466.i.i

land.lhs.true1461.i.i.cond.false1484.i.i_crit_edge: ; preds = %land.lhs.true1461.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1484.i.i

land.lhs.true1466.i.i:                            ; preds = %land.lhs.true1461.i.i
  %sriov_wreg1470.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1404, i32 0, i32 12
  %1405 = ptrtoint ptr %sriov_wreg1470.i.i to i32
  call void @__asan_load4_noabort(i32 %1405)
  %1406 = load ptr, ptr %sriov_wreg1470.i.i, align 4
  %tobool1471.not.i.i = icmp eq ptr %1406, null
  br i1 %tobool1471.not.i.i, label %land.lhs.true1466.i.i.cond.false1484.i.i_crit_edge, label %cond.true1472.i.i

land.lhs.true1466.i.i.cond.false1484.i.i_crit_edge: ; preds = %land.lhs.true1466.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1484.i.i

cond.true1472.i.i:                                ; preds = %land.lhs.true1466.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1407 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1407)
  %1408 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1480.i.i = getelementptr i32, ptr %1408, i32 1
  %1409 = ptrtoint ptr %arrayidx1480.i.i to i32
  call void @__asan_load4_noabort(i32 %1409)
  %1410 = load i32, ptr %arrayidx1480.i.i, align 4
  %add1481.i.i = add i32 %1410, 1057
  %gpu_addr1482.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1411 = ptrtoint ptr %gpu_addr1482.i.i to i32
  call void @__asan_load8_noabort(i32 %1411)
  %1412 = load i64, ptr %gpu_addr1482.i.i, align 8
  %conv1483.i.i = trunc i64 %1412 to i32
  tail call void %1406(ptr noundef %handle, i32 noundef %add1481.i.i, i32 noundef %conv1483.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1492.i.i

cond.false1484.i.i:                               ; preds = %land.lhs.true1466.i.i.cond.false1484.i.i_crit_edge, %land.lhs.true1461.i.i.cond.false1484.i.i_crit_edge, %cond.end1456.i.i.cond.false1484.i.i_crit_edge
  %1413 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1413)
  %1414 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1488.i.i = getelementptr i32, ptr %1414, i32 1
  %1415 = ptrtoint ptr %arrayidx1488.i.i to i32
  call void @__asan_load4_noabort(i32 %1415)
  %1416 = load i32, ptr %arrayidx1488.i.i, align 4
  %add1489.i.i = add i32 %1416, 1057
  %gpu_addr1490.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1417 = ptrtoint ptr %gpu_addr1490.i.i to i32
  call void @__asan_load8_noabort(i32 %1417)
  %1418 = load i64, ptr %gpu_addr1490.i.i, align 8
  %conv1491.i.i = trunc i64 %1418 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1489.i.i, i32 noundef %conv1491.i.i, i32 noundef 0) #7
  br label %cond.end1492.i.i

cond.end1492.i.i:                                 ; preds = %cond.false1484.i.i, %cond.true1472.i.i
  %1419 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1419)
  %1420 = load i32, ptr %virt45.i.i.i, align 8
  %and1495.i.i = and i32 %1420, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1495.i.i)
  %tobool1496.not.i.i = icmp eq i32 %and1495.i.i, 0
  br i1 %tobool1496.not.i.i, label %cond.end1492.i.i.cond.false1522.i.i_crit_edge, label %land.lhs.true1497.i.i

cond.end1492.i.i.cond.false1522.i.i_crit_edge:    ; preds = %cond.end1492.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1522.i.i

land.lhs.true1497.i.i:                            ; preds = %cond.end1492.i.i
  %1421 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1421)
  %1422 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1501.not.i.i = icmp eq ptr %1422, null
  br i1 %tobool1501.not.i.i, label %land.lhs.true1497.i.i.cond.false1522.i.i_crit_edge, label %land.lhs.true1502.i.i

land.lhs.true1497.i.i.cond.false1522.i.i_crit_edge: ; preds = %land.lhs.true1497.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1522.i.i

land.lhs.true1502.i.i:                            ; preds = %land.lhs.true1497.i.i
  %sriov_wreg1506.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1422, i32 0, i32 12
  %1423 = ptrtoint ptr %sriov_wreg1506.i.i to i32
  call void @__asan_load4_noabort(i32 %1423)
  %1424 = load ptr, ptr %sriov_wreg1506.i.i, align 4
  %tobool1507.not.i.i = icmp eq ptr %1424, null
  br i1 %tobool1507.not.i.i, label %land.lhs.true1502.i.i.cond.false1522.i.i_crit_edge, label %cond.true1508.i.i

land.lhs.true1502.i.i.cond.false1522.i.i_crit_edge: ; preds = %land.lhs.true1502.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1522.i.i

cond.true1508.i.i:                                ; preds = %land.lhs.true1502.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1425 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1425)
  %1426 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1516.i.i = getelementptr i32, ptr %1426, i32 1
  %1427 = ptrtoint ptr %arrayidx1516.i.i to i32
  call void @__asan_load4_noabort(i32 %1427)
  %1428 = load i32, ptr %arrayidx1516.i.i, align 4
  %add1517.i.i = add i32 %1428, 1058
  %gpu_addr1518.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1429 = ptrtoint ptr %gpu_addr1518.i.i to i32
  call void @__asan_load8_noabort(i32 %1429)
  %1430 = load i64, ptr %gpu_addr1518.i.i, align 8
  %shr1519.i.i = lshr i64 %1430, 32
  %conv1521.i.i = trunc i64 %shr1519.i.i to i32
  tail call void %1424(ptr noundef %handle, i32 noundef %add1517.i.i, i32 noundef %conv1521.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1532.i.i

cond.false1522.i.i:                               ; preds = %land.lhs.true1502.i.i.cond.false1522.i.i_crit_edge, %land.lhs.true1497.i.i.cond.false1522.i.i_crit_edge, %cond.end1492.i.i.cond.false1522.i.i_crit_edge
  %1431 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1431)
  %1432 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1526.i.i = getelementptr i32, ptr %1432, i32 1
  %1433 = ptrtoint ptr %arrayidx1526.i.i to i32
  call void @__asan_load4_noabort(i32 %1433)
  %1434 = load i32, ptr %arrayidx1526.i.i, align 4
  %add1527.i.i = add i32 %1434, 1058
  %gpu_addr1528.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1435 = ptrtoint ptr %gpu_addr1528.i.i to i32
  call void @__asan_load8_noabort(i32 %1435)
  %1436 = load i64, ptr %gpu_addr1528.i.i, align 8
  %shr1529.i.i = lshr i64 %1436, 32
  %conv1531.i.i = trunc i64 %shr1529.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1527.i.i, i32 noundef %conv1531.i.i, i32 noundef 0) #7
  br label %cond.end1532.i.i

cond.end1532.i.i:                                 ; preds = %cond.false1522.i.i, %cond.true1508.i.i
  %1437 = ptrtoint ptr %virt45.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1437)
  %1438 = load i32, ptr %virt45.i.i.i, align 8
  %and1535.i.i = and i32 %1438, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1535.i.i)
  %tobool1536.not.i.i = icmp eq i32 %and1535.i.i, 0
  br i1 %tobool1536.not.i.i, label %cond.end1532.i.i.cond.false1560.i.i_crit_edge, label %land.lhs.true1537.i.i

cond.end1532.i.i.cond.false1560.i.i_crit_edge:    ; preds = %cond.end1532.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1560.i.i

land.lhs.true1537.i.i:                            ; preds = %cond.end1532.i.i
  %1439 = ptrtoint ptr %funcs616.i.i to i32
  call void @__asan_load4_noabort(i32 %1439)
  %1440 = load ptr, ptr %funcs616.i.i, align 4
  %tobool1541.not.i.i = icmp eq ptr %1440, null
  br i1 %tobool1541.not.i.i, label %land.lhs.true1537.i.i.cond.false1560.i.i_crit_edge, label %land.lhs.true1542.i.i

land.lhs.true1537.i.i.cond.false1560.i.i_crit_edge: ; preds = %land.lhs.true1537.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1560.i.i

land.lhs.true1542.i.i:                            ; preds = %land.lhs.true1537.i.i
  %sriov_wreg1546.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1440, i32 0, i32 12
  %1441 = ptrtoint ptr %sriov_wreg1546.i.i to i32
  call void @__asan_load4_noabort(i32 %1441)
  %1442 = load ptr, ptr %sriov_wreg1546.i.i, align 4
  %tobool1547.not.i.i = icmp eq ptr %1442, null
  br i1 %tobool1547.not.i.i, label %land.lhs.true1542.i.i.cond.false1560.i.i_crit_edge, label %cond.true1548.i.i

land.lhs.true1542.i.i.cond.false1560.i.i_crit_edge: ; preds = %land.lhs.true1542.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1560.i.i

cond.true1548.i.i:                                ; preds = %land.lhs.true1542.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %1443 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1443)
  %1444 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1556.i.i = getelementptr i32, ptr %1444, i32 1
  %1445 = ptrtoint ptr %arrayidx1556.i.i to i32
  call void @__asan_load4_noabort(i32 %1445)
  %1446 = load i32, ptr %arrayidx1556.i.i, align 4
  %add1557.i.i = add i32 %1446, 1059
  %ring_size1558.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %1447 = ptrtoint ptr %ring_size1558.i.i to i32
  call void @__asan_load4_noabort(i32 %1447)
  %1448 = load i32, ptr %ring_size1558.i.i, align 8
  %div15592082.i.i = lshr i32 %1448, 2
  tail call void %1442(ptr noundef %handle, i32 noundef %add1557.i.i, i32 noundef %div15592082.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1568.i.i

cond.false1560.i.i:                               ; preds = %land.lhs.true1542.i.i.cond.false1560.i.i_crit_edge, %land.lhs.true1537.i.i.cond.false1560.i.i_crit_edge, %cond.end1532.i.i.cond.false1560.i.i_crit_edge
  %1449 = ptrtoint ptr %arrayidx51.i.i39 to i32
  call void @__asan_load4_noabort(i32 %1449)
  %1450 = load ptr, ptr %arrayidx51.i.i39, align 8
  %arrayidx1564.i.i = getelementptr i32, ptr %1450, i32 1
  %1451 = ptrtoint ptr %arrayidx1564.i.i to i32
  call void @__asan_load4_noabort(i32 %1451)
  %1452 = load i32, ptr %arrayidx1564.i.i, align 4
  %add1565.i.i = add i32 %1452, 1059
  %ring_size1566.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %1453 = ptrtoint ptr %ring_size1566.i.i to i32
  call void @__asan_load4_noabort(i32 %1453)
  %1454 = load i32, ptr %ring_size1566.i.i, align 8
  %div15672081.i.i = lshr i32 %1454, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1565.i.i, i32 noundef %div15672081.i.i, i32 noundef 0) #7
  br label %cond.end1568.i.i

cond.end1568.i.i:                                 ; preds = %cond.false1560.i.i, %cond.true1548.i.i
  tail call void @jpeg_v1_0_start(ptr noundef %handle, i32 noundef 0) #7
  br label %if.then5

if.end4:                                          ; preds = %if.end650.i.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.57) #7
  br label %cleanup

if.then5:                                         ; preds = %cond.end1568.i.i, %if.then.i19, %vcn_v1_0_stop_spg_mode.exit.i, %vcn_v1_0_stop_dpg_mode.exit.i
  %1455 = ptrtoint ptr %cur_state to i32
  call void @__asan_store4_noabort(i32 %1455)
  store i32 %state, ptr %cur_state, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.then5, %if.end4, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 0, %if.then5 ], [ -1, %if.end4 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @jpeg_v1_0_early_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v1_0_dec_ring_get_rptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx13 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx13, align 4
  %add = add i32 %11, 1444
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx15, align 8
  %arrayidx17 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx17, align 4
  %add18 = add i32 %15, 1444
  %call19 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add18, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call19, %cond.false ]
  %conv = zext i32 %cond to i64
  ret i64 %conv
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v1_0_dec_ring_get_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx13 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx13, align 4
  %add = add i32 %11, 1445
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx15, align 8
  %arrayidx17 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx17, align 4
  %add18 = add i32 %15, 1445
  %call19 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add18, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call19, %cond.false ]
  %conv = zext i32 %cond to i64
  ret i64 %conv
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_set_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 100
  %2 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pg_flags, align 4
  %and = and i32 %3, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and2 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %7, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 12
  %8 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_wreg, align 4
  %tobool9.not = icmp eq ptr %9, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx, align 8
  %arrayidx15 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx15, align 4
  %add = add i32 %13, 214
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %14 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %15 to i32
  %or = or i32 %conv, -2147483648
  tail call void %9(ptr noundef %1, i32 noundef %add, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %16 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx18, align 8
  %arrayidx20 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %19, 214
  %wptr22 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %20 = ptrtoint ptr %wptr22 to i32
  call void @__asan_load8_noabort(i32 %20)
  %21 = load i64, ptr %wptr22, align 8
  %conv24 = trunc i64 %21 to i32
  %or25 = or i32 %conv24, -2147483648
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add21, i32 noundef %or25, i32 noundef 0) #7
  br label %if.end

if.end:                                           ; preds = %cond.false, %cond.true, %entry.if.end_crit_edge
  %virt26 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %22 = ptrtoint ptr %virt26 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %virt26, align 8
  %and28 = and i32 %23, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28)
  %tobool29.not = icmp eq i32 %and28, 0
  br i1 %tobool29.not, label %if.end.cond.false54_crit_edge, label %land.lhs.true30

if.end.cond.false54_crit_edge:                    ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true30:                                  ; preds = %if.end
  %funcs33 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %24 = ptrtoint ptr %funcs33 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %funcs33, align 4
  %tobool34.not = icmp eq ptr %25, null
  br i1 %tobool34.not, label %land.lhs.true30.cond.false54_crit_edge, label %land.lhs.true35

land.lhs.true30.cond.false54_crit_edge:           ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true35:                                  ; preds = %land.lhs.true30
  %sriov_wreg39 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %25, i32 0, i32 12
  %26 = ptrtoint ptr %sriov_wreg39 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %sriov_wreg39, align 4
  %tobool40.not = icmp eq ptr %27, null
  br i1 %tobool40.not, label %land.lhs.true35.cond.false54_crit_edge, label %cond.true41

land.lhs.true35.cond.false54_crit_edge:           ; preds = %land.lhs.true35
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

cond.true41:                                      ; preds = %land.lhs.true35
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx47 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %28 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx47, align 8
  %arrayidx49 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx49, align 4
  %add50 = add i32 %31, 1445
  %wptr51 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %32 = ptrtoint ptr %wptr51 to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %wptr51, align 8
  %conv53 = trunc i64 %33 to i32
  tail call void %27(ptr noundef %1, i32 noundef %add50, i32 noundef %conv53, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end63

cond.false54:                                     ; preds = %land.lhs.true35.cond.false54_crit_edge, %land.lhs.true30.cond.false54_crit_edge, %if.end.cond.false54_crit_edge
  %arrayidx56 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %34 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx56, align 8
  %arrayidx58 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx58, align 4
  %add59 = add i32 %37, 1445
  %wptr60 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %38 = ptrtoint ptr %wptr60 to i32
  call void @__asan_load8_noabort(i32 %38)
  %39 = load i64, ptr %wptr60, align 8
  %conv62 = trunc i64 %39 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add59, i32 noundef %conv62, i32 noundef 0) #7
  br label %cond.end63

cond.end63:                                       ; preds = %cond.false54, %cond.true41
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_emit_ib(ptr noundef %ring, ptr noundef readonly %job, ptr nocapture noundef readonly %ib, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %tobool.not = icmp eq ptr %job, null
  br i1 %tobool.not, label %entry.cond.end_crit_edge, label %cond.true

entry.cond.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.end

cond.true:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %vmid2 = getelementptr inbounds %struct.amdgpu_job, ptr %job, i32 0, i32 12
  %2 = ptrtoint ptr %vmid2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %vmid2, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %entry.cond.end_crit_edge
  %cond = phi i32 [ %3, %cond.true ], [ 0, %entry.cond.end_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx, align 8
  %arrayidx4 = getelementptr i32, ptr %5, i32 1
  %6 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx4, align 4
  %add = add i32 %7, 1441
  %and = and i32 %add, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %8 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %9)
  %cmp.i = icmp slt i32 %9, 1
  br i1 %cmp.i, label %if.then.i, label %cond.end.amdgpu_ring_write.exit_crit_edge

cond.end.amdgpu_ring_write.exit_crit_edge:        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %cond.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %10 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %12 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %12)
  %13 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %13, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %14 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %buf_mask.i, align 8
  %16 = trunc i64 %13 to i32
  %idxprom.i = and i32 %15, %16
  %arrayidx.i = getelementptr i32, ptr %11, i32 %idxprom.i
  %17 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %18 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %18)
  %19 = load i64, ptr %ptr_mask.i, align 8
  %20 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %20, %19
  store i64 %and3.i, ptr %wptr.i, align 8
  %21 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %22, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i49 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i49, label %if.then.i50, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit60_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit60_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit60

if.then.i50:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit60

amdgpu_ring_write.exit60:                         ; preds = %if.then.i50, %amdgpu_ring_write.exit.amdgpu_ring_write.exit60_crit_edge
  %23 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %ring1.i, align 4
  %25 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %25)
  %26 = load i64, ptr %wptr.i, align 8
  %inc.i53 = add i64 %26, 1
  store i64 %inc.i53, ptr %wptr.i, align 8
  %27 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %buf_mask.i, align 8
  %29 = trunc i64 %26 to i32
  %idxprom.i55 = and i32 %28, %29
  %arrayidx.i56 = getelementptr i32, ptr %24, i32 %idxprom.i55
  %30 = ptrtoint ptr %arrayidx.i56 to i32
  call void @__asan_store4_noabort(i32 %30)
  store volatile i32 %cond, ptr %arrayidx.i56, align 4
  %31 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %31)
  %32 = load i64, ptr %ptr_mask.i, align 8
  %33 = load i64, ptr %wptr.i, align 8
  %and3.i58 = and i64 %33, %32
  store i64 %and3.i58, ptr %wptr.i, align 8
  %34 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %count_dw.i, align 8
  %dec.i59 = add i32 %35, -1
  store i32 %dec.i59, ptr %count_dw.i, align 8
  %36 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx, align 8
  %arrayidx9 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx9, align 4
  %add10 = add i32 %39, 1127
  %and11 = and i32 %add10, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i59)
  %cmp.i62 = icmp slt i32 %dec.i59, 1
  br i1 %cmp.i62, label %if.then.i63, label %amdgpu_ring_write.exit60.amdgpu_ring_write.exit73_crit_edge

amdgpu_ring_write.exit60.amdgpu_ring_write.exit73_crit_edge: ; preds = %amdgpu_ring_write.exit60
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit73

if.then.i63:                                      ; preds = %amdgpu_ring_write.exit60
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit73

amdgpu_ring_write.exit73:                         ; preds = %if.then.i63, %amdgpu_ring_write.exit60.amdgpu_ring_write.exit73_crit_edge
  %40 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %ring1.i, align 4
  %42 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %wptr.i, align 8
  %inc.i66 = add i64 %43, 1
  store i64 %inc.i66, ptr %wptr.i, align 8
  %44 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %buf_mask.i, align 8
  %46 = trunc i64 %43 to i32
  %idxprom.i68 = and i32 %45, %46
  %arrayidx.i69 = getelementptr i32, ptr %41, i32 %idxprom.i68
  %47 = ptrtoint ptr %arrayidx.i69 to i32
  call void @__asan_store4_noabort(i32 %47)
  store volatile i32 %and11, ptr %arrayidx.i69, align 4
  %48 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %48)
  %49 = load i64, ptr %ptr_mask.i, align 8
  %50 = load i64, ptr %wptr.i, align 8
  %and3.i71 = and i64 %50, %49
  store i64 %and3.i71, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %count_dw.i, align 8
  %dec.i72 = add i32 %52, -1
  store i32 %dec.i72, ptr %count_dw.i, align 8
  %gpu_addr = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 2
  %53 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %53)
  %54 = load i64, ptr %gpu_addr, align 8
  %conv = trunc i64 %54 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i72)
  %cmp.i75 = icmp slt i32 %dec.i72, 1
  br i1 %cmp.i75, label %if.then.i76, label %amdgpu_ring_write.exit73.amdgpu_ring_write.exit86_crit_edge

amdgpu_ring_write.exit73.amdgpu_ring_write.exit86_crit_edge: ; preds = %amdgpu_ring_write.exit73
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit86

if.then.i76:                                      ; preds = %amdgpu_ring_write.exit73
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit86

amdgpu_ring_write.exit86:                         ; preds = %if.then.i76, %amdgpu_ring_write.exit73.amdgpu_ring_write.exit86_crit_edge
  %55 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %ring1.i, align 4
  %57 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %57)
  %58 = load i64, ptr %wptr.i, align 8
  %inc.i79 = add i64 %58, 1
  store i64 %inc.i79, ptr %wptr.i, align 8
  %59 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %buf_mask.i, align 8
  %61 = trunc i64 %58 to i32
  %idxprom.i81 = and i32 %60, %61
  %arrayidx.i82 = getelementptr i32, ptr %56, i32 %idxprom.i81
  %62 = ptrtoint ptr %arrayidx.i82 to i32
  call void @__asan_store4_noabort(i32 %62)
  store volatile i32 %conv, ptr %arrayidx.i82, align 4
  %63 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %63)
  %64 = load i64, ptr %ptr_mask.i, align 8
  %65 = load i64, ptr %wptr.i, align 8
  %and3.i84 = and i64 %65, %64
  store i64 %and3.i84, ptr %wptr.i, align 8
  %66 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %count_dw.i, align 8
  %dec.i85 = add i32 %67, -1
  store i32 %dec.i85, ptr %count_dw.i, align 8
  %68 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %arrayidx, align 8
  %arrayidx18 = getelementptr i32, ptr %69, i32 1
  %70 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %71, 1126
  %and20 = and i32 %add19, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i85)
  %cmp.i88 = icmp slt i32 %dec.i85, 1
  br i1 %cmp.i88, label %if.then.i89, label %amdgpu_ring_write.exit86.amdgpu_ring_write.exit99_crit_edge

amdgpu_ring_write.exit86.amdgpu_ring_write.exit99_crit_edge: ; preds = %amdgpu_ring_write.exit86
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit99

if.then.i89:                                      ; preds = %amdgpu_ring_write.exit86
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit99

amdgpu_ring_write.exit99:                         ; preds = %if.then.i89, %amdgpu_ring_write.exit86.amdgpu_ring_write.exit99_crit_edge
  %72 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %ring1.i, align 4
  %74 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %74)
  %75 = load i64, ptr %wptr.i, align 8
  %inc.i92 = add i64 %75, 1
  store i64 %inc.i92, ptr %wptr.i, align 8
  %76 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %buf_mask.i, align 8
  %78 = trunc i64 %75 to i32
  %idxprom.i94 = and i32 %77, %78
  %arrayidx.i95 = getelementptr i32, ptr %73, i32 %idxprom.i94
  %79 = ptrtoint ptr %arrayidx.i95 to i32
  call void @__asan_store4_noabort(i32 %79)
  store volatile i32 %and20, ptr %arrayidx.i95, align 4
  %80 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %80)
  %81 = load i64, ptr %ptr_mask.i, align 8
  %82 = load i64, ptr %wptr.i, align 8
  %and3.i97 = and i64 %82, %81
  store i64 %and3.i97, ptr %wptr.i, align 8
  %83 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %count_dw.i, align 8
  %dec.i98 = add i32 %84, -1
  store i32 %dec.i98, ptr %count_dw.i, align 8
  %85 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %85)
  %86 = load i64, ptr %gpu_addr, align 8
  %shr = lshr i64 %86, 32
  %conv25 = trunc i64 %shr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i98)
  %cmp.i101 = icmp slt i32 %dec.i98, 1
  br i1 %cmp.i101, label %if.then.i102, label %amdgpu_ring_write.exit99.amdgpu_ring_write.exit112_crit_edge

amdgpu_ring_write.exit99.amdgpu_ring_write.exit112_crit_edge: ; preds = %amdgpu_ring_write.exit99
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit112

if.then.i102:                                     ; preds = %amdgpu_ring_write.exit99
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit112

amdgpu_ring_write.exit112:                        ; preds = %if.then.i102, %amdgpu_ring_write.exit99.amdgpu_ring_write.exit112_crit_edge
  %87 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %ring1.i, align 4
  %89 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %89)
  %90 = load i64, ptr %wptr.i, align 8
  %inc.i105 = add i64 %90, 1
  store i64 %inc.i105, ptr %wptr.i, align 8
  %91 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %buf_mask.i, align 8
  %93 = trunc i64 %90 to i32
  %idxprom.i107 = and i32 %92, %93
  %arrayidx.i108 = getelementptr i32, ptr %88, i32 %idxprom.i107
  %94 = ptrtoint ptr %arrayidx.i108 to i32
  call void @__asan_store4_noabort(i32 %94)
  store volatile i32 %conv25, ptr %arrayidx.i108, align 4
  %95 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %95)
  %96 = load i64, ptr %ptr_mask.i, align 8
  %97 = load i64, ptr %wptr.i, align 8
  %and3.i110 = and i64 %97, %96
  store i64 %and3.i110, ptr %wptr.i, align 8
  %98 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %count_dw.i, align 8
  %dec.i111 = add i32 %99, -1
  store i32 %dec.i111, ptr %count_dw.i, align 8
  %100 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %arrayidx, align 8
  %arrayidx29 = getelementptr i32, ptr %101, i32 1
  %102 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %arrayidx29, align 4
  %add30 = add i32 %103, 1442
  %and31 = and i32 %add30, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i111)
  %cmp.i114 = icmp slt i32 %dec.i111, 1
  br i1 %cmp.i114, label %if.then.i115, label %amdgpu_ring_write.exit112.amdgpu_ring_write.exit125_crit_edge

amdgpu_ring_write.exit112.amdgpu_ring_write.exit125_crit_edge: ; preds = %amdgpu_ring_write.exit112
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit125

if.then.i115:                                     ; preds = %amdgpu_ring_write.exit112
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit125

amdgpu_ring_write.exit125:                        ; preds = %if.then.i115, %amdgpu_ring_write.exit112.amdgpu_ring_write.exit125_crit_edge
  %104 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %ring1.i, align 4
  %106 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %106)
  %107 = load i64, ptr %wptr.i, align 8
  %inc.i118 = add i64 %107, 1
  store i64 %inc.i118, ptr %wptr.i, align 8
  %108 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %buf_mask.i, align 8
  %110 = trunc i64 %107 to i32
  %idxprom.i120 = and i32 %109, %110
  %arrayidx.i121 = getelementptr i32, ptr %105, i32 %idxprom.i120
  %111 = ptrtoint ptr %arrayidx.i121 to i32
  call void @__asan_store4_noabort(i32 %111)
  store volatile i32 %and31, ptr %arrayidx.i121, align 4
  %112 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %112)
  %113 = load i64, ptr %ptr_mask.i, align 8
  %114 = load i64, ptr %wptr.i, align 8
  %and3.i123 = and i64 %114, %113
  store i64 %and3.i123, ptr %wptr.i, align 8
  %115 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %count_dw.i, align 8
  %dec.i124 = add i32 %116, -1
  store i32 %dec.i124, ptr %count_dw.i, align 8
  %length_dw = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 1
  %117 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load i32, ptr %length_dw, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i124)
  %cmp.i127 = icmp slt i32 %dec.i124, 1
  br i1 %cmp.i127, label %if.then.i128, label %amdgpu_ring_write.exit125.amdgpu_ring_write.exit138_crit_edge

amdgpu_ring_write.exit125.amdgpu_ring_write.exit138_crit_edge: ; preds = %amdgpu_ring_write.exit125
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit138

if.then.i128:                                     ; preds = %amdgpu_ring_write.exit125
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit138

amdgpu_ring_write.exit138:                        ; preds = %if.then.i128, %amdgpu_ring_write.exit125.amdgpu_ring_write.exit138_crit_edge
  %119 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %ring1.i, align 4
  %121 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %121)
  %122 = load i64, ptr %wptr.i, align 8
  %inc.i131 = add i64 %122, 1
  store i64 %inc.i131, ptr %wptr.i, align 8
  %123 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %buf_mask.i, align 8
  %125 = trunc i64 %122 to i32
  %idxprom.i133 = and i32 %124, %125
  %arrayidx.i134 = getelementptr i32, ptr %120, i32 %idxprom.i133
  %126 = ptrtoint ptr %arrayidx.i134 to i32
  call void @__asan_store4_noabort(i32 %126)
  store volatile i32 %118, ptr %arrayidx.i134, align 4
  %127 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %127)
  %128 = load i64, ptr %ptr_mask.i, align 8
  %129 = load i64, ptr %wptr.i, align 8
  %and3.i136 = and i64 %129, %128
  store i64 %and3.i136, ptr %wptr.i, align 8
  %130 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %count_dw.i, align 8
  %dec.i137 = add i32 %131, -1
  store i32 %dec.i137, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_emit_fence(ptr noundef %ring, i64 noundef %addr, i64 noundef %seq, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %and = and i32 %flags, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end, !prof !132

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.3, i32 noundef 1465, i32 noundef 9, ptr noundef null) #7
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx, align 8
  %arrayidx22 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx22, align 4
  %add = add i32 %5, 1469
  %and23 = and i32 %add, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %6 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp.i = icmp slt i32 %7, 1
  br i1 %cmp.i, label %if.then.i, label %if.end.amdgpu_ring_write.exit_crit_edge

if.end.amdgpu_ring_write.exit_crit_edge:          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %if.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %8 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %10 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %11, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %12 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buf_mask.i, align 8
  %14 = trunc i64 %11 to i32
  %idxprom.i = and i32 %13, %14
  %arrayidx.i = getelementptr i32, ptr %9, i32 %idxprom.i
  %15 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile i32 %and23, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %16 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %ptr_mask.i, align 8
  %18 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %18, %17
  store i64 %and3.i, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %20, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %conv = trunc i64 %seq to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i101 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i101, label %if.then.i102, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit112_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit112_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit112

if.then.i102:                                     ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit112

amdgpu_ring_write.exit112:                        ; preds = %if.then.i102, %amdgpu_ring_write.exit.amdgpu_ring_write.exit112_crit_edge
  %21 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %ring1.i, align 4
  %23 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr.i, align 8
  %inc.i105 = add i64 %24, 1
  store i64 %inc.i105, ptr %wptr.i, align 8
  %25 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %buf_mask.i, align 8
  %27 = trunc i64 %24 to i32
  %idxprom.i107 = and i32 %26, %27
  %arrayidx.i108 = getelementptr i32, ptr %22, i32 %idxprom.i107
  %28 = ptrtoint ptr %arrayidx.i108 to i32
  call void @__asan_store4_noabort(i32 %28)
  store volatile i32 %conv, ptr %arrayidx.i108, align 4
  %29 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %ptr_mask.i, align 8
  %31 = load i64, ptr %wptr.i, align 8
  %and3.i110 = and i64 %31, %30
  store i64 %and3.i110, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %count_dw.i, align 8
  %dec.i111 = add i32 %33, -1
  store i32 %dec.i111, ptr %count_dw.i, align 8
  %34 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx, align 8
  %arrayidx28 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx28, align 4
  %add29 = add i32 %37, 964
  %and30 = and i32 %add29, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i111)
  %cmp.i114 = icmp slt i32 %dec.i111, 1
  br i1 %cmp.i114, label %if.then.i115, label %amdgpu_ring_write.exit112.amdgpu_ring_write.exit125_crit_edge

amdgpu_ring_write.exit112.amdgpu_ring_write.exit125_crit_edge: ; preds = %amdgpu_ring_write.exit112
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit125

if.then.i115:                                     ; preds = %amdgpu_ring_write.exit112
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit125

amdgpu_ring_write.exit125:                        ; preds = %if.then.i115, %amdgpu_ring_write.exit112.amdgpu_ring_write.exit125_crit_edge
  %38 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %ring1.i, align 4
  %40 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %wptr.i, align 8
  %inc.i118 = add i64 %41, 1
  store i64 %inc.i118, ptr %wptr.i, align 8
  %42 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %buf_mask.i, align 8
  %44 = trunc i64 %41 to i32
  %idxprom.i120 = and i32 %43, %44
  %arrayidx.i121 = getelementptr i32, ptr %39, i32 %idxprom.i120
  %45 = ptrtoint ptr %arrayidx.i121 to i32
  call void @__asan_store4_noabort(i32 %45)
  store volatile i32 %and30, ptr %arrayidx.i121, align 4
  %46 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %46)
  %47 = load i64, ptr %ptr_mask.i, align 8
  %48 = load i64, ptr %wptr.i, align 8
  %and3.i123 = and i64 %48, %47
  store i64 %and3.i123, ptr %wptr.i, align 8
  %49 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %count_dw.i, align 8
  %dec.i124 = add i32 %50, -1
  store i32 %dec.i124, ptr %count_dw.i, align 8
  %conv34 = trunc i64 %addr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i124)
  %cmp.i127 = icmp slt i32 %dec.i124, 1
  br i1 %cmp.i127, label %if.then.i128, label %amdgpu_ring_write.exit125.amdgpu_ring_write.exit138_crit_edge

amdgpu_ring_write.exit125.amdgpu_ring_write.exit138_crit_edge: ; preds = %amdgpu_ring_write.exit125
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit138

if.then.i128:                                     ; preds = %amdgpu_ring_write.exit125
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit138

amdgpu_ring_write.exit138:                        ; preds = %if.then.i128, %amdgpu_ring_write.exit125.amdgpu_ring_write.exit138_crit_edge
  %51 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %ring1.i, align 4
  %53 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %53)
  %54 = load i64, ptr %wptr.i, align 8
  %inc.i131 = add i64 %54, 1
  store i64 %inc.i131, ptr %wptr.i, align 8
  %55 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %buf_mask.i, align 8
  %57 = trunc i64 %54 to i32
  %idxprom.i133 = and i32 %56, %57
  %arrayidx.i134 = getelementptr i32, ptr %52, i32 %idxprom.i133
  %58 = ptrtoint ptr %arrayidx.i134 to i32
  call void @__asan_store4_noabort(i32 %58)
  store volatile i32 %conv34, ptr %arrayidx.i134, align 4
  %59 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %59)
  %60 = load i64, ptr %ptr_mask.i, align 8
  %61 = load i64, ptr %wptr.i, align 8
  %and3.i136 = and i64 %61, %60
  store i64 %and3.i136, ptr %wptr.i, align 8
  %62 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %count_dw.i, align 8
  %dec.i137 = add i32 %63, -1
  store i32 %dec.i137, ptr %count_dw.i, align 8
  %64 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx, align 8
  %arrayidx38 = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx38, align 4
  %add39 = add i32 %67, 965
  %and40 = and i32 %add39, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i137)
  %cmp.i140 = icmp slt i32 %dec.i137, 1
  br i1 %cmp.i140, label %if.then.i141, label %amdgpu_ring_write.exit138.amdgpu_ring_write.exit151_crit_edge

amdgpu_ring_write.exit138.amdgpu_ring_write.exit151_crit_edge: ; preds = %amdgpu_ring_write.exit138
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit151

if.then.i141:                                     ; preds = %amdgpu_ring_write.exit138
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit151

amdgpu_ring_write.exit151:                        ; preds = %if.then.i141, %amdgpu_ring_write.exit138.amdgpu_ring_write.exit151_crit_edge
  %68 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %ring1.i, align 4
  %70 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %wptr.i, align 8
  %inc.i144 = add i64 %71, 1
  store i64 %inc.i144, ptr %wptr.i, align 8
  %72 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %buf_mask.i, align 8
  %74 = trunc i64 %71 to i32
  %idxprom.i146 = and i32 %73, %74
  %arrayidx.i147 = getelementptr i32, ptr %69, i32 %idxprom.i146
  %75 = ptrtoint ptr %arrayidx.i147 to i32
  call void @__asan_store4_noabort(i32 %75)
  store volatile i32 %and40, ptr %arrayidx.i147, align 4
  %76 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %76)
  %77 = load i64, ptr %ptr_mask.i, align 8
  %78 = load i64, ptr %wptr.i, align 8
  %and3.i149 = and i64 %78, %77
  store i64 %and3.i149, ptr %wptr.i, align 8
  %79 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %count_dw.i, align 8
  %dec.i150 = add i32 %80, -1
  store i32 %dec.i150, ptr %count_dw.i, align 8
  %shr = lshr i64 %addr, 32
  %conv44 = trunc i64 %shr to i32
  %and45 = and i32 %conv44, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i150)
  %cmp.i153 = icmp slt i32 %dec.i150, 1
  br i1 %cmp.i153, label %if.then.i154, label %amdgpu_ring_write.exit151.amdgpu_ring_write.exit164_crit_edge

amdgpu_ring_write.exit151.amdgpu_ring_write.exit164_crit_edge: ; preds = %amdgpu_ring_write.exit151
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit164

if.then.i154:                                     ; preds = %amdgpu_ring_write.exit151
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit164

amdgpu_ring_write.exit164:                        ; preds = %if.then.i154, %amdgpu_ring_write.exit151.amdgpu_ring_write.exit164_crit_edge
  %81 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ring1.i, align 4
  %83 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %wptr.i, align 8
  %inc.i157 = add i64 %84, 1
  store i64 %inc.i157, ptr %wptr.i, align 8
  %85 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %buf_mask.i, align 8
  %87 = trunc i64 %84 to i32
  %idxprom.i159 = and i32 %86, %87
  %arrayidx.i160 = getelementptr i32, ptr %82, i32 %idxprom.i159
  %88 = ptrtoint ptr %arrayidx.i160 to i32
  call void @__asan_store4_noabort(i32 %88)
  store volatile i32 %and45, ptr %arrayidx.i160, align 4
  %89 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %89)
  %90 = load i64, ptr %ptr_mask.i, align 8
  %91 = load i64, ptr %wptr.i, align 8
  %and3.i162 = and i64 %91, %90
  store i64 %and3.i162, ptr %wptr.i, align 8
  %92 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %count_dw.i, align 8
  %dec.i163 = add i32 %93, -1
  store i32 %dec.i163, ptr %count_dw.i, align 8
  %94 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx, align 8
  %arrayidx49 = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx49, align 4
  %add50 = add i32 %97, 963
  %and51 = and i32 %add50, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i163)
  %cmp.i166 = icmp slt i32 %dec.i163, 1
  br i1 %cmp.i166, label %if.then.i167, label %amdgpu_ring_write.exit164.amdgpu_ring_write.exit177_crit_edge

amdgpu_ring_write.exit164.amdgpu_ring_write.exit177_crit_edge: ; preds = %amdgpu_ring_write.exit164
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit177

if.then.i167:                                     ; preds = %amdgpu_ring_write.exit164
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit177

amdgpu_ring_write.exit177:                        ; preds = %if.then.i167, %amdgpu_ring_write.exit164.amdgpu_ring_write.exit177_crit_edge
  %98 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %ring1.i, align 4
  %100 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %100)
  %101 = load i64, ptr %wptr.i, align 8
  %inc.i170 = add i64 %101, 1
  store i64 %inc.i170, ptr %wptr.i, align 8
  %102 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %buf_mask.i, align 8
  %104 = trunc i64 %101 to i32
  %idxprom.i172 = and i32 %103, %104
  %arrayidx.i173 = getelementptr i32, ptr %99, i32 %idxprom.i172
  %105 = ptrtoint ptr %arrayidx.i173 to i32
  call void @__asan_store4_noabort(i32 %105)
  store volatile i32 %and51, ptr %arrayidx.i173, align 4
  %106 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %106)
  %107 = load i64, ptr %ptr_mask.i, align 8
  %108 = load i64, ptr %wptr.i, align 8
  %and3.i175 = and i64 %108, %107
  store i64 %and3.i175, ptr %wptr.i, align 8
  %109 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %count_dw.i, align 8
  %dec.i176 = add i32 %110, -1
  store i32 %dec.i176, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i176)
  %cmp.i179 = icmp slt i32 %dec.i176, 1
  br i1 %cmp.i179, label %if.then.i180, label %amdgpu_ring_write.exit177.amdgpu_ring_write.exit190_crit_edge

amdgpu_ring_write.exit177.amdgpu_ring_write.exit190_crit_edge: ; preds = %amdgpu_ring_write.exit177
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit190

if.then.i180:                                     ; preds = %amdgpu_ring_write.exit177
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit190

amdgpu_ring_write.exit190:                        ; preds = %if.then.i180, %amdgpu_ring_write.exit177.amdgpu_ring_write.exit190_crit_edge
  %111 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %ring1.i, align 4
  %113 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %113)
  %114 = load i64, ptr %wptr.i, align 8
  %inc.i183 = add i64 %114, 1
  store i64 %inc.i183, ptr %wptr.i, align 8
  %115 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %buf_mask.i, align 8
  %117 = trunc i64 %114 to i32
  %idxprom.i185 = and i32 %116, %117
  %arrayidx.i186 = getelementptr i32, ptr %112, i32 %idxprom.i185
  %118 = ptrtoint ptr %arrayidx.i186 to i32
  call void @__asan_store4_noabort(i32 %118)
  store volatile i32 0, ptr %arrayidx.i186, align 4
  %119 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %119)
  %120 = load i64, ptr %ptr_mask.i, align 8
  %121 = load i64, ptr %wptr.i, align 8
  %and3.i188 = and i64 %121, %120
  store i64 %and3.i188, ptr %wptr.i, align 8
  %122 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %count_dw.i, align 8
  %dec.i189 = add i32 %123, -1
  store i32 %dec.i189, ptr %count_dw.i, align 8
  %124 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %arrayidx, align 8
  %arrayidx57 = getelementptr i32, ptr %125, i32 1
  %126 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %arrayidx57, align 4
  %add58 = add i32 %127, 964
  %and59 = and i32 %add58, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i189)
  %cmp.i192 = icmp slt i32 %dec.i189, 1
  br i1 %cmp.i192, label %if.then.i193, label %amdgpu_ring_write.exit190.amdgpu_ring_write.exit203_crit_edge

amdgpu_ring_write.exit190.amdgpu_ring_write.exit203_crit_edge: ; preds = %amdgpu_ring_write.exit190
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit203

if.then.i193:                                     ; preds = %amdgpu_ring_write.exit190
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit203

amdgpu_ring_write.exit203:                        ; preds = %if.then.i193, %amdgpu_ring_write.exit190.amdgpu_ring_write.exit203_crit_edge
  %128 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %ring1.i, align 4
  %130 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %130)
  %131 = load i64, ptr %wptr.i, align 8
  %inc.i196 = add i64 %131, 1
  store i64 %inc.i196, ptr %wptr.i, align 8
  %132 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %buf_mask.i, align 8
  %134 = trunc i64 %131 to i32
  %idxprom.i198 = and i32 %133, %134
  %arrayidx.i199 = getelementptr i32, ptr %129, i32 %idxprom.i198
  %135 = ptrtoint ptr %arrayidx.i199 to i32
  call void @__asan_store4_noabort(i32 %135)
  store volatile i32 %and59, ptr %arrayidx.i199, align 4
  %136 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %136)
  %137 = load i64, ptr %ptr_mask.i, align 8
  %138 = load i64, ptr %wptr.i, align 8
  %and3.i201 = and i64 %138, %137
  store i64 %and3.i201, ptr %wptr.i, align 8
  %139 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %count_dw.i, align 8
  %dec.i202 = add i32 %140, -1
  store i32 %dec.i202, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i202)
  %cmp.i205 = icmp slt i32 %dec.i202, 1
  br i1 %cmp.i205, label %if.then.i206, label %amdgpu_ring_write.exit203.amdgpu_ring_write.exit216_crit_edge

amdgpu_ring_write.exit203.amdgpu_ring_write.exit216_crit_edge: ; preds = %amdgpu_ring_write.exit203
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit216

if.then.i206:                                     ; preds = %amdgpu_ring_write.exit203
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit216

amdgpu_ring_write.exit216:                        ; preds = %if.then.i206, %amdgpu_ring_write.exit203.amdgpu_ring_write.exit216_crit_edge
  %141 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %ring1.i, align 4
  %143 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %143)
  %144 = load i64, ptr %wptr.i, align 8
  %inc.i209 = add i64 %144, 1
  store i64 %inc.i209, ptr %wptr.i, align 8
  %145 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %buf_mask.i, align 8
  %147 = trunc i64 %144 to i32
  %idxprom.i211 = and i32 %146, %147
  %arrayidx.i212 = getelementptr i32, ptr %142, i32 %idxprom.i211
  %148 = ptrtoint ptr %arrayidx.i212 to i32
  call void @__asan_store4_noabort(i32 %148)
  store volatile i32 0, ptr %arrayidx.i212, align 4
  %149 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %149)
  %150 = load i64, ptr %ptr_mask.i, align 8
  %151 = load i64, ptr %wptr.i, align 8
  %and3.i214 = and i64 %151, %150
  store i64 %and3.i214, ptr %wptr.i, align 8
  %152 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %count_dw.i, align 8
  %dec.i215 = add i32 %153, -1
  store i32 %dec.i215, ptr %count_dw.i, align 8
  %154 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %arrayidx, align 8
  %arrayidx65 = getelementptr i32, ptr %155, i32 1
  %156 = ptrtoint ptr %arrayidx65 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %arrayidx65, align 4
  %add66 = add i32 %157, 965
  %and67 = and i32 %add66, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i215)
  %cmp.i218 = icmp slt i32 %dec.i215, 1
  br i1 %cmp.i218, label %if.then.i219, label %amdgpu_ring_write.exit216.amdgpu_ring_write.exit229_crit_edge

amdgpu_ring_write.exit216.amdgpu_ring_write.exit229_crit_edge: ; preds = %amdgpu_ring_write.exit216
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit229

if.then.i219:                                     ; preds = %amdgpu_ring_write.exit216
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit229

amdgpu_ring_write.exit229:                        ; preds = %if.then.i219, %amdgpu_ring_write.exit216.amdgpu_ring_write.exit229_crit_edge
  %158 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %ring1.i, align 4
  %160 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %160)
  %161 = load i64, ptr %wptr.i, align 8
  %inc.i222 = add i64 %161, 1
  store i64 %inc.i222, ptr %wptr.i, align 8
  %162 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %buf_mask.i, align 8
  %164 = trunc i64 %161 to i32
  %idxprom.i224 = and i32 %163, %164
  %arrayidx.i225 = getelementptr i32, ptr %159, i32 %idxprom.i224
  %165 = ptrtoint ptr %arrayidx.i225 to i32
  call void @__asan_store4_noabort(i32 %165)
  store volatile i32 %and67, ptr %arrayidx.i225, align 4
  %166 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %166)
  %167 = load i64, ptr %ptr_mask.i, align 8
  %168 = load i64, ptr %wptr.i, align 8
  %and3.i227 = and i64 %168, %167
  store i64 %and3.i227, ptr %wptr.i, align 8
  %169 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %count_dw.i, align 8
  %dec.i228 = add i32 %170, -1
  store i32 %dec.i228, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i228)
  %cmp.i231 = icmp slt i32 %dec.i228, 1
  br i1 %cmp.i231, label %if.then.i232, label %amdgpu_ring_write.exit229.amdgpu_ring_write.exit242_crit_edge

amdgpu_ring_write.exit229.amdgpu_ring_write.exit242_crit_edge: ; preds = %amdgpu_ring_write.exit229
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit242

if.then.i232:                                     ; preds = %amdgpu_ring_write.exit229
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit242

amdgpu_ring_write.exit242:                        ; preds = %if.then.i232, %amdgpu_ring_write.exit229.amdgpu_ring_write.exit242_crit_edge
  %171 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load ptr, ptr %ring1.i, align 4
  %173 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %173)
  %174 = load i64, ptr %wptr.i, align 8
  %inc.i235 = add i64 %174, 1
  store i64 %inc.i235, ptr %wptr.i, align 8
  %175 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load i32, ptr %buf_mask.i, align 8
  %177 = trunc i64 %174 to i32
  %idxprom.i237 = and i32 %176, %177
  %arrayidx.i238 = getelementptr i32, ptr %172, i32 %idxprom.i237
  %178 = ptrtoint ptr %arrayidx.i238 to i32
  call void @__asan_store4_noabort(i32 %178)
  store volatile i32 0, ptr %arrayidx.i238, align 4
  %179 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %179)
  %180 = load i64, ptr %ptr_mask.i, align 8
  %181 = load i64, ptr %wptr.i, align 8
  %and3.i240 = and i64 %181, %180
  store i64 %and3.i240, ptr %wptr.i, align 8
  %182 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %count_dw.i, align 8
  %dec.i241 = add i32 %183, -1
  store i32 %dec.i241, ptr %count_dw.i, align 8
  %184 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %arrayidx, align 8
  %arrayidx73 = getelementptr i32, ptr %185, i32 1
  %186 = ptrtoint ptr %arrayidx73 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %arrayidx73, align 4
  %add74 = add i32 %187, 963
  %and75 = and i32 %add74, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i241)
  %cmp.i244 = icmp slt i32 %dec.i241, 1
  br i1 %cmp.i244, label %if.then.i245, label %amdgpu_ring_write.exit242.amdgpu_ring_write.exit255_crit_edge

amdgpu_ring_write.exit242.amdgpu_ring_write.exit255_crit_edge: ; preds = %amdgpu_ring_write.exit242
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit255

if.then.i245:                                     ; preds = %amdgpu_ring_write.exit242
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit255

amdgpu_ring_write.exit255:                        ; preds = %if.then.i245, %amdgpu_ring_write.exit242.amdgpu_ring_write.exit255_crit_edge
  %188 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %ring1.i, align 4
  %190 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %190)
  %191 = load i64, ptr %wptr.i, align 8
  %inc.i248 = add i64 %191, 1
  store i64 %inc.i248, ptr %wptr.i, align 8
  %192 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %buf_mask.i, align 8
  %194 = trunc i64 %191 to i32
  %idxprom.i250 = and i32 %193, %194
  %arrayidx.i251 = getelementptr i32, ptr %189, i32 %idxprom.i250
  %195 = ptrtoint ptr %arrayidx.i251 to i32
  call void @__asan_store4_noabort(i32 %195)
  store volatile i32 %and75, ptr %arrayidx.i251, align 4
  %196 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %196)
  %197 = load i64, ptr %ptr_mask.i, align 8
  %198 = load i64, ptr %wptr.i, align 8
  %and3.i253 = and i64 %198, %197
  store i64 %and3.i253, ptr %wptr.i, align 8
  %199 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load i32, ptr %count_dw.i, align 8
  %dec.i254 = add i32 %200, -1
  store i32 %dec.i254, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i254)
  %cmp.i257 = icmp slt i32 %dec.i254, 1
  br i1 %cmp.i257, label %if.then.i258, label %amdgpu_ring_write.exit255.amdgpu_ring_write.exit268_crit_edge

amdgpu_ring_write.exit255.amdgpu_ring_write.exit268_crit_edge: ; preds = %amdgpu_ring_write.exit255
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit268

if.then.i258:                                     ; preds = %amdgpu_ring_write.exit255
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit268

amdgpu_ring_write.exit268:                        ; preds = %if.then.i258, %amdgpu_ring_write.exit255.amdgpu_ring_write.exit268_crit_edge
  %201 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %ring1.i, align 4
  %203 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %203)
  %204 = load i64, ptr %wptr.i, align 8
  %inc.i261 = add i64 %204, 1
  store i64 %inc.i261, ptr %wptr.i, align 8
  %205 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load i32, ptr %buf_mask.i, align 8
  %207 = trunc i64 %204 to i32
  %idxprom.i263 = and i32 %206, %207
  %arrayidx.i264 = getelementptr i32, ptr %202, i32 %idxprom.i263
  %208 = ptrtoint ptr %arrayidx.i264 to i32
  call void @__asan_store4_noabort(i32 %208)
  store volatile i32 2, ptr %arrayidx.i264, align 4
  %209 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %209)
  %210 = load i64, ptr %ptr_mask.i, align 8
  %211 = load i64, ptr %wptr.i, align 8
  %and3.i266 = and i64 %211, %210
  store i64 %and3.i266, ptr %wptr.i, align 8
  %212 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %count_dw.i, align 8
  %dec.i267 = add i32 %213, -1
  store i32 %dec.i267, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_emit_vm_flush(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %funcs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 1
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %vmhub1 = getelementptr inbounds %struct.amdgpu_ring_funcs, ptr %3, i32 0, i32 5
  %4 = ptrtoint ptr %vmhub1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %vmhub1, align 4
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5
  %gmc_funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 62, i32 38
  %6 = ptrtoint ptr %gmc_funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %gmc_funcs, align 4
  %emit_flush_gpu_tlb = getelementptr inbounds %struct.amdgpu_gmc_funcs, ptr %7, i32 0, i32 2
  %8 = ptrtoint ptr %emit_flush_gpu_tlb to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %emit_flush_gpu_tlb, align 4
  %call = tail call i64 %9(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #7
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  %ctx_addr_distance = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5, i32 9
  %12 = ptrtoint ptr %ctx_addr_distance to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %ctx_addr_distance, align 4
  %mul = mul i32 %13, %vmid
  %add = add i32 %mul, %11
  %conv = trunc i64 %call to i32
  tail call void @vcn_v1_0_dec_ring_emit_reg_wait(ptr noundef %ring, i32 noundef %add, i32 noundef %conv, i32 noundef -1)
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_dec_ring_test_ring(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_dec_ring_test_ib(ptr noundef, i32 noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_insert_nop(ptr nocapture noundef %ring, i32 noundef %count) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %2 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %2)
  %3 = load i64, ptr %wptr, align 8
  %rem = and i64 %3, 1
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %rem)
  %tobool.not = icmp ne i64 %rem, 0
  %rem2 = and i32 %count, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem2)
  %tobool3 = icmp ne i32 %rem2, 0
  %4 = or i1 %tobool3, %tobool.not
  br i1 %4, label %do.end, label %entry.if.end_crit_edge, !prof !133

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.3, i32 noundef 1748, i32 noundef 9, ptr noundef null) #7
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %count)
  %cmp46.not = icmp ult i32 %count, 2
  br i1 %cmp46.not, label %if.end.for.end_crit_edge, label %for.body.lr.ph

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end
  %div32 = lshr i32 %count, 1
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %5 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %.pr = load i32, ptr %count_dw.i, align 8
  br label %for.body

for.body:                                         ; preds = %amdgpu_ring_write.exit45.for.body_crit_edge, %for.body.lr.ph
  %6 = phi i32 [ %.pr, %for.body.lr.ph ], [ %dec.i44, %amdgpu_ring_write.exit45.for.body_crit_edge ]
  %i.047 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %amdgpu_ring_write.exit45.for.body_crit_edge ]
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %arrayidx, align 8
  %arrayidx24 = getelementptr i32, ptr %8, i32 1
  %9 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx24, align 4
  %add = add i32 %10, 1023
  %and = and i32 %add, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %6)
  %cmp.i = icmp slt i32 %6, 1
  br i1 %cmp.i, label %if.then.i, label %for.body.amdgpu_ring_write.exit_crit_edge

for.body.amdgpu_ring_write.exit_crit_edge:        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %for.body.amdgpu_ring_write.exit_crit_edge
  %11 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %ring1.i, align 4
  %13 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %13)
  %14 = load i64, ptr %wptr, align 8
  %inc.i = add i64 %14, 1
  store i64 %inc.i, ptr %wptr, align 8
  %15 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %buf_mask.i, align 8
  %17 = trunc i64 %14 to i32
  %idxprom.i = and i32 %16, %17
  %arrayidx.i = getelementptr i32, ptr %12, i32 %idxprom.i
  %18 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %19 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %19)
  %20 = load i64, ptr %ptr_mask.i, align 8
  %21 = load i64, ptr %wptr, align 8
  %and3.i = and i64 %21, %20
  store i64 %and3.i, ptr %wptr, align 8
  %22 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %23, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i34 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i34, label %if.then.i35, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit45_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit45_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit45

if.then.i35:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit45

amdgpu_ring_write.exit45:                         ; preds = %if.then.i35, %amdgpu_ring_write.exit.amdgpu_ring_write.exit45_crit_edge
  %24 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %ring1.i, align 4
  %26 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %26)
  %27 = load i64, ptr %wptr, align 8
  %inc.i38 = add i64 %27, 1
  store i64 %inc.i38, ptr %wptr, align 8
  %28 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %buf_mask.i, align 8
  %30 = trunc i64 %27 to i32
  %idxprom.i40 = and i32 %29, %30
  %arrayidx.i41 = getelementptr i32, ptr %25, i32 %idxprom.i40
  %31 = ptrtoint ptr %arrayidx.i41 to i32
  call void @__asan_store4_noabort(i32 %31)
  store volatile i32 0, ptr %arrayidx.i41, align 4
  %32 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %ptr_mask.i, align 8
  %34 = load i64, ptr %wptr, align 8
  %and3.i43 = and i64 %34, %33
  store i64 %and3.i43, ptr %wptr, align 8
  %35 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %count_dw.i, align 8
  %dec.i44 = add i32 %36, -1
  store i32 %dec.i44, ptr %count_dw.i, align 8
  %inc = add nuw nsw i32 %i.047, 1
  %exitcond.not = icmp eq i32 %inc, %div32
  br i1 %exitcond.not, label %amdgpu_ring_write.exit45.for.end_crit_edge, label %amdgpu_ring_write.exit45.for.body_crit_edge

amdgpu_ring_write.exit45.for.body_crit_edge:      ; preds = %amdgpu_ring_write.exit45
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

amdgpu_ring_write.exit45.for.end_crit_edge:       ; preds = %amdgpu_ring_write.exit45
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %amdgpu_ring_write.exit45.for.end_crit_edge, %if.end.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_insert_start(ptr noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx, align 8
  %arrayidx3 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %5, 964
  %and = and i32 %add, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %6 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp.i = icmp slt i32 %7, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %8 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %10 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %11, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %12 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buf_mask.i, align 8
  %14 = trunc i64 %11 to i32
  %idxprom.i = and i32 %13, %14
  %arrayidx.i = getelementptr i32, ptr %9, i32 %idxprom.i
  %15 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %16 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %ptr_mask.i, align 8
  %18 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %18, %17
  store i64 %and3.i, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %20, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i19 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i19, label %if.then.i20, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit30_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit30_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit30

if.then.i20:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit30

amdgpu_ring_write.exit30:                         ; preds = %if.then.i20, %amdgpu_ring_write.exit.amdgpu_ring_write.exit30_crit_edge
  %21 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %ring1.i, align 4
  %23 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr.i, align 8
  %inc.i23 = add i64 %24, 1
  store i64 %inc.i23, ptr %wptr.i, align 8
  %25 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %buf_mask.i, align 8
  %27 = trunc i64 %24 to i32
  %idxprom.i25 = and i32 %26, %27
  %arrayidx.i26 = getelementptr i32, ptr %22, i32 %idxprom.i25
  %28 = ptrtoint ptr %arrayidx.i26 to i32
  call void @__asan_store4_noabort(i32 %28)
  store volatile i32 0, ptr %arrayidx.i26, align 4
  %29 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %ptr_mask.i, align 8
  %31 = load i64, ptr %wptr.i, align 8
  %and3.i28 = and i64 %31, %30
  store i64 %and3.i28, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %count_dw.i, align 8
  %dec.i29 = add i32 %33, -1
  store i32 %dec.i29, ptr %count_dw.i, align 8
  %34 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx, align 8
  %arrayidx8 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx8, align 4
  %add9 = add i32 %37, 963
  %and10 = and i32 %add9, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i29)
  %cmp.i32 = icmp slt i32 %dec.i29, 1
  br i1 %cmp.i32, label %if.then.i33, label %amdgpu_ring_write.exit30.amdgpu_ring_write.exit43_crit_edge

amdgpu_ring_write.exit30.amdgpu_ring_write.exit43_crit_edge: ; preds = %amdgpu_ring_write.exit30
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit43

if.then.i33:                                      ; preds = %amdgpu_ring_write.exit30
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit43

amdgpu_ring_write.exit43:                         ; preds = %if.then.i33, %amdgpu_ring_write.exit30.amdgpu_ring_write.exit43_crit_edge
  %38 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %ring1.i, align 4
  %40 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %wptr.i, align 8
  %inc.i36 = add i64 %41, 1
  store i64 %inc.i36, ptr %wptr.i, align 8
  %42 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %buf_mask.i, align 8
  %44 = trunc i64 %41 to i32
  %idxprom.i38 = and i32 %43, %44
  %arrayidx.i39 = getelementptr i32, ptr %39, i32 %idxprom.i38
  %45 = ptrtoint ptr %arrayidx.i39 to i32
  call void @__asan_store4_noabort(i32 %45)
  store volatile i32 %and10, ptr %arrayidx.i39, align 4
  %46 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %46)
  %47 = load i64, ptr %ptr_mask.i, align 8
  %48 = load i64, ptr %wptr.i, align 8
  %and3.i41 = and i64 %48, %47
  store i64 %and3.i41, ptr %wptr.i, align 8
  %49 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %count_dw.i, align 8
  %dec.i42 = add i32 %50, -1
  store i32 %dec.i42, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i42)
  %cmp.i45 = icmp slt i32 %dec.i42, 1
  br i1 %cmp.i45, label %if.then.i46, label %amdgpu_ring_write.exit43.amdgpu_ring_write.exit56_crit_edge

amdgpu_ring_write.exit43.amdgpu_ring_write.exit56_crit_edge: ; preds = %amdgpu_ring_write.exit43
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit56

if.then.i46:                                      ; preds = %amdgpu_ring_write.exit43
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit56

amdgpu_ring_write.exit56:                         ; preds = %if.then.i46, %amdgpu_ring_write.exit43.amdgpu_ring_write.exit56_crit_edge
  %51 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %ring1.i, align 4
  %53 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %53)
  %54 = load i64, ptr %wptr.i, align 8
  %inc.i49 = add i64 %54, 1
  store i64 %inc.i49, ptr %wptr.i, align 8
  %55 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %buf_mask.i, align 8
  %57 = trunc i64 %54 to i32
  %idxprom.i51 = and i32 %56, %57
  %arrayidx.i52 = getelementptr i32, ptr %52, i32 %idxprom.i51
  %58 = ptrtoint ptr %arrayidx.i52 to i32
  call void @__asan_store4_noabort(i32 %58)
  store volatile i32 20, ptr %arrayidx.i52, align 4
  %59 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %59)
  %60 = load i64, ptr %ptr_mask.i, align 8
  %61 = load i64, ptr %wptr.i, align 8
  %and3.i54 = and i64 %61, %60
  store i64 %and3.i54, ptr %wptr.i, align 8
  %62 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %count_dw.i, align 8
  %dec.i55 = add i32 %63, -1
  store i32 %dec.i55, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_insert_end(ptr nocapture noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx, align 8
  %arrayidx3 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %5, 963
  %and = and i32 %add, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %6 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp.i = icmp slt i32 %7, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %8 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %10 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %11, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %12 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buf_mask.i, align 8
  %14 = trunc i64 %11 to i32
  %idxprom.i = and i32 %13, %14
  %arrayidx.i = getelementptr i32, ptr %9, i32 %idxprom.i
  %15 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %16 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %ptr_mask.i, align 8
  %18 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %18, %17
  store i64 %and3.i, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %20, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i8 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i8, label %if.then.i9, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit19_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit19_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit19

if.then.i9:                                       ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit19

amdgpu_ring_write.exit19:                         ; preds = %if.then.i9, %amdgpu_ring_write.exit.amdgpu_ring_write.exit19_crit_edge
  %21 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %ring1.i, align 4
  %23 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr.i, align 8
  %inc.i12 = add i64 %24, 1
  store i64 %inc.i12, ptr %wptr.i, align 8
  %25 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %buf_mask.i, align 8
  %27 = trunc i64 %24 to i32
  %idxprom.i14 = and i32 %26, %27
  %arrayidx.i15 = getelementptr i32, ptr %22, i32 %idxprom.i14
  %28 = ptrtoint ptr %arrayidx.i15 to i32
  call void @__asan_store4_noabort(i32 %28)
  store volatile i32 22, ptr %arrayidx.i15, align 4
  %29 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %ptr_mask.i, align 8
  %31 = load i64, ptr %wptr.i, align 8
  %and3.i17 = and i64 %31, %30
  store i64 %and3.i17, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %count_dw.i, align 8
  %dec.i18 = add i32 %33, -1
  store i32 %dec.i18, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_generic_pad_ib(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_ring_begin_use(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 1
  %call = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %idle_work) #7
  %vcn1_jpeg1_workaround = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 11
  tail call void @mutex_lock_nested(ptr noundef %vcn1_jpeg1_workaround, i32 noundef 0) #7
  %2 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring, align 8
  %inst = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 111, i32 1
  %call4 = tail call i32 @amdgpu_fence_wait_empty(ptr noundef %inst) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool.not = icmp eq i32 %call4, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.5) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %lnot = xor i1 %call, true
  tail call void @vcn_v1_0_set_pg_for_begin_use(ptr noundef %ring, i1 noundef zeroext %lnot)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_emit_wreg(ptr noundef %ring, i32 noundef %reg, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx, align 8
  %arrayidx3 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %5, 964
  %and = and i32 %add, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %6 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp.i = icmp slt i32 %7, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %8 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %10 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %11, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %12 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buf_mask.i, align 8
  %14 = trunc i64 %11 to i32
  %idxprom.i = and i32 %13, %14
  %arrayidx.i = getelementptr i32, ptr %9, i32 %idxprom.i
  %15 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %16 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %ptr_mask.i, align 8
  %18 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %18, %17
  store i64 %and3.i, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %20, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i30 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i30, label %if.then.i31, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit41

if.then.i31:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit41

amdgpu_ring_write.exit41:                         ; preds = %if.then.i31, %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge
  %21 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %ring1.i, align 4
  %23 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr.i, align 8
  %inc.i34 = add i64 %24, 1
  store i64 %inc.i34, ptr %wptr.i, align 8
  %25 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %buf_mask.i, align 8
  %27 = trunc i64 %24 to i32
  %idxprom.i36 = and i32 %26, %27
  %arrayidx.i37 = getelementptr i32, ptr %22, i32 %idxprom.i36
  %28 = ptrtoint ptr %arrayidx.i37 to i32
  call void @__asan_store4_noabort(i32 %28)
  store volatile i32 %shl, ptr %arrayidx.i37, align 4
  %29 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %ptr_mask.i, align 8
  %31 = load i64, ptr %wptr.i, align 8
  %and3.i39 = and i64 %31, %30
  store i64 %and3.i39, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %count_dw.i, align 8
  %dec.i40 = add i32 %33, -1
  store i32 %dec.i40, ptr %count_dw.i, align 8
  %34 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx, align 8
  %arrayidx8 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx8, align 4
  %add9 = add i32 %37, 965
  %and10 = and i32 %add9, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i40)
  %cmp.i43 = icmp slt i32 %dec.i40, 1
  br i1 %cmp.i43, label %if.then.i44, label %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge

amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge: ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit54

if.then.i44:                                      ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit54

amdgpu_ring_write.exit54:                         ; preds = %if.then.i44, %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge
  %38 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %ring1.i, align 4
  %40 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %wptr.i, align 8
  %inc.i47 = add i64 %41, 1
  store i64 %inc.i47, ptr %wptr.i, align 8
  %42 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %buf_mask.i, align 8
  %44 = trunc i64 %41 to i32
  %idxprom.i49 = and i32 %43, %44
  %arrayidx.i50 = getelementptr i32, ptr %39, i32 %idxprom.i49
  %45 = ptrtoint ptr %arrayidx.i50 to i32
  call void @__asan_store4_noabort(i32 %45)
  store volatile i32 %and10, ptr %arrayidx.i50, align 4
  %46 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %46)
  %47 = load i64, ptr %ptr_mask.i, align 8
  %48 = load i64, ptr %wptr.i, align 8
  %and3.i52 = and i64 %48, %47
  store i64 %and3.i52, ptr %wptr.i, align 8
  %49 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %count_dw.i, align 8
  %dec.i53 = add i32 %50, -1
  store i32 %dec.i53, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i53)
  %cmp.i56 = icmp slt i32 %dec.i53, 1
  br i1 %cmp.i56, label %if.then.i57, label %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge

amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge: ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit67

if.then.i57:                                      ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit67

amdgpu_ring_write.exit67:                         ; preds = %if.then.i57, %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge
  %51 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %ring1.i, align 4
  %53 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %53)
  %54 = load i64, ptr %wptr.i, align 8
  %inc.i60 = add i64 %54, 1
  store i64 %inc.i60, ptr %wptr.i, align 8
  %55 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %buf_mask.i, align 8
  %57 = trunc i64 %54 to i32
  %idxprom.i62 = and i32 %56, %57
  %arrayidx.i63 = getelementptr i32, ptr %52, i32 %idxprom.i62
  %58 = ptrtoint ptr %arrayidx.i63 to i32
  call void @__asan_store4_noabort(i32 %58)
  store volatile i32 %val, ptr %arrayidx.i63, align 4
  %59 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %59)
  %60 = load i64, ptr %ptr_mask.i, align 8
  %61 = load i64, ptr %wptr.i, align 8
  %and3.i65 = and i64 %61, %60
  store i64 %and3.i65, ptr %wptr.i, align 8
  %62 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %count_dw.i, align 8
  %dec.i66 = add i32 %63, -1
  store i32 %dec.i66, ptr %count_dw.i, align 8
  %64 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx, align 8
  %arrayidx16 = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %67, 963
  %and18 = and i32 %add17, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i66)
  %cmp.i69 = icmp slt i32 %dec.i66, 1
  br i1 %cmp.i69, label %if.then.i70, label %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge

amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge: ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit80

if.then.i70:                                      ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit80

amdgpu_ring_write.exit80:                         ; preds = %if.then.i70, %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge
  %68 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %ring1.i, align 4
  %70 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %wptr.i, align 8
  %inc.i73 = add i64 %71, 1
  store i64 %inc.i73, ptr %wptr.i, align 8
  %72 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %buf_mask.i, align 8
  %74 = trunc i64 %71 to i32
  %idxprom.i75 = and i32 %73, %74
  %arrayidx.i76 = getelementptr i32, ptr %69, i32 %idxprom.i75
  %75 = ptrtoint ptr %arrayidx.i76 to i32
  call void @__asan_store4_noabort(i32 %75)
  store volatile i32 %and18, ptr %arrayidx.i76, align 4
  %76 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %76)
  %77 = load i64, ptr %ptr_mask.i, align 8
  %78 = load i64, ptr %wptr.i, align 8
  %and3.i78 = and i64 %78, %77
  store i64 %and3.i78, ptr %wptr.i, align 8
  %79 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %count_dw.i, align 8
  %dec.i79 = add i32 %80, -1
  store i32 %dec.i79, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i79)
  %cmp.i82 = icmp slt i32 %dec.i79, 1
  br i1 %cmp.i82, label %if.then.i83, label %amdgpu_ring_write.exit80.amdgpu_ring_write.exit93_crit_edge

amdgpu_ring_write.exit80.amdgpu_ring_write.exit93_crit_edge: ; preds = %amdgpu_ring_write.exit80
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit93

if.then.i83:                                      ; preds = %amdgpu_ring_write.exit80
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit93

amdgpu_ring_write.exit93:                         ; preds = %if.then.i83, %amdgpu_ring_write.exit80.amdgpu_ring_write.exit93_crit_edge
  %81 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ring1.i, align 4
  %83 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %wptr.i, align 8
  %inc.i86 = add i64 %84, 1
  store i64 %inc.i86, ptr %wptr.i, align 8
  %85 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %buf_mask.i, align 8
  %87 = trunc i64 %84 to i32
  %idxprom.i88 = and i32 %86, %87
  %arrayidx.i89 = getelementptr i32, ptr %82, i32 %idxprom.i88
  %88 = ptrtoint ptr %arrayidx.i89 to i32
  call void @__asan_store4_noabort(i32 %88)
  store volatile i32 8, ptr %arrayidx.i89, align 4
  %89 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %89)
  %90 = load i64, ptr %ptr_mask.i, align 8
  %91 = load i64, ptr %wptr.i, align 8
  %and3.i91 = and i64 %91, %90
  store i64 %and3.i91, ptr %wptr.i, align 8
  %92 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %count_dw.i, align 8
  %dec.i92 = add i32 %93, -1
  store i32 %dec.i92, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_dec_ring_emit_reg_wait(ptr noundef %ring, i32 noundef %reg, i32 noundef %val, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx, align 8
  %arrayidx3 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %5, 964
  %and = and i32 %add, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %6 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp.i = icmp slt i32 %7, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %8 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %10 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %11, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %12 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buf_mask.i, align 8
  %14 = trunc i64 %11 to i32
  %idxprom.i = and i32 %13, %14
  %arrayidx.i = getelementptr i32, ptr %9, i32 %idxprom.i
  %15 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %16 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %ptr_mask.i, align 8
  %18 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %18, %17
  store i64 %and3.i, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %20, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i41 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i41, label %if.then.i42, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit52_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit52_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit52

if.then.i42:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit52

amdgpu_ring_write.exit52:                         ; preds = %if.then.i42, %amdgpu_ring_write.exit.amdgpu_ring_write.exit52_crit_edge
  %21 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %ring1.i, align 4
  %23 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr.i, align 8
  %inc.i45 = add i64 %24, 1
  store i64 %inc.i45, ptr %wptr.i, align 8
  %25 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %buf_mask.i, align 8
  %27 = trunc i64 %24 to i32
  %idxprom.i47 = and i32 %26, %27
  %arrayidx.i48 = getelementptr i32, ptr %22, i32 %idxprom.i47
  %28 = ptrtoint ptr %arrayidx.i48 to i32
  call void @__asan_store4_noabort(i32 %28)
  store volatile i32 %shl, ptr %arrayidx.i48, align 4
  %29 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %ptr_mask.i, align 8
  %31 = load i64, ptr %wptr.i, align 8
  %and3.i50 = and i64 %31, %30
  store i64 %and3.i50, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %count_dw.i, align 8
  %dec.i51 = add i32 %33, -1
  store i32 %dec.i51, ptr %count_dw.i, align 8
  %34 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx, align 8
  %arrayidx8 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx8, align 4
  %add9 = add i32 %37, 965
  %and10 = and i32 %add9, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i51)
  %cmp.i54 = icmp slt i32 %dec.i51, 1
  br i1 %cmp.i54, label %if.then.i55, label %amdgpu_ring_write.exit52.amdgpu_ring_write.exit65_crit_edge

amdgpu_ring_write.exit52.amdgpu_ring_write.exit65_crit_edge: ; preds = %amdgpu_ring_write.exit52
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit65

if.then.i55:                                      ; preds = %amdgpu_ring_write.exit52
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit65

amdgpu_ring_write.exit65:                         ; preds = %if.then.i55, %amdgpu_ring_write.exit52.amdgpu_ring_write.exit65_crit_edge
  %38 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %ring1.i, align 4
  %40 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %wptr.i, align 8
  %inc.i58 = add i64 %41, 1
  store i64 %inc.i58, ptr %wptr.i, align 8
  %42 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %buf_mask.i, align 8
  %44 = trunc i64 %41 to i32
  %idxprom.i60 = and i32 %43, %44
  %arrayidx.i61 = getelementptr i32, ptr %39, i32 %idxprom.i60
  %45 = ptrtoint ptr %arrayidx.i61 to i32
  call void @__asan_store4_noabort(i32 %45)
  store volatile i32 %and10, ptr %arrayidx.i61, align 4
  %46 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %46)
  %47 = load i64, ptr %ptr_mask.i, align 8
  %48 = load i64, ptr %wptr.i, align 8
  %and3.i63 = and i64 %48, %47
  store i64 %and3.i63, ptr %wptr.i, align 8
  %49 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %count_dw.i, align 8
  %dec.i64 = add i32 %50, -1
  store i32 %dec.i64, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i64)
  %cmp.i67 = icmp slt i32 %dec.i64, 1
  br i1 %cmp.i67, label %if.then.i68, label %amdgpu_ring_write.exit65.amdgpu_ring_write.exit78_crit_edge

amdgpu_ring_write.exit65.amdgpu_ring_write.exit78_crit_edge: ; preds = %amdgpu_ring_write.exit65
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit78

if.then.i68:                                      ; preds = %amdgpu_ring_write.exit65
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit78

amdgpu_ring_write.exit78:                         ; preds = %if.then.i68, %amdgpu_ring_write.exit65.amdgpu_ring_write.exit78_crit_edge
  %51 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %ring1.i, align 4
  %53 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %53)
  %54 = load i64, ptr %wptr.i, align 8
  %inc.i71 = add i64 %54, 1
  store i64 %inc.i71, ptr %wptr.i, align 8
  %55 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %buf_mask.i, align 8
  %57 = trunc i64 %54 to i32
  %idxprom.i73 = and i32 %56, %57
  %arrayidx.i74 = getelementptr i32, ptr %52, i32 %idxprom.i73
  %58 = ptrtoint ptr %arrayidx.i74 to i32
  call void @__asan_store4_noabort(i32 %58)
  store volatile i32 %val, ptr %arrayidx.i74, align 4
  %59 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %59)
  %60 = load i64, ptr %ptr_mask.i, align 8
  %61 = load i64, ptr %wptr.i, align 8
  %and3.i76 = and i64 %61, %60
  store i64 %and3.i76, ptr %wptr.i, align 8
  %62 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %count_dw.i, align 8
  %dec.i77 = add i32 %63, -1
  store i32 %dec.i77, ptr %count_dw.i, align 8
  %64 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx, align 8
  %arrayidx16 = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %67, 1034
  %and18 = and i32 %add17, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i77)
  %cmp.i80 = icmp slt i32 %dec.i77, 1
  br i1 %cmp.i80, label %if.then.i81, label %amdgpu_ring_write.exit78.amdgpu_ring_write.exit91_crit_edge

amdgpu_ring_write.exit78.amdgpu_ring_write.exit91_crit_edge: ; preds = %amdgpu_ring_write.exit78
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit91

if.then.i81:                                      ; preds = %amdgpu_ring_write.exit78
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit91

amdgpu_ring_write.exit91:                         ; preds = %if.then.i81, %amdgpu_ring_write.exit78.amdgpu_ring_write.exit91_crit_edge
  %68 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %ring1.i, align 4
  %70 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %wptr.i, align 8
  %inc.i84 = add i64 %71, 1
  store i64 %inc.i84, ptr %wptr.i, align 8
  %72 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %buf_mask.i, align 8
  %74 = trunc i64 %71 to i32
  %idxprom.i86 = and i32 %73, %74
  %arrayidx.i87 = getelementptr i32, ptr %69, i32 %idxprom.i86
  %75 = ptrtoint ptr %arrayidx.i87 to i32
  call void @__asan_store4_noabort(i32 %75)
  store volatile i32 %and18, ptr %arrayidx.i87, align 4
  %76 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %76)
  %77 = load i64, ptr %ptr_mask.i, align 8
  %78 = load i64, ptr %wptr.i, align 8
  %and3.i89 = and i64 %78, %77
  store i64 %and3.i89, ptr %wptr.i, align 8
  %79 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %count_dw.i, align 8
  %dec.i90 = add i32 %80, -1
  store i32 %dec.i90, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i90)
  %cmp.i93 = icmp slt i32 %dec.i90, 1
  br i1 %cmp.i93, label %if.then.i94, label %amdgpu_ring_write.exit91.amdgpu_ring_write.exit104_crit_edge

amdgpu_ring_write.exit91.amdgpu_ring_write.exit104_crit_edge: ; preds = %amdgpu_ring_write.exit91
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit104

if.then.i94:                                      ; preds = %amdgpu_ring_write.exit91
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit104

amdgpu_ring_write.exit104:                        ; preds = %if.then.i94, %amdgpu_ring_write.exit91.amdgpu_ring_write.exit104_crit_edge
  %81 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ring1.i, align 4
  %83 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %wptr.i, align 8
  %inc.i97 = add i64 %84, 1
  store i64 %inc.i97, ptr %wptr.i, align 8
  %85 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %buf_mask.i, align 8
  %87 = trunc i64 %84 to i32
  %idxprom.i99 = and i32 %86, %87
  %arrayidx.i100 = getelementptr i32, ptr %82, i32 %idxprom.i99
  %88 = ptrtoint ptr %arrayidx.i100 to i32
  call void @__asan_store4_noabort(i32 %88)
  store volatile i32 %mask, ptr %arrayidx.i100, align 4
  %89 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %89)
  %90 = load i64, ptr %ptr_mask.i, align 8
  %91 = load i64, ptr %wptr.i, align 8
  %and3.i102 = and i64 %91, %90
  store i64 %and3.i102, ptr %wptr.i, align 8
  %92 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %count_dw.i, align 8
  %dec.i103 = add i32 %93, -1
  store i32 %dec.i103, ptr %count_dw.i, align 8
  %94 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx, align 8
  %arrayidx24 = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx24, align 4
  %add25 = add i32 %97, 963
  %and26 = and i32 %add25, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i103)
  %cmp.i106 = icmp slt i32 %dec.i103, 1
  br i1 %cmp.i106, label %if.then.i107, label %amdgpu_ring_write.exit104.amdgpu_ring_write.exit117_crit_edge

amdgpu_ring_write.exit104.amdgpu_ring_write.exit117_crit_edge: ; preds = %amdgpu_ring_write.exit104
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit117

if.then.i107:                                     ; preds = %amdgpu_ring_write.exit104
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit117

amdgpu_ring_write.exit117:                        ; preds = %if.then.i107, %amdgpu_ring_write.exit104.amdgpu_ring_write.exit117_crit_edge
  %98 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %ring1.i, align 4
  %100 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %100)
  %101 = load i64, ptr %wptr.i, align 8
  %inc.i110 = add i64 %101, 1
  store i64 %inc.i110, ptr %wptr.i, align 8
  %102 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %buf_mask.i, align 8
  %104 = trunc i64 %101 to i32
  %idxprom.i112 = and i32 %103, %104
  %arrayidx.i113 = getelementptr i32, ptr %99, i32 %idxprom.i112
  %105 = ptrtoint ptr %arrayidx.i113 to i32
  call void @__asan_store4_noabort(i32 %105)
  store volatile i32 %and26, ptr %arrayidx.i113, align 4
  %106 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %106)
  %107 = load i64, ptr %ptr_mask.i, align 8
  %108 = load i64, ptr %wptr.i, align 8
  %and3.i115 = and i64 %108, %107
  store i64 %and3.i115, ptr %wptr.i, align 8
  %109 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %count_dw.i, align 8
  %dec.i116 = add i32 %110, -1
  store i32 %dec.i116, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i116)
  %cmp.i119 = icmp slt i32 %dec.i116, 1
  br i1 %cmp.i119, label %if.then.i120, label %amdgpu_ring_write.exit117.amdgpu_ring_write.exit130_crit_edge

amdgpu_ring_write.exit117.amdgpu_ring_write.exit130_crit_edge: ; preds = %amdgpu_ring_write.exit117
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit130

if.then.i120:                                     ; preds = %amdgpu_ring_write.exit117
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit130

amdgpu_ring_write.exit130:                        ; preds = %if.then.i120, %amdgpu_ring_write.exit117.amdgpu_ring_write.exit130_crit_edge
  %111 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %ring1.i, align 4
  %113 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %113)
  %114 = load i64, ptr %wptr.i, align 8
  %inc.i123 = add i64 %114, 1
  store i64 %inc.i123, ptr %wptr.i, align 8
  %115 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %buf_mask.i, align 8
  %117 = trunc i64 %114 to i32
  %idxprom.i125 = and i32 %116, %117
  %arrayidx.i126 = getelementptr i32, ptr %112, i32 %idxprom.i125
  %118 = ptrtoint ptr %arrayidx.i126 to i32
  call void @__asan_store4_noabort(i32 %118)
  store volatile i32 12, ptr %arrayidx.i126, align 4
  %119 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %119)
  %120 = load i64, ptr %ptr_mask.i, align 8
  %121 = load i64, ptr %wptr.i, align 8
  %and3.i128 = and i64 %121, %120
  store i64 %and3.i128, ptr %wptr.i, align 8
  %122 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %count_dw.i, align 8
  %dec.i129 = add i32 %123, -1
  store i32 %dec.i129, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_emit_reg_write_reg_wait_helper(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_device_wreg(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work_sync(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_lock_nested(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_fence_wait_empty(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v1_0_enc_ring_get_rptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx12, align 8
  %arrayidx14 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx14, align 4
  %add = add i32 %11, 1065
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx16, align 8
  %arrayidx18 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %15, 1065
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add19, i32 noundef 0) #7
  br label %cleanup

if.else:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else.cond.false47_crit_edge, label %land.lhs.true25

if.else.cond.false47_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true25:                                  ; preds = %if.else
  %funcs28 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %16 = ptrtoint ptr %funcs28 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %funcs28, align 4
  %tobool29.not = icmp eq ptr %17, null
  br i1 %tobool29.not, label %land.lhs.true25.cond.false47_crit_edge, label %land.lhs.true30

land.lhs.true25.cond.false47_crit_edge:           ; preds = %land.lhs.true25
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true30:                                  ; preds = %land.lhs.true25
  %sriov_rreg34 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %17, i32 0, i32 13
  %18 = ptrtoint ptr %sriov_rreg34 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sriov_rreg34, align 4
  %tobool35.not = icmp eq ptr %19, null
  br i1 %tobool35.not, label %land.lhs.true30.cond.false47_crit_edge, label %cond.true36

land.lhs.true30.cond.false47_crit_edge:           ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

cond.true36:                                      ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx42 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx42, align 8
  %arrayidx44 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx44, align 4
  %add45 = add i32 %23, 1060
  %call46 = tail call i32 %19(ptr noundef %1, i32 noundef %add45, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false47:                                     ; preds = %land.lhs.true30.cond.false47_crit_edge, %land.lhs.true25.cond.false47_crit_edge, %if.else.cond.false47_crit_edge
  %arrayidx49 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx49, align 8
  %arrayidx51 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx51, align 4
  %add52 = add i32 %27, 1060
  %call53 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add52, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false47, %cond.true36, %cond.false, %cond.true
  %retval.0.in = phi i32 [ %call, %cond.true ], [ %call20, %cond.false ], [ %call46, %cond.true36 ], [ %call53, %cond.false47 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v1_0_enc_ring_get_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx12, align 8
  %arrayidx14 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx14, align 4
  %add = add i32 %11, 1066
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx16, align 8
  %arrayidx18 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %15, 1066
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add19, i32 noundef 0) #7
  br label %cleanup

if.else:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else.cond.false47_crit_edge, label %land.lhs.true25

if.else.cond.false47_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true25:                                  ; preds = %if.else
  %funcs28 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %16 = ptrtoint ptr %funcs28 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %funcs28, align 4
  %tobool29.not = icmp eq ptr %17, null
  br i1 %tobool29.not, label %land.lhs.true25.cond.false47_crit_edge, label %land.lhs.true30

land.lhs.true25.cond.false47_crit_edge:           ; preds = %land.lhs.true25
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true30:                                  ; preds = %land.lhs.true25
  %sriov_rreg34 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %17, i32 0, i32 13
  %18 = ptrtoint ptr %sriov_rreg34 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sriov_rreg34, align 4
  %tobool35.not = icmp eq ptr %19, null
  br i1 %tobool35.not, label %land.lhs.true30.cond.false47_crit_edge, label %cond.true36

land.lhs.true30.cond.false47_crit_edge:           ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

cond.true36:                                      ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx42 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx42, align 8
  %arrayidx44 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx44, align 4
  %add45 = add i32 %23, 1061
  %call46 = tail call i32 %19(ptr noundef %1, i32 noundef %add45, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false47:                                     ; preds = %land.lhs.true30.cond.false47_crit_edge, %land.lhs.true25.cond.false47_crit_edge, %if.else.cond.false47_crit_edge
  %arrayidx49 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx49, align 8
  %arrayidx51 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx51, align 4
  %add52 = add i32 %27, 1061
  %call53 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add52, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false47, %cond.true36, %cond.false, %cond.true
  %retval.0.in = phi i32 [ %call, %cond.true ], [ %call20, %cond.false ], [ %call46, %cond.true36 ], [ %call53, %cond.false47 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_set_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 12
  %6 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_wreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx12, align 8
  %arrayidx14 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx14, align 4
  %add = add i32 %11, 1066
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %12 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %12)
  %13 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %13 to i32
  tail call void %7(ptr noundef %1, i32 noundef %add, i32 noundef %conv, i32 noundef 0, i32 noundef 16) #7
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %14 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx17, align 8
  %arrayidx19 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx19, align 4
  %add20 = add i32 %17, 1066
  %wptr21 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %18 = ptrtoint ptr %wptr21 to i32
  call void @__asan_load8_noabort(i32 %18)
  %19 = load i64, ptr %wptr21, align 8
  %conv23 = trunc i64 %19 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add20, i32 noundef %conv23, i32 noundef 0) #7
  br label %if.end

if.else:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else.cond.false52_crit_edge, label %land.lhs.true28

if.else.cond.false52_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false52

land.lhs.true28:                                  ; preds = %if.else
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %20 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %21, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false52_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false52_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false52

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %21, i32 0, i32 12
  %22 = ptrtoint ptr %sriov_wreg37 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %sriov_wreg37, align 4
  %tobool38.not = icmp eq ptr %23, null
  br i1 %tobool38.not, label %land.lhs.true33.cond.false52_crit_edge, label %cond.true39

land.lhs.true33.cond.false52_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false52

cond.true39:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx45 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx45, align 8
  %arrayidx47 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx47, align 4
  %add48 = add i32 %27, 1061
  %wptr49 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %28 = ptrtoint ptr %wptr49 to i32
  call void @__asan_load8_noabort(i32 %28)
  %29 = load i64, ptr %wptr49, align 8
  %conv51 = trunc i64 %29 to i32
  tail call void %23(ptr noundef %1, i32 noundef %add48, i32 noundef %conv51, i32 noundef 0, i32 noundef 16) #7
  br label %if.end

cond.false52:                                     ; preds = %land.lhs.true33.cond.false52_crit_edge, %land.lhs.true28.cond.false52_crit_edge, %if.else.cond.false52_crit_edge
  %arrayidx54 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %30 = ptrtoint ptr %arrayidx54 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx54, align 8
  %arrayidx56 = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx56, align 4
  %add57 = add i32 %33, 1061
  %wptr58 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %34 = ptrtoint ptr %wptr58 to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %wptr58, align 8
  %conv60 = trunc i64 %35 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add57, i32 noundef %conv60, i32 noundef 0) #7
  br label %if.end

if.end:                                           ; preds = %cond.false52, %cond.true39, %cond.false, %cond.true
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_emit_ib(ptr noundef %ring, ptr noundef readonly %job, ptr nocapture noundef readonly %ib, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %job, null
  br i1 %tobool.not, label %entry.cond.end_crit_edge, label %cond.true

entry.cond.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.end

cond.true:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %vmid1 = getelementptr inbounds %struct.amdgpu_job, ptr %job, i32 0, i32 12
  %0 = ptrtoint ptr %vmid1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %vmid1, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %entry.cond.end_crit_edge
  %cond = phi i32 [ %1, %cond.true ], [ 0, %entry.cond.end_crit_edge ]
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %2 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %3)
  %cmp.i = icmp slt i32 %3, 1
  br i1 %cmp.i, label %if.then.i, label %cond.end.amdgpu_ring_write.exit_crit_edge

cond.end.amdgpu_ring_write.exit_crit_edge:        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %cond.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %4 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %6 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %7, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %8 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %buf_mask.i, align 8
  %10 = trunc i64 %7 to i32
  %idxprom.i = and i32 %9, %10
  %arrayidx.i = getelementptr i32, ptr %5, i32 %idxprom.i
  %11 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store volatile i32 2, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %12 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %12)
  %13 = load i64, ptr %ptr_mask.i, align 8
  %14 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %14, %13
  store i64 %and3.i, ptr %wptr.i, align 8
  %15 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %16, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i13 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i13, label %if.then.i14, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit24_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit24_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit24

if.then.i14:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit24

amdgpu_ring_write.exit24:                         ; preds = %if.then.i14, %amdgpu_ring_write.exit.amdgpu_ring_write.exit24_crit_edge
  %17 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %ring1.i, align 4
  %19 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %19)
  %20 = load i64, ptr %wptr.i, align 8
  %inc.i17 = add i64 %20, 1
  store i64 %inc.i17, ptr %wptr.i, align 8
  %21 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %buf_mask.i, align 8
  %23 = trunc i64 %20 to i32
  %idxprom.i19 = and i32 %22, %23
  %arrayidx.i20 = getelementptr i32, ptr %18, i32 %idxprom.i19
  %24 = ptrtoint ptr %arrayidx.i20 to i32
  call void @__asan_store4_noabort(i32 %24)
  store volatile i32 %cond, ptr %arrayidx.i20, align 4
  %25 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %25)
  %26 = load i64, ptr %ptr_mask.i, align 8
  %27 = load i64, ptr %wptr.i, align 8
  %and3.i22 = and i64 %27, %26
  store i64 %and3.i22, ptr %wptr.i, align 8
  %28 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %count_dw.i, align 8
  %dec.i23 = add i32 %29, -1
  store i32 %dec.i23, ptr %count_dw.i, align 8
  %gpu_addr = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 2
  %30 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %gpu_addr, align 8
  %conv = trunc i64 %31 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i23)
  %cmp.i26 = icmp slt i32 %dec.i23, 1
  br i1 %cmp.i26, label %if.then.i27, label %amdgpu_ring_write.exit24.amdgpu_ring_write.exit37_crit_edge

amdgpu_ring_write.exit24.amdgpu_ring_write.exit37_crit_edge: ; preds = %amdgpu_ring_write.exit24
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit37

if.then.i27:                                      ; preds = %amdgpu_ring_write.exit24
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit37

amdgpu_ring_write.exit37:                         ; preds = %if.then.i27, %amdgpu_ring_write.exit24.amdgpu_ring_write.exit37_crit_edge
  %32 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %ring1.i, align 4
  %34 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %wptr.i, align 8
  %inc.i30 = add i64 %35, 1
  store i64 %inc.i30, ptr %wptr.i, align 8
  %36 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %buf_mask.i, align 8
  %38 = trunc i64 %35 to i32
  %idxprom.i32 = and i32 %37, %38
  %arrayidx.i33 = getelementptr i32, ptr %33, i32 %idxprom.i32
  %39 = ptrtoint ptr %arrayidx.i33 to i32
  call void @__asan_store4_noabort(i32 %39)
  store volatile i32 %conv, ptr %arrayidx.i33, align 4
  %40 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %ptr_mask.i, align 8
  %42 = load i64, ptr %wptr.i, align 8
  %and3.i35 = and i64 %42, %41
  store i64 %and3.i35, ptr %wptr.i, align 8
  %43 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %count_dw.i, align 8
  %dec.i36 = add i32 %44, -1
  store i32 %dec.i36, ptr %count_dw.i, align 8
  %45 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %45)
  %46 = load i64, ptr %gpu_addr, align 8
  %shr = lshr i64 %46, 32
  %conv4 = trunc i64 %shr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i36)
  %cmp.i39 = icmp slt i32 %dec.i36, 1
  br i1 %cmp.i39, label %if.then.i40, label %amdgpu_ring_write.exit37.amdgpu_ring_write.exit50_crit_edge

amdgpu_ring_write.exit37.amdgpu_ring_write.exit50_crit_edge: ; preds = %amdgpu_ring_write.exit37
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit50

if.then.i40:                                      ; preds = %amdgpu_ring_write.exit37
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit50

amdgpu_ring_write.exit50:                         ; preds = %if.then.i40, %amdgpu_ring_write.exit37.amdgpu_ring_write.exit50_crit_edge
  %47 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i, align 4
  %49 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %wptr.i, align 8
  %inc.i43 = add i64 %50, 1
  store i64 %inc.i43, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %buf_mask.i, align 8
  %53 = trunc i64 %50 to i32
  %idxprom.i45 = and i32 %52, %53
  %arrayidx.i46 = getelementptr i32, ptr %48, i32 %idxprom.i45
  %54 = ptrtoint ptr %arrayidx.i46 to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile i32 %conv4, ptr %arrayidx.i46, align 4
  %55 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %ptr_mask.i, align 8
  %57 = load i64, ptr %wptr.i, align 8
  %and3.i48 = and i64 %57, %56
  store i64 %and3.i48, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %count_dw.i, align 8
  %dec.i49 = add i32 %59, -1
  store i32 %dec.i49, ptr %count_dw.i, align 8
  %length_dw = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 1
  %60 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %length_dw, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i49)
  %cmp.i52 = icmp slt i32 %dec.i49, 1
  br i1 %cmp.i52, label %if.then.i53, label %amdgpu_ring_write.exit50.amdgpu_ring_write.exit63_crit_edge

amdgpu_ring_write.exit50.amdgpu_ring_write.exit63_crit_edge: ; preds = %amdgpu_ring_write.exit50
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit63

if.then.i53:                                      ; preds = %amdgpu_ring_write.exit50
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit63

amdgpu_ring_write.exit63:                         ; preds = %if.then.i53, %amdgpu_ring_write.exit50.amdgpu_ring_write.exit63_crit_edge
  %62 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %ring1.i, align 4
  %64 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %64)
  %65 = load i64, ptr %wptr.i, align 8
  %inc.i56 = add i64 %65, 1
  store i64 %inc.i56, ptr %wptr.i, align 8
  %66 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %buf_mask.i, align 8
  %68 = trunc i64 %65 to i32
  %idxprom.i58 = and i32 %67, %68
  %arrayidx.i59 = getelementptr i32, ptr %63, i32 %idxprom.i58
  %69 = ptrtoint ptr %arrayidx.i59 to i32
  call void @__asan_store4_noabort(i32 %69)
  store volatile i32 %61, ptr %arrayidx.i59, align 4
  %70 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %ptr_mask.i, align 8
  %72 = load i64, ptr %wptr.i, align 8
  %and3.i61 = and i64 %72, %71
  store i64 %and3.i61, ptr %wptr.i, align 8
  %73 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %count_dw.i, align 8
  %dec.i62 = add i32 %74, -1
  store i32 %dec.i62, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_emit_fence(ptr noundef %ring, i64 noundef %addr, i64 noundef %seq, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %flags, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end, !prof !132

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.3, i32 noundef 1641, i32 noundef 9, ptr noundef null) #7
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %if.end.amdgpu_ring_write.exit_crit_edge

if.end.amdgpu_ring_write.exit_crit_edge:          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %if.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 3, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %conv = trunc i64 %addr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i30 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i30, label %if.then.i31, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit41

if.then.i31:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit41

amdgpu_ring_write.exit41:                         ; preds = %if.then.i31, %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge
  %15 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %ring1.i, align 4
  %17 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %wptr.i, align 8
  %inc.i34 = add i64 %18, 1
  store i64 %inc.i34, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %buf_mask.i, align 8
  %21 = trunc i64 %18 to i32
  %idxprom.i36 = and i32 %20, %21
  %arrayidx.i37 = getelementptr i32, ptr %16, i32 %idxprom.i36
  %22 = ptrtoint ptr %arrayidx.i37 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 %conv, ptr %arrayidx.i37, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %ptr_mask.i, align 8
  %25 = load i64, ptr %wptr.i, align 8
  %and3.i39 = and i64 %25, %24
  store i64 %and3.i39, ptr %wptr.i, align 8
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 8
  %dec.i40 = add i32 %27, -1
  store i32 %dec.i40, ptr %count_dw.i, align 8
  %shr = lshr i64 %addr, 32
  %conv21 = trunc i64 %shr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i40)
  %cmp.i43 = icmp slt i32 %dec.i40, 1
  br i1 %cmp.i43, label %if.then.i44, label %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge

amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge: ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit54

if.then.i44:                                      ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit54

amdgpu_ring_write.exit54:                         ; preds = %if.then.i44, %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge
  %28 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ring1.i, align 4
  %30 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr.i, align 8
  %inc.i47 = add i64 %31, 1
  store i64 %inc.i47, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %buf_mask.i, align 8
  %34 = trunc i64 %31 to i32
  %idxprom.i49 = and i32 %33, %34
  %arrayidx.i50 = getelementptr i32, ptr %29, i32 %idxprom.i49
  %35 = ptrtoint ptr %arrayidx.i50 to i32
  call void @__asan_store4_noabort(i32 %35)
  store volatile i32 %conv21, ptr %arrayidx.i50, align 4
  %36 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %ptr_mask.i, align 8
  %38 = load i64, ptr %wptr.i, align 8
  %and3.i52 = and i64 %38, %37
  store i64 %and3.i52, ptr %wptr.i, align 8
  %39 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %count_dw.i, align 8
  %dec.i53 = add i32 %40, -1
  store i32 %dec.i53, ptr %count_dw.i, align 8
  %conv22 = trunc i64 %seq to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i53)
  %cmp.i56 = icmp slt i32 %dec.i53, 1
  br i1 %cmp.i56, label %if.then.i57, label %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge

amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge: ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit67

if.then.i57:                                      ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit67

amdgpu_ring_write.exit67:                         ; preds = %if.then.i57, %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge
  %41 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ring1.i, align 4
  %43 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %43)
  %44 = load i64, ptr %wptr.i, align 8
  %inc.i60 = add i64 %44, 1
  store i64 %inc.i60, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %buf_mask.i, align 8
  %47 = trunc i64 %44 to i32
  %idxprom.i62 = and i32 %46, %47
  %arrayidx.i63 = getelementptr i32, ptr %42, i32 %idxprom.i62
  %48 = ptrtoint ptr %arrayidx.i63 to i32
  call void @__asan_store4_noabort(i32 %48)
  store volatile i32 %conv22, ptr %arrayidx.i63, align 4
  %49 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %ptr_mask.i, align 8
  %51 = load i64, ptr %wptr.i, align 8
  %and3.i65 = and i64 %51, %50
  store i64 %and3.i65, ptr %wptr.i, align 8
  %52 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %count_dw.i, align 8
  %dec.i66 = add i32 %53, -1
  store i32 %dec.i66, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i66)
  %cmp.i69 = icmp slt i32 %dec.i66, 1
  br i1 %cmp.i69, label %if.then.i70, label %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge

amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge: ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit80

if.then.i70:                                      ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit80

amdgpu_ring_write.exit80:                         ; preds = %if.then.i70, %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge
  %54 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %ring1.i, align 4
  %56 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %56)
  %57 = load i64, ptr %wptr.i, align 8
  %inc.i73 = add i64 %57, 1
  store i64 %inc.i73, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %buf_mask.i, align 8
  %60 = trunc i64 %57 to i32
  %idxprom.i75 = and i32 %59, %60
  %arrayidx.i76 = getelementptr i32, ptr %55, i32 %idxprom.i75
  %61 = ptrtoint ptr %arrayidx.i76 to i32
  call void @__asan_store4_noabort(i32 %61)
  store volatile i32 4, ptr %arrayidx.i76, align 4
  %62 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %62)
  %63 = load i64, ptr %ptr_mask.i, align 8
  %64 = load i64, ptr %wptr.i, align 8
  %and3.i78 = and i64 %64, %63
  store i64 %and3.i78, ptr %wptr.i, align 8
  %65 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %count_dw.i, align 8
  %dec.i79 = add i32 %66, -1
  store i32 %dec.i79, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_emit_vm_flush(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %funcs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 1
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %vmhub1 = getelementptr inbounds %struct.amdgpu_ring_funcs, ptr %3, i32 0, i32 5
  %4 = ptrtoint ptr %vmhub1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %vmhub1, align 4
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5
  %gmc_funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 62, i32 38
  %6 = ptrtoint ptr %gmc_funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %gmc_funcs, align 4
  %emit_flush_gpu_tlb = getelementptr inbounds %struct.amdgpu_gmc_funcs, ptr %7, i32 0, i32 2
  %8 = ptrtoint ptr %emit_flush_gpu_tlb to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %emit_flush_gpu_tlb, align 4
  %call = tail call i64 %9(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #7
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  %ctx_addr_distance = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5, i32 9
  %12 = ptrtoint ptr %ctx_addr_distance to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %ctx_addr_distance, align 4
  %mul = mul i32 %13, %vmid
  %add = add i32 %mul, %11
  %conv = trunc i64 %call to i32
  tail call void @vcn_v1_0_enc_ring_emit_reg_wait(ptr noundef %ring, i32 noundef %add, i32 noundef %conv, i32 noundef -1)
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ring(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ib(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_insert_nop(ptr noundef, i32 noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_insert_end(ptr nocapture noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 1, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_emit_wreg(ptr nocapture noundef %ring, i32 noundef %reg, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 11, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i4 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i4, label %if.then.i5, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit15_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit15_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit15

if.then.i5:                                       ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit15

amdgpu_ring_write.exit15:                         ; preds = %if.then.i5, %amdgpu_ring_write.exit.amdgpu_ring_write.exit15_crit_edge
  %15 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %ring1.i, align 4
  %17 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %wptr.i, align 8
  %inc.i8 = add i64 %18, 1
  store i64 %inc.i8, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %buf_mask.i, align 8
  %21 = trunc i64 %18 to i32
  %idxprom.i10 = and i32 %20, %21
  %arrayidx.i11 = getelementptr i32, ptr %16, i32 %idxprom.i10
  %22 = ptrtoint ptr %arrayidx.i11 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 %shl, ptr %arrayidx.i11, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %ptr_mask.i, align 8
  %25 = load i64, ptr %wptr.i, align 8
  %and3.i13 = and i64 %25, %24
  store i64 %and3.i13, ptr %wptr.i, align 8
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 8
  %dec.i14 = add i32 %27, -1
  store i32 %dec.i14, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i14)
  %cmp.i17 = icmp slt i32 %dec.i14, 1
  br i1 %cmp.i17, label %if.then.i18, label %amdgpu_ring_write.exit15.amdgpu_ring_write.exit28_crit_edge

amdgpu_ring_write.exit15.amdgpu_ring_write.exit28_crit_edge: ; preds = %amdgpu_ring_write.exit15
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit28

if.then.i18:                                      ; preds = %amdgpu_ring_write.exit15
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit28

amdgpu_ring_write.exit28:                         ; preds = %if.then.i18, %amdgpu_ring_write.exit15.amdgpu_ring_write.exit28_crit_edge
  %28 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ring1.i, align 4
  %30 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr.i, align 8
  %inc.i21 = add i64 %31, 1
  store i64 %inc.i21, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %buf_mask.i, align 8
  %34 = trunc i64 %31 to i32
  %idxprom.i23 = and i32 %33, %34
  %arrayidx.i24 = getelementptr i32, ptr %29, i32 %idxprom.i23
  %35 = ptrtoint ptr %arrayidx.i24 to i32
  call void @__asan_store4_noabort(i32 %35)
  store volatile i32 %val, ptr %arrayidx.i24, align 4
  %36 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %ptr_mask.i, align 8
  %38 = load i64, ptr %wptr.i, align 8
  %and3.i26 = and i64 %38, %37
  store i64 %and3.i26, ptr %wptr.i, align 8
  %39 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %count_dw.i, align 8
  %dec.i27 = add i32 %40, -1
  store i32 %dec.i27, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_enc_ring_emit_reg_wait(ptr nocapture noundef %ring, i32 noundef %reg, i32 noundef %val, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 12, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i5 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i5, label %if.then.i6, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit16_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit16_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit16

if.then.i6:                                       ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit16

amdgpu_ring_write.exit16:                         ; preds = %if.then.i6, %amdgpu_ring_write.exit.amdgpu_ring_write.exit16_crit_edge
  %15 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %ring1.i, align 4
  %17 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %wptr.i, align 8
  %inc.i9 = add i64 %18, 1
  store i64 %inc.i9, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %buf_mask.i, align 8
  %21 = trunc i64 %18 to i32
  %idxprom.i11 = and i32 %20, %21
  %arrayidx.i12 = getelementptr i32, ptr %16, i32 %idxprom.i11
  %22 = ptrtoint ptr %arrayidx.i12 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 %shl, ptr %arrayidx.i12, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %ptr_mask.i, align 8
  %25 = load i64, ptr %wptr.i, align 8
  %and3.i14 = and i64 %25, %24
  store i64 %and3.i14, ptr %wptr.i, align 8
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 8
  %dec.i15 = add i32 %27, -1
  store i32 %dec.i15, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i15)
  %cmp.i18 = icmp slt i32 %dec.i15, 1
  br i1 %cmp.i18, label %if.then.i19, label %amdgpu_ring_write.exit16.amdgpu_ring_write.exit29_crit_edge

amdgpu_ring_write.exit16.amdgpu_ring_write.exit29_crit_edge: ; preds = %amdgpu_ring_write.exit16
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit29

if.then.i19:                                      ; preds = %amdgpu_ring_write.exit16
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit29

amdgpu_ring_write.exit29:                         ; preds = %if.then.i19, %amdgpu_ring_write.exit16.amdgpu_ring_write.exit29_crit_edge
  %28 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ring1.i, align 4
  %30 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr.i, align 8
  %inc.i22 = add i64 %31, 1
  store i64 %inc.i22, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %buf_mask.i, align 8
  %34 = trunc i64 %31 to i32
  %idxprom.i24 = and i32 %33, %34
  %arrayidx.i25 = getelementptr i32, ptr %29, i32 %idxprom.i24
  %35 = ptrtoint ptr %arrayidx.i25 to i32
  call void @__asan_store4_noabort(i32 %35)
  store volatile i32 %mask, ptr %arrayidx.i25, align 4
  %36 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %ptr_mask.i, align 8
  %38 = load i64, ptr %wptr.i, align 8
  %and3.i27 = and i64 %38, %37
  store i64 %and3.i27, ptr %wptr.i, align 8
  %39 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %count_dw.i, align 8
  %dec.i28 = add i32 %40, -1
  store i32 %dec.i28, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i28)
  %cmp.i31 = icmp slt i32 %dec.i28, 1
  br i1 %cmp.i31, label %if.then.i32, label %amdgpu_ring_write.exit29.amdgpu_ring_write.exit42_crit_edge

amdgpu_ring_write.exit29.amdgpu_ring_write.exit42_crit_edge: ; preds = %amdgpu_ring_write.exit29
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit42

if.then.i32:                                      ; preds = %amdgpu_ring_write.exit29
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.4) #7
  br label %amdgpu_ring_write.exit42

amdgpu_ring_write.exit42:                         ; preds = %if.then.i32, %amdgpu_ring_write.exit29.amdgpu_ring_write.exit42_crit_edge
  %41 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ring1.i, align 4
  %43 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %43)
  %44 = load i64, ptr %wptr.i, align 8
  %inc.i35 = add i64 %44, 1
  store i64 %inc.i35, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %buf_mask.i, align 8
  %47 = trunc i64 %44 to i32
  %idxprom.i37 = and i32 %46, %47
  %arrayidx.i38 = getelementptr i32, ptr %42, i32 %idxprom.i37
  %48 = ptrtoint ptr %arrayidx.i38 to i32
  call void @__asan_store4_noabort(i32 %48)
  store volatile i32 %val, ptr %arrayidx.i38, align 4
  %49 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %ptr_mask.i, align 8
  %51 = load i64, ptr %wptr.i, align 8
  %and3.i40 = and i64 %51, %50
  store i64 %and3.i40, ptr %wptr.i, align 8
  %52 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %count_dw.i, align 8
  %dec.i41 = add i32 %53, -1
  store i32 %dec.i41, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vcn_v1_0_set_interrupt_state(ptr nocapture noundef readnone %adev, ptr nocapture noundef readnone %source, i32 noundef %type, i32 noundef %state) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_process_interrupt(ptr noundef %adev, ptr nocapture noundef readnone %source, ptr nocapture noundef readonly %entry1) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.8) #7
  %src_id = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 2
  %0 = ptrtoint ptr %src_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %src_id, align 8
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.61)
  switch i32 %1, label %sw.default [
    i32 124, label %sw.bb
    i32 119, label %sw.bb2
    i32 120, label %sw.bb7
  ]

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %ring_dec = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4
  %call = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_dec) #7
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5
  %call6 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_enc) #7
  br label %sw.epilog

sw.bb7:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1
  %call13 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %arrayidx12) #7
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %src_data = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 10
  %3 = ptrtoint ptr %src_data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %src_data, align 4
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.9, i32 noundef %1, i32 noundef %4) #7
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb7, %sw.bb2, %sw.bb
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_fence_process(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_add_id(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v1_0_idle_work_handler(ptr noundef %work) #0 align 64 {
entry:
  %new_state = alloca %struct.dpg_pause_state, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %work, i32 -68812
  %num_enc_rings = getelementptr i8, ptr %work, i32 104
  %0 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp60.not = icmp eq i32 %1, 0
  br i1 %cmp60.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %ring_enc = getelementptr i8, ptr %work, i32 1044
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.062 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %fences.061 = phi i32 [ 0, %for.body.lr.ph ], [ %add, %for.body.for.body_crit_edge ]
  %arrayidx = getelementptr [3 x %struct.amdgpu_ring], ptr %ring_enc, i32 0, i32 %i.062
  %call = tail call i32 @amdgpu_fence_count_emitted(ptr noundef %arrayidx) #7
  %add = add i32 %call, %fences.061
  %inc = add nuw i32 %i.062, 1
  %2 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_enc_rings, align 4
  %cmp = icmp ult i32 %inc, %3
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %fences.0.lcssa = phi i32 [ 0, %entry.for.end_crit_edge ], [ %add, %for.body.for.end_crit_edge ]
  %pg_flags = getelementptr i8, ptr %work, i32 -36048
  %4 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pg_flags, align 4
  %and = and i32 %5, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.end.if.end16_crit_edge, label %if.then

for.end.if.end16_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end16

if.then:                                          ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %new_state) #7
  %6 = getelementptr inbounds %struct.dpg_pause_state, ptr %new_state, i32 0, i32 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %fences.0.lcssa)
  %tobool2.not = icmp ne i32 %fences.0.lcssa, 0
  %. = zext i1 %tobool2.not to i32
  %7 = ptrtoint ptr %new_state to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %., ptr %new_state, align 4
  %inst5 = getelementptr i8, ptr %work, i32 7876
  %call7 = tail call i32 @amdgpu_fence_count_emitted(ptr noundef %inst5) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp ne i32 %call7, 0
  %storemerge59 = zext i1 %tobool8.not to i32
  %8 = ptrtoint ptr %6 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %storemerge59, ptr %6, align 4
  %pause_dpg_mode = getelementptr i8, ptr %work, i32 7860
  %9 = ptrtoint ptr %pause_dpg_mode to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %pause_dpg_mode, align 8
  %call15 = call i32 %10(ptr noundef %add.ptr, i32 noundef 0, ptr noundef nonnull %new_state) #7
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %new_state) #7
  br label %if.end16

if.end16:                                         ; preds = %if.then, %for.end.if.end16_crit_edge
  %inst18 = getelementptr i8, ptr %work, i32 7876
  %call21 = call i32 @amdgpu_fence_count_emitted(ptr noundef %inst18) #7
  %add22 = add i32 %call21, %fences.0.lcssa
  %ring_dec26 = getelementptr i8, ptr %work, i32 140
  %call27 = call i32 @amdgpu_fence_count_emitted(ptr noundef %ring_dec26) #7
  %add28 = sub i32 0, %call27
  call void @__sanitizer_cov_trace_cmp4(i32 %add22, i32 %add28)
  %cmp29 = icmp eq i32 %add22, %add28
  br i1 %cmp29, label %if.then30, label %if.else36

if.then30:                                        ; preds = %if.end16
  call void @amdgpu_gfx_off_ctrl(ptr noundef %add.ptr, i1 noundef zeroext true) #7
  %dpm_enabled = getelementptr i8, ptr %work, i32 -39620
  %11 = ptrtoint ptr %dpm_enabled to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %dpm_enabled, align 8, !range !130
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %tobool31.not = icmp eq i8 %12, 0
  br i1 %tobool31.not, label %if.else33, label %if.then32

if.then32:                                        ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #9
  call void @amdgpu_dpm_enable_uvd(ptr noundef %add.ptr, i1 noundef zeroext false) #7
  br label %if.end40

if.else33:                                        ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #9
  %call34 = call i32 @amdgpu_device_ip_set_powergating_state(ptr noundef %add.ptr, i32 noundef 11, i32 noundef 0) #7
  br label %if.end40

if.else36:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %13 = load ptr, ptr @system_wq, align 4
  %call.i.i = call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %13, ptr noundef %work, i32 noundef 100) #7
  br label %if.end40

if.end40:                                         ; preds = %if.else36, %if.else33, %if.then32
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_setup_ucode(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_init(ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v1_0_pause_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, ptr nocapture noundef readonly %new_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pause_state = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 10
  %0 = ptrtoint ptr %pause_state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pause_state, align 8
  %2 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %3)
  %cmp.not = icmp eq i32 %1, %3
  br i1 %cmp.not, label %entry.if.end710_crit_edge, label %if.then

entry.if.end710_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end710

if.then:                                          ; preds = %entry
  %jpeg = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 10, i32 1
  %4 = ptrtoint ptr %jpeg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %jpeg, align 4
  %jpeg12 = getelementptr inbounds %struct.dpg_pause_state, ptr %new_state, i32 0, i32 1
  %6 = ptrtoint ptr %jpeg12 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %jpeg12, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.12, i32 noundef %1, i32 noundef %5, i32 noundef %3, i32 noundef %7) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %8 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %virt, align 8
  %and = and i32 %9, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %10 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %funcs, align 4
  %tobool13.not = icmp eq ptr %11, null
  br i1 %tobool13.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true14

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true14:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %11, i32 0, i32 13
  %12 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %sriov_rreg, align 4
  %tobool18.not = icmp eq ptr %13, null
  br i1 %tobool18.not, label %land.lhs.true14.cond.false_crit_edge, label %cond.true

land.lhs.true14.cond.false_crit_edge:             ; preds = %land.lhs.true14
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true14
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %14 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx23, align 8
  %arrayidx25 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx25, align 4
  %add = add i32 %17, 212
  %call = tail call i32 %13(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true14.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx27 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %18 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx27, align 8
  %arrayidx29 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx29, align 4
  %add30 = add i32 %21, 212
  %call31 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add30, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call31, %cond.false ]
  %and32 = and i32 %cond, -13
  %22 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %23)
  %cmp34 = icmp eq i32 %23, 1
  br i1 %cmp34, label %if.then35, label %if.else669

if.then35:                                        ; preds = %cond.end
  %and36 = and i32 %cond, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36)
  %tobool37.not = icmp eq i32 %and36, 0
  br i1 %tobool37.not, label %if.then38, label %if.then35.if.then67_crit_edge

if.then35.if.then67_crit_edge:                    ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then67

if.then38:                                        ; preds = %if.then35
  %arrayidx40 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx40, align 8
  %arrayidx42 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx42, align 4
  %add43 = add i32 %27, 196
  %call44 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add43, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %28 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %if.then38
  %loop.0 = phi i32 [ %29, %if.then38 ], [ %dec, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call44, %if.then38 ], [ %call55, %if.end.while.cond_crit_edge ]
  %old_.0 = phi i32 [ 0, %if.then38 ], [ %tmp_.0, %if.end.while.cond_crit_edge ]
  %and45 = and i32 %tmp_.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and45)
  %cmp46.not = icmp eq i32 %and45, 1
  br i1 %cmp46.not, label %while.cond.if.then67_crit_edge, label %while.body

while.cond.if.then67_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then67

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp47.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp47.not, label %if.else, label %if.then48

if.then48:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %30 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %32 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %32(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then48
  %loop.1 = phi i32 [ %31, %if.then48 ], [ %loop.0, %if.else ]
  %33 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx40, align 8
  %arrayidx53 = getelementptr i32, ptr %34, i32 1
  %35 = ptrtoint ptr %arrayidx53 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx53, align 4
  %add54 = add i32 %36, 196
  %call55 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add54, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool56.not = icmp eq i32 %dec, 0
  br i1 %tobool56.not, label %if.end65, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

if.end65:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and59 = and i32 %call55, 3
  %call60 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.15, i32 noundef 1, i32 noundef %and59) #10
  br label %if.end703

if.then67:                                        ; preds = %while.cond.if.then67_crit_edge, %if.then35.if.then67_crit_edge
  %or = or i32 %and32, 4
  %37 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %virt, align 8
  %and70 = and i32 %38, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and70)
  %tobool71.not = icmp eq i32 %and70, 0
  br i1 %tobool71.not, label %if.then67.cond.false92_crit_edge, label %land.lhs.true72

if.then67.cond.false92_crit_edge:                 ; preds = %if.then67
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false92

land.lhs.true72:                                  ; preds = %if.then67
  %funcs75 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %39 = ptrtoint ptr %funcs75 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %funcs75, align 4
  %tobool76.not = icmp eq ptr %40, null
  br i1 %tobool76.not, label %land.lhs.true72.cond.false92_crit_edge, label %land.lhs.true77

land.lhs.true72.cond.false92_crit_edge:           ; preds = %land.lhs.true72
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false92

land.lhs.true77:                                  ; preds = %land.lhs.true72
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %40, i32 0, i32 12
  %41 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %sriov_wreg, align 4
  %tobool81.not = icmp eq ptr %42, null
  br i1 %tobool81.not, label %land.lhs.true77.cond.false92_crit_edge, label %cond.true82

land.lhs.true77.cond.false92_crit_edge:           ; preds = %land.lhs.true77
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false92

cond.true82:                                      ; preds = %land.lhs.true77
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx88 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %43 = ptrtoint ptr %arrayidx88 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %arrayidx88, align 8
  %arrayidx90 = getelementptr i32, ptr %44, i32 1
  %45 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %arrayidx90, align 4
  %add91 = add i32 %46, 212
  tail call void %42(ptr noundef %adev, i32 noundef %add91, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end98

cond.false92:                                     ; preds = %land.lhs.true77.cond.false92_crit_edge, %land.lhs.true72.cond.false92_crit_edge, %if.then67.cond.false92_crit_edge
  %arrayidx94 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %47 = ptrtoint ptr %arrayidx94 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %arrayidx94, align 8
  %arrayidx96 = getelementptr i32, ptr %48, i32 1
  %49 = ptrtoint ptr %arrayidx96 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %arrayidx96, align 4
  %add97 = add i32 %50, 212
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add97, i32 noundef %or, i32 noundef 0) #7
  br label %cond.end98

cond.end98:                                       ; preds = %cond.false92, %cond.true82
  %arrayidx104 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %51 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %arrayidx104, align 8
  %arrayidx106 = getelementptr i32, ptr %52, i32 1
  %53 = ptrtoint ptr %arrayidx106 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx106, align 4
  %add107 = add i32 %54, 212
  %call108 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add107, i32 noundef 0) #7
  %usec_timeout110 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %55 = ptrtoint ptr %usec_timeout110 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %usec_timeout110, align 8
  br label %while.cond111

while.cond111:                                    ; preds = %if.end119.while.cond111_crit_edge, %cond.end98
  %tmp_102.0 = phi i32 [ %call108, %cond.end98 ], [ %call125, %if.end119.while.cond111_crit_edge ]
  %loop109.0 = phi i32 [ %56, %cond.end98 ], [ %dec126, %if.end119.while.cond111_crit_edge ]
  %old_101.0 = phi i32 [ 0, %cond.end98 ], [ %tmp_102.0, %if.end119.while.cond111_crit_edge ]
  %and112 = and i32 %tmp_102.0, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and112)
  %cmp113.not.not = icmp eq i32 %and112, 0
  br i1 %cmp113.not.not, label %while.body114, label %while.cond111.while.end136_crit_edge

while.cond111.while.end136_crit_edge:             ; preds = %while.cond111
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end136

while.body114:                                    ; preds = %while.cond111
  call void @__sanitizer_cov_trace_cmp4(i32 %old_101.0, i32 %tmp_102.0)
  %cmp115.not = icmp eq i32 %old_101.0, %tmp_102.0
  br i1 %cmp115.not, label %if.else118, label %if.then116

if.then116:                                       ; preds = %while.body114
  call void @__sanitizer_cov_trace_pc() #9
  %57 = ptrtoint ptr %usec_timeout110 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %usec_timeout110, align 8
  br label %if.end119

if.else118:                                       ; preds = %while.body114
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %59 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %59(i32 noundef 214748) #7
  br label %if.end119

if.end119:                                        ; preds = %if.else118, %if.then116
  %loop109.1 = phi i32 [ %58, %if.then116 ], [ %loop109.0, %if.else118 ]
  %60 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %arrayidx104, align 8
  %arrayidx123 = getelementptr i32, ptr %61, i32 1
  %62 = ptrtoint ptr %arrayidx123 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx123, align 4
  %add124 = add i32 %63, 212
  %call125 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add124, i32 noundef 0) #7
  %dec126 = add i32 %loop109.1, -1
  %tobool127.not = icmp eq i32 %dec126, 0
  br i1 %tobool127.not, label %do.end131, label %if.end119.while.cond111_crit_edge

if.end119.while.cond111_crit_edge:                ; preds = %if.end119
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond111

do.end131:                                        ; preds = %if.end119
  call void @__sanitizer_cov_trace_pc() #9
  %and133 = and i32 %call125, 8
  %call134 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.18, i32 noundef 8, i32 noundef %and133) #10
  br label %while.end136

while.end136:                                     ; preds = %do.end131, %while.cond111.while.end136_crit_edge
  %64 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %virt, align 8
  %and145 = and i32 %65, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and145)
  %tobool146.not = icmp eq i32 %and145, 0
  br i1 %tobool146.not, label %while.end136.cond.false168_crit_edge, label %land.lhs.true147

while.end136.cond.false168_crit_edge:             ; preds = %while.end136
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false168

land.lhs.true147:                                 ; preds = %while.end136
  %funcs150 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %66 = ptrtoint ptr %funcs150 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %funcs150, align 4
  %tobool151.not = icmp eq ptr %67, null
  br i1 %tobool151.not, label %land.lhs.true147.cond.false168_crit_edge, label %land.lhs.true152

land.lhs.true147.cond.false168_crit_edge:         ; preds = %land.lhs.true147
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false168

land.lhs.true152:                                 ; preds = %land.lhs.true147
  %sriov_wreg156 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %67, i32 0, i32 12
  %68 = ptrtoint ptr %sriov_wreg156 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %sriov_wreg156, align 4
  %tobool157.not = icmp eq ptr %69, null
  br i1 %tobool157.not, label %land.lhs.true152.cond.false168_crit_edge, label %cond.true158

land.lhs.true152.cond.false168_crit_edge:         ; preds = %land.lhs.true152
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false168

cond.true158:                                     ; preds = %land.lhs.true152
  call void @__sanitizer_cov_trace_pc() #9
  %70 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx104, align 8
  %arrayidx166 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx166 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx166, align 4
  %add167 = add i32 %73, 1062
  %gpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %74 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %74)
  %75 = load i64, ptr %gpu_addr, align 8
  %conv = trunc i64 %75 to i32
  tail call void %69(ptr noundef %adev, i32 noundef %add167, i32 noundef %conv, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end176

cond.false168:                                    ; preds = %land.lhs.true152.cond.false168_crit_edge, %land.lhs.true147.cond.false168_crit_edge, %while.end136.cond.false168_crit_edge
  %76 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %arrayidx104, align 8
  %arrayidx172 = getelementptr i32, ptr %77, i32 1
  %78 = ptrtoint ptr %arrayidx172 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx172, align 4
  %add173 = add i32 %79, 1062
  %gpu_addr174 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %80 = ptrtoint ptr %gpu_addr174 to i32
  call void @__asan_load8_noabort(i32 %80)
  %81 = load i64, ptr %gpu_addr174, align 8
  %conv175 = trunc i64 %81 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add173, i32 noundef %conv175, i32 noundef 0) #7
  br label %cond.end176

cond.end176:                                      ; preds = %cond.false168, %cond.true158
  %82 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %virt, align 8
  %and179 = and i32 %83, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and179)
  %tobool180.not = icmp eq i32 %and179, 0
  br i1 %tobool180.not, label %cond.end176.cond.false205_crit_edge, label %land.lhs.true181

cond.end176.cond.false205_crit_edge:              ; preds = %cond.end176
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false205

land.lhs.true181:                                 ; preds = %cond.end176
  %funcs184 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %84 = ptrtoint ptr %funcs184 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %funcs184, align 4
  %tobool185.not = icmp eq ptr %85, null
  br i1 %tobool185.not, label %land.lhs.true181.cond.false205_crit_edge, label %land.lhs.true186

land.lhs.true181.cond.false205_crit_edge:         ; preds = %land.lhs.true181
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false205

land.lhs.true186:                                 ; preds = %land.lhs.true181
  %sriov_wreg190 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %85, i32 0, i32 12
  %86 = ptrtoint ptr %sriov_wreg190 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %sriov_wreg190, align 4
  %tobool191.not = icmp eq ptr %87, null
  br i1 %tobool191.not, label %land.lhs.true186.cond.false205_crit_edge, label %cond.true192

land.lhs.true186.cond.false205_crit_edge:         ; preds = %land.lhs.true186
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false205

cond.true192:                                     ; preds = %land.lhs.true186
  call void @__sanitizer_cov_trace_pc() #9
  %88 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx104, align 8
  %arrayidx200 = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx200 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx200, align 4
  %add201 = add i32 %91, 1063
  %gpu_addr202 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %92 = ptrtoint ptr %gpu_addr202 to i32
  call void @__asan_load8_noabort(i32 %92)
  %93 = load i64, ptr %gpu_addr202, align 8
  %shr = lshr i64 %93, 32
  %conv204 = trunc i64 %shr to i32
  tail call void %87(ptr noundef %adev, i32 noundef %add201, i32 noundef %conv204, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end215

cond.false205:                                    ; preds = %land.lhs.true186.cond.false205_crit_edge, %land.lhs.true181.cond.false205_crit_edge, %cond.end176.cond.false205_crit_edge
  %94 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx104, align 8
  %arrayidx209 = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx209 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx209, align 4
  %add210 = add i32 %97, 1063
  %gpu_addr211 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %98 = ptrtoint ptr %gpu_addr211 to i32
  call void @__asan_load8_noabort(i32 %98)
  %99 = load i64, ptr %gpu_addr211, align 8
  %shr212 = lshr i64 %99, 32
  %conv214 = trunc i64 %shr212 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add210, i32 noundef %conv214, i32 noundef 0) #7
  br label %cond.end215

cond.end215:                                      ; preds = %cond.false205, %cond.true192
  %100 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %virt, align 8
  %and218 = and i32 %101, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and218)
  %tobool219.not = icmp eq i32 %and218, 0
  br i1 %tobool219.not, label %cond.end215.cond.false241_crit_edge, label %land.lhs.true220

cond.end215.cond.false241_crit_edge:              ; preds = %cond.end215
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false241

land.lhs.true220:                                 ; preds = %cond.end215
  %funcs223 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %102 = ptrtoint ptr %funcs223 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %funcs223, align 4
  %tobool224.not = icmp eq ptr %103, null
  br i1 %tobool224.not, label %land.lhs.true220.cond.false241_crit_edge, label %land.lhs.true225

land.lhs.true220.cond.false241_crit_edge:         ; preds = %land.lhs.true220
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false241

land.lhs.true225:                                 ; preds = %land.lhs.true220
  %sriov_wreg229 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %103, i32 0, i32 12
  %104 = ptrtoint ptr %sriov_wreg229 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %sriov_wreg229, align 4
  %tobool230.not = icmp eq ptr %105, null
  br i1 %tobool230.not, label %land.lhs.true225.cond.false241_crit_edge, label %cond.true231

land.lhs.true225.cond.false241_crit_edge:         ; preds = %land.lhs.true225
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false241

cond.true231:                                     ; preds = %land.lhs.true225
  call void @__sanitizer_cov_trace_pc() #9
  %106 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %arrayidx104, align 8
  %arrayidx239 = getelementptr i32, ptr %107, i32 1
  %108 = ptrtoint ptr %arrayidx239 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %arrayidx239, align 4
  %add240 = add i32 %109, 1064
  %ring_size = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %110 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %ring_size, align 8
  %div1854 = lshr i32 %111, 2
  tail call void %105(ptr noundef %adev, i32 noundef %add240, i32 noundef %div1854, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end249

cond.false241:                                    ; preds = %land.lhs.true225.cond.false241_crit_edge, %land.lhs.true220.cond.false241_crit_edge, %cond.end215.cond.false241_crit_edge
  %112 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %arrayidx104, align 8
  %arrayidx245 = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx245 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx245, align 4
  %add246 = add i32 %115, 1064
  %ring_size247 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %116 = ptrtoint ptr %ring_size247 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %ring_size247, align 8
  %div2481851 = lshr i32 %117, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add246, i32 noundef %div2481851, i32 noundef 0) #7
  br label %cond.end249

cond.end249:                                      ; preds = %cond.false241, %cond.true231
  %118 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %virt, align 8
  %and252 = and i32 %119, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and252)
  %tobool253.not = icmp eq i32 %and252, 0
  br i1 %tobool253.not, label %cond.end249.cond.false277_crit_edge, label %land.lhs.true254

cond.end249.cond.false277_crit_edge:              ; preds = %cond.end249
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false277

land.lhs.true254:                                 ; preds = %cond.end249
  %funcs257 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %120 = ptrtoint ptr %funcs257 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %funcs257, align 4
  %tobool258.not = icmp eq ptr %121, null
  br i1 %tobool258.not, label %land.lhs.true254.cond.false277_crit_edge, label %land.lhs.true259

land.lhs.true254.cond.false277_crit_edge:         ; preds = %land.lhs.true254
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false277

land.lhs.true259:                                 ; preds = %land.lhs.true254
  %sriov_wreg263 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %121, i32 0, i32 12
  %122 = ptrtoint ptr %sriov_wreg263 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %sriov_wreg263, align 4
  %tobool264.not = icmp eq ptr %123, null
  br i1 %tobool264.not, label %land.lhs.true259.cond.false277_crit_edge, label %cond.true265

land.lhs.true259.cond.false277_crit_edge:         ; preds = %land.lhs.true259
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false277

cond.true265:                                     ; preds = %land.lhs.true259
  call void @__sanitizer_cov_trace_pc() #9
  %124 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %arrayidx104, align 8
  %arrayidx273 = getelementptr i32, ptr %125, i32 1
  %126 = ptrtoint ptr %arrayidx273 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %arrayidx273, align 4
  %add274 = add i32 %127, 1065
  %wptr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %128 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %128)
  %129 = load i64, ptr %wptr, align 8
  %conv276 = trunc i64 %129 to i32
  tail call void %123(ptr noundef %adev, i32 noundef %add274, i32 noundef %conv276, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end286

cond.false277:                                    ; preds = %land.lhs.true259.cond.false277_crit_edge, %land.lhs.true254.cond.false277_crit_edge, %cond.end249.cond.false277_crit_edge
  %130 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %arrayidx104, align 8
  %arrayidx281 = getelementptr i32, ptr %131, i32 1
  %132 = ptrtoint ptr %arrayidx281 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %arrayidx281, align 4
  %add282 = add i32 %133, 1065
  %wptr283 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %134 = ptrtoint ptr %wptr283 to i32
  call void @__asan_load8_noabort(i32 %134)
  %135 = load i64, ptr %wptr283, align 8
  %conv285 = trunc i64 %135 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add282, i32 noundef %conv285, i32 noundef 0) #7
  br label %cond.end286

cond.end286:                                      ; preds = %cond.false277, %cond.true265
  %136 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %virt, align 8
  %and289 = and i32 %137, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and289)
  %tobool290.not = icmp eq i32 %and289, 0
  br i1 %tobool290.not, label %cond.end286.cond.false315_crit_edge, label %land.lhs.true291

cond.end286.cond.false315_crit_edge:              ; preds = %cond.end286
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false315

land.lhs.true291:                                 ; preds = %cond.end286
  %funcs294 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %138 = ptrtoint ptr %funcs294 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %funcs294, align 4
  %tobool295.not = icmp eq ptr %139, null
  br i1 %tobool295.not, label %land.lhs.true291.cond.false315_crit_edge, label %land.lhs.true296

land.lhs.true291.cond.false315_crit_edge:         ; preds = %land.lhs.true291
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false315

land.lhs.true296:                                 ; preds = %land.lhs.true291
  %sriov_wreg300 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %139, i32 0, i32 12
  %140 = ptrtoint ptr %sriov_wreg300 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %sriov_wreg300, align 4
  %tobool301.not = icmp eq ptr %141, null
  br i1 %tobool301.not, label %land.lhs.true296.cond.false315_crit_edge, label %cond.true302

land.lhs.true296.cond.false315_crit_edge:         ; preds = %land.lhs.true296
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false315

cond.true302:                                     ; preds = %land.lhs.true296
  call void @__sanitizer_cov_trace_pc() #9
  %142 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %arrayidx104, align 8
  %arrayidx310 = getelementptr i32, ptr %143, i32 1
  %144 = ptrtoint ptr %arrayidx310 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %arrayidx310, align 4
  %add311 = add i32 %145, 1066
  %wptr312 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %146 = ptrtoint ptr %wptr312 to i32
  call void @__asan_load8_noabort(i32 %146)
  %147 = load i64, ptr %wptr312, align 8
  %conv314 = trunc i64 %147 to i32
  tail call void %141(ptr noundef %adev, i32 noundef %add311, i32 noundef %conv314, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end324

cond.false315:                                    ; preds = %land.lhs.true296.cond.false315_crit_edge, %land.lhs.true291.cond.false315_crit_edge, %cond.end286.cond.false315_crit_edge
  %148 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %arrayidx104, align 8
  %arrayidx319 = getelementptr i32, ptr %149, i32 1
  %150 = ptrtoint ptr %arrayidx319 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %arrayidx319, align 4
  %add320 = add i32 %151, 1066
  %wptr321 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %152 = ptrtoint ptr %wptr321 to i32
  call void @__asan_load8_noabort(i32 %152)
  %153 = load i64, ptr %wptr321, align 8
  %conv323 = trunc i64 %153 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add320, i32 noundef %conv323, i32 noundef 0) #7
  br label %cond.end324

cond.end324:                                      ; preds = %cond.false315, %cond.true302
  %154 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %virt, align 8
  %and332 = and i32 %155, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and332)
  %tobool333.not = icmp eq i32 %and332, 0
  br i1 %tobool333.not, label %cond.end324.cond.false357_crit_edge, label %land.lhs.true334

cond.end324.cond.false357_crit_edge:              ; preds = %cond.end324
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false357

land.lhs.true334:                                 ; preds = %cond.end324
  %funcs337 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %156 = ptrtoint ptr %funcs337 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %funcs337, align 4
  %tobool338.not = icmp eq ptr %157, null
  br i1 %tobool338.not, label %land.lhs.true334.cond.false357_crit_edge, label %land.lhs.true339

land.lhs.true334.cond.false357_crit_edge:         ; preds = %land.lhs.true334
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false357

land.lhs.true339:                                 ; preds = %land.lhs.true334
  %sriov_wreg343 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %157, i32 0, i32 12
  %158 = ptrtoint ptr %sriov_wreg343 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %sriov_wreg343, align 4
  %tobool344.not = icmp eq ptr %159, null
  br i1 %tobool344.not, label %land.lhs.true339.cond.false357_crit_edge, label %cond.true345

land.lhs.true339.cond.false357_crit_edge:         ; preds = %land.lhs.true339
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false357

cond.true345:                                     ; preds = %land.lhs.true339
  call void @__sanitizer_cov_trace_pc() #9
  %160 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %arrayidx104, align 8
  %arrayidx353 = getelementptr i32, ptr %161, i32 1
  %162 = ptrtoint ptr %arrayidx353 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %arrayidx353, align 4
  %add354 = add i32 %163, 1057
  %gpu_addr355 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %164 = ptrtoint ptr %gpu_addr355 to i32
  call void @__asan_load8_noabort(i32 %164)
  %165 = load i64, ptr %gpu_addr355, align 8
  %conv356 = trunc i64 %165 to i32
  tail call void %159(ptr noundef %adev, i32 noundef %add354, i32 noundef %conv356, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end365

cond.false357:                                    ; preds = %land.lhs.true339.cond.false357_crit_edge, %land.lhs.true334.cond.false357_crit_edge, %cond.end324.cond.false357_crit_edge
  %166 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %arrayidx104, align 8
  %arrayidx361 = getelementptr i32, ptr %167, i32 1
  %168 = ptrtoint ptr %arrayidx361 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %arrayidx361, align 4
  %add362 = add i32 %169, 1057
  %gpu_addr363 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %170 = ptrtoint ptr %gpu_addr363 to i32
  call void @__asan_load8_noabort(i32 %170)
  %171 = load i64, ptr %gpu_addr363, align 8
  %conv364 = trunc i64 %171 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add362, i32 noundef %conv364, i32 noundef 0) #7
  br label %cond.end365

cond.end365:                                      ; preds = %cond.false357, %cond.true345
  %172 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %virt, align 8
  %and368 = and i32 %173, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and368)
  %tobool369.not = icmp eq i32 %and368, 0
  br i1 %tobool369.not, label %cond.end365.cond.false395_crit_edge, label %land.lhs.true370

cond.end365.cond.false395_crit_edge:              ; preds = %cond.end365
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false395

land.lhs.true370:                                 ; preds = %cond.end365
  %funcs373 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %174 = ptrtoint ptr %funcs373 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %funcs373, align 4
  %tobool374.not = icmp eq ptr %175, null
  br i1 %tobool374.not, label %land.lhs.true370.cond.false395_crit_edge, label %land.lhs.true375

land.lhs.true370.cond.false395_crit_edge:         ; preds = %land.lhs.true370
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false395

land.lhs.true375:                                 ; preds = %land.lhs.true370
  %sriov_wreg379 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %175, i32 0, i32 12
  %176 = ptrtoint ptr %sriov_wreg379 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %sriov_wreg379, align 4
  %tobool380.not = icmp eq ptr %177, null
  br i1 %tobool380.not, label %land.lhs.true375.cond.false395_crit_edge, label %cond.true381

land.lhs.true375.cond.false395_crit_edge:         ; preds = %land.lhs.true375
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false395

cond.true381:                                     ; preds = %land.lhs.true375
  call void @__sanitizer_cov_trace_pc() #9
  %178 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %arrayidx104, align 8
  %arrayidx389 = getelementptr i32, ptr %179, i32 1
  %180 = ptrtoint ptr %arrayidx389 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %arrayidx389, align 4
  %add390 = add i32 %181, 1058
  %gpu_addr391 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %182 = ptrtoint ptr %gpu_addr391 to i32
  call void @__asan_load8_noabort(i32 %182)
  %183 = load i64, ptr %gpu_addr391, align 8
  %shr392 = lshr i64 %183, 32
  %conv394 = trunc i64 %shr392 to i32
  tail call void %177(ptr noundef %adev, i32 noundef %add390, i32 noundef %conv394, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end405

cond.false395:                                    ; preds = %land.lhs.true375.cond.false395_crit_edge, %land.lhs.true370.cond.false395_crit_edge, %cond.end365.cond.false395_crit_edge
  %184 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %arrayidx104, align 8
  %arrayidx399 = getelementptr i32, ptr %185, i32 1
  %186 = ptrtoint ptr %arrayidx399 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %arrayidx399, align 4
  %add400 = add i32 %187, 1058
  %gpu_addr401 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %188 = ptrtoint ptr %gpu_addr401 to i32
  call void @__asan_load8_noabort(i32 %188)
  %189 = load i64, ptr %gpu_addr401, align 8
  %shr402 = lshr i64 %189, 32
  %conv404 = trunc i64 %shr402 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add400, i32 noundef %conv404, i32 noundef 0) #7
  br label %cond.end405

cond.end405:                                      ; preds = %cond.false395, %cond.true381
  %190 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %virt, align 8
  %and408 = and i32 %191, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and408)
  %tobool409.not = icmp eq i32 %and408, 0
  br i1 %tobool409.not, label %cond.end405.cond.false433_crit_edge, label %land.lhs.true410

cond.end405.cond.false433_crit_edge:              ; preds = %cond.end405
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false433

land.lhs.true410:                                 ; preds = %cond.end405
  %funcs413 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %192 = ptrtoint ptr %funcs413 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %funcs413, align 4
  %tobool414.not = icmp eq ptr %193, null
  br i1 %tobool414.not, label %land.lhs.true410.cond.false433_crit_edge, label %land.lhs.true415

land.lhs.true410.cond.false433_crit_edge:         ; preds = %land.lhs.true410
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false433

land.lhs.true415:                                 ; preds = %land.lhs.true410
  %sriov_wreg419 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %193, i32 0, i32 12
  %194 = ptrtoint ptr %sriov_wreg419 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %sriov_wreg419, align 4
  %tobool420.not = icmp eq ptr %195, null
  br i1 %tobool420.not, label %land.lhs.true415.cond.false433_crit_edge, label %cond.true421

land.lhs.true415.cond.false433_crit_edge:         ; preds = %land.lhs.true415
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false433

cond.true421:                                     ; preds = %land.lhs.true415
  call void @__sanitizer_cov_trace_pc() #9
  %196 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx104, align 8
  %arrayidx429 = getelementptr i32, ptr %197, i32 1
  %198 = ptrtoint ptr %arrayidx429 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx429, align 4
  %add430 = add i32 %199, 1059
  %ring_size431 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %200 = ptrtoint ptr %ring_size431 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %ring_size431, align 8
  %div4321853 = lshr i32 %201, 2
  tail call void %195(ptr noundef %adev, i32 noundef %add430, i32 noundef %div4321853, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end441

cond.false433:                                    ; preds = %land.lhs.true415.cond.false433_crit_edge, %land.lhs.true410.cond.false433_crit_edge, %cond.end405.cond.false433_crit_edge
  %202 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %arrayidx104, align 8
  %arrayidx437 = getelementptr i32, ptr %203, i32 1
  %204 = ptrtoint ptr %arrayidx437 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %arrayidx437, align 4
  %add438 = add i32 %205, 1059
  %ring_size439 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %206 = ptrtoint ptr %ring_size439 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %ring_size439, align 8
  %div4401852 = lshr i32 %207, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add438, i32 noundef %div4401852, i32 noundef 0) #7
  br label %cond.end441

cond.end441:                                      ; preds = %cond.false433, %cond.true421
  %208 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %virt, align 8
  %and444 = and i32 %209, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and444)
  %tobool445.not = icmp eq i32 %and444, 0
  br i1 %tobool445.not, label %cond.end441.cond.false470_crit_edge, label %land.lhs.true446

cond.end441.cond.false470_crit_edge:              ; preds = %cond.end441
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false470

land.lhs.true446:                                 ; preds = %cond.end441
  %funcs449 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %210 = ptrtoint ptr %funcs449 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %funcs449, align 4
  %tobool450.not = icmp eq ptr %211, null
  br i1 %tobool450.not, label %land.lhs.true446.cond.false470_crit_edge, label %land.lhs.true451

land.lhs.true446.cond.false470_crit_edge:         ; preds = %land.lhs.true446
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false470

land.lhs.true451:                                 ; preds = %land.lhs.true446
  %sriov_wreg455 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %211, i32 0, i32 12
  %212 = ptrtoint ptr %sriov_wreg455 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %sriov_wreg455, align 4
  %tobool456.not = icmp eq ptr %213, null
  br i1 %tobool456.not, label %land.lhs.true451.cond.false470_crit_edge, label %cond.true457

land.lhs.true451.cond.false470_crit_edge:         ; preds = %land.lhs.true451
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false470

cond.true457:                                     ; preds = %land.lhs.true451
  call void @__sanitizer_cov_trace_pc() #9
  %214 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %arrayidx104, align 8
  %arrayidx465 = getelementptr i32, ptr %215, i32 1
  %216 = ptrtoint ptr %arrayidx465 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %arrayidx465, align 4
  %add466 = add i32 %217, 1060
  %wptr467 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %218 = ptrtoint ptr %wptr467 to i32
  call void @__asan_load8_noabort(i32 %218)
  %219 = load i64, ptr %wptr467, align 8
  %conv469 = trunc i64 %219 to i32
  tail call void %213(ptr noundef %adev, i32 noundef %add466, i32 noundef %conv469, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end479

cond.false470:                                    ; preds = %land.lhs.true451.cond.false470_crit_edge, %land.lhs.true446.cond.false470_crit_edge, %cond.end441.cond.false470_crit_edge
  %220 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %arrayidx104, align 8
  %arrayidx474 = getelementptr i32, ptr %221, i32 1
  %222 = ptrtoint ptr %arrayidx474 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %arrayidx474, align 4
  %add475 = add i32 %223, 1060
  %wptr476 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %224 = ptrtoint ptr %wptr476 to i32
  call void @__asan_load8_noabort(i32 %224)
  %225 = load i64, ptr %wptr476, align 8
  %conv478 = trunc i64 %225 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add475, i32 noundef %conv478, i32 noundef 0) #7
  br label %cond.end479

cond.end479:                                      ; preds = %cond.false470, %cond.true457
  %226 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %virt, align 8
  %and482 = and i32 %227, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and482)
  %tobool483.not = icmp eq i32 %and482, 0
  br i1 %tobool483.not, label %cond.end479.cond.false508_crit_edge, label %land.lhs.true484

cond.end479.cond.false508_crit_edge:              ; preds = %cond.end479
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false508

land.lhs.true484:                                 ; preds = %cond.end479
  %funcs487 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %228 = ptrtoint ptr %funcs487 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %funcs487, align 4
  %tobool488.not = icmp eq ptr %229, null
  br i1 %tobool488.not, label %land.lhs.true484.cond.false508_crit_edge, label %land.lhs.true489

land.lhs.true484.cond.false508_crit_edge:         ; preds = %land.lhs.true484
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false508

land.lhs.true489:                                 ; preds = %land.lhs.true484
  %sriov_wreg493 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %229, i32 0, i32 12
  %230 = ptrtoint ptr %sriov_wreg493 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %sriov_wreg493, align 4
  %tobool494.not = icmp eq ptr %231, null
  br i1 %tobool494.not, label %land.lhs.true489.cond.false508_crit_edge, label %cond.true495

land.lhs.true489.cond.false508_crit_edge:         ; preds = %land.lhs.true489
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false508

cond.true495:                                     ; preds = %land.lhs.true489
  call void @__sanitizer_cov_trace_pc() #9
  %232 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %arrayidx104, align 8
  %arrayidx503 = getelementptr i32, ptr %233, i32 1
  %234 = ptrtoint ptr %arrayidx503 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %arrayidx503, align 4
  %add504 = add i32 %235, 1061
  %wptr505 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %236 = ptrtoint ptr %wptr505 to i32
  call void @__asan_load8_noabort(i32 %236)
  %237 = load i64, ptr %wptr505, align 8
  %conv507 = trunc i64 %237 to i32
  tail call void %231(ptr noundef %adev, i32 noundef %add504, i32 noundef %conv507, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end517

cond.false508:                                    ; preds = %land.lhs.true489.cond.false508_crit_edge, %land.lhs.true484.cond.false508_crit_edge, %cond.end479.cond.false508_crit_edge
  %238 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %arrayidx104, align 8
  %arrayidx512 = getelementptr i32, ptr %239, i32 1
  %240 = ptrtoint ptr %arrayidx512 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %arrayidx512, align 4
  %add513 = add i32 %241, 1061
  %wptr514 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %242 = ptrtoint ptr %wptr514 to i32
  call void @__asan_load8_noabort(i32 %242)
  %243 = load i64, ptr %wptr514, align 8
  %conv516 = trunc i64 %243 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add513, i32 noundef %conv516, i32 noundef 0) #7
  br label %cond.end517

cond.end517:                                      ; preds = %cond.false508, %cond.true495
  %244 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load i32, ptr %virt, align 8
  %and523 = and i32 %245, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and523)
  %tobool524.not = icmp eq i32 %and523, 0
  br i1 %tobool524.not, label %cond.false582, label %land.lhs.true525

land.lhs.true525:                                 ; preds = %cond.end517
  %funcs528 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %246 = ptrtoint ptr %funcs528 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load ptr, ptr %funcs528, align 4
  %tobool529.not = icmp eq ptr %247, null
  br i1 %tobool529.not, label %land.lhs.true592.thread, label %land.lhs.true530

land.lhs.true592.thread:                          ; preds = %land.lhs.true525
  call void @__sanitizer_cov_trace_pc() #9
  %248 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %arrayidx104, align 8
  %arrayidx58618571869 = getelementptr i32, ptr %249, i32 1
  %250 = ptrtoint ptr %arrayidx58618571869 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %arrayidx58618571869, align 4
  %add58718581870 = add i32 %251, 1445
  br label %cond.false614

land.lhs.true530:                                 ; preds = %land.lhs.true525
  %sriov_wreg534 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %247, i32 0, i32 12
  %252 = ptrtoint ptr %sriov_wreg534 to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load ptr, ptr %sriov_wreg534, align 4
  %tobool535.not = icmp eq ptr %253, null
  br i1 %tobool535.not, label %land.lhs.true592, label %cond.true536

cond.true536:                                     ; preds = %land.lhs.true530
  %254 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %arrayidx104, align 8
  %arrayidx544 = getelementptr i32, ptr %255, i32 1
  %256 = ptrtoint ptr %arrayidx544 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load i32, ptr %arrayidx544, align 4
  %add545 = add i32 %257, 1445
  %sriov_rreg559 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %247, i32 0, i32 13
  %258 = ptrtoint ptr %sriov_rreg559 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %sriov_rreg559, align 4
  %tobool560.not = icmp eq ptr %259, null
  %add577 = add i32 %257, 214
  br i1 %tobool560.not, label %cond.false572, label %cond.true561

cond.true561:                                     ; preds = %cond.true536
  call void @__sanitizer_cov_trace_pc() #9
  %call571 = tail call i32 %259(ptr noundef %adev, i32 noundef %add577, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end579

cond.false572:                                    ; preds = %cond.true536
  call void @__sanitizer_cov_trace_pc() #9
  %call578 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add577, i32 noundef 0) #7
  br label %cond.end579

cond.end579:                                      ; preds = %cond.false572, %cond.true561
  %cond580 = phi i32 [ %call571, %cond.true561 ], [ %call578, %cond.false572 ]
  %and581 = and i32 %cond580, 2147483647
  tail call void %253(ptr noundef %adev, i32 noundef %add545, i32 noundef %and581, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end624

cond.false582:                                    ; preds = %cond.end517
  call void @__sanitizer_cov_trace_pc() #9
  %260 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %arrayidx104, align 8
  %arrayidx586 = getelementptr i32, ptr %261, i32 1
  %262 = ptrtoint ptr %arrayidx586 to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %arrayidx586, align 4
  %add587 = add i32 %263, 1445
  br label %cond.false614

land.lhs.true592:                                 ; preds = %land.lhs.true530
  %264 = ptrtoint ptr %funcs528 to i32
  call void @__asan_load4_noabort(i32 %264)
  %.pr = load ptr, ptr %funcs528, align 4
  %265 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %265)
  %266 = load ptr, ptr %arrayidx104, align 8
  %arrayidx5861857 = getelementptr i32, ptr %266, i32 1
  %267 = ptrtoint ptr %arrayidx5861857 to i32
  call void @__asan_load4_noabort(i32 %267)
  %268 = load i32, ptr %arrayidx5861857, align 4
  %add5871858 = add i32 %268, 1445
  %tobool596.not = icmp eq ptr %.pr, null
  br i1 %tobool596.not, label %land.lhs.true592.cond.false614_crit_edge, label %land.lhs.true597

land.lhs.true592.cond.false614_crit_edge:         ; preds = %land.lhs.true592
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

land.lhs.true597:                                 ; preds = %land.lhs.true592
  %sriov_rreg601 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %.pr, i32 0, i32 13
  %269 = ptrtoint ptr %sriov_rreg601 to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %sriov_rreg601, align 4
  %tobool602.not = icmp eq ptr %270, null
  br i1 %tobool602.not, label %land.lhs.true597.cond.false614_crit_edge, label %cond.true603

land.lhs.true597.cond.false614_crit_edge:         ; preds = %land.lhs.true597
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

cond.true603:                                     ; preds = %land.lhs.true597
  call void @__sanitizer_cov_trace_pc() #9
  %add612 = add i32 %268, 214
  %call613 = tail call i32 %270(ptr noundef %adev, i32 noundef %add612, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end621

cond.false614:                                    ; preds = %land.lhs.true597.cond.false614_crit_edge, %land.lhs.true592.cond.false614_crit_edge, %cond.false582, %land.lhs.true592.thread
  %add5871861 = phi i32 [ %add5871858, %land.lhs.true597.cond.false614_crit_edge ], [ %add5871858, %land.lhs.true592.cond.false614_crit_edge ], [ %add587, %cond.false582 ], [ %add58718581870, %land.lhs.true592.thread ]
  %271 = phi i32 [ %268, %land.lhs.true597.cond.false614_crit_edge ], [ %268, %land.lhs.true592.cond.false614_crit_edge ], [ %263, %cond.false582 ], [ %251, %land.lhs.true592.thread ]
  %add619 = add i32 %271, 214
  %call620 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add619, i32 noundef 0) #7
  br label %cond.end621

cond.end621:                                      ; preds = %cond.false614, %cond.true603
  %add5871859 = phi i32 [ %add5871858, %cond.true603 ], [ %add5871861, %cond.false614 ]
  %cond622 = phi i32 [ %call613, %cond.true603 ], [ %call620, %cond.false614 ]
  %and623 = and i32 %cond622, 2147483647
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5871859, i32 noundef %and623, i32 noundef 0) #7
  br label %cond.end624

cond.end624:                                      ; preds = %cond.end621, %cond.end579
  %272 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %arrayidx104, align 8
  %arrayidx632 = getelementptr i32, ptr %273, i32 1
  %274 = ptrtoint ptr %arrayidx632 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %arrayidx632, align 4
  %add633 = add i32 %275, 196
  %call634 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add633, i32 noundef 0) #7
  %276 = ptrtoint ptr %usec_timeout110 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %usec_timeout110, align 8
  br label %while.cond637

while.cond637:                                    ; preds = %if.end647.while.cond637_crit_edge, %cond.end624
  %old_627.0 = phi i32 [ 0, %cond.end624 ], [ %old_627.1, %if.end647.while.cond637_crit_edge ]
  %tmp_628.0 = phi i32 [ %call634, %cond.end624 ], [ %call653, %if.end647.while.cond637_crit_edge ]
  %loop635.0 = phi i32 [ %277, %cond.end624 ], [ %dec654, %if.end647.while.cond637_crit_edge ]
  %and638 = and i32 %tmp_628.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and638)
  %cmp639.not = icmp eq i32 %and638, 2
  br i1 %cmp639.not, label %while.cond637.if.end703_crit_edge, label %while.body641

while.cond637.if.end703_crit_edge:                ; preds = %while.cond637
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end703

while.body641:                                    ; preds = %while.cond637
  call void @__sanitizer_cov_trace_cmp4(i32 %old_627.0, i32 %tmp_628.0)
  %cmp642.not = icmp eq i32 %old_627.0, %tmp_628.0
  br i1 %cmp642.not, label %if.else646, label %if.then644

if.then644:                                       ; preds = %while.body641
  call void @__sanitizer_cov_trace_pc() #9
  %278 = ptrtoint ptr %usec_timeout110 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %usec_timeout110, align 8
  br label %if.end647

if.else646:                                       ; preds = %while.body641
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %280 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %280(i32 noundef 214748) #7
  br label %if.end647

if.end647:                                        ; preds = %if.else646, %if.then644
  %old_627.1 = phi i32 [ %tmp_628.0, %if.then644 ], [ %old_627.0, %if.else646 ]
  %loop635.1 = phi i32 [ %279, %if.then644 ], [ %loop635.0, %if.else646 ]
  %281 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load ptr, ptr %arrayidx104, align 8
  %arrayidx651 = getelementptr i32, ptr %282, i32 1
  %283 = ptrtoint ptr %arrayidx651 to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load i32, ptr %arrayidx651, align 4
  %add652 = add i32 %284, 196
  %call653 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add652, i32 noundef 0) #7
  %dec654 = add i32 %loop635.1, -1
  %tobool655.not = icmp eq i32 %dec654, 0
  br i1 %tobool655.not, label %do.end659, label %if.end647.while.cond637_crit_edge

if.end647.while.cond637_crit_edge:                ; preds = %if.end647
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond637

do.end659:                                        ; preds = %if.end647
  call void @__sanitizer_cov_trace_pc() #9
  %and661 = and i32 %call653, 3
  %call662 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.15, i32 noundef 2, i32 noundef %and661) #10
  br label %if.end703

if.else669:                                       ; preds = %cond.end
  %285 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %virt, align 8
  %and673 = and i32 %286, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and673)
  %tobool674.not = icmp eq i32 %and673, 0
  br i1 %tobool674.not, label %if.else669.cond.false696_crit_edge, label %land.lhs.true675

if.else669.cond.false696_crit_edge:               ; preds = %if.else669
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696

land.lhs.true675:                                 ; preds = %if.else669
  %funcs678 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %287 = ptrtoint ptr %funcs678 to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %funcs678, align 4
  %tobool679.not = icmp eq ptr %288, null
  br i1 %tobool679.not, label %land.lhs.true675.cond.false696_crit_edge, label %land.lhs.true680

land.lhs.true675.cond.false696_crit_edge:         ; preds = %land.lhs.true675
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696

land.lhs.true680:                                 ; preds = %land.lhs.true675
  %sriov_wreg684 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %288, i32 0, i32 12
  %289 = ptrtoint ptr %sriov_wreg684 to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load ptr, ptr %sriov_wreg684, align 4
  %tobool685.not = icmp eq ptr %290, null
  br i1 %tobool685.not, label %land.lhs.true680.cond.false696_crit_edge, label %cond.true686

land.lhs.true680.cond.false696_crit_edge:         ; preds = %land.lhs.true680
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696

cond.true686:                                     ; preds = %land.lhs.true680
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx692 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %291 = ptrtoint ptr %arrayidx692 to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %arrayidx692, align 8
  %arrayidx694 = getelementptr i32, ptr %292, i32 1
  %293 = ptrtoint ptr %arrayidx694 to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %arrayidx694, align 4
  %add695 = add i32 %294, 212
  tail call void %290(ptr noundef %adev, i32 noundef %add695, i32 noundef %and32, i32 noundef 0, i32 noundef 16) #7
  br label %if.end703

cond.false696:                                    ; preds = %land.lhs.true680.cond.false696_crit_edge, %land.lhs.true675.cond.false696_crit_edge, %if.else669.cond.false696_crit_edge
  %arrayidx698 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %295 = ptrtoint ptr %arrayidx698 to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load ptr, ptr %arrayidx698, align 8
  %arrayidx700 = getelementptr i32, ptr %296, i32 1
  %297 = ptrtoint ptr %arrayidx700 to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load i32, ptr %arrayidx700, align 4
  %add701 = add i32 %298, 212
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add701, i32 noundef %and32, i32 noundef 0) #7
  br label %if.end703

if.end703:                                        ; preds = %cond.false696, %cond.true686, %do.end659, %while.cond637.if.end703_crit_edge, %if.end65
  %299 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load i32, ptr %new_state, align 4
  %301 = ptrtoint ptr %pause_state to i32
  call void @__asan_store4_noabort(i32 %301)
  store i32 %300, ptr %pause_state, align 8
  br label %if.end710

if.end710:                                        ; preds = %if.end703, %entry.if.end710_crit_edge
  %jpeg715 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 10, i32 1
  %302 = ptrtoint ptr %jpeg715 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %jpeg715, align 4
  %jpeg716 = getelementptr inbounds %struct.dpg_pause_state, ptr %new_state, i32 0, i32 1
  %304 = ptrtoint ptr %jpeg716 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %jpeg716, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %303, i32 %305)
  %cmp717.not = icmp eq i32 %303, %305
  br i1 %cmp717.not, label %if.end710.if.end1408_crit_edge, label %if.then719

if.end710.if.end1408_crit_edge:                   ; preds = %if.end710
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1408

if.then719:                                       ; preds = %if.end710
  %306 = ptrtoint ptr %pause_state to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load i32, ptr %pause_state, align 8
  %308 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load i32, ptr %new_state, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.12, i32 noundef %307, i32 noundef %303, i32 noundef %309, i32 noundef %305) #7
  %virt732 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %310 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %virt732, align 8
  %and734 = and i32 %311, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and734)
  %tobool735.not = icmp eq i32 %and734, 0
  br i1 %tobool735.not, label %if.then719.cond.false758_crit_edge, label %land.lhs.true736

if.then719.cond.false758_crit_edge:               ; preds = %if.then719
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false758

land.lhs.true736:                                 ; preds = %if.then719
  %funcs739 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %312 = ptrtoint ptr %funcs739 to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load ptr, ptr %funcs739, align 4
  %tobool740.not = icmp eq ptr %313, null
  br i1 %tobool740.not, label %land.lhs.true736.cond.false758_crit_edge, label %land.lhs.true741

land.lhs.true736.cond.false758_crit_edge:         ; preds = %land.lhs.true736
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false758

land.lhs.true741:                                 ; preds = %land.lhs.true736
  %sriov_rreg745 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %313, i32 0, i32 13
  %314 = ptrtoint ptr %sriov_rreg745 to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load ptr, ptr %sriov_rreg745, align 4
  %tobool746.not = icmp eq ptr %315, null
  br i1 %tobool746.not, label %land.lhs.true741.cond.false758_crit_edge, label %cond.true747

land.lhs.true741.cond.false758_crit_edge:         ; preds = %land.lhs.true741
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false758

cond.true747:                                     ; preds = %land.lhs.true741
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx753 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %316 = ptrtoint ptr %arrayidx753 to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load ptr, ptr %arrayidx753, align 8
  %arrayidx755 = getelementptr i32, ptr %317, i32 1
  %318 = ptrtoint ptr %arrayidx755 to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load i32, ptr %arrayidx755, align 4
  %add756 = add i32 %319, 212
  %call757 = tail call i32 %315(ptr noundef %adev, i32 noundef %add756, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end765

cond.false758:                                    ; preds = %land.lhs.true741.cond.false758_crit_edge, %land.lhs.true736.cond.false758_crit_edge, %if.then719.cond.false758_crit_edge
  %arrayidx760 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %320 = ptrtoint ptr %arrayidx760 to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load ptr, ptr %arrayidx760, align 8
  %arrayidx762 = getelementptr i32, ptr %321, i32 1
  %322 = ptrtoint ptr %arrayidx762 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load i32, ptr %arrayidx762, align 4
  %add763 = add i32 %323, 212
  %call764 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add763, i32 noundef 0) #7
  br label %cond.end765

cond.end765:                                      ; preds = %cond.false758, %cond.true747
  %cond766 = phi i32 [ %call757, %cond.true747 ], [ %call764, %cond.false758 ]
  %and767 = and i32 %cond766, -4
  %324 = ptrtoint ptr %jpeg716 to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load i32, ptr %jpeg716, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %325)
  %cmp769 = icmp eq i32 %325, 1
  br i1 %cmp769, label %if.then771, label %if.else1367

if.then771:                                       ; preds = %cond.end765
  %and772 = and i32 %cond766, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and772)
  %tobool773.not = icmp eq i32 %and772, 0
  br i1 %tobool773.not, label %if.then774, label %if.then771.if.then820_crit_edge

if.then771.if.then820_crit_edge:                  ; preds = %if.then771
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then820

if.then774:                                       ; preds = %if.then771
  %arrayidx780 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %326 = ptrtoint ptr %arrayidx780 to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load ptr, ptr %arrayidx780, align 8
  %arrayidx782 = getelementptr i32, ptr %327, i32 1
  %328 = ptrtoint ptr %arrayidx782 to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load i32, ptr %arrayidx782, align 4
  %add783 = add i32 %329, 196
  %call784 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add783, i32 noundef 0) #7
  %usec_timeout786 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %330 = ptrtoint ptr %usec_timeout786 to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load i32, ptr %usec_timeout786, align 8
  br label %while.cond787

while.cond787:                                    ; preds = %if.end797.while.cond787_crit_edge, %if.then774
  %old_777.0 = phi i32 [ 0, %if.then774 ], [ %old_777.1, %if.end797.while.cond787_crit_edge ]
  %tmp_778.0 = phi i32 [ %call784, %if.then774 ], [ %call803, %if.end797.while.cond787_crit_edge ]
  %loop785.0 = phi i32 [ %331, %if.then774 ], [ %dec804, %if.end797.while.cond787_crit_edge ]
  %and788 = and i32 %tmp_778.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and788)
  %cmp789.not = icmp eq i32 %and788, 1
  br i1 %cmp789.not, label %while.cond787.if.then820_crit_edge, label %while.body791

while.cond787.if.then820_crit_edge:               ; preds = %while.cond787
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then820

while.body791:                                    ; preds = %while.cond787
  call void @__sanitizer_cov_trace_cmp4(i32 %old_777.0, i32 %tmp_778.0)
  %cmp792.not = icmp eq i32 %old_777.0, %tmp_778.0
  br i1 %cmp792.not, label %if.else796, label %if.then794

if.then794:                                       ; preds = %while.body791
  call void @__sanitizer_cov_trace_pc() #9
  %332 = ptrtoint ptr %usec_timeout786 to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load i32, ptr %usec_timeout786, align 8
  br label %if.end797

if.else796:                                       ; preds = %while.body791
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %334 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %334(i32 noundef 214748) #7
  br label %if.end797

if.end797:                                        ; preds = %if.else796, %if.then794
  %old_777.1 = phi i32 [ %tmp_778.0, %if.then794 ], [ %old_777.0, %if.else796 ]
  %loop785.1 = phi i32 [ %333, %if.then794 ], [ %loop785.0, %if.else796 ]
  %335 = ptrtoint ptr %arrayidx780 to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load ptr, ptr %arrayidx780, align 8
  %arrayidx801 = getelementptr i32, ptr %336, i32 1
  %337 = ptrtoint ptr %arrayidx801 to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load i32, ptr %arrayidx801, align 4
  %add802 = add i32 %338, 196
  %call803 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add802, i32 noundef 0) #7
  %dec804 = add i32 %loop785.1, -1
  %tobool805.not = icmp eq i32 %dec804, 0
  br i1 %tobool805.not, label %if.end818, label %if.end797.while.cond787_crit_edge

if.end797.while.cond787_crit_edge:                ; preds = %if.end797
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond787

if.end818:                                        ; preds = %if.end797
  call void @__sanitizer_cov_trace_pc() #9
  %and811 = and i32 %call803, 3
  %call812 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.15, i32 noundef 1, i32 noundef %and811) #10
  br label %if.end1401

if.then820:                                       ; preds = %while.cond787.if.then820_crit_edge, %if.then771.if.then820_crit_edge
  %339 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load i32, ptr %virt732, align 8
  %and823 = and i32 %340, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and823)
  %tobool824.not = icmp eq i32 %and823, 0
  br i1 %tobool824.not, label %if.then820.cond.false847_crit_edge, label %land.lhs.true825

if.then820.cond.false847_crit_edge:               ; preds = %if.then820
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false847

land.lhs.true825:                                 ; preds = %if.then820
  %funcs828 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %341 = ptrtoint ptr %funcs828 to i32
  call void @__asan_load4_noabort(i32 %341)
  %342 = load ptr, ptr %funcs828, align 4
  %tobool829.not = icmp eq ptr %342, null
  br i1 %tobool829.not, label %land.lhs.true825.cond.false847_crit_edge, label %land.lhs.true830

land.lhs.true825.cond.false847_crit_edge:         ; preds = %land.lhs.true825
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false847

land.lhs.true830:                                 ; preds = %land.lhs.true825
  %sriov_rreg834 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %342, i32 0, i32 13
  %343 = ptrtoint ptr %sriov_rreg834 to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load ptr, ptr %sriov_rreg834, align 4
  %tobool835.not = icmp eq ptr %344, null
  br i1 %tobool835.not, label %land.lhs.true830.cond.false847_crit_edge, label %cond.true836

land.lhs.true830.cond.false847_crit_edge:         ; preds = %land.lhs.true830
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false847

cond.true836:                                     ; preds = %land.lhs.true830
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx842 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %345 = ptrtoint ptr %arrayidx842 to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load ptr, ptr %arrayidx842, align 8
  %arrayidx844 = getelementptr i32, ptr %346, i32 1
  %347 = ptrtoint ptr %arrayidx844 to i32
  call void @__asan_load4_noabort(i32 %347)
  %348 = load i32, ptr %arrayidx844, align 4
  %add845 = add i32 %348, 196
  %call846 = tail call i32 %344(ptr noundef %adev, i32 noundef %add845, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end854

cond.false847:                                    ; preds = %land.lhs.true830.cond.false847_crit_edge, %land.lhs.true825.cond.false847_crit_edge, %if.then820.cond.false847_crit_edge
  %arrayidx849 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %349 = ptrtoint ptr %arrayidx849 to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load ptr, ptr %arrayidx849, align 8
  %arrayidx851 = getelementptr i32, ptr %350, i32 1
  %351 = ptrtoint ptr %arrayidx851 to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %arrayidx851, align 4
  %add852 = add i32 %352, 196
  %call853 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add852, i32 noundef 0) #7
  br label %cond.end854

cond.end854:                                      ; preds = %cond.false847, %cond.true836
  %cond855 = phi i32 [ %call846, %cond.true836 ], [ %call853, %cond.false847 ]
  %or856 = or i32 %cond855, 1024
  %353 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load i32, ptr %virt732, align 8
  %and859 = and i32 %354, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and859)
  %tobool860.not = icmp eq i32 %and859, 0
  br i1 %tobool860.not, label %cond.end854.cond.false882_crit_edge, label %land.lhs.true861

cond.end854.cond.false882_crit_edge:              ; preds = %cond.end854
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false882

land.lhs.true861:                                 ; preds = %cond.end854
  %funcs864 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %355 = ptrtoint ptr %funcs864 to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load ptr, ptr %funcs864, align 4
  %tobool865.not = icmp eq ptr %356, null
  br i1 %tobool865.not, label %land.lhs.true861.cond.false882_crit_edge, label %land.lhs.true866

land.lhs.true861.cond.false882_crit_edge:         ; preds = %land.lhs.true861
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false882

land.lhs.true866:                                 ; preds = %land.lhs.true861
  %sriov_wreg870 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %356, i32 0, i32 12
  %357 = ptrtoint ptr %sriov_wreg870 to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %sriov_wreg870, align 4
  %tobool871.not = icmp eq ptr %358, null
  br i1 %tobool871.not, label %land.lhs.true866.cond.false882_crit_edge, label %cond.true872

land.lhs.true866.cond.false882_crit_edge:         ; preds = %land.lhs.true866
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false882

cond.true872:                                     ; preds = %land.lhs.true866
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx878 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %359 = ptrtoint ptr %arrayidx878 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load ptr, ptr %arrayidx878, align 8
  %arrayidx880 = getelementptr i32, ptr %360, i32 1
  %361 = ptrtoint ptr %arrayidx880 to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load i32, ptr %arrayidx880, align 4
  %add881 = add i32 %362, 196
  tail call void %358(ptr noundef %adev, i32 noundef %add881, i32 noundef %or856, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end888

cond.false882:                                    ; preds = %land.lhs.true866.cond.false882_crit_edge, %land.lhs.true861.cond.false882_crit_edge, %cond.end854.cond.false882_crit_edge
  %arrayidx884 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %363 = ptrtoint ptr %arrayidx884 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load ptr, ptr %arrayidx884, align 8
  %arrayidx886 = getelementptr i32, ptr %364, i32 1
  %365 = ptrtoint ptr %arrayidx886 to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load i32, ptr %arrayidx886, align 4
  %add887 = add i32 %366, 196
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add887, i32 noundef %or856, i32 noundef 0) #7
  br label %cond.end888

cond.end888:                                      ; preds = %cond.false882, %cond.true872
  %or889 = or i32 %and767, 1
  %367 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load i32, ptr %virt732, align 8
  %and892 = and i32 %368, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and892)
  %tobool893.not = icmp eq i32 %and892, 0
  br i1 %tobool893.not, label %cond.end888.cond.false915_crit_edge, label %land.lhs.true894

cond.end888.cond.false915_crit_edge:              ; preds = %cond.end888
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false915

land.lhs.true894:                                 ; preds = %cond.end888
  %funcs897 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %369 = ptrtoint ptr %funcs897 to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load ptr, ptr %funcs897, align 4
  %tobool898.not = icmp eq ptr %370, null
  br i1 %tobool898.not, label %land.lhs.true894.cond.false915_crit_edge, label %land.lhs.true899

land.lhs.true894.cond.false915_crit_edge:         ; preds = %land.lhs.true894
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false915

land.lhs.true899:                                 ; preds = %land.lhs.true894
  %sriov_wreg903 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %370, i32 0, i32 12
  %371 = ptrtoint ptr %sriov_wreg903 to i32
  call void @__asan_load4_noabort(i32 %371)
  %372 = load ptr, ptr %sriov_wreg903, align 4
  %tobool904.not = icmp eq ptr %372, null
  br i1 %tobool904.not, label %land.lhs.true899.cond.false915_crit_edge, label %cond.true905

land.lhs.true899.cond.false915_crit_edge:         ; preds = %land.lhs.true899
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false915

cond.true905:                                     ; preds = %land.lhs.true899
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx911 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %373 = ptrtoint ptr %arrayidx911 to i32
  call void @__asan_load4_noabort(i32 %373)
  %374 = load ptr, ptr %arrayidx911, align 8
  %arrayidx913 = getelementptr i32, ptr %374, i32 1
  %375 = ptrtoint ptr %arrayidx913 to i32
  call void @__asan_load4_noabort(i32 %375)
  %376 = load i32, ptr %arrayidx913, align 4
  %add914 = add i32 %376, 212
  tail call void %372(ptr noundef %adev, i32 noundef %add914, i32 noundef %or889, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end921

cond.false915:                                    ; preds = %land.lhs.true899.cond.false915_crit_edge, %land.lhs.true894.cond.false915_crit_edge, %cond.end888.cond.false915_crit_edge
  %arrayidx917 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %377 = ptrtoint ptr %arrayidx917 to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load ptr, ptr %arrayidx917, align 8
  %arrayidx919 = getelementptr i32, ptr %378, i32 1
  %379 = ptrtoint ptr %arrayidx919 to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load i32, ptr %arrayidx919, align 4
  %add920 = add i32 %380, 212
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add920, i32 noundef %or889, i32 noundef 0) #7
  br label %cond.end921

cond.end921:                                      ; preds = %cond.false915, %cond.true905
  %arrayidx927 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %381 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %381)
  %382 = load ptr, ptr %arrayidx927, align 8
  %arrayidx929 = getelementptr i32, ptr %382, i32 1
  %383 = ptrtoint ptr %arrayidx929 to i32
  call void @__asan_load4_noabort(i32 %383)
  %384 = load i32, ptr %arrayidx929, align 4
  %add930 = add i32 %384, 212
  %call931 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add930, i32 noundef 0) #7
  %usec_timeout933 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %385 = ptrtoint ptr %usec_timeout933 to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load i32, ptr %usec_timeout933, align 8
  br label %while.cond934

while.cond934:                                    ; preds = %if.end944.while.cond934_crit_edge, %cond.end921
  %old_924.0 = phi i32 [ 0, %cond.end921 ], [ %old_924.1, %if.end944.while.cond934_crit_edge ]
  %tmp_925.0 = phi i32 [ %call931, %cond.end921 ], [ %call950, %if.end944.while.cond934_crit_edge ]
  %loop932.0 = phi i32 [ %386, %cond.end921 ], [ %dec951, %if.end944.while.cond934_crit_edge ]
  %and935 = and i32 %tmp_925.0, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and935)
  %cmp936.not.not = icmp eq i32 %and935, 0
  br i1 %cmp936.not.not, label %while.body938, label %while.cond934.while.end961_crit_edge

while.cond934.while.end961_crit_edge:             ; preds = %while.cond934
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end961

while.body938:                                    ; preds = %while.cond934
  call void @__sanitizer_cov_trace_cmp4(i32 %old_924.0, i32 %tmp_925.0)
  %cmp939.not = icmp eq i32 %old_924.0, %tmp_925.0
  br i1 %cmp939.not, label %if.else943, label %if.then941

if.then941:                                       ; preds = %while.body938
  call void @__sanitizer_cov_trace_pc() #9
  %387 = ptrtoint ptr %usec_timeout933 to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load i32, ptr %usec_timeout933, align 8
  br label %if.end944

if.else943:                                       ; preds = %while.body938
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %389 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %389(i32 noundef 214748) #7
  br label %if.end944

if.end944:                                        ; preds = %if.else943, %if.then941
  %old_924.1 = phi i32 [ %tmp_925.0, %if.then941 ], [ %old_924.0, %if.else943 ]
  %loop932.1 = phi i32 [ %388, %if.then941 ], [ %loop932.0, %if.else943 ]
  %390 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load ptr, ptr %arrayidx927, align 8
  %arrayidx948 = getelementptr i32, ptr %391, i32 1
  %392 = ptrtoint ptr %arrayidx948 to i32
  call void @__asan_load4_noabort(i32 %392)
  %393 = load i32, ptr %arrayidx948, align 4
  %add949 = add i32 %393, 212
  %call950 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add949, i32 noundef 0) #7
  %dec951 = add i32 %loop932.1, -1
  %tobool952.not = icmp eq i32 %dec951, 0
  br i1 %tobool952.not, label %do.end956, label %if.end944.while.cond934_crit_edge

if.end944.while.cond934_crit_edge:                ; preds = %if.end944
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond934

do.end956:                                        ; preds = %if.end944
  call void @__sanitizer_cov_trace_pc() #9
  %and958 = and i32 %call950, 2
  %call959 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.18, i32 noundef 2, i32 noundef %and958) #10
  br label %while.end961

while.end961:                                     ; preds = %do.end956, %while.cond934.while.end961_crit_edge
  %394 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %394)
  %395 = load i32, ptr %virt732, align 8
  %and971 = and i32 %395, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and971)
  %tobool972.not = icmp eq i32 %and971, 0
  br i1 %tobool972.not, label %while.end961.cond.false994_crit_edge, label %land.lhs.true973

while.end961.cond.false994_crit_edge:             ; preds = %while.end961
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false994

land.lhs.true973:                                 ; preds = %while.end961
  %funcs976 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %396 = ptrtoint ptr %funcs976 to i32
  call void @__asan_load4_noabort(i32 %396)
  %397 = load ptr, ptr %funcs976, align 4
  %tobool977.not = icmp eq ptr %397, null
  br i1 %tobool977.not, label %land.lhs.true973.cond.false994_crit_edge, label %land.lhs.true978

land.lhs.true973.cond.false994_crit_edge:         ; preds = %land.lhs.true973
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false994

land.lhs.true978:                                 ; preds = %land.lhs.true973
  %sriov_wreg982 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %397, i32 0, i32 12
  %398 = ptrtoint ptr %sriov_wreg982 to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %sriov_wreg982, align 4
  %tobool983.not = icmp eq ptr %399, null
  br i1 %tobool983.not, label %land.lhs.true978.cond.false994_crit_edge, label %cond.true984

land.lhs.true978.cond.false994_crit_edge:         ; preds = %land.lhs.true978
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false994

cond.true984:                                     ; preds = %land.lhs.true978
  call void @__sanitizer_cov_trace_pc() #9
  %400 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load ptr, ptr %arrayidx927, align 8
  %arrayidx992 = getelementptr i32, ptr %401, i32 1
  %402 = ptrtoint ptr %arrayidx992 to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load i32, ptr %arrayidx992, align 4
  %add993 = add i32 %403, 1288
  tail call void %399(ptr noundef %adev, i32 noundef %add993, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1000

cond.false994:                                    ; preds = %land.lhs.true978.cond.false994_crit_edge, %land.lhs.true973.cond.false994_crit_edge, %while.end961.cond.false994_crit_edge
  %404 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load ptr, ptr %arrayidx927, align 8
  %arrayidx998 = getelementptr i32, ptr %405, i32 1
  %406 = ptrtoint ptr %arrayidx998 to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load i32, ptr %arrayidx998, align 4
  %add999 = add i32 %407, 1288
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add999, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end1000

cond.end1000:                                     ; preds = %cond.false994, %cond.true984
  %408 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %408)
  %409 = load i32, ptr %virt732, align 8
  %and1003 = and i32 %409, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1003)
  %tobool1004.not = icmp eq i32 %and1003, 0
  br i1 %tobool1004.not, label %cond.end1000.cond.false1026_crit_edge, label %land.lhs.true1005

cond.end1000.cond.false1026_crit_edge:            ; preds = %cond.end1000
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1026

land.lhs.true1005:                                ; preds = %cond.end1000
  %funcs1008 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %410 = ptrtoint ptr %funcs1008 to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load ptr, ptr %funcs1008, align 4
  %tobool1009.not = icmp eq ptr %411, null
  br i1 %tobool1009.not, label %land.lhs.true1005.cond.false1026_crit_edge, label %land.lhs.true1010

land.lhs.true1005.cond.false1026_crit_edge:       ; preds = %land.lhs.true1005
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1026

land.lhs.true1010:                                ; preds = %land.lhs.true1005
  %sriov_wreg1014 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %411, i32 0, i32 12
  %412 = ptrtoint ptr %sriov_wreg1014 to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load ptr, ptr %sriov_wreg1014, align 4
  %tobool1015.not = icmp eq ptr %413, null
  br i1 %tobool1015.not, label %land.lhs.true1010.cond.false1026_crit_edge, label %cond.true1016

land.lhs.true1010.cond.false1026_crit_edge:       ; preds = %land.lhs.true1010
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1026

cond.true1016:                                    ; preds = %land.lhs.true1010
  call void @__sanitizer_cov_trace_pc() #9
  %414 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1024 = getelementptr i32, ptr %415, i32 1
  %416 = ptrtoint ptr %arrayidx1024 to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load i32, ptr %arrayidx1024, align 4
  %add1025 = add i32 %417, 1290
  tail call void %413(ptr noundef %adev, i32 noundef %add1025, i32 noundef 3, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1032

cond.false1026:                                   ; preds = %land.lhs.true1010.cond.false1026_crit_edge, %land.lhs.true1005.cond.false1026_crit_edge, %cond.end1000.cond.false1026_crit_edge
  %418 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1030 = getelementptr i32, ptr %419, i32 1
  %420 = ptrtoint ptr %arrayidx1030 to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load i32, ptr %arrayidx1030, align 4
  %add1031 = add i32 %421, 1290
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1031, i32 noundef 3, i32 noundef 0) #7
  br label %cond.end1032

cond.end1032:                                     ; preds = %cond.false1026, %cond.true1016
  %422 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load i32, ptr %virt732, align 8
  %and1035 = and i32 %423, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1035)
  %tobool1036.not = icmp eq i32 %and1035, 0
  br i1 %tobool1036.not, label %cond.end1032.cond.false1061_crit_edge, label %land.lhs.true1037

cond.end1032.cond.false1061_crit_edge:            ; preds = %cond.end1032
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1061

land.lhs.true1037:                                ; preds = %cond.end1032
  %funcs1040 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %424 = ptrtoint ptr %funcs1040 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %funcs1040, align 4
  %tobool1041.not = icmp eq ptr %425, null
  br i1 %tobool1041.not, label %land.lhs.true1037.cond.false1061_crit_edge, label %land.lhs.true1042

land.lhs.true1037.cond.false1061_crit_edge:       ; preds = %land.lhs.true1037
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1061

land.lhs.true1042:                                ; preds = %land.lhs.true1037
  %sriov_wreg1046 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %425, i32 0, i32 12
  %426 = ptrtoint ptr %sriov_wreg1046 to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load ptr, ptr %sriov_wreg1046, align 4
  %tobool1047.not = icmp eq ptr %427, null
  br i1 %tobool1047.not, label %land.lhs.true1042.cond.false1061_crit_edge, label %cond.true1048

land.lhs.true1042.cond.false1061_crit_edge:       ; preds = %land.lhs.true1042
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1061

cond.true1048:                                    ; preds = %land.lhs.true1042
  call void @__sanitizer_cov_trace_pc() #9
  %428 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1056 = getelementptr i32, ptr %429, i32 1
  %430 = ptrtoint ptr %arrayidx1056 to i32
  call void @__asan_load4_noabort(i32 %430)
  %431 = load i32, ptr %arrayidx1056, align 4
  %add1057 = add i32 %431, 1283
  %gpu_addr1058 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 12
  %432 = ptrtoint ptr %gpu_addr1058 to i32
  call void @__asan_load8_noabort(i32 %432)
  %433 = load i64, ptr %gpu_addr1058, align 8
  %conv1060 = trunc i64 %433 to i32
  tail call void %427(ptr noundef %adev, i32 noundef %add1057, i32 noundef %conv1060, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1070

cond.false1061:                                   ; preds = %land.lhs.true1042.cond.false1061_crit_edge, %land.lhs.true1037.cond.false1061_crit_edge, %cond.end1032.cond.false1061_crit_edge
  %434 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1065 = getelementptr i32, ptr %435, i32 1
  %436 = ptrtoint ptr %arrayidx1065 to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load i32, ptr %arrayidx1065, align 4
  %add1066 = add i32 %437, 1283
  %gpu_addr1067 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 12
  %438 = ptrtoint ptr %gpu_addr1067 to i32
  call void @__asan_load8_noabort(i32 %438)
  %439 = load i64, ptr %gpu_addr1067, align 8
  %conv1069 = trunc i64 %439 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1066, i32 noundef %conv1069, i32 noundef 0) #7
  br label %cond.end1070

cond.end1070:                                     ; preds = %cond.false1061, %cond.true1048
  %440 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load i32, ptr %virt732, align 8
  %and1073 = and i32 %441, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1073)
  %tobool1074.not = icmp eq i32 %and1073, 0
  br i1 %tobool1074.not, label %cond.end1070.cond.false1100_crit_edge, label %land.lhs.true1075

cond.end1070.cond.false1100_crit_edge:            ; preds = %cond.end1070
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1100

land.lhs.true1075:                                ; preds = %cond.end1070
  %funcs1078 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %442 = ptrtoint ptr %funcs1078 to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load ptr, ptr %funcs1078, align 4
  %tobool1079.not = icmp eq ptr %443, null
  br i1 %tobool1079.not, label %land.lhs.true1075.cond.false1100_crit_edge, label %land.lhs.true1080

land.lhs.true1075.cond.false1100_crit_edge:       ; preds = %land.lhs.true1075
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1100

land.lhs.true1080:                                ; preds = %land.lhs.true1075
  %sriov_wreg1084 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %443, i32 0, i32 12
  %444 = ptrtoint ptr %sriov_wreg1084 to i32
  call void @__asan_load4_noabort(i32 %444)
  %445 = load ptr, ptr %sriov_wreg1084, align 4
  %tobool1085.not = icmp eq ptr %445, null
  br i1 %tobool1085.not, label %land.lhs.true1080.cond.false1100_crit_edge, label %cond.true1086

land.lhs.true1080.cond.false1100_crit_edge:       ; preds = %land.lhs.true1080
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1100

cond.true1086:                                    ; preds = %land.lhs.true1080
  call void @__sanitizer_cov_trace_pc() #9
  %446 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %446)
  %447 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1094 = getelementptr i32, ptr %447, i32 1
  %448 = ptrtoint ptr %arrayidx1094 to i32
  call void @__asan_load4_noabort(i32 %448)
  %449 = load i32, ptr %arrayidx1094, align 4
  %add1095 = add i32 %449, 1284
  %gpu_addr1096 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 12
  %450 = ptrtoint ptr %gpu_addr1096 to i32
  call void @__asan_load8_noabort(i32 %450)
  %451 = load i64, ptr %gpu_addr1096, align 8
  %shr1097 = lshr i64 %451, 32
  %conv1099 = trunc i64 %shr1097 to i32
  tail call void %445(ptr noundef %adev, i32 noundef %add1095, i32 noundef %conv1099, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1110

cond.false1100:                                   ; preds = %land.lhs.true1080.cond.false1100_crit_edge, %land.lhs.true1075.cond.false1100_crit_edge, %cond.end1070.cond.false1100_crit_edge
  %452 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %452)
  %453 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1104 = getelementptr i32, ptr %453, i32 1
  %454 = ptrtoint ptr %arrayidx1104 to i32
  call void @__asan_load4_noabort(i32 %454)
  %455 = load i32, ptr %arrayidx1104, align 4
  %add1105 = add i32 %455, 1284
  %gpu_addr1106 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 12
  %456 = ptrtoint ptr %gpu_addr1106 to i32
  call void @__asan_load8_noabort(i32 %456)
  %457 = load i64, ptr %gpu_addr1106, align 8
  %shr1107 = lshr i64 %457, 32
  %conv1109 = trunc i64 %shr1107 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1105, i32 noundef %conv1109, i32 noundef 0) #7
  br label %cond.end1110

cond.end1110:                                     ; preds = %cond.false1100, %cond.true1086
  %458 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %458)
  %459 = load i32, ptr %virt732, align 8
  %and1113 = and i32 %459, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1113)
  %tobool1114.not = icmp eq i32 %and1113, 0
  br i1 %tobool1114.not, label %cond.end1110.cond.false1138_crit_edge, label %land.lhs.true1115

cond.end1110.cond.false1138_crit_edge:            ; preds = %cond.end1110
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1138

land.lhs.true1115:                                ; preds = %cond.end1110
  %funcs1118 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %460 = ptrtoint ptr %funcs1118 to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load ptr, ptr %funcs1118, align 4
  %tobool1119.not = icmp eq ptr %461, null
  br i1 %tobool1119.not, label %land.lhs.true1115.cond.false1138_crit_edge, label %land.lhs.true1120

land.lhs.true1115.cond.false1138_crit_edge:       ; preds = %land.lhs.true1115
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1138

land.lhs.true1120:                                ; preds = %land.lhs.true1115
  %sriov_wreg1124 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %461, i32 0, i32 12
  %462 = ptrtoint ptr %sriov_wreg1124 to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load ptr, ptr %sriov_wreg1124, align 4
  %tobool1125.not = icmp eq ptr %463, null
  br i1 %tobool1125.not, label %land.lhs.true1120.cond.false1138_crit_edge, label %cond.true1126

land.lhs.true1120.cond.false1138_crit_edge:       ; preds = %land.lhs.true1120
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1138

cond.true1126:                                    ; preds = %land.lhs.true1120
  call void @__sanitizer_cov_trace_pc() #9
  %464 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1134 = getelementptr i32, ptr %465, i32 1
  %466 = ptrtoint ptr %arrayidx1134 to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load i32, ptr %arrayidx1134, align 4
  %add1135 = add i32 %467, 1111
  %wptr1136 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 7
  %468 = ptrtoint ptr %wptr1136 to i32
  call void @__asan_load8_noabort(i32 %468)
  %469 = load i64, ptr %wptr1136, align 8
  %conv1137 = trunc i64 %469 to i32
  tail call void %463(ptr noundef %adev, i32 noundef %add1135, i32 noundef %conv1137, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1146

cond.false1138:                                   ; preds = %land.lhs.true1120.cond.false1138_crit_edge, %land.lhs.true1115.cond.false1138_crit_edge, %cond.end1110.cond.false1138_crit_edge
  %470 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %470)
  %471 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1142 = getelementptr i32, ptr %471, i32 1
  %472 = ptrtoint ptr %arrayidx1142 to i32
  call void @__asan_load4_noabort(i32 %472)
  %473 = load i32, ptr %arrayidx1142, align 4
  %add1143 = add i32 %473, 1111
  %wptr1144 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 7
  %474 = ptrtoint ptr %wptr1144 to i32
  call void @__asan_load8_noabort(i32 %474)
  %475 = load i64, ptr %wptr1144, align 8
  %conv1145 = trunc i64 %475 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1143, i32 noundef %conv1145, i32 noundef 0) #7
  br label %cond.end1146

cond.end1146:                                     ; preds = %cond.false1138, %cond.true1126
  %476 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load i32, ptr %virt732, align 8
  %and1149 = and i32 %477, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1149)
  %tobool1150.not = icmp eq i32 %and1149, 0
  br i1 %tobool1150.not, label %cond.end1146.cond.false1174_crit_edge, label %land.lhs.true1151

cond.end1146.cond.false1174_crit_edge:            ; preds = %cond.end1146
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1174

land.lhs.true1151:                                ; preds = %cond.end1146
  %funcs1154 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %478 = ptrtoint ptr %funcs1154 to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load ptr, ptr %funcs1154, align 4
  %tobool1155.not = icmp eq ptr %479, null
  br i1 %tobool1155.not, label %land.lhs.true1151.cond.false1174_crit_edge, label %land.lhs.true1156

land.lhs.true1151.cond.false1174_crit_edge:       ; preds = %land.lhs.true1151
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1174

land.lhs.true1156:                                ; preds = %land.lhs.true1151
  %sriov_wreg1160 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %479, i32 0, i32 12
  %480 = ptrtoint ptr %sriov_wreg1160 to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load ptr, ptr %sriov_wreg1160, align 4
  %tobool1161.not = icmp eq ptr %481, null
  br i1 %tobool1161.not, label %land.lhs.true1156.cond.false1174_crit_edge, label %cond.true1162

land.lhs.true1156.cond.false1174_crit_edge:       ; preds = %land.lhs.true1156
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1174

cond.true1162:                                    ; preds = %land.lhs.true1156
  call void @__sanitizer_cov_trace_pc() #9
  %482 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1170 = getelementptr i32, ptr %483, i32 1
  %484 = ptrtoint ptr %arrayidx1170 to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load i32, ptr %arrayidx1170, align 4
  %add1171 = add i32 %485, 1289
  %wptr1172 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 7
  %486 = ptrtoint ptr %wptr1172 to i32
  call void @__asan_load8_noabort(i32 %486)
  %487 = load i64, ptr %wptr1172, align 8
  %conv1173 = trunc i64 %487 to i32
  tail call void %481(ptr noundef %adev, i32 noundef %add1171, i32 noundef %conv1173, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1182

cond.false1174:                                   ; preds = %land.lhs.true1156.cond.false1174_crit_edge, %land.lhs.true1151.cond.false1174_crit_edge, %cond.end1146.cond.false1174_crit_edge
  %488 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1178 = getelementptr i32, ptr %489, i32 1
  %490 = ptrtoint ptr %arrayidx1178 to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load i32, ptr %arrayidx1178, align 4
  %add1179 = add i32 %491, 1289
  %wptr1180 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 111, i32 1, i32 0, i32 0, i32 7
  %492 = ptrtoint ptr %wptr1180 to i32
  call void @__asan_load8_noabort(i32 %492)
  %493 = load i64, ptr %wptr1180, align 8
  %conv1181 = trunc i64 %493 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1179, i32 noundef %conv1181, i32 noundef 0) #7
  br label %cond.end1182

cond.end1182:                                     ; preds = %cond.false1174, %cond.true1162
  %494 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load i32, ptr %virt732, align 8
  %and1185 = and i32 %495, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1185)
  %tobool1186.not = icmp eq i32 %and1185, 0
  br i1 %tobool1186.not, label %cond.end1182.cond.false1208_crit_edge, label %land.lhs.true1187

cond.end1182.cond.false1208_crit_edge:            ; preds = %cond.end1182
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1208

land.lhs.true1187:                                ; preds = %cond.end1182
  %funcs1190 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %496 = ptrtoint ptr %funcs1190 to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load ptr, ptr %funcs1190, align 4
  %tobool1191.not = icmp eq ptr %497, null
  br i1 %tobool1191.not, label %land.lhs.true1187.cond.false1208_crit_edge, label %land.lhs.true1192

land.lhs.true1187.cond.false1208_crit_edge:       ; preds = %land.lhs.true1187
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1208

land.lhs.true1192:                                ; preds = %land.lhs.true1187
  %sriov_wreg1196 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %497, i32 0, i32 12
  %498 = ptrtoint ptr %sriov_wreg1196 to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load ptr, ptr %sriov_wreg1196, align 4
  %tobool1197.not = icmp eq ptr %499, null
  br i1 %tobool1197.not, label %land.lhs.true1192.cond.false1208_crit_edge, label %cond.true1198

land.lhs.true1192.cond.false1208_crit_edge:       ; preds = %land.lhs.true1192
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1208

cond.true1198:                                    ; preds = %land.lhs.true1192
  call void @__sanitizer_cov_trace_pc() #9
  %500 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1206 = getelementptr i32, ptr %501, i32 1
  %502 = ptrtoint ptr %arrayidx1206 to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load i32, ptr %arrayidx1206, align 4
  %add1207 = add i32 %503, 1290
  tail call void %499(ptr noundef %adev, i32 noundef %add1207, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1214

cond.false1208:                                   ; preds = %land.lhs.true1192.cond.false1208_crit_edge, %land.lhs.true1187.cond.false1208_crit_edge, %cond.end1182.cond.false1208_crit_edge
  %504 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1212 = getelementptr i32, ptr %505, i32 1
  %506 = ptrtoint ptr %arrayidx1212 to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load i32, ptr %arrayidx1212, align 4
  %add1213 = add i32 %507, 1290
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1213, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end1214

cond.end1214:                                     ; preds = %cond.false1208, %cond.true1198
  %508 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load i32, ptr %virt732, align 8
  %and1221 = and i32 %509, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1221)
  %tobool1222.not = icmp eq i32 %and1221, 0
  br i1 %tobool1222.not, label %cond.false1280, label %land.lhs.true1223

land.lhs.true1223:                                ; preds = %cond.end1214
  %funcs1226 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %510 = ptrtoint ptr %funcs1226 to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load ptr, ptr %funcs1226, align 4
  %tobool1227.not = icmp eq ptr %511, null
  br i1 %tobool1227.not, label %land.lhs.true1290.thread, label %land.lhs.true1228

land.lhs.true1290.thread:                         ; preds = %land.lhs.true1223
  call void @__sanitizer_cov_trace_pc() #9
  %512 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load ptr, ptr %arrayidx927, align 8
  %arrayidx128418641873 = getelementptr i32, ptr %513, i32 1
  %514 = ptrtoint ptr %arrayidx128418641873 to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load i32, ptr %arrayidx128418641873, align 4
  %add128518651874 = add i32 %515, 1445
  br label %cond.false1312

land.lhs.true1228:                                ; preds = %land.lhs.true1223
  %sriov_wreg1232 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %511, i32 0, i32 12
  %516 = ptrtoint ptr %sriov_wreg1232 to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load ptr, ptr %sriov_wreg1232, align 4
  %tobool1233.not = icmp eq ptr %517, null
  br i1 %tobool1233.not, label %land.lhs.true1290, label %cond.true1234

cond.true1234:                                    ; preds = %land.lhs.true1228
  %518 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1242 = getelementptr i32, ptr %519, i32 1
  %520 = ptrtoint ptr %arrayidx1242 to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load i32, ptr %arrayidx1242, align 4
  %add1243 = add i32 %521, 1445
  %sriov_rreg1257 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %511, i32 0, i32 13
  %522 = ptrtoint ptr %sriov_rreg1257 to i32
  call void @__asan_load4_noabort(i32 %522)
  %523 = load ptr, ptr %sriov_rreg1257, align 4
  %tobool1258.not = icmp eq ptr %523, null
  %add1275 = add i32 %521, 214
  br i1 %tobool1258.not, label %cond.false1270, label %cond.true1259

cond.true1259:                                    ; preds = %cond.true1234
  call void @__sanitizer_cov_trace_pc() #9
  %call1269 = tail call i32 %523(ptr noundef %adev, i32 noundef %add1275, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1277

cond.false1270:                                   ; preds = %cond.true1234
  call void @__sanitizer_cov_trace_pc() #9
  %call1276 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add1275, i32 noundef 0) #7
  br label %cond.end1277

cond.end1277:                                     ; preds = %cond.false1270, %cond.true1259
  %cond1278 = phi i32 [ %call1269, %cond.true1259 ], [ %call1276, %cond.false1270 ]
  %and1279 = and i32 %cond1278, 2147483647
  tail call void %517(ptr noundef %adev, i32 noundef %add1243, i32 noundef %and1279, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1322

cond.false1280:                                   ; preds = %cond.end1214
  call void @__sanitizer_cov_trace_pc() #9
  %524 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %524)
  %525 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1284 = getelementptr i32, ptr %525, i32 1
  %526 = ptrtoint ptr %arrayidx1284 to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load i32, ptr %arrayidx1284, align 4
  %add1285 = add i32 %527, 1445
  br label %cond.false1312

land.lhs.true1290:                                ; preds = %land.lhs.true1228
  %528 = ptrtoint ptr %funcs1226 to i32
  call void @__asan_load4_noabort(i32 %528)
  %.pr1872 = load ptr, ptr %funcs1226, align 4
  %529 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %529)
  %530 = load ptr, ptr %arrayidx927, align 8
  %arrayidx12841864 = getelementptr i32, ptr %530, i32 1
  %531 = ptrtoint ptr %arrayidx12841864 to i32
  call void @__asan_load4_noabort(i32 %531)
  %532 = load i32, ptr %arrayidx12841864, align 4
  %add12851865 = add i32 %532, 1445
  %tobool1294.not = icmp eq ptr %.pr1872, null
  br i1 %tobool1294.not, label %land.lhs.true1290.cond.false1312_crit_edge, label %land.lhs.true1295

land.lhs.true1290.cond.false1312_crit_edge:       ; preds = %land.lhs.true1290
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1312

land.lhs.true1295:                                ; preds = %land.lhs.true1290
  %sriov_rreg1299 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %.pr1872, i32 0, i32 13
  %533 = ptrtoint ptr %sriov_rreg1299 to i32
  call void @__asan_load4_noabort(i32 %533)
  %534 = load ptr, ptr %sriov_rreg1299, align 4
  %tobool1300.not = icmp eq ptr %534, null
  br i1 %tobool1300.not, label %land.lhs.true1295.cond.false1312_crit_edge, label %cond.true1301

land.lhs.true1295.cond.false1312_crit_edge:       ; preds = %land.lhs.true1295
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1312

cond.true1301:                                    ; preds = %land.lhs.true1295
  call void @__sanitizer_cov_trace_pc() #9
  %add1310 = add i32 %532, 214
  %call1311 = tail call i32 %534(ptr noundef %adev, i32 noundef %add1310, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1319

cond.false1312:                                   ; preds = %land.lhs.true1295.cond.false1312_crit_edge, %land.lhs.true1290.cond.false1312_crit_edge, %cond.false1280, %land.lhs.true1290.thread
  %add12851868 = phi i32 [ %add12851865, %land.lhs.true1295.cond.false1312_crit_edge ], [ %add12851865, %land.lhs.true1290.cond.false1312_crit_edge ], [ %add1285, %cond.false1280 ], [ %add128518651874, %land.lhs.true1290.thread ]
  %535 = phi i32 [ %532, %land.lhs.true1295.cond.false1312_crit_edge ], [ %532, %land.lhs.true1290.cond.false1312_crit_edge ], [ %527, %cond.false1280 ], [ %515, %land.lhs.true1290.thread ]
  %add1317 = add i32 %535, 214
  %call1318 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add1317, i32 noundef 0) #7
  br label %cond.end1319

cond.end1319:                                     ; preds = %cond.false1312, %cond.true1301
  %add12851866 = phi i32 [ %add12851865, %cond.true1301 ], [ %add12851868, %cond.false1312 ]
  %cond1320 = phi i32 [ %call1311, %cond.true1301 ], [ %call1318, %cond.false1312 ]
  %and1321 = and i32 %cond1320, 2147483647
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add12851866, i32 noundef %and1321, i32 noundef 0) #7
  br label %cond.end1322

cond.end1322:                                     ; preds = %cond.end1319, %cond.end1277
  %536 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1330 = getelementptr i32, ptr %537, i32 1
  %538 = ptrtoint ptr %arrayidx1330 to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load i32, ptr %arrayidx1330, align 4
  %add1331 = add i32 %539, 196
  %call1332 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add1331, i32 noundef 0) #7
  %540 = ptrtoint ptr %usec_timeout933 to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %usec_timeout933, align 8
  br label %while.cond1335

while.cond1335:                                   ; preds = %if.end1345.while.cond1335_crit_edge, %cond.end1322
  %old_1325.0 = phi i32 [ 0, %cond.end1322 ], [ %old_1325.1, %if.end1345.while.cond1335_crit_edge ]
  %tmp_1326.0 = phi i32 [ %call1332, %cond.end1322 ], [ %call1351, %if.end1345.while.cond1335_crit_edge ]
  %loop1333.0 = phi i32 [ %541, %cond.end1322 ], [ %dec1352, %if.end1345.while.cond1335_crit_edge ]
  %and1336 = and i32 %tmp_1326.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and1336)
  %cmp1337.not = icmp eq i32 %and1336, 2
  br i1 %cmp1337.not, label %while.cond1335.if.end1401_crit_edge, label %while.body1339

while.cond1335.if.end1401_crit_edge:              ; preds = %while.cond1335
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1401

while.body1339:                                   ; preds = %while.cond1335
  call void @__sanitizer_cov_trace_cmp4(i32 %old_1325.0, i32 %tmp_1326.0)
  %cmp1340.not = icmp eq i32 %old_1325.0, %tmp_1326.0
  br i1 %cmp1340.not, label %if.else1344, label %if.then1342

if.then1342:                                      ; preds = %while.body1339
  call void @__sanitizer_cov_trace_pc() #9
  %542 = ptrtoint ptr %usec_timeout933 to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %usec_timeout933, align 8
  br label %if.end1345

if.else1344:                                      ; preds = %while.body1339
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %544 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %544(i32 noundef 214748) #7
  br label %if.end1345

if.end1345:                                       ; preds = %if.else1344, %if.then1342
  %old_1325.1 = phi i32 [ %tmp_1326.0, %if.then1342 ], [ %old_1325.0, %if.else1344 ]
  %loop1333.1 = phi i32 [ %543, %if.then1342 ], [ %loop1333.0, %if.else1344 ]
  %545 = ptrtoint ptr %arrayidx927 to i32
  call void @__asan_load4_noabort(i32 %545)
  %546 = load ptr, ptr %arrayidx927, align 8
  %arrayidx1349 = getelementptr i32, ptr %546, i32 1
  %547 = ptrtoint ptr %arrayidx1349 to i32
  call void @__asan_load4_noabort(i32 %547)
  %548 = load i32, ptr %arrayidx1349, align 4
  %add1350 = add i32 %548, 196
  %call1351 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add1350, i32 noundef 0) #7
  %dec1352 = add i32 %loop1333.1, -1
  %tobool1353.not = icmp eq i32 %dec1352, 0
  br i1 %tobool1353.not, label %do.end1357, label %if.end1345.while.cond1335_crit_edge

if.end1345.while.cond1335_crit_edge:              ; preds = %if.end1345
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond1335

do.end1357:                                       ; preds = %if.end1345
  call void @__sanitizer_cov_trace_pc() #9
  %and1359 = and i32 %call1351, 3
  %call1360 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.15, i32 noundef 2, i32 noundef %and1359) #10
  br label %if.end1401

if.else1367:                                      ; preds = %cond.end765
  %549 = ptrtoint ptr %virt732 to i32
  call void @__asan_load4_noabort(i32 %549)
  %550 = load i32, ptr %virt732, align 8
  %and1371 = and i32 %550, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1371)
  %tobool1372.not = icmp eq i32 %and1371, 0
  br i1 %tobool1372.not, label %if.else1367.cond.false1394_crit_edge, label %land.lhs.true1373

if.else1367.cond.false1394_crit_edge:             ; preds = %if.else1367
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1394

land.lhs.true1373:                                ; preds = %if.else1367
  %funcs1376 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %551 = ptrtoint ptr %funcs1376 to i32
  call void @__asan_load4_noabort(i32 %551)
  %552 = load ptr, ptr %funcs1376, align 4
  %tobool1377.not = icmp eq ptr %552, null
  br i1 %tobool1377.not, label %land.lhs.true1373.cond.false1394_crit_edge, label %land.lhs.true1378

land.lhs.true1373.cond.false1394_crit_edge:       ; preds = %land.lhs.true1373
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1394

land.lhs.true1378:                                ; preds = %land.lhs.true1373
  %sriov_wreg1382 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %552, i32 0, i32 12
  %553 = ptrtoint ptr %sriov_wreg1382 to i32
  call void @__asan_load4_noabort(i32 %553)
  %554 = load ptr, ptr %sriov_wreg1382, align 4
  %tobool1383.not = icmp eq ptr %554, null
  br i1 %tobool1383.not, label %land.lhs.true1378.cond.false1394_crit_edge, label %cond.true1384

land.lhs.true1378.cond.false1394_crit_edge:       ; preds = %land.lhs.true1378
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1394

cond.true1384:                                    ; preds = %land.lhs.true1378
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1390 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %555 = ptrtoint ptr %arrayidx1390 to i32
  call void @__asan_load4_noabort(i32 %555)
  %556 = load ptr, ptr %arrayidx1390, align 8
  %arrayidx1392 = getelementptr i32, ptr %556, i32 1
  %557 = ptrtoint ptr %arrayidx1392 to i32
  call void @__asan_load4_noabort(i32 %557)
  %558 = load i32, ptr %arrayidx1392, align 4
  %add1393 = add i32 %558, 212
  tail call void %554(ptr noundef %adev, i32 noundef %add1393, i32 noundef %and767, i32 noundef 0, i32 noundef 16) #7
  br label %if.end1401

cond.false1394:                                   ; preds = %land.lhs.true1378.cond.false1394_crit_edge, %land.lhs.true1373.cond.false1394_crit_edge, %if.else1367.cond.false1394_crit_edge
  %arrayidx1396 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %559 = ptrtoint ptr %arrayidx1396 to i32
  call void @__asan_load4_noabort(i32 %559)
  %560 = load ptr, ptr %arrayidx1396, align 8
  %arrayidx1398 = getelementptr i32, ptr %560, i32 1
  %561 = ptrtoint ptr %arrayidx1398 to i32
  call void @__asan_load4_noabort(i32 %561)
  %562 = load i32, ptr %arrayidx1398, align 4
  %add1399 = add i32 %562, 212
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1399, i32 noundef %and767, i32 noundef 0) #7
  br label %if.end1401

if.end1401:                                       ; preds = %cond.false1394, %cond.true1384, %do.end1357, %while.cond1335.if.end1401_crit_edge, %if.end818
  %563 = ptrtoint ptr %jpeg716 to i32
  call void @__asan_load4_noabort(i32 %563)
  %564 = load i32, ptr %jpeg716, align 4
  %565 = ptrtoint ptr %jpeg715 to i32
  call void @__asan_store4_noabort(i32 %565)
  store i32 %564, ptr %jpeg715, align 4
  br label %if.end1408

if.end1408:                                       ; preds = %if.end1401, %if.end710.if.end1408_crit_edge
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @jpeg_v1_0_sw_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @jpeg_v1_0_sw_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_test_helper(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v1_0_enable_clock_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 1381
  %call = tail call i32 %5(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx14 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx14, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 1381
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %14 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %cg_flags, align 8
  %and19 = lshr i32 %15, 24
  %16 = and i32 %and19, 1
  %17 = or i32 %cond, %16
  %or23 = or i32 %17, 260
  %18 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %virt, align 8
  %and26 = and i32 %19, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false48_crit_edge, label %land.lhs.true28

cond.end.cond.false48_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %20 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %21, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false48_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false48_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %21, i32 0, i32 12
  %22 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %sriov_wreg, align 4
  %tobool37.not = icmp eq ptr %23, null
  br i1 %tobool37.not, label %land.lhs.true33.cond.false48_crit_edge, label %cond.true38

land.lhs.true33.cond.false48_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

cond.true38:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx44 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx44, align 8
  %arrayidx46 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx46, align 4
  %add47 = add i32 %27, 1381
  tail call void %23(ptr noundef %adev, i32 noundef %add47, i32 noundef %or23, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end54

cond.false48:                                     ; preds = %land.lhs.true33.cond.false48_crit_edge, %land.lhs.true28.cond.false48_crit_edge, %cond.end.cond.false48_crit_edge
  %arrayidx50 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %28 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx50, align 8
  %arrayidx52 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %31, 1381
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add53, i32 noundef %or23, i32 noundef 0) #7
  br label %cond.end54

cond.end54:                                       ; preds = %cond.false48, %cond.true38
  %32 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %virt, align 8
  %and57 = and i32 %33, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and57)
  %tobool58.not = icmp eq i32 %and57, 0
  br i1 %tobool58.not, label %cond.end54.cond.false81_crit_edge, label %land.lhs.true59

cond.end54.cond.false81_crit_edge:                ; preds = %cond.end54
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true59:                                  ; preds = %cond.end54
  %funcs62 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %34 = ptrtoint ptr %funcs62 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %funcs62, align 4
  %tobool63.not = icmp eq ptr %35, null
  br i1 %tobool63.not, label %land.lhs.true59.cond.false81_crit_edge, label %land.lhs.true64

land.lhs.true59.cond.false81_crit_edge:           ; preds = %land.lhs.true59
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true64:                                  ; preds = %land.lhs.true59
  %sriov_rreg68 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %35, i32 0, i32 13
  %36 = ptrtoint ptr %sriov_rreg68 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %sriov_rreg68, align 4
  %tobool69.not = icmp eq ptr %37, null
  br i1 %tobool69.not, label %land.lhs.true64.cond.false81_crit_edge, label %cond.true70

land.lhs.true64.cond.false81_crit_edge:           ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

cond.true70:                                      ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx76 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %38 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx76, align 8
  %arrayidx78 = getelementptr i32, ptr %39, i32 1
  %40 = ptrtoint ptr %arrayidx78 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx78, align 4
  %add79 = add i32 %41, 1318
  %call80 = tail call i32 %37(ptr noundef %adev, i32 noundef %add79, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end88

cond.false81:                                     ; preds = %land.lhs.true64.cond.false81_crit_edge, %land.lhs.true59.cond.false81_crit_edge, %cond.end54.cond.false81_crit_edge
  %arrayidx83 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %42 = ptrtoint ptr %arrayidx83 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx83, align 8
  %arrayidx85 = getelementptr i32, ptr %43, i32 1
  %44 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx85, align 4
  %add86 = add i32 %45, 1318
  %call87 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add86, i32 noundef 0) #7
  br label %cond.end88

cond.end88:                                       ; preds = %cond.false81, %cond.true70
  %cond89 = phi i32 [ %call80, %cond.true70 ], [ %call87, %cond.false81 ]
  %or90 = or i32 %cond89, 3145728
  %46 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %virt, align 8
  %and93 = and i32 %47, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and93)
  %tobool94.not = icmp eq i32 %and93, 0
  br i1 %tobool94.not, label %cond.end88.cond.false116_crit_edge, label %land.lhs.true95

cond.end88.cond.false116_crit_edge:               ; preds = %cond.end88
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true95:                                  ; preds = %cond.end88
  %funcs98 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %48 = ptrtoint ptr %funcs98 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %funcs98, align 4
  %tobool99.not = icmp eq ptr %49, null
  br i1 %tobool99.not, label %land.lhs.true95.cond.false116_crit_edge, label %land.lhs.true100

land.lhs.true95.cond.false116_crit_edge:          ; preds = %land.lhs.true95
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true100:                                 ; preds = %land.lhs.true95
  %sriov_wreg104 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %49, i32 0, i32 12
  %50 = ptrtoint ptr %sriov_wreg104 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %sriov_wreg104, align 4
  %tobool105.not = icmp eq ptr %51, null
  br i1 %tobool105.not, label %land.lhs.true100.cond.false116_crit_edge, label %cond.true106

land.lhs.true100.cond.false116_crit_edge:         ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

cond.true106:                                     ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx112 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %52 = ptrtoint ptr %arrayidx112 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %arrayidx112, align 8
  %arrayidx114 = getelementptr i32, ptr %53, i32 1
  %54 = ptrtoint ptr %arrayidx114 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %arrayidx114, align 4
  %add115 = add i32 %55, 1318
  tail call void %51(ptr noundef %adev, i32 noundef %add115, i32 noundef %or90, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end122

cond.false116:                                    ; preds = %land.lhs.true100.cond.false116_crit_edge, %land.lhs.true95.cond.false116_crit_edge, %cond.end88.cond.false116_crit_edge
  %arrayidx118 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %56 = ptrtoint ptr %arrayidx118 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx118, align 8
  %arrayidx120 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %59, 1318
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add121, i32 noundef %or90, i32 noundef 0) #7
  br label %cond.end122

cond.end122:                                      ; preds = %cond.false116, %cond.true106
  %60 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %virt, align 8
  %and125 = and i32 %61, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and125)
  %tobool126.not = icmp eq i32 %and125, 0
  br i1 %tobool126.not, label %cond.end122.cond.false149_crit_edge, label %land.lhs.true127

cond.end122.cond.false149_crit_edge:              ; preds = %cond.end122
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true127:                                 ; preds = %cond.end122
  %funcs130 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %62 = ptrtoint ptr %funcs130 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %funcs130, align 4
  %tobool131.not = icmp eq ptr %63, null
  br i1 %tobool131.not, label %land.lhs.true127.cond.false149_crit_edge, label %land.lhs.true132

land.lhs.true127.cond.false149_crit_edge:         ; preds = %land.lhs.true127
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true132:                                 ; preds = %land.lhs.true127
  %sriov_rreg136 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %63, i32 0, i32 13
  %64 = ptrtoint ptr %sriov_rreg136 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %sriov_rreg136, align 4
  %tobool137.not = icmp eq ptr %65, null
  br i1 %tobool137.not, label %land.lhs.true132.cond.false149_crit_edge, label %cond.true138

land.lhs.true132.cond.false149_crit_edge:         ; preds = %land.lhs.true132
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

cond.true138:                                     ; preds = %land.lhs.true132
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx144 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %66 = ptrtoint ptr %arrayidx144 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx144, align 8
  %arrayidx146 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx146 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx146, align 4
  %add147 = add i32 %69, 1324
  %call148 = tail call i32 %65(ptr noundef %adev, i32 noundef %add147, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end156

cond.false149:                                    ; preds = %land.lhs.true132.cond.false149_crit_edge, %land.lhs.true127.cond.false149_crit_edge, %cond.end122.cond.false149_crit_edge
  %arrayidx151 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %70 = ptrtoint ptr %arrayidx151 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx151, align 8
  %arrayidx153 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx153 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx153, align 4
  %add154 = add i32 %73, 1324
  %call155 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add154, i32 noundef 0) #7
  br label %cond.end156

cond.end156:                                      ; preds = %cond.false149, %cond.true138
  %cond157 = phi i32 [ %call148, %cond.true138 ], [ %call155, %cond.false149 ]
  %74 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %cg_flags, align 8
  %and159 = lshr i32 %75, 24
  %76 = and i32 %and159, 1
  %77 = or i32 %cond157, %76
  %or167 = or i32 %77, 260
  %78 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %virt, align 8
  %and170 = and i32 %79, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and170)
  %tobool171.not = icmp eq i32 %and170, 0
  br i1 %tobool171.not, label %cond.end156.cond.false193_crit_edge, label %land.lhs.true172

cond.end156.cond.false193_crit_edge:              ; preds = %cond.end156
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false193

land.lhs.true172:                                 ; preds = %cond.end156
  %funcs175 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %80 = ptrtoint ptr %funcs175 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %funcs175, align 4
  %tobool176.not = icmp eq ptr %81, null
  br i1 %tobool176.not, label %land.lhs.true172.cond.false193_crit_edge, label %land.lhs.true177

land.lhs.true172.cond.false193_crit_edge:         ; preds = %land.lhs.true172
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false193

land.lhs.true177:                                 ; preds = %land.lhs.true172
  %sriov_wreg181 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %81, i32 0, i32 12
  %82 = ptrtoint ptr %sriov_wreg181 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %sriov_wreg181, align 4
  %tobool182.not = icmp eq ptr %83, null
  br i1 %tobool182.not, label %land.lhs.true177.cond.false193_crit_edge, label %cond.true183

land.lhs.true177.cond.false193_crit_edge:         ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false193

cond.true183:                                     ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx189 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %84 = ptrtoint ptr %arrayidx189 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx189, align 8
  %arrayidx191 = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx191 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx191, align 4
  %add192 = add i32 %87, 1324
  tail call void %83(ptr noundef %adev, i32 noundef %add192, i32 noundef %or167, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end199

cond.false193:                                    ; preds = %land.lhs.true177.cond.false193_crit_edge, %land.lhs.true172.cond.false193_crit_edge, %cond.end156.cond.false193_crit_edge
  %arrayidx195 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %88 = ptrtoint ptr %arrayidx195 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx195, align 8
  %arrayidx197 = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx197 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx197, align 4
  %add198 = add i32 %91, 1324
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add198, i32 noundef %or167, i32 noundef 0) #7
  br label %cond.end199

cond.end199:                                      ; preds = %cond.false193, %cond.true183
  %92 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %virt, align 8
  %and202 = and i32 %93, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and202)
  %tobool203.not = icmp eq i32 %and202, 0
  br i1 %tobool203.not, label %cond.end199.cond.false226_crit_edge, label %land.lhs.true204

cond.end199.cond.false226_crit_edge:              ; preds = %cond.end199
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false226

land.lhs.true204:                                 ; preds = %cond.end199
  %funcs207 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %94 = ptrtoint ptr %funcs207 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %funcs207, align 4
  %tobool208.not = icmp eq ptr %95, null
  br i1 %tobool208.not, label %land.lhs.true204.cond.false226_crit_edge, label %land.lhs.true209

land.lhs.true204.cond.false226_crit_edge:         ; preds = %land.lhs.true204
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false226

land.lhs.true209:                                 ; preds = %land.lhs.true204
  %sriov_rreg213 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %95, i32 0, i32 13
  %96 = ptrtoint ptr %sriov_rreg213 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %sriov_rreg213, align 4
  %tobool214.not = icmp eq ptr %97, null
  br i1 %tobool214.not, label %land.lhs.true209.cond.false226_crit_edge, label %cond.true215

land.lhs.true209.cond.false226_crit_edge:         ; preds = %land.lhs.true209
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false226

cond.true215:                                     ; preds = %land.lhs.true209
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx221 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %98 = ptrtoint ptr %arrayidx221 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx221, align 8
  %arrayidx223 = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx223 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx223, align 4
  %add224 = add i32 %101, 1324
  %call225 = tail call i32 %97(ptr noundef %adev, i32 noundef %add224, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end233

cond.false226:                                    ; preds = %land.lhs.true209.cond.false226_crit_edge, %land.lhs.true204.cond.false226_crit_edge, %cond.end199.cond.false226_crit_edge
  %arrayidx228 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %102 = ptrtoint ptr %arrayidx228 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %arrayidx228, align 8
  %arrayidx230 = getelementptr i32, ptr %103, i32 1
  %104 = ptrtoint ptr %arrayidx230 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %arrayidx230, align 4
  %add231 = add i32 %105, 1324
  %call232 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add231, i32 noundef 0) #7
  br label %cond.end233

cond.end233:                                      ; preds = %cond.false226, %cond.true215
  %cond234 = phi i32 [ %call225, %cond.true215 ], [ %call232, %cond.false226 ]
  %or235 = or i32 %cond234, 2147481600
  %106 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %virt, align 8
  %and238 = and i32 %107, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and238)
  %tobool239.not = icmp eq i32 %and238, 0
  br i1 %tobool239.not, label %cond.end233.cond.false261_crit_edge, label %land.lhs.true240

cond.end233.cond.false261_crit_edge:              ; preds = %cond.end233
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261

land.lhs.true240:                                 ; preds = %cond.end233
  %funcs243 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %108 = ptrtoint ptr %funcs243 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %funcs243, align 4
  %tobool244.not = icmp eq ptr %109, null
  br i1 %tobool244.not, label %land.lhs.true240.cond.false261_crit_edge, label %land.lhs.true245

land.lhs.true240.cond.false261_crit_edge:         ; preds = %land.lhs.true240
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261

land.lhs.true245:                                 ; preds = %land.lhs.true240
  %sriov_wreg249 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %109, i32 0, i32 12
  %110 = ptrtoint ptr %sriov_wreg249 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %sriov_wreg249, align 4
  %tobool250.not = icmp eq ptr %111, null
  br i1 %tobool250.not, label %land.lhs.true245.cond.false261_crit_edge, label %cond.true251

land.lhs.true245.cond.false261_crit_edge:         ; preds = %land.lhs.true245
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261

cond.true251:                                     ; preds = %land.lhs.true245
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx257 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %112 = ptrtoint ptr %arrayidx257 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %arrayidx257, align 8
  %arrayidx259 = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx259 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx259, align 4
  %add260 = add i32 %115, 1324
  tail call void %111(ptr noundef %adev, i32 noundef %add260, i32 noundef %or235, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end267

cond.false261:                                    ; preds = %land.lhs.true245.cond.false261_crit_edge, %land.lhs.true240.cond.false261_crit_edge, %cond.end233.cond.false261_crit_edge
  %arrayidx263 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %116 = ptrtoint ptr %arrayidx263 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %arrayidx263, align 8
  %arrayidx265 = getelementptr i32, ptr %117, i32 1
  %118 = ptrtoint ptr %arrayidx265 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx265, align 4
  %add266 = add i32 %119, 1324
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add266, i32 noundef %or235, i32 noundef 0) #7
  br label %cond.end267

cond.end267:                                      ; preds = %cond.false261, %cond.true251
  %120 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %virt, align 8
  %and270 = and i32 %121, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and270)
  %tobool271.not = icmp eq i32 %and270, 0
  br i1 %tobool271.not, label %cond.end267.cond.false294_crit_edge, label %land.lhs.true272

cond.end267.cond.false294_crit_edge:              ; preds = %cond.end267
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false294

land.lhs.true272:                                 ; preds = %cond.end267
  %funcs275 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %122 = ptrtoint ptr %funcs275 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %funcs275, align 4
  %tobool276.not = icmp eq ptr %123, null
  br i1 %tobool276.not, label %land.lhs.true272.cond.false294_crit_edge, label %land.lhs.true277

land.lhs.true272.cond.false294_crit_edge:         ; preds = %land.lhs.true272
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false294

land.lhs.true277:                                 ; preds = %land.lhs.true272
  %sriov_rreg281 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %123, i32 0, i32 13
  %124 = ptrtoint ptr %sriov_rreg281 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %sriov_rreg281, align 4
  %tobool282.not = icmp eq ptr %125, null
  br i1 %tobool282.not, label %land.lhs.true277.cond.false294_crit_edge, label %cond.true283

land.lhs.true277.cond.false294_crit_edge:         ; preds = %land.lhs.true277
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false294

cond.true283:                                     ; preds = %land.lhs.true277
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx289 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %126 = ptrtoint ptr %arrayidx289 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %arrayidx289, align 8
  %arrayidx291 = getelementptr i32, ptr %127, i32 1
  %128 = ptrtoint ptr %arrayidx291 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx291, align 4
  %add292 = add i32 %129, 998
  %call293 = tail call i32 %125(ptr noundef %adev, i32 noundef %add292, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end301

cond.false294:                                    ; preds = %land.lhs.true277.cond.false294_crit_edge, %land.lhs.true272.cond.false294_crit_edge, %cond.end267.cond.false294_crit_edge
  %arrayidx296 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %130 = ptrtoint ptr %arrayidx296 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %arrayidx296, align 8
  %arrayidx298 = getelementptr i32, ptr %131, i32 1
  %132 = ptrtoint ptr %arrayidx298 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %arrayidx298, align 4
  %add299 = add i32 %133, 998
  %call300 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add299, i32 noundef 0) #7
  br label %cond.end301

cond.end301:                                      ; preds = %cond.false294, %cond.true283
  %cond302 = phi i32 [ %call293, %cond.true283 ], [ %call300, %cond.false294 ]
  %or303 = or i32 %cond302, 1023
  %134 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %virt, align 8
  %and306 = and i32 %135, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and306)
  %tobool307.not = icmp eq i32 %and306, 0
  br i1 %tobool307.not, label %cond.end301.cond.false329_crit_edge, label %land.lhs.true308

cond.end301.cond.false329_crit_edge:              ; preds = %cond.end301
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329

land.lhs.true308:                                 ; preds = %cond.end301
  %funcs311 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %136 = ptrtoint ptr %funcs311 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %funcs311, align 4
  %tobool312.not = icmp eq ptr %137, null
  br i1 %tobool312.not, label %land.lhs.true308.cond.false329_crit_edge, label %land.lhs.true313

land.lhs.true308.cond.false329_crit_edge:         ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329

land.lhs.true313:                                 ; preds = %land.lhs.true308
  %sriov_wreg317 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %137, i32 0, i32 12
  %138 = ptrtoint ptr %sriov_wreg317 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %sriov_wreg317, align 4
  %tobool318.not = icmp eq ptr %139, null
  br i1 %tobool318.not, label %land.lhs.true313.cond.false329_crit_edge, label %cond.true319

land.lhs.true313.cond.false329_crit_edge:         ; preds = %land.lhs.true313
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329

cond.true319:                                     ; preds = %land.lhs.true313
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx325 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %140 = ptrtoint ptr %arrayidx325 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx325, align 8
  %arrayidx327 = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx327 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx327, align 4
  %add328 = add i32 %143, 998
  tail call void %139(ptr noundef %adev, i32 noundef %add328, i32 noundef %or303, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end335

cond.false329:                                    ; preds = %land.lhs.true313.cond.false329_crit_edge, %land.lhs.true308.cond.false329_crit_edge, %cond.end301.cond.false329_crit_edge
  %arrayidx331 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %144 = ptrtoint ptr %arrayidx331 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %arrayidx331, align 8
  %arrayidx333 = getelementptr i32, ptr %145, i32 1
  %146 = ptrtoint ptr %arrayidx333 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %arrayidx333, align 4
  %add334 = add i32 %147, 998
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add334, i32 noundef %or303, i32 noundef 0) #7
  br label %cond.end335

cond.end335:                                      ; preds = %cond.false329, %cond.true319
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v1_0_disable_clock_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 1381
  %call = tail call i32 %5(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx14 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx14, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 1381
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %14 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %cg_flags, align 8
  %and21 = and i32 %cond, -262
  %and19 = lshr i32 %15, 24
  %and19.lobit = and i32 %and19, 1
  %data.0 = or i32 %and21, %and19.lobit
  %or23 = or i32 %data.0, 260
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and26 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false48_crit_edge, label %land.lhs.true28

cond.end.cond.false48_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false48_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false48_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg, align 4
  %tobool37.not = icmp eq ptr %21, null
  br i1 %tobool37.not, label %land.lhs.true33.cond.false48_crit_edge, label %cond.true38

land.lhs.true33.cond.false48_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

cond.true38:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx44 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %22 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx44, align 8
  %arrayidx46 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx46, align 4
  %add47 = add i32 %25, 1381
  tail call void %21(ptr noundef %adev, i32 noundef %add47, i32 noundef %or23, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end54

cond.false48:                                     ; preds = %land.lhs.true33.cond.false48_crit_edge, %land.lhs.true28.cond.false48_crit_edge, %cond.end.cond.false48_crit_edge
  %arrayidx50 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %26 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx50, align 8
  %arrayidx52 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %29, 1381
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add53, i32 noundef %or23, i32 noundef 0) #7
  br label %cond.end54

cond.end54:                                       ; preds = %cond.false48, %cond.true38
  %30 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %virt, align 8
  %and57 = and i32 %31, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and57)
  %tobool58.not = icmp eq i32 %and57, 0
  br i1 %tobool58.not, label %cond.end54.cond.false81_crit_edge, label %land.lhs.true59

cond.end54.cond.false81_crit_edge:                ; preds = %cond.end54
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true59:                                  ; preds = %cond.end54
  %funcs62 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %32 = ptrtoint ptr %funcs62 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %funcs62, align 4
  %tobool63.not = icmp eq ptr %33, null
  br i1 %tobool63.not, label %land.lhs.true59.cond.false81_crit_edge, label %land.lhs.true64

land.lhs.true59.cond.false81_crit_edge:           ; preds = %land.lhs.true59
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true64:                                  ; preds = %land.lhs.true59
  %sriov_rreg68 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %33, i32 0, i32 13
  %34 = ptrtoint ptr %sriov_rreg68 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %sriov_rreg68, align 4
  %tobool69.not = icmp eq ptr %35, null
  br i1 %tobool69.not, label %land.lhs.true64.cond.false81_crit_edge, label %cond.true70

land.lhs.true64.cond.false81_crit_edge:           ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

cond.true70:                                      ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx76 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %36 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx76, align 8
  %arrayidx78 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx78 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx78, align 4
  %add79 = add i32 %39, 1318
  %call80 = tail call i32 %35(ptr noundef %adev, i32 noundef %add79, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end88

cond.false81:                                     ; preds = %land.lhs.true64.cond.false81_crit_edge, %land.lhs.true59.cond.false81_crit_edge, %cond.end54.cond.false81_crit_edge
  %arrayidx83 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %40 = ptrtoint ptr %arrayidx83 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx83, align 8
  %arrayidx85 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx85, align 4
  %add86 = add i32 %43, 1318
  %call87 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add86, i32 noundef 0) #7
  br label %cond.end88

cond.end88:                                       ; preds = %cond.false81, %cond.true70
  %cond89 = phi i32 [ %call80, %cond.true70 ], [ %call87, %cond.false81 ]
  %and90 = and i32 %cond89, -3145729
  %44 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %virt, align 8
  %and93 = and i32 %45, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and93)
  %tobool94.not = icmp eq i32 %and93, 0
  br i1 %tobool94.not, label %cond.end88.cond.false116_crit_edge, label %land.lhs.true95

cond.end88.cond.false116_crit_edge:               ; preds = %cond.end88
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true95:                                  ; preds = %cond.end88
  %funcs98 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %46 = ptrtoint ptr %funcs98 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %funcs98, align 4
  %tobool99.not = icmp eq ptr %47, null
  br i1 %tobool99.not, label %land.lhs.true95.cond.false116_crit_edge, label %land.lhs.true100

land.lhs.true95.cond.false116_crit_edge:          ; preds = %land.lhs.true95
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true100:                                 ; preds = %land.lhs.true95
  %sriov_wreg104 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %47, i32 0, i32 12
  %48 = ptrtoint ptr %sriov_wreg104 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %sriov_wreg104, align 4
  %tobool105.not = icmp eq ptr %49, null
  br i1 %tobool105.not, label %land.lhs.true100.cond.false116_crit_edge, label %cond.true106

land.lhs.true100.cond.false116_crit_edge:         ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

cond.true106:                                     ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx112 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %50 = ptrtoint ptr %arrayidx112 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx112, align 8
  %arrayidx114 = getelementptr i32, ptr %51, i32 1
  %52 = ptrtoint ptr %arrayidx114 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx114, align 4
  %add115 = add i32 %53, 1318
  tail call void %49(ptr noundef %adev, i32 noundef %add115, i32 noundef %and90, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end122

cond.false116:                                    ; preds = %land.lhs.true100.cond.false116_crit_edge, %land.lhs.true95.cond.false116_crit_edge, %cond.end88.cond.false116_crit_edge
  %arrayidx118 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %54 = ptrtoint ptr %arrayidx118 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx118, align 8
  %arrayidx120 = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %57, 1318
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add121, i32 noundef %and90, i32 noundef 0) #7
  br label %cond.end122

cond.end122:                                      ; preds = %cond.false116, %cond.true106
  %58 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %virt, align 8
  %and125 = and i32 %59, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and125)
  %tobool126.not = icmp eq i32 %and125, 0
  br i1 %tobool126.not, label %cond.end122.cond.false149_crit_edge, label %land.lhs.true127

cond.end122.cond.false149_crit_edge:              ; preds = %cond.end122
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true127:                                 ; preds = %cond.end122
  %funcs130 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %60 = ptrtoint ptr %funcs130 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %funcs130, align 4
  %tobool131.not = icmp eq ptr %61, null
  br i1 %tobool131.not, label %land.lhs.true127.cond.false149_crit_edge, label %land.lhs.true132

land.lhs.true127.cond.false149_crit_edge:         ; preds = %land.lhs.true127
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true132:                                 ; preds = %land.lhs.true127
  %sriov_rreg136 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %61, i32 0, i32 13
  %62 = ptrtoint ptr %sriov_rreg136 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %sriov_rreg136, align 4
  %tobool137.not = icmp eq ptr %63, null
  br i1 %tobool137.not, label %land.lhs.true132.cond.false149_crit_edge, label %cond.true138

land.lhs.true132.cond.false149_crit_edge:         ; preds = %land.lhs.true132
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

cond.true138:                                     ; preds = %land.lhs.true132
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx144 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %64 = ptrtoint ptr %arrayidx144 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx144, align 8
  %arrayidx146 = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx146 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx146, align 4
  %add147 = add i32 %67, 1324
  %call148 = tail call i32 %63(ptr noundef %adev, i32 noundef %add147, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end156

cond.false149:                                    ; preds = %land.lhs.true132.cond.false149_crit_edge, %land.lhs.true127.cond.false149_crit_edge, %cond.end122.cond.false149_crit_edge
  %arrayidx151 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %68 = ptrtoint ptr %arrayidx151 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %arrayidx151, align 8
  %arrayidx153 = getelementptr i32, ptr %69, i32 1
  %70 = ptrtoint ptr %arrayidx153 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %arrayidx153, align 4
  %add154 = add i32 %71, 1324
  %call155 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add154, i32 noundef 0) #7
  br label %cond.end156

cond.end156:                                      ; preds = %cond.false149, %cond.true138
  %cond157 = phi i32 [ %call148, %cond.true138 ], [ %call155, %cond.false149 ]
  %72 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %cg_flags, align 8
  %and164 = and i32 %cond157, -262
  %and159 = lshr i32 %73, 24
  %and159.lobit = and i32 %and159, 1
  %data.1 = or i32 %and164, %and159.lobit
  %or167 = or i32 %data.1, 260
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and170 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and170)
  %tobool171.not = icmp eq i32 %and170, 0
  br i1 %tobool171.not, label %cond.end156.cond.false193_crit_edge, label %land.lhs.true172

cond.end156.cond.false193_crit_edge:              ; preds = %cond.end156
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false193

land.lhs.true172:                                 ; preds = %cond.end156
  %funcs175 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs175 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs175, align 4
  %tobool176.not = icmp eq ptr %77, null
  br i1 %tobool176.not, label %land.lhs.true172.cond.false193_crit_edge, label %land.lhs.true177

land.lhs.true172.cond.false193_crit_edge:         ; preds = %land.lhs.true172
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false193

land.lhs.true177:                                 ; preds = %land.lhs.true172
  %sriov_wreg181 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 12
  %78 = ptrtoint ptr %sriov_wreg181 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_wreg181, align 4
  %tobool182.not = icmp eq ptr %79, null
  br i1 %tobool182.not, label %land.lhs.true177.cond.false193_crit_edge, label %cond.true183

land.lhs.true177.cond.false193_crit_edge:         ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false193

cond.true183:                                     ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx189 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %80 = ptrtoint ptr %arrayidx189 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx189, align 8
  %arrayidx191 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx191 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx191, align 4
  %add192 = add i32 %83, 1324
  tail call void %79(ptr noundef %adev, i32 noundef %add192, i32 noundef %or167, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end199

cond.false193:                                    ; preds = %land.lhs.true177.cond.false193_crit_edge, %land.lhs.true172.cond.false193_crit_edge, %cond.end156.cond.false193_crit_edge
  %arrayidx195 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %84 = ptrtoint ptr %arrayidx195 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx195, align 8
  %arrayidx197 = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx197 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx197, align 4
  %add198 = add i32 %87, 1324
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add198, i32 noundef %or167, i32 noundef 0) #7
  br label %cond.end199

cond.end199:                                      ; preds = %cond.false193, %cond.true183
  %88 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %virt, align 8
  %and202 = and i32 %89, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and202)
  %tobool203.not = icmp eq i32 %and202, 0
  br i1 %tobool203.not, label %cond.end199.cond.false226_crit_edge, label %land.lhs.true204

cond.end199.cond.false226_crit_edge:              ; preds = %cond.end199
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false226

land.lhs.true204:                                 ; preds = %cond.end199
  %funcs207 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %90 = ptrtoint ptr %funcs207 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %funcs207, align 4
  %tobool208.not = icmp eq ptr %91, null
  br i1 %tobool208.not, label %land.lhs.true204.cond.false226_crit_edge, label %land.lhs.true209

land.lhs.true204.cond.false226_crit_edge:         ; preds = %land.lhs.true204
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false226

land.lhs.true209:                                 ; preds = %land.lhs.true204
  %sriov_rreg213 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %91, i32 0, i32 13
  %92 = ptrtoint ptr %sriov_rreg213 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %sriov_rreg213, align 4
  %tobool214.not = icmp eq ptr %93, null
  br i1 %tobool214.not, label %land.lhs.true209.cond.false226_crit_edge, label %cond.true215

land.lhs.true209.cond.false226_crit_edge:         ; preds = %land.lhs.true209
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false226

cond.true215:                                     ; preds = %land.lhs.true209
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx221 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %94 = ptrtoint ptr %arrayidx221 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx221, align 8
  %arrayidx223 = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx223 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx223, align 4
  %add224 = add i32 %97, 1322
  %call225 = tail call i32 %93(ptr noundef %adev, i32 noundef %add224, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end233

cond.false226:                                    ; preds = %land.lhs.true209.cond.false226_crit_edge, %land.lhs.true204.cond.false226_crit_edge, %cond.end199.cond.false226_crit_edge
  %arrayidx228 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %98 = ptrtoint ptr %arrayidx228 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx228, align 8
  %arrayidx230 = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx230 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx230, align 4
  %add231 = add i32 %101, 1322
  %call232 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add231, i32 noundef 0) #7
  br label %cond.end233

cond.end233:                                      ; preds = %cond.false226, %cond.true215
  %cond234 = phi i32 [ %call225, %cond.true215 ], [ %call232, %cond.false226 ]
  %and235 = and i32 %cond234, -1048576
  %102 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %virt, align 8
  %and238 = and i32 %103, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and238)
  %tobool239.not = icmp eq i32 %and238, 0
  br i1 %tobool239.not, label %cond.end233.cond.false261_crit_edge, label %land.lhs.true240

cond.end233.cond.false261_crit_edge:              ; preds = %cond.end233
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261

land.lhs.true240:                                 ; preds = %cond.end233
  %funcs243 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %104 = ptrtoint ptr %funcs243 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %funcs243, align 4
  %tobool244.not = icmp eq ptr %105, null
  br i1 %tobool244.not, label %land.lhs.true240.cond.false261_crit_edge, label %land.lhs.true245

land.lhs.true240.cond.false261_crit_edge:         ; preds = %land.lhs.true240
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261

land.lhs.true245:                                 ; preds = %land.lhs.true240
  %sriov_wreg249 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %105, i32 0, i32 12
  %106 = ptrtoint ptr %sriov_wreg249 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %sriov_wreg249, align 4
  %tobool250.not = icmp eq ptr %107, null
  br i1 %tobool250.not, label %land.lhs.true245.cond.false261_crit_edge, label %cond.true251

land.lhs.true245.cond.false261_crit_edge:         ; preds = %land.lhs.true245
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261

cond.true251:                                     ; preds = %land.lhs.true245
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx257 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %108 = ptrtoint ptr %arrayidx257 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %arrayidx257, align 8
  %arrayidx259 = getelementptr i32, ptr %109, i32 1
  %110 = ptrtoint ptr %arrayidx259 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx259, align 4
  %add260 = add i32 %111, 1322
  tail call void %107(ptr noundef %adev, i32 noundef %add260, i32 noundef %and235, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end267

cond.false261:                                    ; preds = %land.lhs.true245.cond.false261_crit_edge, %land.lhs.true240.cond.false261_crit_edge, %cond.end233.cond.false261_crit_edge
  %arrayidx263 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %112 = ptrtoint ptr %arrayidx263 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %arrayidx263, align 8
  %arrayidx265 = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx265 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx265, align 4
  %add266 = add i32 %115, 1322
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add266, i32 noundef %and235, i32 noundef 0) #7
  br label %cond.end267

cond.end267:                                      ; preds = %cond.false261, %cond.true251
  %116 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %virt, align 8
  %and270 = and i32 %117, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and270)
  %tobool271.not = icmp eq i32 %and270, 0
  br i1 %tobool271.not, label %cond.end267.cond.false294_crit_edge, label %land.lhs.true272

cond.end267.cond.false294_crit_edge:              ; preds = %cond.end267
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false294

land.lhs.true272:                                 ; preds = %cond.end267
  %funcs275 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %118 = ptrtoint ptr %funcs275 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %funcs275, align 4
  %tobool276.not = icmp eq ptr %119, null
  br i1 %tobool276.not, label %land.lhs.true272.cond.false294_crit_edge, label %land.lhs.true277

land.lhs.true272.cond.false294_crit_edge:         ; preds = %land.lhs.true272
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false294

land.lhs.true277:                                 ; preds = %land.lhs.true272
  %sriov_rreg281 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %119, i32 0, i32 13
  %120 = ptrtoint ptr %sriov_rreg281 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %sriov_rreg281, align 4
  %tobool282.not = icmp eq ptr %121, null
  br i1 %tobool282.not, label %land.lhs.true277.cond.false294_crit_edge, label %cond.true283

land.lhs.true277.cond.false294_crit_edge:         ; preds = %land.lhs.true277
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false294

cond.true283:                                     ; preds = %land.lhs.true277
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx289 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %122 = ptrtoint ptr %arrayidx289 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx289, align 8
  %arrayidx291 = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx291 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx291, align 4
  %add292 = add i32 %125, 1324
  %call293 = tail call i32 %121(ptr noundef %adev, i32 noundef %add292, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end301

cond.false294:                                    ; preds = %land.lhs.true277.cond.false294_crit_edge, %land.lhs.true272.cond.false294_crit_edge, %cond.end267.cond.false294_crit_edge
  %arrayidx296 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %126 = ptrtoint ptr %arrayidx296 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %arrayidx296, align 8
  %arrayidx298 = getelementptr i32, ptr %127, i32 1
  %128 = ptrtoint ptr %arrayidx298 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx298, align 4
  %add299 = add i32 %129, 1324
  %call300 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add299, i32 noundef 0) #7
  br label %cond.end301

cond.end301:                                      ; preds = %cond.false294, %cond.true283
  %cond302 = phi i32 [ %call293, %cond.true283 ], [ %call300, %cond.false294 ]
  %and303 = and i32 %cond302, -2147481601
  %130 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %virt, align 8
  %and306 = and i32 %131, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and306)
  %tobool307.not = icmp eq i32 %and306, 0
  br i1 %tobool307.not, label %cond.end301.cond.false329_crit_edge, label %land.lhs.true308

cond.end301.cond.false329_crit_edge:              ; preds = %cond.end301
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329

land.lhs.true308:                                 ; preds = %cond.end301
  %funcs311 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %132 = ptrtoint ptr %funcs311 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %funcs311, align 4
  %tobool312.not = icmp eq ptr %133, null
  br i1 %tobool312.not, label %land.lhs.true308.cond.false329_crit_edge, label %land.lhs.true313

land.lhs.true308.cond.false329_crit_edge:         ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329

land.lhs.true313:                                 ; preds = %land.lhs.true308
  %sriov_wreg317 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %133, i32 0, i32 12
  %134 = ptrtoint ptr %sriov_wreg317 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %sriov_wreg317, align 4
  %tobool318.not = icmp eq ptr %135, null
  br i1 %tobool318.not, label %land.lhs.true313.cond.false329_crit_edge, label %cond.true319

land.lhs.true313.cond.false329_crit_edge:         ; preds = %land.lhs.true313
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329

cond.true319:                                     ; preds = %land.lhs.true313
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx325 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %136 = ptrtoint ptr %arrayidx325 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %arrayidx325, align 8
  %arrayidx327 = getelementptr i32, ptr %137, i32 1
  %138 = ptrtoint ptr %arrayidx327 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %arrayidx327, align 4
  %add328 = add i32 %139, 1324
  tail call void %135(ptr noundef %adev, i32 noundef %add328, i32 noundef %and303, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end335

cond.false329:                                    ; preds = %land.lhs.true313.cond.false329_crit_edge, %land.lhs.true308.cond.false329_crit_edge, %cond.end301.cond.false329_crit_edge
  %arrayidx331 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %140 = ptrtoint ptr %arrayidx331 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx331, align 8
  %arrayidx333 = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx333 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx333, align 4
  %add334 = add i32 %143, 1324
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add334, i32 noundef %and303, i32 noundef 0) #7
  br label %cond.end335

cond.end335:                                      ; preds = %cond.false329, %cond.true319
  %144 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %virt, align 8
  %and338 = and i32 %145, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and338)
  %tobool339.not = icmp eq i32 %and338, 0
  br i1 %tobool339.not, label %cond.end335.cond.false362_crit_edge, label %land.lhs.true340

cond.end335.cond.false362_crit_edge:              ; preds = %cond.end335
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false362

land.lhs.true340:                                 ; preds = %cond.end335
  %funcs343 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %146 = ptrtoint ptr %funcs343 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %funcs343, align 4
  %tobool344.not = icmp eq ptr %147, null
  br i1 %tobool344.not, label %land.lhs.true340.cond.false362_crit_edge, label %land.lhs.true345

land.lhs.true340.cond.false362_crit_edge:         ; preds = %land.lhs.true340
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false362

land.lhs.true345:                                 ; preds = %land.lhs.true340
  %sriov_rreg349 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %147, i32 0, i32 13
  %148 = ptrtoint ptr %sriov_rreg349 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %sriov_rreg349, align 4
  %tobool350.not = icmp eq ptr %149, null
  br i1 %tobool350.not, label %land.lhs.true345.cond.false362_crit_edge, label %cond.true351

land.lhs.true345.cond.false362_crit_edge:         ; preds = %land.lhs.true345
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false362

cond.true351:                                     ; preds = %land.lhs.true345
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx357 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %150 = ptrtoint ptr %arrayidx357 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %arrayidx357, align 8
  %arrayidx359 = getelementptr i32, ptr %151, i32 1
  %152 = ptrtoint ptr %arrayidx359 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx359, align 4
  %add360 = add i32 %153, 996
  %call361 = tail call i32 %149(ptr noundef %adev, i32 noundef %add360, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end369

cond.false362:                                    ; preds = %land.lhs.true345.cond.false362_crit_edge, %land.lhs.true340.cond.false362_crit_edge, %cond.end335.cond.false362_crit_edge
  %arrayidx364 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %154 = ptrtoint ptr %arrayidx364 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %arrayidx364, align 8
  %arrayidx366 = getelementptr i32, ptr %155, i32 1
  %156 = ptrtoint ptr %arrayidx366 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %arrayidx366, align 4
  %add367 = add i32 %157, 996
  %call368 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add367, i32 noundef 0) #7
  br label %cond.end369

cond.end369:                                      ; preds = %cond.false362, %cond.true351
  %cond370 = phi i32 [ %call361, %cond.true351 ], [ %call368, %cond.false362 ]
  %or371 = or i32 %cond370, 33488895
  %158 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %virt, align 8
  %and374 = and i32 %159, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and374)
  %tobool375.not = icmp eq i32 %and374, 0
  br i1 %tobool375.not, label %cond.end369.cond.false397_crit_edge, label %land.lhs.true376

cond.end369.cond.false397_crit_edge:              ; preds = %cond.end369
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false397

land.lhs.true376:                                 ; preds = %cond.end369
  %funcs379 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %160 = ptrtoint ptr %funcs379 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %funcs379, align 4
  %tobool380.not = icmp eq ptr %161, null
  br i1 %tobool380.not, label %land.lhs.true376.cond.false397_crit_edge, label %land.lhs.true381

land.lhs.true376.cond.false397_crit_edge:         ; preds = %land.lhs.true376
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false397

land.lhs.true381:                                 ; preds = %land.lhs.true376
  %sriov_wreg385 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %161, i32 0, i32 12
  %162 = ptrtoint ptr %sriov_wreg385 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %sriov_wreg385, align 4
  %tobool386.not = icmp eq ptr %163, null
  br i1 %tobool386.not, label %land.lhs.true381.cond.false397_crit_edge, label %cond.true387

land.lhs.true381.cond.false397_crit_edge:         ; preds = %land.lhs.true381
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false397

cond.true387:                                     ; preds = %land.lhs.true381
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx393 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %164 = ptrtoint ptr %arrayidx393 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %arrayidx393, align 8
  %arrayidx395 = getelementptr i32, ptr %165, i32 1
  %166 = ptrtoint ptr %arrayidx395 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %arrayidx395, align 4
  %add396 = add i32 %167, 996
  tail call void %163(ptr noundef %adev, i32 noundef %add396, i32 noundef %or371, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end403

cond.false397:                                    ; preds = %land.lhs.true381.cond.false397_crit_edge, %land.lhs.true376.cond.false397_crit_edge, %cond.end369.cond.false397_crit_edge
  %arrayidx399 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %168 = ptrtoint ptr %arrayidx399 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx399, align 8
  %arrayidx401 = getelementptr i32, ptr %169, i32 1
  %170 = ptrtoint ptr %arrayidx401 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %arrayidx401, align 4
  %add402 = add i32 %171, 996
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add402, i32 noundef %or371, i32 noundef 0) #7
  br label %cond.end403

cond.end403:                                      ; preds = %cond.false397, %cond.true387
  %172 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %virt, align 8
  %and406 = and i32 %173, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and406)
  %tobool407.not = icmp eq i32 %and406, 0
  br i1 %tobool407.not, label %cond.end403.cond.false430_crit_edge, label %land.lhs.true408

cond.end403.cond.false430_crit_edge:              ; preds = %cond.end403
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false430

land.lhs.true408:                                 ; preds = %cond.end403
  %funcs411 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %174 = ptrtoint ptr %funcs411 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %funcs411, align 4
  %tobool412.not = icmp eq ptr %175, null
  br i1 %tobool412.not, label %land.lhs.true408.cond.false430_crit_edge, label %land.lhs.true413

land.lhs.true408.cond.false430_crit_edge:         ; preds = %land.lhs.true408
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false430

land.lhs.true413:                                 ; preds = %land.lhs.true408
  %sriov_rreg417 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %175, i32 0, i32 13
  %176 = ptrtoint ptr %sriov_rreg417 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %sriov_rreg417, align 4
  %tobool418.not = icmp eq ptr %177, null
  br i1 %tobool418.not, label %land.lhs.true413.cond.false430_crit_edge, label %cond.true419

land.lhs.true413.cond.false430_crit_edge:         ; preds = %land.lhs.true413
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false430

cond.true419:                                     ; preds = %land.lhs.true413
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx425 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %178 = ptrtoint ptr %arrayidx425 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %arrayidx425, align 8
  %arrayidx427 = getelementptr i32, ptr %179, i32 1
  %180 = ptrtoint ptr %arrayidx427 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %arrayidx427, align 4
  %add428 = add i32 %181, 998
  %call429 = tail call i32 %177(ptr noundef %adev, i32 noundef %add428, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end437

cond.false430:                                    ; preds = %land.lhs.true413.cond.false430_crit_edge, %land.lhs.true408.cond.false430_crit_edge, %cond.end403.cond.false430_crit_edge
  %arrayidx432 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %182 = ptrtoint ptr %arrayidx432 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %arrayidx432, align 8
  %arrayidx434 = getelementptr i32, ptr %183, i32 1
  %184 = ptrtoint ptr %arrayidx434 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %arrayidx434, align 4
  %add435 = add i32 %185, 998
  %call436 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add435, i32 noundef 0) #7
  br label %cond.end437

cond.end437:                                      ; preds = %cond.false430, %cond.true419
  %cond438 = phi i32 [ %call429, %cond.true419 ], [ %call436, %cond.false430 ]
  %and439 = and i32 %cond438, -1024
  %186 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %virt, align 8
  %and442 = and i32 %187, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and442)
  %tobool443.not = icmp eq i32 %and442, 0
  br i1 %tobool443.not, label %cond.end437.cond.false465_crit_edge, label %land.lhs.true444

cond.end437.cond.false465_crit_edge:              ; preds = %cond.end437
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false465

land.lhs.true444:                                 ; preds = %cond.end437
  %funcs447 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %188 = ptrtoint ptr %funcs447 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %funcs447, align 4
  %tobool448.not = icmp eq ptr %189, null
  br i1 %tobool448.not, label %land.lhs.true444.cond.false465_crit_edge, label %land.lhs.true449

land.lhs.true444.cond.false465_crit_edge:         ; preds = %land.lhs.true444
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false465

land.lhs.true449:                                 ; preds = %land.lhs.true444
  %sriov_wreg453 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %189, i32 0, i32 12
  %190 = ptrtoint ptr %sriov_wreg453 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %sriov_wreg453, align 4
  %tobool454.not = icmp eq ptr %191, null
  br i1 %tobool454.not, label %land.lhs.true449.cond.false465_crit_edge, label %cond.true455

land.lhs.true449.cond.false465_crit_edge:         ; preds = %land.lhs.true449
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false465

cond.true455:                                     ; preds = %land.lhs.true449
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx461 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %192 = ptrtoint ptr %arrayidx461 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %arrayidx461, align 8
  %arrayidx463 = getelementptr i32, ptr %193, i32 1
  %194 = ptrtoint ptr %arrayidx463 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx463, align 4
  %add464 = add i32 %195, 998
  tail call void %191(ptr noundef %adev, i32 noundef %add464, i32 noundef %and439, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end471

cond.false465:                                    ; preds = %land.lhs.true449.cond.false465_crit_edge, %land.lhs.true444.cond.false465_crit_edge, %cond.end437.cond.false465_crit_edge
  %arrayidx467 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %196 = ptrtoint ptr %arrayidx467 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx467, align 8
  %arrayidx469 = getelementptr i32, ptr %197, i32 1
  %198 = ptrtoint ptr %arrayidx469 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx469, align 4
  %add470 = add i32 %199, 998
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add470, i32 noundef %and439, i32 noundef 0) #7
  br label %cond.end471

cond.end471:                                      ; preds = %cond.false465, %cond.true455
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_1_0_enable_static_power_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 100
  %0 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pg_flags, align 4
  %and = and i32 %1, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end110_crit_edge, label %if.then

entry.if.end110_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end110

if.then:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and1 = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1)
  %tobool2.not = icmp eq i32 %and1, 0
  br i1 %tobool2.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool3.not = icmp eq ptr %5, null
  br i1 %tobool3.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true4

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true4:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool8.not = icmp eq ptr %7, null
  br i1 %tobool8.not, label %land.lhs.true4.cond.false_crit_edge, label %cond.true

land.lhs.true4.cond.false_crit_edge:              ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx14 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx14, align 4
  %add = add i32 %11, 196
  %call = tail call i32 %7(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true4.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx16, align 8
  %arrayidx18 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %15, 196
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add19, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call20, %cond.false ]
  %and21 = and i32 %cond, -4
  %or = or i32 %and21, 1
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and24 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24)
  %tobool25.not = icmp eq i32 %and24, 0
  br i1 %tobool25.not, label %cond.end.cond.false46_crit_edge, label %land.lhs.true26

cond.end.cond.false46_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46

land.lhs.true26:                                  ; preds = %cond.end
  %funcs29 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs29 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs29, align 4
  %tobool30.not = icmp eq ptr %19, null
  br i1 %tobool30.not, label %land.lhs.true26.cond.false46_crit_edge, label %land.lhs.true31

land.lhs.true26.cond.false46_crit_edge:           ; preds = %land.lhs.true26
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46

land.lhs.true31:                                  ; preds = %land.lhs.true26
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg, align 4
  %tobool35.not = icmp eq ptr %21, null
  br i1 %tobool35.not, label %land.lhs.true31.cond.false46_crit_edge, label %cond.true36

land.lhs.true31.cond.false46_crit_edge:           ; preds = %land.lhs.true31
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46

cond.true36:                                      ; preds = %land.lhs.true31
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx42 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %22 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx42, align 8
  %arrayidx44 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx44, align 4
  %add45 = add i32 %25, 196
  tail call void %21(ptr noundef %adev, i32 noundef %add45, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end52

cond.false46:                                     ; preds = %land.lhs.true31.cond.false46_crit_edge, %land.lhs.true26.cond.false46_crit_edge, %cond.end.cond.false46_crit_edge
  %arrayidx48 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %26 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx48, align 8
  %arrayidx50 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx50, align 4
  %add51 = add i32 %29, 196
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add51, i32 noundef %or, i32 noundef 0) #7
  br label %cond.end52

cond.end52:                                       ; preds = %cond.false46, %cond.true36
  %30 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %virt, align 8
  %and55 = and i32 %31, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55)
  %tobool56.not = icmp eq i32 %and55, 0
  br i1 %tobool56.not, label %cond.end52.cond.false78_crit_edge, label %land.lhs.true57

cond.end52.cond.false78_crit_edge:                ; preds = %cond.end52
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

land.lhs.true57:                                  ; preds = %cond.end52
  %funcs60 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %32 = ptrtoint ptr %funcs60 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %funcs60, align 4
  %tobool61.not = icmp eq ptr %33, null
  br i1 %tobool61.not, label %land.lhs.true57.cond.false78_crit_edge, label %land.lhs.true62

land.lhs.true57.cond.false78_crit_edge:           ; preds = %land.lhs.true57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

land.lhs.true62:                                  ; preds = %land.lhs.true57
  %sriov_wreg66 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %33, i32 0, i32 12
  %34 = ptrtoint ptr %sriov_wreg66 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %sriov_wreg66, align 4
  %tobool67.not = icmp eq ptr %35, null
  br i1 %tobool67.not, label %land.lhs.true62.cond.false78_crit_edge, label %cond.true68

land.lhs.true62.cond.false78_crit_edge:           ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

cond.true68:                                      ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx74 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %36 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx74, align 8
  %arrayidx76 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx76, align 4
  %add77 = add i32 %39, 192
  tail call void %35(ptr noundef %adev, i32 noundef %add77, i32 noundef 2796202, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end84

cond.false78:                                     ; preds = %land.lhs.true62.cond.false78_crit_edge, %land.lhs.true57.cond.false78_crit_edge, %cond.end52.cond.false78_crit_edge
  %arrayidx80 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %40 = ptrtoint ptr %arrayidx80 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx80, align 8
  %arrayidx82 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx82, align 4
  %add83 = add i32 %43, 192
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add83, i32 noundef 2796202, i32 noundef 0) #7
  br label %cond.end84

cond.end84:                                       ; preds = %cond.false78, %cond.true68
  %arrayidx86 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %44 = ptrtoint ptr %arrayidx86 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %arrayidx86, align 8
  %arrayidx88 = getelementptr i32, ptr %45, i32 1
  %46 = ptrtoint ptr %arrayidx88 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arrayidx88, align 4
  %add89 = add i32 %47, 193
  %call90 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add89, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %48 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %cond.end84
  %old_.0 = phi i32 [ 0, %cond.end84 ], [ %old_.1, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call90, %cond.end84 ], [ %call100, %if.end.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %49, %cond.end84 ], [ %dec, %if.end.while.cond_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2796202, i32 %tmp_.0)
  %cmp.not = icmp eq i32 %tmp_.0, 2796202
  br i1 %cmp.not, label %while.cond.if.end110_crit_edge, label %while.body

while.cond.if.end110_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end110

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp92.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp92.not, label %if.else, label %if.then93

if.then93:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %50 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %52 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %52(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then93
  %old_.1 = phi i32 [ %tmp_.0, %if.then93 ], [ %old_.0, %if.else ]
  %loop.1 = phi i32 [ %51, %if.then93 ], [ %loop.0, %if.else ]
  %53 = ptrtoint ptr %arrayidx86 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %arrayidx86, align 8
  %arrayidx98 = getelementptr i32, ptr %54, i32 1
  %55 = ptrtoint ptr %arrayidx98 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx98, align 4
  %add99 = add i32 %56, 193
  %call100 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add99, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool101.not = icmp eq i32 %dec, 0
  br i1 %tobool101.not, label %do.end, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %call105 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef nonnull @.str.55, i32 noundef 2796202, i32 noundef %call100) #10
  br label %if.end110

if.end110:                                        ; preds = %do.end, %while.cond.if.end110_crit_edge, %entry.if.end110_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v1_0_start_dpg_mode(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @vcn_1_0_enable_static_power_gating(ptr noundef %adev)
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 196
  %call = tail call i32 %5(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx14 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx14, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 196
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  %or19 = or i32 %cond, 260
  %14 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %virt, align 8
  %and22 = and i32 %15, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and22)
  %tobool23.not = icmp eq i32 %and22, 0
  br i1 %tobool23.not, label %cond.end.cond.false44_crit_edge, label %land.lhs.true24

cond.end.cond.false44_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false44

land.lhs.true24:                                  ; preds = %cond.end
  %funcs27 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %16 = ptrtoint ptr %funcs27 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %funcs27, align 4
  %tobool28.not = icmp eq ptr %17, null
  br i1 %tobool28.not, label %land.lhs.true24.cond.false44_crit_edge, label %land.lhs.true29

land.lhs.true24.cond.false44_crit_edge:           ; preds = %land.lhs.true24
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false44

land.lhs.true29:                                  ; preds = %land.lhs.true24
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %17, i32 0, i32 12
  %18 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sriov_wreg, align 4
  %tobool33.not = icmp eq ptr %19, null
  br i1 %tobool33.not, label %land.lhs.true29.cond.false44_crit_edge, label %cond.true34

land.lhs.true29.cond.false44_crit_edge:           ; preds = %land.lhs.true29
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false44

cond.true34:                                      ; preds = %land.lhs.true29
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx40 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx40, align 8
  %arrayidx42 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx42, align 4
  %add43 = add i32 %23, 196
  tail call void %19(ptr noundef %adev, i32 noundef %add43, i32 noundef %or19, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end50

cond.false44:                                     ; preds = %land.lhs.true29.cond.false44_crit_edge, %land.lhs.true24.cond.false44_crit_edge, %cond.end.cond.false44_crit_edge
  %arrayidx46 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx46, align 8
  %arrayidx48 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx48, align 4
  %add49 = add i32 %27, 196
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add49, i32 noundef %or19, i32 noundef 0) #7
  br label %cond.end50

cond.end50:                                       ; preds = %cond.false44, %cond.true34
  tail call fastcc void @vcn_v1_0_clock_gating_dpg_mode(ptr noundef %adev, i8 noundef zeroext 0)
  %28 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %virt, align 8
  %and55 = and i32 %29, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55)
  %tobool56.not = icmp eq i32 %and55, 0
  br i1 %tobool56.not, label %cond.end50.cond.false78_crit_edge, label %land.lhs.true57

cond.end50.cond.false78_crit_edge:                ; preds = %cond.end50
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

land.lhs.true57:                                  ; preds = %cond.end50
  %funcs60 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %30 = ptrtoint ptr %funcs60 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %funcs60, align 4
  %tobool61.not = icmp eq ptr %31, null
  br i1 %tobool61.not, label %land.lhs.true57.cond.false78_crit_edge, label %land.lhs.true62

land.lhs.true57.cond.false78_crit_edge:           ; preds = %land.lhs.true57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

land.lhs.true62:                                  ; preds = %land.lhs.true57
  %sriov_wreg66 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %31, i32 0, i32 12
  %32 = ptrtoint ptr %sriov_wreg66 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %sriov_wreg66, align 4
  %tobool67.not = icmp eq ptr %33, null
  br i1 %tobool67.not, label %land.lhs.true62.cond.false78_crit_edge, label %cond.true68

land.lhs.true62.cond.false78_crit_edge:           ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

cond.true68:                                      ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx74 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %34 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx74, align 8
  %arrayidx76 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx76, align 4
  %add77 = add i32 %37, 210
  tail call void %33(ptr noundef %adev, i32 noundef %add77, i32 noundef 267518464, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end84

cond.false78:                                     ; preds = %land.lhs.true62.cond.false78_crit_edge, %land.lhs.true57.cond.false78_crit_edge, %cond.end50.cond.false78_crit_edge
  %arrayidx80 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %38 = ptrtoint ptr %arrayidx80 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx80, align 8
  %arrayidx82 = getelementptr i32, ptr %39, i32 1
  %40 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx82, align 4
  %add83 = add i32 %41, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add83, i32 noundef 267518464, i32 noundef 0) #7
  br label %cond.end84

cond.end84:                                       ; preds = %cond.false78, %cond.true68
  %42 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %virt, align 8
  %and87 = and i32 %43, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and87)
  %tobool88.not = icmp eq i32 %and87, 0
  br i1 %tobool88.not, label %cond.end84.cond.false110_crit_edge, label %land.lhs.true89

cond.end84.cond.false110_crit_edge:               ; preds = %cond.end84
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false110

land.lhs.true89:                                  ; preds = %cond.end84
  %funcs92 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %44 = ptrtoint ptr %funcs92 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %funcs92, align 4
  %tobool93.not = icmp eq ptr %45, null
  br i1 %tobool93.not, label %land.lhs.true89.cond.false110_crit_edge, label %land.lhs.true94

land.lhs.true89.cond.false110_crit_edge:          ; preds = %land.lhs.true89
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false110

land.lhs.true94:                                  ; preds = %land.lhs.true89
  %sriov_wreg98 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %45, i32 0, i32 12
  %46 = ptrtoint ptr %sriov_wreg98 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %sriov_wreg98, align 4
  %tobool99.not = icmp eq ptr %47, null
  br i1 %tobool99.not, label %land.lhs.true94.cond.false110_crit_edge, label %cond.true100

land.lhs.true94.cond.false110_crit_edge:          ; preds = %land.lhs.true94
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false110

cond.true100:                                     ; preds = %land.lhs.true94
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx106 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %48 = ptrtoint ptr %arrayidx106 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx106, align 8
  %arrayidx108 = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx108 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx108, align 4
  %add109 = add i32 %51, 211
  tail call void %47(ptr noundef %adev, i32 noundef %add109, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end116

cond.false110:                                    ; preds = %land.lhs.true94.cond.false110_crit_edge, %land.lhs.true89.cond.false110_crit_edge, %cond.end84.cond.false110_crit_edge
  %arrayidx112 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %52 = ptrtoint ptr %arrayidx112 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %arrayidx112, align 8
  %arrayidx114 = getelementptr i32, ptr %53, i32 1
  %54 = ptrtoint ptr %arrayidx114 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %arrayidx114, align 4
  %add115 = add i32 %55, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add115, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end116

cond.end116:                                      ; preds = %cond.false110, %cond.true100
  %56 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %virt, align 8
  %and119 = and i32 %57, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and119)
  %tobool120.not = icmp eq i32 %and119, 0
  br i1 %tobool120.not, label %cond.end116.cond.false149_crit_edge, label %land.lhs.true121

cond.end116.cond.false149_crit_edge:              ; preds = %cond.end116
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true121:                                 ; preds = %cond.end116
  %funcs124 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %58 = ptrtoint ptr %funcs124 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %funcs124, align 4
  %tobool125.not = icmp eq ptr %59, null
  br i1 %tobool125.not, label %land.lhs.true121.cond.false149_crit_edge, label %land.lhs.true126

land.lhs.true121.cond.false149_crit_edge:         ; preds = %land.lhs.true121
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true126:                                 ; preds = %land.lhs.true121
  %sriov_wreg130 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %59, i32 0, i32 12
  %60 = ptrtoint ptr %sriov_wreg130 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %sriov_wreg130, align 4
  %tobool131.not = icmp eq ptr %61, null
  br i1 %tobool131.not, label %land.lhs.true126.cond.false149_crit_edge, label %cond.true132

land.lhs.true126.cond.false149_crit_edge:         ; preds = %land.lhs.true126
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

cond.true132:                                     ; preds = %land.lhs.true126
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx138 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %62 = ptrtoint ptr %arrayidx138 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %arrayidx138, align 8
  %arrayidx140 = getelementptr i32, ptr %63, i32 1
  %64 = ptrtoint ptr %arrayidx140 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx140, align 4
  %add141 = add i32 %65, 209
  %add146 = shl i32 %65, 16
  %or147 = add i32 %add146, 93847553
  tail call void %61(ptr noundef %adev, i32 noundef %add141, i32 noundef %or147, i32 noundef 0, i32 noundef 16) #7
  br label %do.body164

cond.false149:                                    ; preds = %land.lhs.true126.cond.false149_crit_edge, %land.lhs.true121.cond.false149_crit_edge, %cond.end116.cond.false149_crit_edge
  %arrayidx151 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %66 = ptrtoint ptr %arrayidx151 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx151, align 8
  %arrayidx153 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx153 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx153, align 4
  %add154 = add i32 %69, 209
  %add159 = shl i32 %69, 16
  %or161 = add i32 %add159, 93847553
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add154, i32 noundef %or161, i32 noundef 0) #7
  br label %do.body164

do.body164:                                       ; preds = %cond.false149, %cond.true132
  %70 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %virt, align 8
  %and167 = and i32 %71, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and167)
  %tobool168.not = icmp eq i32 %and167, 0
  br i1 %tobool168.not, label %do.body164.cond.false190_crit_edge, label %land.lhs.true169

do.body164.cond.false190_crit_edge:               ; preds = %do.body164
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true169:                                 ; preds = %do.body164
  %funcs172 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %72 = ptrtoint ptr %funcs172 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %funcs172, align 4
  %tobool173.not = icmp eq ptr %73, null
  br i1 %tobool173.not, label %land.lhs.true169.cond.false190_crit_edge, label %land.lhs.true174

land.lhs.true169.cond.false190_crit_edge:         ; preds = %land.lhs.true169
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true174:                                 ; preds = %land.lhs.true169
  %sriov_wreg178 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %73, i32 0, i32 12
  %74 = ptrtoint ptr %sriov_wreg178 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %sriov_wreg178, align 4
  %tobool179.not = icmp eq ptr %75, null
  br i1 %tobool179.not, label %land.lhs.true174.cond.false190_crit_edge, label %cond.true180

land.lhs.true174.cond.false190_crit_edge:         ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

cond.true180:                                     ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx186 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %76 = ptrtoint ptr %arrayidx186 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %arrayidx186, align 8
  %arrayidx188 = getelementptr i32, ptr %77, i32 1
  %78 = ptrtoint ptr %arrayidx188 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx188, align 4
  %add189 = add i32 %79, 210
  tail call void %75(ptr noundef %adev, i32 noundef %add189, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end196

cond.false190:                                    ; preds = %land.lhs.true174.cond.false190_crit_edge, %land.lhs.true169.cond.false190_crit_edge, %do.body164.cond.false190_crit_edge
  %arrayidx192 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %80 = ptrtoint ptr %arrayidx192 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx192, align 8
  %arrayidx194 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx194 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx194, align 4
  %add195 = add i32 %83, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add195, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end196

cond.end196:                                      ; preds = %cond.false190, %cond.true180
  %84 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %virt, align 8
  %and199 = and i32 %85, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and199)
  %tobool200.not = icmp eq i32 %and199, 0
  br i1 %tobool200.not, label %cond.end196.cond.false222_crit_edge, label %land.lhs.true201

cond.end196.cond.false222_crit_edge:              ; preds = %cond.end196
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false222

land.lhs.true201:                                 ; preds = %cond.end196
  %funcs204 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %86 = ptrtoint ptr %funcs204 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %funcs204, align 4
  %tobool205.not = icmp eq ptr %87, null
  br i1 %tobool205.not, label %land.lhs.true201.cond.false222_crit_edge, label %land.lhs.true206

land.lhs.true201.cond.false222_crit_edge:         ; preds = %land.lhs.true201
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false222

land.lhs.true206:                                 ; preds = %land.lhs.true201
  %sriov_wreg210 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %87, i32 0, i32 12
  %88 = ptrtoint ptr %sriov_wreg210 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %sriov_wreg210, align 4
  %tobool211.not = icmp eq ptr %89, null
  br i1 %tobool211.not, label %land.lhs.true206.cond.false222_crit_edge, label %cond.true212

land.lhs.true206.cond.false222_crit_edge:         ; preds = %land.lhs.true206
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false222

cond.true212:                                     ; preds = %land.lhs.true206
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx218 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %90 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %arrayidx218, align 8
  %arrayidx220 = getelementptr i32, ptr %91, i32 1
  %92 = ptrtoint ptr %arrayidx220 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %arrayidx220, align 4
  %add221 = add i32 %93, 211
  tail call void %89(ptr noundef %adev, i32 noundef %add221, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end228

cond.false222:                                    ; preds = %land.lhs.true206.cond.false222_crit_edge, %land.lhs.true201.cond.false222_crit_edge, %cond.end196.cond.false222_crit_edge
  %arrayidx224 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %94 = ptrtoint ptr %arrayidx224 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx224, align 8
  %arrayidx226 = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx226 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx226, align 4
  %add227 = add i32 %97, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add227, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end228

cond.end228:                                      ; preds = %cond.false222, %cond.true212
  %98 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %virt, align 8
  %and231 = and i32 %99, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and231)
  %tobool232.not = icmp eq i32 %and231, 0
  br i1 %tobool232.not, label %cond.end228.cond.false262_crit_edge, label %land.lhs.true233

cond.end228.cond.false262_crit_edge:              ; preds = %cond.end228
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false262

land.lhs.true233:                                 ; preds = %cond.end228
  %funcs236 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %100 = ptrtoint ptr %funcs236 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %funcs236, align 4
  %tobool237.not = icmp eq ptr %101, null
  br i1 %tobool237.not, label %land.lhs.true233.cond.false262_crit_edge, label %land.lhs.true238

land.lhs.true233.cond.false262_crit_edge:         ; preds = %land.lhs.true233
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false262

land.lhs.true238:                                 ; preds = %land.lhs.true233
  %sriov_wreg242 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %101, i32 0, i32 12
  %102 = ptrtoint ptr %sriov_wreg242 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %sriov_wreg242, align 4
  %tobool243.not = icmp eq ptr %103, null
  br i1 %tobool243.not, label %land.lhs.true238.cond.false262_crit_edge, label %cond.true244

land.lhs.true238.cond.false262_crit_edge:         ; preds = %land.lhs.true238
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false262

cond.true244:                                     ; preds = %land.lhs.true238
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx250 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %104 = ptrtoint ptr %arrayidx250 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %arrayidx250, align 8
  %arrayidx252 = getelementptr i32, ptr %105, i32 1
  %106 = ptrtoint ptr %arrayidx252 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %arrayidx252, align 4
  %add253 = add i32 %107, 209
  %add258 = shl i32 %107, 16
  %or260 = add i32 %add258, 88080385
  tail call void %103(ptr noundef %adev, i32 noundef %add253, i32 noundef %or260, i32 noundef 0, i32 noundef 16) #7
  br label %do.body279

cond.false262:                                    ; preds = %land.lhs.true238.cond.false262_crit_edge, %land.lhs.true233.cond.false262_crit_edge, %cond.end228.cond.false262_crit_edge
  %arrayidx264 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %108 = ptrtoint ptr %arrayidx264 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %arrayidx264, align 8
  %arrayidx266 = getelementptr i32, ptr %109, i32 1
  %110 = ptrtoint ptr %arrayidx266 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx266, align 4
  %add267 = add i32 %111, 209
  %add272 = shl i32 %111, 16
  %or274 = add i32 %add272, 88080385
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add267, i32 noundef %or274, i32 noundef 0) #7
  br label %do.body279

do.body279:                                       ; preds = %cond.false262, %cond.true244
  %112 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %virt, align 8
  %and282 = and i32 %113, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and282)
  %tobool283.not = icmp eq i32 %and282, 0
  br i1 %tobool283.not, label %do.body279.cond.false305_crit_edge, label %land.lhs.true284

do.body279.cond.false305_crit_edge:               ; preds = %do.body279
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false305

land.lhs.true284:                                 ; preds = %do.body279
  %funcs287 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %114 = ptrtoint ptr %funcs287 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %funcs287, align 4
  %tobool288.not = icmp eq ptr %115, null
  br i1 %tobool288.not, label %land.lhs.true284.cond.false305_crit_edge, label %land.lhs.true289

land.lhs.true284.cond.false305_crit_edge:         ; preds = %land.lhs.true284
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false305

land.lhs.true289:                                 ; preds = %land.lhs.true284
  %sriov_wreg293 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %115, i32 0, i32 12
  %116 = ptrtoint ptr %sriov_wreg293 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %sriov_wreg293, align 4
  %tobool294.not = icmp eq ptr %117, null
  br i1 %tobool294.not, label %land.lhs.true289.cond.false305_crit_edge, label %cond.true295

land.lhs.true289.cond.false305_crit_edge:         ; preds = %land.lhs.true289
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false305

cond.true295:                                     ; preds = %land.lhs.true289
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx301 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %118 = ptrtoint ptr %arrayidx301 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %arrayidx301, align 8
  %arrayidx303 = getelementptr i32, ptr %119, i32 1
  %120 = ptrtoint ptr %arrayidx303 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %arrayidx303, align 4
  %add304 = add i32 %121, 210
  tail call void %117(ptr noundef %adev, i32 noundef %add304, i32 noundef 3175176, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end311

cond.false305:                                    ; preds = %land.lhs.true289.cond.false305_crit_edge, %land.lhs.true284.cond.false305_crit_edge, %do.body279.cond.false305_crit_edge
  %arrayidx307 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %122 = ptrtoint ptr %arrayidx307 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx307, align 8
  %arrayidx309 = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx309 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx309, align 4
  %add310 = add i32 %125, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add310, i32 noundef 3175176, i32 noundef 0) #7
  br label %cond.end311

cond.end311:                                      ; preds = %cond.false305, %cond.true295
  %126 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %virt, align 8
  %and314 = and i32 %127, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and314)
  %tobool315.not = icmp eq i32 %and314, 0
  br i1 %tobool315.not, label %cond.end311.cond.false337_crit_edge, label %land.lhs.true316

cond.end311.cond.false337_crit_edge:              ; preds = %cond.end311
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false337

land.lhs.true316:                                 ; preds = %cond.end311
  %funcs319 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %128 = ptrtoint ptr %funcs319 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %funcs319, align 4
  %tobool320.not = icmp eq ptr %129, null
  br i1 %tobool320.not, label %land.lhs.true316.cond.false337_crit_edge, label %land.lhs.true321

land.lhs.true316.cond.false337_crit_edge:         ; preds = %land.lhs.true316
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false337

land.lhs.true321:                                 ; preds = %land.lhs.true316
  %sriov_wreg325 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %129, i32 0, i32 12
  %130 = ptrtoint ptr %sriov_wreg325 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %sriov_wreg325, align 4
  %tobool326.not = icmp eq ptr %131, null
  br i1 %tobool326.not, label %land.lhs.true321.cond.false337_crit_edge, label %cond.true327

land.lhs.true321.cond.false337_crit_edge:         ; preds = %land.lhs.true321
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false337

cond.true327:                                     ; preds = %land.lhs.true321
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx333 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %132 = ptrtoint ptr %arrayidx333 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %arrayidx333, align 8
  %arrayidx335 = getelementptr i32, ptr %133, i32 1
  %134 = ptrtoint ptr %arrayidx335 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %arrayidx335, align 4
  %add336 = add i32 %135, 211
  tail call void %131(ptr noundef %adev, i32 noundef %add336, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end343

cond.false337:                                    ; preds = %land.lhs.true321.cond.false337_crit_edge, %land.lhs.true316.cond.false337_crit_edge, %cond.end311.cond.false337_crit_edge
  %arrayidx339 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %136 = ptrtoint ptr %arrayidx339 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %arrayidx339, align 8
  %arrayidx341 = getelementptr i32, ptr %137, i32 1
  %138 = ptrtoint ptr %arrayidx341 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %arrayidx341, align 4
  %add342 = add i32 %139, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add342, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end343

cond.end343:                                      ; preds = %cond.false337, %cond.true327
  %140 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %virt, align 8
  %and346 = and i32 %141, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and346)
  %tobool347.not = icmp eq i32 %and346, 0
  br i1 %tobool347.not, label %cond.end343.cond.false377_crit_edge, label %land.lhs.true348

cond.end343.cond.false377_crit_edge:              ; preds = %cond.end343
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377

land.lhs.true348:                                 ; preds = %cond.end343
  %funcs351 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %142 = ptrtoint ptr %funcs351 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %funcs351, align 4
  %tobool352.not = icmp eq ptr %143, null
  br i1 %tobool352.not, label %land.lhs.true348.cond.false377_crit_edge, label %land.lhs.true353

land.lhs.true348.cond.false377_crit_edge:         ; preds = %land.lhs.true348
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377

land.lhs.true353:                                 ; preds = %land.lhs.true348
  %sriov_wreg357 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %143, i32 0, i32 12
  %144 = ptrtoint ptr %sriov_wreg357 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %sriov_wreg357, align 4
  %tobool358.not = icmp eq ptr %145, null
  br i1 %tobool358.not, label %land.lhs.true353.cond.false377_crit_edge, label %cond.true359

land.lhs.true353.cond.false377_crit_edge:         ; preds = %land.lhs.true353
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377

cond.true359:                                     ; preds = %land.lhs.true353
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx365 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %146 = ptrtoint ptr %arrayidx365 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %arrayidx365, align 8
  %arrayidx367 = getelementptr i32, ptr %147, i32 1
  %148 = ptrtoint ptr %arrayidx367 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %arrayidx367, align 4
  %add368 = add i32 %149, 209
  %add373 = shl i32 %149, 16
  %or375 = add i32 %add373, 90570753
  tail call void %145(ptr noundef %adev, i32 noundef %add368, i32 noundef %or375, i32 noundef 0, i32 noundef 16) #7
  br label %do.end393

cond.false377:                                    ; preds = %land.lhs.true353.cond.false377_crit_edge, %land.lhs.true348.cond.false377_crit_edge, %cond.end343.cond.false377_crit_edge
  %arrayidx379 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %150 = ptrtoint ptr %arrayidx379 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %arrayidx379, align 8
  %arrayidx381 = getelementptr i32, ptr %151, i32 1
  %152 = ptrtoint ptr %arrayidx381 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx381, align 4
  %add382 = add i32 %153, 209
  %add387 = shl i32 %153, 16
  %or389 = add i32 %add387, 90570753
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add382, i32 noundef %or389, i32 noundef 0) #7
  br label %do.end393

do.end393:                                        ; preds = %cond.false377, %cond.true359
  %154 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %virt, align 8
  %and397 = and i32 %155, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and397)
  %tobool398.not = icmp eq i32 %and397, 0
  br i1 %tobool398.not, label %do.end393.cond.false420_crit_edge, label %land.lhs.true399

do.end393.cond.false420_crit_edge:                ; preds = %do.end393
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false420

land.lhs.true399:                                 ; preds = %do.end393
  %funcs402 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %156 = ptrtoint ptr %funcs402 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %funcs402, align 4
  %tobool403.not = icmp eq ptr %157, null
  br i1 %tobool403.not, label %land.lhs.true399.cond.false420_crit_edge, label %land.lhs.true404

land.lhs.true399.cond.false420_crit_edge:         ; preds = %land.lhs.true399
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false420

land.lhs.true404:                                 ; preds = %land.lhs.true399
  %sriov_wreg408 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %157, i32 0, i32 12
  %158 = ptrtoint ptr %sriov_wreg408 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %sriov_wreg408, align 4
  %tobool409.not = icmp eq ptr %159, null
  br i1 %tobool409.not, label %land.lhs.true404.cond.false420_crit_edge, label %cond.true410

land.lhs.true404.cond.false420_crit_edge:         ; preds = %land.lhs.true404
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false420

cond.true410:                                     ; preds = %land.lhs.true404
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx416 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %160 = ptrtoint ptr %arrayidx416 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %arrayidx416, align 8
  %arrayidx418 = getelementptr i32, ptr %161, i32 1
  %162 = ptrtoint ptr %arrayidx418 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %arrayidx418, align 4
  %add419 = add i32 %163, 210
  tail call void %159(ptr noundef %adev, i32 noundef %add419, i32 noundef 10, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end426

cond.false420:                                    ; preds = %land.lhs.true404.cond.false420_crit_edge, %land.lhs.true399.cond.false420_crit_edge, %do.end393.cond.false420_crit_edge
  %arrayidx422 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %164 = ptrtoint ptr %arrayidx422 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %arrayidx422, align 8
  %arrayidx424 = getelementptr i32, ptr %165, i32 1
  %166 = ptrtoint ptr %arrayidx424 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %arrayidx424, align 4
  %add425 = add i32 %167, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add425, i32 noundef 10, i32 noundef 0) #7
  br label %cond.end426

cond.end426:                                      ; preds = %cond.false420, %cond.true410
  %168 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %virt, align 8
  %and429 = and i32 %169, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and429)
  %tobool430.not = icmp eq i32 %and429, 0
  br i1 %tobool430.not, label %cond.end426.cond.false452_crit_edge, label %land.lhs.true431

cond.end426.cond.false452_crit_edge:              ; preds = %cond.end426
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false452

land.lhs.true431:                                 ; preds = %cond.end426
  %funcs434 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %170 = ptrtoint ptr %funcs434 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %funcs434, align 4
  %tobool435.not = icmp eq ptr %171, null
  br i1 %tobool435.not, label %land.lhs.true431.cond.false452_crit_edge, label %land.lhs.true436

land.lhs.true431.cond.false452_crit_edge:         ; preds = %land.lhs.true431
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false452

land.lhs.true436:                                 ; preds = %land.lhs.true431
  %sriov_wreg440 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %171, i32 0, i32 12
  %172 = ptrtoint ptr %sriov_wreg440 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %sriov_wreg440, align 4
  %tobool441.not = icmp eq ptr %173, null
  br i1 %tobool441.not, label %land.lhs.true436.cond.false452_crit_edge, label %cond.true442

land.lhs.true436.cond.false452_crit_edge:         ; preds = %land.lhs.true436
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false452

cond.true442:                                     ; preds = %land.lhs.true436
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx448 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %174 = ptrtoint ptr %arrayidx448 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %arrayidx448, align 8
  %arrayidx450 = getelementptr i32, ptr %175, i32 1
  %176 = ptrtoint ptr %arrayidx450 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %arrayidx450, align 4
  %add451 = add i32 %177, 211
  tail call void %173(ptr noundef %adev, i32 noundef %add451, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end458

cond.false452:                                    ; preds = %land.lhs.true436.cond.false452_crit_edge, %land.lhs.true431.cond.false452_crit_edge, %cond.end426.cond.false452_crit_edge
  %arrayidx454 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %178 = ptrtoint ptr %arrayidx454 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %arrayidx454, align 8
  %arrayidx456 = getelementptr i32, ptr %179, i32 1
  %180 = ptrtoint ptr %arrayidx456 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %arrayidx456, align 4
  %add457 = add i32 %181, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add457, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end458

cond.end458:                                      ; preds = %cond.false452, %cond.true442
  %182 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %virt, align 8
  %and461 = and i32 %183, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and461)
  %tobool462.not = icmp eq i32 %and461, 0
  br i1 %tobool462.not, label %cond.end458.cond.false492_crit_edge, label %land.lhs.true463

cond.end458.cond.false492_crit_edge:              ; preds = %cond.end458
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false492

land.lhs.true463:                                 ; preds = %cond.end458
  %funcs466 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %184 = ptrtoint ptr %funcs466 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %funcs466, align 4
  %tobool467.not = icmp eq ptr %185, null
  br i1 %tobool467.not, label %land.lhs.true463.cond.false492_crit_edge, label %land.lhs.true468

land.lhs.true463.cond.false492_crit_edge:         ; preds = %land.lhs.true463
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false492

land.lhs.true468:                                 ; preds = %land.lhs.true463
  %sriov_wreg472 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %185, i32 0, i32 12
  %186 = ptrtoint ptr %sriov_wreg472 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %sriov_wreg472, align 4
  %tobool473.not = icmp eq ptr %187, null
  br i1 %tobool473.not, label %land.lhs.true468.cond.false492_crit_edge, label %cond.true474

land.lhs.true468.cond.false492_crit_edge:         ; preds = %land.lhs.true468
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false492

cond.true474:                                     ; preds = %land.lhs.true468
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx480 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %188 = ptrtoint ptr %arrayidx480 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %arrayidx480, align 8
  %arrayidx482 = getelementptr i32, ptr %189, i32 1
  %190 = ptrtoint ptr %arrayidx482 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %arrayidx482, align 4
  %add483 = add i32 %191, 209
  %add488 = shl i32 %191, 16
  %or490 = add i32 %add488, 91029505
  tail call void %187(ptr noundef %adev, i32 noundef %add483, i32 noundef %or490, i32 noundef 0, i32 noundef 16) #7
  br label %do.body509

cond.false492:                                    ; preds = %land.lhs.true468.cond.false492_crit_edge, %land.lhs.true463.cond.false492_crit_edge, %cond.end458.cond.false492_crit_edge
  %arrayidx494 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %192 = ptrtoint ptr %arrayidx494 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %arrayidx494, align 8
  %arrayidx496 = getelementptr i32, ptr %193, i32 1
  %194 = ptrtoint ptr %arrayidx496 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx496, align 4
  %add497 = add i32 %195, 209
  %add502 = shl i32 %195, 16
  %or504 = add i32 %add502, 91029505
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add497, i32 noundef %or504, i32 noundef 0) #7
  br label %do.body509

do.body509:                                       ; preds = %cond.false492, %cond.true474
  %196 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %virt, align 8
  %and512 = and i32 %197, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and512)
  %tobool513.not = icmp eq i32 %and512, 0
  br i1 %tobool513.not, label %do.body509.cond.false535_crit_edge, label %land.lhs.true514

do.body509.cond.false535_crit_edge:               ; preds = %do.body509
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false535

land.lhs.true514:                                 ; preds = %do.body509
  %funcs517 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %198 = ptrtoint ptr %funcs517 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %funcs517, align 4
  %tobool518.not = icmp eq ptr %199, null
  br i1 %tobool518.not, label %land.lhs.true514.cond.false535_crit_edge, label %land.lhs.true519

land.lhs.true514.cond.false535_crit_edge:         ; preds = %land.lhs.true514
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false535

land.lhs.true519:                                 ; preds = %land.lhs.true514
  %sriov_wreg523 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %199, i32 0, i32 12
  %200 = ptrtoint ptr %sriov_wreg523 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %sriov_wreg523, align 4
  %tobool524.not = icmp eq ptr %201, null
  br i1 %tobool524.not, label %land.lhs.true519.cond.false535_crit_edge, label %cond.true525

land.lhs.true519.cond.false535_crit_edge:         ; preds = %land.lhs.true519
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false535

cond.true525:                                     ; preds = %land.lhs.true519
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx531 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %202 = ptrtoint ptr %arrayidx531 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %arrayidx531, align 8
  %arrayidx533 = getelementptr i32, ptr %203, i32 1
  %204 = ptrtoint ptr %arrayidx533 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %arrayidx533, align 4
  %add534 = add i32 %205, 210
  tail call void %201(ptr noundef %adev, i32 noundef %add534, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end541

cond.false535:                                    ; preds = %land.lhs.true519.cond.false535_crit_edge, %land.lhs.true514.cond.false535_crit_edge, %do.body509.cond.false535_crit_edge
  %arrayidx537 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %206 = ptrtoint ptr %arrayidx537 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %arrayidx537, align 8
  %arrayidx539 = getelementptr i32, ptr %207, i32 1
  %208 = ptrtoint ptr %arrayidx539 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %arrayidx539, align 4
  %add540 = add i32 %209, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add540, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end541

cond.end541:                                      ; preds = %cond.false535, %cond.true525
  %210 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %virt, align 8
  %and544 = and i32 %211, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and544)
  %tobool545.not = icmp eq i32 %and544, 0
  br i1 %tobool545.not, label %cond.end541.cond.false567_crit_edge, label %land.lhs.true546

cond.end541.cond.false567_crit_edge:              ; preds = %cond.end541
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false567

land.lhs.true546:                                 ; preds = %cond.end541
  %funcs549 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %212 = ptrtoint ptr %funcs549 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %funcs549, align 4
  %tobool550.not = icmp eq ptr %213, null
  br i1 %tobool550.not, label %land.lhs.true546.cond.false567_crit_edge, label %land.lhs.true551

land.lhs.true546.cond.false567_crit_edge:         ; preds = %land.lhs.true546
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false567

land.lhs.true551:                                 ; preds = %land.lhs.true546
  %sriov_wreg555 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %213, i32 0, i32 12
  %214 = ptrtoint ptr %sriov_wreg555 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %sriov_wreg555, align 4
  %tobool556.not = icmp eq ptr %215, null
  br i1 %tobool556.not, label %land.lhs.true551.cond.false567_crit_edge, label %cond.true557

land.lhs.true551.cond.false567_crit_edge:         ; preds = %land.lhs.true551
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false567

cond.true557:                                     ; preds = %land.lhs.true551
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx563 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %216 = ptrtoint ptr %arrayidx563 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %arrayidx563, align 8
  %arrayidx565 = getelementptr i32, ptr %217, i32 1
  %218 = ptrtoint ptr %arrayidx565 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %arrayidx565, align 4
  %add566 = add i32 %219, 211
  tail call void %215(ptr noundef %adev, i32 noundef %add566, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end573

cond.false567:                                    ; preds = %land.lhs.true551.cond.false567_crit_edge, %land.lhs.true546.cond.false567_crit_edge, %cond.end541.cond.false567_crit_edge
  %arrayidx569 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %220 = ptrtoint ptr %arrayidx569 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %arrayidx569, align 8
  %arrayidx571 = getelementptr i32, ptr %221, i32 1
  %222 = ptrtoint ptr %arrayidx571 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %arrayidx571, align 4
  %add572 = add i32 %223, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add572, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end573

cond.end573:                                      ; preds = %cond.false567, %cond.true557
  %224 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %virt, align 8
  %and576 = and i32 %225, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and576)
  %tobool577.not = icmp eq i32 %and576, 0
  br i1 %tobool577.not, label %cond.end573.cond.false607_crit_edge, label %land.lhs.true578

cond.end573.cond.false607_crit_edge:              ; preds = %cond.end573
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false607

land.lhs.true578:                                 ; preds = %cond.end573
  %funcs581 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %226 = ptrtoint ptr %funcs581 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %funcs581, align 4
  %tobool582.not = icmp eq ptr %227, null
  br i1 %tobool582.not, label %land.lhs.true578.cond.false607_crit_edge, label %land.lhs.true583

land.lhs.true578.cond.false607_crit_edge:         ; preds = %land.lhs.true578
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false607

land.lhs.true583:                                 ; preds = %land.lhs.true578
  %sriov_wreg587 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %227, i32 0, i32 12
  %228 = ptrtoint ptr %sriov_wreg587 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %sriov_wreg587, align 4
  %tobool588.not = icmp eq ptr %229, null
  br i1 %tobool588.not, label %land.lhs.true583.cond.false607_crit_edge, label %cond.true589

land.lhs.true583.cond.false607_crit_edge:         ; preds = %land.lhs.true583
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false607

cond.true589:                                     ; preds = %land.lhs.true583
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx595 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %230 = ptrtoint ptr %arrayidx595 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %arrayidx595, align 8
  %arrayidx597 = getelementptr i32, ptr %231, i32 1
  %232 = ptrtoint ptr %arrayidx597 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %arrayidx597, align 4
  %add598 = add i32 %233, 209
  %add603 = shl i32 %233, 16
  %or605 = add i32 %add603, 91684865
  tail call void %229(ptr noundef %adev, i32 noundef %add598, i32 noundef %or605, i32 noundef 0, i32 noundef 16) #7
  br label %do.body624

cond.false607:                                    ; preds = %land.lhs.true583.cond.false607_crit_edge, %land.lhs.true578.cond.false607_crit_edge, %cond.end573.cond.false607_crit_edge
  %arrayidx609 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %234 = ptrtoint ptr %arrayidx609 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %arrayidx609, align 8
  %arrayidx611 = getelementptr i32, ptr %235, i32 1
  %236 = ptrtoint ptr %arrayidx611 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load i32, ptr %arrayidx611, align 4
  %add612 = add i32 %237, 209
  %add617 = shl i32 %237, 16
  %or619 = add i32 %add617, 91684865
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add612, i32 noundef %or619, i32 noundef 0) #7
  br label %do.body624

do.body624:                                       ; preds = %cond.false607, %cond.true589
  %238 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load i32, ptr %virt, align 8
  %and627 = and i32 %239, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and627)
  %tobool628.not = icmp eq i32 %and627, 0
  br i1 %tobool628.not, label %do.body624.cond.false650_crit_edge, label %land.lhs.true629

do.body624.cond.false650_crit_edge:               ; preds = %do.body624
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false650

land.lhs.true629:                                 ; preds = %do.body624
  %funcs632 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %240 = ptrtoint ptr %funcs632 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load ptr, ptr %funcs632, align 4
  %tobool633.not = icmp eq ptr %241, null
  br i1 %tobool633.not, label %land.lhs.true629.cond.false650_crit_edge, label %land.lhs.true634

land.lhs.true629.cond.false650_crit_edge:         ; preds = %land.lhs.true629
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false650

land.lhs.true634:                                 ; preds = %land.lhs.true629
  %sriov_wreg638 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %241, i32 0, i32 12
  %242 = ptrtoint ptr %sriov_wreg638 to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %sriov_wreg638, align 4
  %tobool639.not = icmp eq ptr %243, null
  br i1 %tobool639.not, label %land.lhs.true634.cond.false650_crit_edge, label %cond.true640

land.lhs.true634.cond.false650_crit_edge:         ; preds = %land.lhs.true634
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false650

cond.true640:                                     ; preds = %land.lhs.true634
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx646 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %244 = ptrtoint ptr %arrayidx646 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %arrayidx646, align 8
  %arrayidx648 = getelementptr i32, ptr %245, i32 1
  %246 = ptrtoint ptr %arrayidx648 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %arrayidx648, align 4
  %add649 = add i32 %247, 210
  tail call void %243(ptr noundef %adev, i32 noundef %add649, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end656

cond.false650:                                    ; preds = %land.lhs.true634.cond.false650_crit_edge, %land.lhs.true629.cond.false650_crit_edge, %do.body624.cond.false650_crit_edge
  %arrayidx652 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %248 = ptrtoint ptr %arrayidx652 to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %arrayidx652, align 8
  %arrayidx654 = getelementptr i32, ptr %249, i32 1
  %250 = ptrtoint ptr %arrayidx654 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %arrayidx654, align 4
  %add655 = add i32 %251, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add655, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end656

cond.end656:                                      ; preds = %cond.false650, %cond.true640
  %252 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %virt, align 8
  %and659 = and i32 %253, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and659)
  %tobool660.not = icmp eq i32 %and659, 0
  br i1 %tobool660.not, label %cond.end656.cond.false682_crit_edge, label %land.lhs.true661

cond.end656.cond.false682_crit_edge:              ; preds = %cond.end656
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false682

land.lhs.true661:                                 ; preds = %cond.end656
  %funcs664 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %254 = ptrtoint ptr %funcs664 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %funcs664, align 4
  %tobool665.not = icmp eq ptr %255, null
  br i1 %tobool665.not, label %land.lhs.true661.cond.false682_crit_edge, label %land.lhs.true666

land.lhs.true661.cond.false682_crit_edge:         ; preds = %land.lhs.true661
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false682

land.lhs.true666:                                 ; preds = %land.lhs.true661
  %sriov_wreg670 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %255, i32 0, i32 12
  %256 = ptrtoint ptr %sriov_wreg670 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %sriov_wreg670, align 4
  %tobool671.not = icmp eq ptr %257, null
  br i1 %tobool671.not, label %land.lhs.true666.cond.false682_crit_edge, label %cond.true672

land.lhs.true666.cond.false682_crit_edge:         ; preds = %land.lhs.true666
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false682

cond.true672:                                     ; preds = %land.lhs.true666
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx678 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %258 = ptrtoint ptr %arrayidx678 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %arrayidx678, align 8
  %arrayidx680 = getelementptr i32, ptr %259, i32 1
  %260 = ptrtoint ptr %arrayidx680 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %arrayidx680, align 4
  %add681 = add i32 %261, 211
  tail call void %257(ptr noundef %adev, i32 noundef %add681, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end688

cond.false682:                                    ; preds = %land.lhs.true666.cond.false682_crit_edge, %land.lhs.true661.cond.false682_crit_edge, %cond.end656.cond.false682_crit_edge
  %arrayidx684 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %262 = ptrtoint ptr %arrayidx684 to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %arrayidx684, align 8
  %arrayidx686 = getelementptr i32, ptr %263, i32 1
  %264 = ptrtoint ptr %arrayidx686 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load i32, ptr %arrayidx686, align 4
  %add687 = add i32 %265, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add687, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end688

cond.end688:                                      ; preds = %cond.false682, %cond.true672
  %266 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %virt, align 8
  %and691 = and i32 %267, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and691)
  %tobool692.not = icmp eq i32 %and691, 0
  br i1 %tobool692.not, label %cond.end688.cond.false722_crit_edge, label %land.lhs.true693

cond.end688.cond.false722_crit_edge:              ; preds = %cond.end688
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false722

land.lhs.true693:                                 ; preds = %cond.end688
  %funcs696 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %268 = ptrtoint ptr %funcs696 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %funcs696, align 4
  %tobool697.not = icmp eq ptr %269, null
  br i1 %tobool697.not, label %land.lhs.true693.cond.false722_crit_edge, label %land.lhs.true698

land.lhs.true693.cond.false722_crit_edge:         ; preds = %land.lhs.true693
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false722

land.lhs.true698:                                 ; preds = %land.lhs.true693
  %sriov_wreg702 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %269, i32 0, i32 12
  %270 = ptrtoint ptr %sriov_wreg702 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %sriov_wreg702, align 4
  %tobool703.not = icmp eq ptr %271, null
  br i1 %tobool703.not, label %land.lhs.true698.cond.false722_crit_edge, label %cond.true704

land.lhs.true698.cond.false722_crit_edge:         ; preds = %land.lhs.true698
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false722

cond.true704:                                     ; preds = %land.lhs.true698
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx710 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %272 = ptrtoint ptr %arrayidx710 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %arrayidx710, align 8
  %arrayidx712 = getelementptr i32, ptr %273, i32 1
  %274 = ptrtoint ptr %arrayidx712 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %arrayidx712, align 4
  %add713 = add i32 %275, 209
  %add718 = shl i32 %275, 16
  %or720 = add i32 %add718, 91815937
  tail call void %271(ptr noundef %adev, i32 noundef %add713, i32 noundef %or720, i32 noundef 0, i32 noundef 16) #7
  br label %do.body739

cond.false722:                                    ; preds = %land.lhs.true698.cond.false722_crit_edge, %land.lhs.true693.cond.false722_crit_edge, %cond.end688.cond.false722_crit_edge
  %arrayidx724 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %276 = ptrtoint ptr %arrayidx724 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %arrayidx724, align 8
  %arrayidx726 = getelementptr i32, ptr %277, i32 1
  %278 = ptrtoint ptr %arrayidx726 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %arrayidx726, align 4
  %add727 = add i32 %279, 209
  %add732 = shl i32 %279, 16
  %or734 = add i32 %add732, 91815937
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add727, i32 noundef %or734, i32 noundef 0) #7
  br label %do.body739

do.body739:                                       ; preds = %cond.false722, %cond.true704
  %280 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %virt, align 8
  %and742 = and i32 %281, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and742)
  %tobool743.not = icmp eq i32 %and742, 0
  br i1 %tobool743.not, label %do.body739.cond.false765_crit_edge, label %land.lhs.true744

do.body739.cond.false765_crit_edge:               ; preds = %do.body739
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false765

land.lhs.true744:                                 ; preds = %do.body739
  %funcs747 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %282 = ptrtoint ptr %funcs747 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %funcs747, align 4
  %tobool748.not = icmp eq ptr %283, null
  br i1 %tobool748.not, label %land.lhs.true744.cond.false765_crit_edge, label %land.lhs.true749

land.lhs.true744.cond.false765_crit_edge:         ; preds = %land.lhs.true744
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false765

land.lhs.true749:                                 ; preds = %land.lhs.true744
  %sriov_wreg753 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %283, i32 0, i32 12
  %284 = ptrtoint ptr %sriov_wreg753 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %sriov_wreg753, align 4
  %tobool754.not = icmp eq ptr %285, null
  br i1 %tobool754.not, label %land.lhs.true749.cond.false765_crit_edge, label %cond.true755

land.lhs.true749.cond.false765_crit_edge:         ; preds = %land.lhs.true749
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false765

cond.true755:                                     ; preds = %land.lhs.true749
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx761 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %286 = ptrtoint ptr %arrayidx761 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %arrayidx761, align 8
  %arrayidx763 = getelementptr i32, ptr %287, i32 1
  %288 = ptrtoint ptr %arrayidx763 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %arrayidx763, align 4
  %add764 = add i32 %289, 210
  tail call void %285(ptr noundef %adev, i32 noundef %add764, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end771

cond.false765:                                    ; preds = %land.lhs.true749.cond.false765_crit_edge, %land.lhs.true744.cond.false765_crit_edge, %do.body739.cond.false765_crit_edge
  %arrayidx767 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %290 = ptrtoint ptr %arrayidx767 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %arrayidx767, align 8
  %arrayidx769 = getelementptr i32, ptr %291, i32 1
  %292 = ptrtoint ptr %arrayidx769 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load i32, ptr %arrayidx769, align 4
  %add770 = add i32 %293, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add770, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end771

cond.end771:                                      ; preds = %cond.false765, %cond.true755
  %294 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %virt, align 8
  %and774 = and i32 %295, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and774)
  %tobool775.not = icmp eq i32 %and774, 0
  br i1 %tobool775.not, label %cond.end771.cond.false797_crit_edge, label %land.lhs.true776

cond.end771.cond.false797_crit_edge:              ; preds = %cond.end771
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false797

land.lhs.true776:                                 ; preds = %cond.end771
  %funcs779 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %296 = ptrtoint ptr %funcs779 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %funcs779, align 4
  %tobool780.not = icmp eq ptr %297, null
  br i1 %tobool780.not, label %land.lhs.true776.cond.false797_crit_edge, label %land.lhs.true781

land.lhs.true776.cond.false797_crit_edge:         ; preds = %land.lhs.true776
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false797

land.lhs.true781:                                 ; preds = %land.lhs.true776
  %sriov_wreg785 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %297, i32 0, i32 12
  %298 = ptrtoint ptr %sriov_wreg785 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %sriov_wreg785, align 4
  %tobool786.not = icmp eq ptr %299, null
  br i1 %tobool786.not, label %land.lhs.true781.cond.false797_crit_edge, label %cond.true787

land.lhs.true781.cond.false797_crit_edge:         ; preds = %land.lhs.true781
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false797

cond.true787:                                     ; preds = %land.lhs.true781
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx793 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %300 = ptrtoint ptr %arrayidx793 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load ptr, ptr %arrayidx793, align 8
  %arrayidx795 = getelementptr i32, ptr %301, i32 1
  %302 = ptrtoint ptr %arrayidx795 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %arrayidx795, align 4
  %add796 = add i32 %303, 211
  tail call void %299(ptr noundef %adev, i32 noundef %add796, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end803

cond.false797:                                    ; preds = %land.lhs.true781.cond.false797_crit_edge, %land.lhs.true776.cond.false797_crit_edge, %cond.end771.cond.false797_crit_edge
  %arrayidx799 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %304 = ptrtoint ptr %arrayidx799 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load ptr, ptr %arrayidx799, align 8
  %arrayidx801 = getelementptr i32, ptr %305, i32 1
  %306 = ptrtoint ptr %arrayidx801 to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load i32, ptr %arrayidx801, align 4
  %add802 = add i32 %307, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add802, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end803

cond.end803:                                      ; preds = %cond.false797, %cond.true787
  %308 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load i32, ptr %virt, align 8
  %and806 = and i32 %309, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and806)
  %tobool807.not = icmp eq i32 %and806, 0
  br i1 %tobool807.not, label %cond.end803.cond.false837_crit_edge, label %land.lhs.true808

cond.end803.cond.false837_crit_edge:              ; preds = %cond.end803
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false837

land.lhs.true808:                                 ; preds = %cond.end803
  %funcs811 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %310 = ptrtoint ptr %funcs811 to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load ptr, ptr %funcs811, align 4
  %tobool812.not = icmp eq ptr %311, null
  br i1 %tobool812.not, label %land.lhs.true808.cond.false837_crit_edge, label %land.lhs.true813

land.lhs.true808.cond.false837_crit_edge:         ; preds = %land.lhs.true808
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false837

land.lhs.true813:                                 ; preds = %land.lhs.true808
  %sriov_wreg817 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %311, i32 0, i32 12
  %312 = ptrtoint ptr %sriov_wreg817 to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load ptr, ptr %sriov_wreg817, align 4
  %tobool818.not = icmp eq ptr %313, null
  br i1 %tobool818.not, label %land.lhs.true813.cond.false837_crit_edge, label %cond.true819

land.lhs.true813.cond.false837_crit_edge:         ; preds = %land.lhs.true813
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false837

cond.true819:                                     ; preds = %land.lhs.true813
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx825 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %314 = ptrtoint ptr %arrayidx825 to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load ptr, ptr %arrayidx825, align 8
  %arrayidx827 = getelementptr i32, ptr %315, i32 1
  %316 = ptrtoint ptr %arrayidx827 to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load i32, ptr %arrayidx827, align 4
  %add828 = add i32 %317, 209
  %add833 = shl i32 %317, 16
  %or835 = add i32 %add833, 91947009
  tail call void %313(ptr noundef %adev, i32 noundef %add828, i32 noundef %or835, i32 noundef 0, i32 noundef 16) #7
  br label %do.body854

cond.false837:                                    ; preds = %land.lhs.true813.cond.false837_crit_edge, %land.lhs.true808.cond.false837_crit_edge, %cond.end803.cond.false837_crit_edge
  %arrayidx839 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %318 = ptrtoint ptr %arrayidx839 to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load ptr, ptr %arrayidx839, align 8
  %arrayidx841 = getelementptr i32, ptr %319, i32 1
  %320 = ptrtoint ptr %arrayidx841 to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load i32, ptr %arrayidx841, align 4
  %add842 = add i32 %321, 209
  %add847 = shl i32 %321, 16
  %or849 = add i32 %add847, 91947009
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add842, i32 noundef %or849, i32 noundef 0) #7
  br label %do.body854

do.body854:                                       ; preds = %cond.false837, %cond.true819
  %322 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load i32, ptr %virt, align 8
  %and857 = and i32 %323, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and857)
  %tobool858.not = icmp eq i32 %and857, 0
  br i1 %tobool858.not, label %do.body854.cond.false880_crit_edge, label %land.lhs.true859

do.body854.cond.false880_crit_edge:               ; preds = %do.body854
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false880

land.lhs.true859:                                 ; preds = %do.body854
  %funcs862 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %324 = ptrtoint ptr %funcs862 to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %funcs862, align 4
  %tobool863.not = icmp eq ptr %325, null
  br i1 %tobool863.not, label %land.lhs.true859.cond.false880_crit_edge, label %land.lhs.true864

land.lhs.true859.cond.false880_crit_edge:         ; preds = %land.lhs.true859
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false880

land.lhs.true864:                                 ; preds = %land.lhs.true859
  %sriov_wreg868 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %325, i32 0, i32 12
  %326 = ptrtoint ptr %sriov_wreg868 to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load ptr, ptr %sriov_wreg868, align 4
  %tobool869.not = icmp eq ptr %327, null
  br i1 %tobool869.not, label %land.lhs.true864.cond.false880_crit_edge, label %cond.true870

land.lhs.true864.cond.false880_crit_edge:         ; preds = %land.lhs.true864
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false880

cond.true870:                                     ; preds = %land.lhs.true864
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx876 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %328 = ptrtoint ptr %arrayidx876 to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load ptr, ptr %arrayidx876, align 8
  %arrayidx878 = getelementptr i32, ptr %329, i32 1
  %330 = ptrtoint ptr %arrayidx878 to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load i32, ptr %arrayidx878, align 4
  %add879 = add i32 %331, 210
  tail call void %327(ptr noundef %adev, i32 noundef %add879, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end886

cond.false880:                                    ; preds = %land.lhs.true864.cond.false880_crit_edge, %land.lhs.true859.cond.false880_crit_edge, %do.body854.cond.false880_crit_edge
  %arrayidx882 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %332 = ptrtoint ptr %arrayidx882 to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load ptr, ptr %arrayidx882, align 8
  %arrayidx884 = getelementptr i32, ptr %333, i32 1
  %334 = ptrtoint ptr %arrayidx884 to i32
  call void @__asan_load4_noabort(i32 %334)
  %335 = load i32, ptr %arrayidx884, align 4
  %add885 = add i32 %335, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add885, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end886

cond.end886:                                      ; preds = %cond.false880, %cond.true870
  %336 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load i32, ptr %virt, align 8
  %and889 = and i32 %337, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and889)
  %tobool890.not = icmp eq i32 %and889, 0
  br i1 %tobool890.not, label %cond.end886.cond.false912_crit_edge, label %land.lhs.true891

cond.end886.cond.false912_crit_edge:              ; preds = %cond.end886
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false912

land.lhs.true891:                                 ; preds = %cond.end886
  %funcs894 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %338 = ptrtoint ptr %funcs894 to i32
  call void @__asan_load4_noabort(i32 %338)
  %339 = load ptr, ptr %funcs894, align 4
  %tobool895.not = icmp eq ptr %339, null
  br i1 %tobool895.not, label %land.lhs.true891.cond.false912_crit_edge, label %land.lhs.true896

land.lhs.true891.cond.false912_crit_edge:         ; preds = %land.lhs.true891
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false912

land.lhs.true896:                                 ; preds = %land.lhs.true891
  %sriov_wreg900 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %339, i32 0, i32 12
  %340 = ptrtoint ptr %sriov_wreg900 to i32
  call void @__asan_load4_noabort(i32 %340)
  %341 = load ptr, ptr %sriov_wreg900, align 4
  %tobool901.not = icmp eq ptr %341, null
  br i1 %tobool901.not, label %land.lhs.true896.cond.false912_crit_edge, label %cond.true902

land.lhs.true896.cond.false912_crit_edge:         ; preds = %land.lhs.true896
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false912

cond.true902:                                     ; preds = %land.lhs.true896
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx908 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %342 = ptrtoint ptr %arrayidx908 to i32
  call void @__asan_load4_noabort(i32 %342)
  %343 = load ptr, ptr %arrayidx908, align 8
  %arrayidx910 = getelementptr i32, ptr %343, i32 1
  %344 = ptrtoint ptr %arrayidx910 to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load i32, ptr %arrayidx910, align 4
  %add911 = add i32 %345, 211
  tail call void %341(ptr noundef %adev, i32 noundef %add911, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end918

cond.false912:                                    ; preds = %land.lhs.true896.cond.false912_crit_edge, %land.lhs.true891.cond.false912_crit_edge, %cond.end886.cond.false912_crit_edge
  %arrayidx914 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %346 = ptrtoint ptr %arrayidx914 to i32
  call void @__asan_load4_noabort(i32 %346)
  %347 = load ptr, ptr %arrayidx914, align 8
  %arrayidx916 = getelementptr i32, ptr %347, i32 1
  %348 = ptrtoint ptr %arrayidx916 to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load i32, ptr %arrayidx916, align 4
  %add917 = add i32 %349, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add917, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end918

cond.end918:                                      ; preds = %cond.false912, %cond.true902
  %350 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load i32, ptr %virt, align 8
  %and921 = and i32 %351, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and921)
  %tobool922.not = icmp eq i32 %and921, 0
  br i1 %tobool922.not, label %cond.end918.cond.false952_crit_edge, label %land.lhs.true923

cond.end918.cond.false952_crit_edge:              ; preds = %cond.end918
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952

land.lhs.true923:                                 ; preds = %cond.end918
  %funcs926 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %352 = ptrtoint ptr %funcs926 to i32
  call void @__asan_load4_noabort(i32 %352)
  %353 = load ptr, ptr %funcs926, align 4
  %tobool927.not = icmp eq ptr %353, null
  br i1 %tobool927.not, label %land.lhs.true923.cond.false952_crit_edge, label %land.lhs.true928

land.lhs.true923.cond.false952_crit_edge:         ; preds = %land.lhs.true923
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952

land.lhs.true928:                                 ; preds = %land.lhs.true923
  %sriov_wreg932 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %353, i32 0, i32 12
  %354 = ptrtoint ptr %sriov_wreg932 to i32
  call void @__asan_load4_noabort(i32 %354)
  %355 = load ptr, ptr %sriov_wreg932, align 4
  %tobool933.not = icmp eq ptr %355, null
  br i1 %tobool933.not, label %land.lhs.true928.cond.false952_crit_edge, label %cond.true934

land.lhs.true928.cond.false952_crit_edge:         ; preds = %land.lhs.true928
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952

cond.true934:                                     ; preds = %land.lhs.true928
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx940 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %356 = ptrtoint ptr %arrayidx940 to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %arrayidx940, align 8
  %arrayidx942 = getelementptr i32, ptr %357, i32 1
  %358 = ptrtoint ptr %arrayidx942 to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load i32, ptr %arrayidx942, align 4
  %add943 = add i32 %359, 209
  %add948 = shl i32 %359, 16
  %or950 = add i32 %add948, 92078081
  tail call void %355(ptr noundef %adev, i32 noundef %add943, i32 noundef %or950, i32 noundef 0, i32 noundef 16) #7
  br label %do.end968

cond.false952:                                    ; preds = %land.lhs.true928.cond.false952_crit_edge, %land.lhs.true923.cond.false952_crit_edge, %cond.end918.cond.false952_crit_edge
  %arrayidx954 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %360 = ptrtoint ptr %arrayidx954 to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load ptr, ptr %arrayidx954, align 8
  %arrayidx956 = getelementptr i32, ptr %361, i32 1
  %362 = ptrtoint ptr %arrayidx956 to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load i32, ptr %arrayidx956, align 4
  %add957 = add i32 %363, 209
  %add962 = shl i32 %363, 16
  %or964 = add i32 %add962, 92078081
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add957, i32 noundef %or964, i32 noundef 0) #7
  br label %do.end968

do.end968:                                        ; preds = %cond.false952, %cond.true934
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 2
  %364 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load ptr, ptr %fw.i, align 8
  %366 = ptrtoint ptr %365 to i32
  call void @__asan_load4_noabort(i32 %366)
  %367 = load i32, ptr %365, align 4
  %add2.i = add i32 %367, 4099
  %and.i = and i32 %add2.i, -4096
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 1
  %368 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %368)
  %369 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %369)
  %cmp.i = icmp eq i32 %369, 2
  %370 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %370)
  %371 = load i32, ptr %virt, align 8
  %and3.i = and i32 %371, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i)
  %tobool.not.i = icmp eq i32 %and3.i, 0
  br i1 %cmp.i, label %do.body.i, label %do.body343.i

do.body.i:                                        ; preds = %do.end968
  br i1 %tobool.not.i, label %do.body.i.cond.false.i_crit_edge, label %land.lhs.true.i

do.body.i.cond.false.i_crit_edge:                 ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %do.body.i
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %372 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load ptr, ptr %funcs.i, align 4
  %tobool4.not.i = icmp eq ptr %373, null
  br i1 %tobool4.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true5.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true5.i:                                 ; preds = %land.lhs.true.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %373, i32 0, i32 12
  %374 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool9.not.i = icmp eq ptr %375, null
  br i1 %tobool9.not.i, label %land.lhs.true5.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true5.i.cond.false.i_crit_edge:          ; preds = %land.lhs.true5.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true5.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %376 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx15.i = getelementptr i32, ptr %377, i32 1
  %378 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load i32, ptr %arrayidx15.i, align 4
  %add16.i = add i32 %379, 210
  %tmr_mc_addr_lo.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 5
  %380 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %380)
  %381 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  tail call void %375(ptr noundef %adev, i32 noundef %add16.i, i32 noundef %381, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true5.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %do.body.i.cond.false.i_crit_edge
  %arrayidx20.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %382 = ptrtoint ptr %arrayidx20.i to i32
  call void @__asan_load4_noabort(i32 %382)
  %383 = load ptr, ptr %arrayidx20.i, align 8
  %arrayidx22.i = getelementptr i32, ptr %383, i32 1
  %384 = ptrtoint ptr %arrayidx22.i to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load i32, ptr %arrayidx22.i, align 4
  %add23.i = add i32 %385, 210
  %tmr_mc_addr_lo27.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 5
  %386 = ptrtoint ptr %tmr_mc_addr_lo27.i to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load i32, ptr %tmr_mc_addr_lo27.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add23.i, i32 noundef %387, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %388 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %388)
  %389 = load i32, ptr %virt, align 8
  %and30.i = and i32 %389, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and30.i)
  %tobool31.not.i = icmp eq i32 %and30.i, 0
  br i1 %tobool31.not.i, label %cond.end.i.cond.false53.i_crit_edge, label %land.lhs.true32.i

cond.end.i.cond.false53.i_crit_edge:              ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false53.i

land.lhs.true32.i:                                ; preds = %cond.end.i
  %funcs35.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %390 = ptrtoint ptr %funcs35.i to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load ptr, ptr %funcs35.i, align 4
  %tobool36.not.i = icmp eq ptr %391, null
  br i1 %tobool36.not.i, label %land.lhs.true32.i.cond.false53.i_crit_edge, label %land.lhs.true37.i

land.lhs.true32.i.cond.false53.i_crit_edge:       ; preds = %land.lhs.true32.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false53.i

land.lhs.true37.i:                                ; preds = %land.lhs.true32.i
  %sriov_wreg41.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %391, i32 0, i32 12
  %392 = ptrtoint ptr %sriov_wreg41.i to i32
  call void @__asan_load4_noabort(i32 %392)
  %393 = load ptr, ptr %sriov_wreg41.i, align 4
  %tobool42.not.i = icmp eq ptr %393, null
  br i1 %tobool42.not.i, label %land.lhs.true37.i.cond.false53.i_crit_edge, label %cond.true43.i

land.lhs.true37.i.cond.false53.i_crit_edge:       ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false53.i

cond.true43.i:                                    ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx49.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %394 = ptrtoint ptr %arrayidx49.i to i32
  call void @__asan_load4_noabort(i32 %394)
  %395 = load ptr, ptr %arrayidx49.i, align 8
  %arrayidx51.i = getelementptr i32, ptr %395, i32 1
  %396 = ptrtoint ptr %arrayidx51.i to i32
  call void @__asan_load4_noabort(i32 %396)
  %397 = load i32, ptr %arrayidx51.i, align 4
  %add52.i = add i32 %397, 211
  tail call void %393(ptr noundef %adev, i32 noundef %add52.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end59.i

cond.false53.i:                                   ; preds = %land.lhs.true37.i.cond.false53.i_crit_edge, %land.lhs.true32.i.cond.false53.i_crit_edge, %cond.end.i.cond.false53.i_crit_edge
  %arrayidx55.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %398 = ptrtoint ptr %arrayidx55.i to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %arrayidx55.i, align 8
  %arrayidx57.i = getelementptr i32, ptr %399, i32 1
  %400 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load i32, ptr %arrayidx57.i, align 4
  %add58.i = add i32 %401, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add58.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end59.i

cond.end59.i:                                     ; preds = %cond.false53.i, %cond.true43.i
  %402 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load i32, ptr %virt, align 8
  %and62.i = and i32 %403, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and62.i)
  %tobool63.not.i = icmp eq i32 %and62.i, 0
  br i1 %tobool63.not.i, label %cond.end59.i.cond.false91.i_crit_edge, label %land.lhs.true64.i

cond.end59.i.cond.false91.i_crit_edge:            ; preds = %cond.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false91.i

land.lhs.true64.i:                                ; preds = %cond.end59.i
  %funcs67.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %404 = ptrtoint ptr %funcs67.i to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load ptr, ptr %funcs67.i, align 4
  %tobool68.not.i = icmp eq ptr %405, null
  br i1 %tobool68.not.i, label %land.lhs.true64.i.cond.false91.i_crit_edge, label %land.lhs.true69.i

land.lhs.true64.i.cond.false91.i_crit_edge:       ; preds = %land.lhs.true64.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false91.i

land.lhs.true69.i:                                ; preds = %land.lhs.true64.i
  %sriov_wreg73.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %405, i32 0, i32 12
  %406 = ptrtoint ptr %sriov_wreg73.i to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load ptr, ptr %sriov_wreg73.i, align 4
  %tobool74.not.i = icmp eq ptr %407, null
  br i1 %tobool74.not.i, label %land.lhs.true69.i.cond.false91.i_crit_edge, label %cond.true75.i

land.lhs.true69.i.cond.false91.i_crit_edge:       ; preds = %land.lhs.true69.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false91.i

cond.true75.i:                                    ; preds = %land.lhs.true69.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx81.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %408 = ptrtoint ptr %arrayidx81.i to i32
  call void @__asan_load4_noabort(i32 %408)
  %409 = load ptr, ptr %arrayidx81.i, align 8
  %arrayidx83.i = getelementptr i32, ptr %409, i32 1
  %410 = ptrtoint ptr %arrayidx83.i to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load i32, ptr %arrayidx83.i, align 4
  %add84.i = add i32 %411, 209
  %add89.i = shl i32 %411, 16
  %or.i = add i32 %add89.i, 73334785
  tail call void %407(ptr noundef %adev, i32 noundef %add84.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body106.i

cond.false91.i:                                   ; preds = %land.lhs.true69.i.cond.false91.i_crit_edge, %land.lhs.true64.i.cond.false91.i_crit_edge, %cond.end59.i.cond.false91.i_crit_edge
  %arrayidx93.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %412 = ptrtoint ptr %arrayidx93.i to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load ptr, ptr %arrayidx93.i, align 8
  %arrayidx95.i = getelementptr i32, ptr %413, i32 1
  %414 = ptrtoint ptr %arrayidx95.i to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load i32, ptr %arrayidx95.i, align 4
  %add96.i = add i32 %415, 209
  %add101.i = shl i32 %415, 16
  %or103.i = add i32 %add101.i, 73334785
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add96.i, i32 noundef %or103.i, i32 noundef 0) #7
  br label %do.body106.i

do.body106.i:                                     ; preds = %cond.false91.i, %cond.true75.i
  %416 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load i32, ptr %virt, align 8
  %and109.i = and i32 %417, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and109.i)
  %tobool110.not.i = icmp eq i32 %and109.i, 0
  br i1 %tobool110.not.i, label %do.body106.i.cond.false135.i_crit_edge, label %land.lhs.true111.i

do.body106.i.cond.false135.i_crit_edge:           ; preds = %do.body106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false135.i

land.lhs.true111.i:                               ; preds = %do.body106.i
  %funcs114.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %418 = ptrtoint ptr %funcs114.i to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load ptr, ptr %funcs114.i, align 4
  %tobool115.not.i = icmp eq ptr %419, null
  br i1 %tobool115.not.i, label %land.lhs.true111.i.cond.false135.i_crit_edge, label %land.lhs.true116.i

land.lhs.true111.i.cond.false135.i_crit_edge:     ; preds = %land.lhs.true111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false135.i

land.lhs.true116.i:                               ; preds = %land.lhs.true111.i
  %sriov_wreg120.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %419, i32 0, i32 12
  %420 = ptrtoint ptr %sriov_wreg120.i to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load ptr, ptr %sriov_wreg120.i, align 4
  %tobool121.not.i = icmp eq ptr %421, null
  br i1 %tobool121.not.i, label %land.lhs.true116.i.cond.false135.i_crit_edge, label %cond.true122.i

land.lhs.true116.i.cond.false135.i_crit_edge:     ; preds = %land.lhs.true116.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false135.i

cond.true122.i:                                   ; preds = %land.lhs.true116.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx128.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %422 = ptrtoint ptr %arrayidx128.i to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load ptr, ptr %arrayidx128.i, align 8
  %arrayidx130.i = getelementptr i32, ptr %423, i32 1
  %424 = ptrtoint ptr %arrayidx130.i to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load i32, ptr %arrayidx130.i, align 4
  %add131.i = add i32 %425, 210
  %tmr_mc_addr_hi.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 6
  %426 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  tail call void %421(ptr noundef %adev, i32 noundef %add131.i, i32 noundef %427, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end145.i

cond.false135.i:                                  ; preds = %land.lhs.true116.i.cond.false135.i_crit_edge, %land.lhs.true111.i.cond.false135.i_crit_edge, %do.body106.i.cond.false135.i_crit_edge
  %arrayidx137.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %428 = ptrtoint ptr %arrayidx137.i to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load ptr, ptr %arrayidx137.i, align 8
  %arrayidx139.i = getelementptr i32, ptr %429, i32 1
  %430 = ptrtoint ptr %arrayidx139.i to i32
  call void @__asan_load4_noabort(i32 %430)
  %431 = load i32, ptr %arrayidx139.i, align 4
  %add140.i = add i32 %431, 210
  %tmr_mc_addr_hi144.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 6
  %432 = ptrtoint ptr %tmr_mc_addr_hi144.i to i32
  call void @__asan_load4_noabort(i32 %432)
  %433 = load i32, ptr %tmr_mc_addr_hi144.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add140.i, i32 noundef %433, i32 noundef 0) #7
  br label %cond.end145.i

cond.end145.i:                                    ; preds = %cond.false135.i, %cond.true122.i
  %434 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load i32, ptr %virt, align 8
  %and148.i = and i32 %435, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and148.i)
  %tobool149.not.i = icmp eq i32 %and148.i, 0
  br i1 %tobool149.not.i, label %cond.end145.i.cond.false171.i_crit_edge, label %land.lhs.true150.i

cond.end145.i.cond.false171.i_crit_edge:          ; preds = %cond.end145.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false171.i

land.lhs.true150.i:                               ; preds = %cond.end145.i
  %funcs153.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %436 = ptrtoint ptr %funcs153.i to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load ptr, ptr %funcs153.i, align 4
  %tobool154.not.i = icmp eq ptr %437, null
  br i1 %tobool154.not.i, label %land.lhs.true150.i.cond.false171.i_crit_edge, label %land.lhs.true155.i

land.lhs.true150.i.cond.false171.i_crit_edge:     ; preds = %land.lhs.true150.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false171.i

land.lhs.true155.i:                               ; preds = %land.lhs.true150.i
  %sriov_wreg159.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %437, i32 0, i32 12
  %438 = ptrtoint ptr %sriov_wreg159.i to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load ptr, ptr %sriov_wreg159.i, align 4
  %tobool160.not.i = icmp eq ptr %439, null
  br i1 %tobool160.not.i, label %land.lhs.true155.i.cond.false171.i_crit_edge, label %cond.true161.i

land.lhs.true155.i.cond.false171.i_crit_edge:     ; preds = %land.lhs.true155.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false171.i

cond.true161.i:                                   ; preds = %land.lhs.true155.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx167.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %440 = ptrtoint ptr %arrayidx167.i to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load ptr, ptr %arrayidx167.i, align 8
  %arrayidx169.i = getelementptr i32, ptr %441, i32 1
  %442 = ptrtoint ptr %arrayidx169.i to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load i32, ptr %arrayidx169.i, align 4
  %add170.i = add i32 %443, 211
  tail call void %439(ptr noundef %adev, i32 noundef %add170.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end177.i

cond.false171.i:                                  ; preds = %land.lhs.true155.i.cond.false171.i_crit_edge, %land.lhs.true150.i.cond.false171.i_crit_edge, %cond.end145.i.cond.false171.i_crit_edge
  %arrayidx173.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %444 = ptrtoint ptr %arrayidx173.i to i32
  call void @__asan_load4_noabort(i32 %444)
  %445 = load ptr, ptr %arrayidx173.i, align 8
  %arrayidx175.i = getelementptr i32, ptr %445, i32 1
  %446 = ptrtoint ptr %arrayidx175.i to i32
  call void @__asan_load4_noabort(i32 %446)
  %447 = load i32, ptr %arrayidx175.i, align 4
  %add176.i = add i32 %447, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add176.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end177.i

cond.end177.i:                                    ; preds = %cond.false171.i, %cond.true161.i
  %448 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %448)
  %449 = load i32, ptr %virt, align 8
  %and180.i = and i32 %449, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and180.i)
  %tobool181.not.i = icmp eq i32 %and180.i, 0
  br i1 %tobool181.not.i, label %cond.end177.i.cond.false211.i_crit_edge, label %land.lhs.true182.i

cond.end177.i.cond.false211.i_crit_edge:          ; preds = %cond.end177.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false211.i

land.lhs.true182.i:                               ; preds = %cond.end177.i
  %funcs185.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %450 = ptrtoint ptr %funcs185.i to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load ptr, ptr %funcs185.i, align 4
  %tobool186.not.i = icmp eq ptr %451, null
  br i1 %tobool186.not.i, label %land.lhs.true182.i.cond.false211.i_crit_edge, label %land.lhs.true187.i

land.lhs.true182.i.cond.false211.i_crit_edge:     ; preds = %land.lhs.true182.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false211.i

land.lhs.true187.i:                               ; preds = %land.lhs.true182.i
  %sriov_wreg191.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %451, i32 0, i32 12
  %452 = ptrtoint ptr %sriov_wreg191.i to i32
  call void @__asan_load4_noabort(i32 %452)
  %453 = load ptr, ptr %sriov_wreg191.i, align 4
  %tobool192.not.i = icmp eq ptr %453, null
  br i1 %tobool192.not.i, label %land.lhs.true187.i.cond.false211.i_crit_edge, label %cond.true193.i

land.lhs.true187.i.cond.false211.i_crit_edge:     ; preds = %land.lhs.true187.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false211.i

cond.true193.i:                                   ; preds = %land.lhs.true187.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx199.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %454 = ptrtoint ptr %arrayidx199.i to i32
  call void @__asan_load4_noabort(i32 %454)
  %455 = load ptr, ptr %arrayidx199.i, align 8
  %arrayidx201.i = getelementptr i32, ptr %455, i32 1
  %456 = ptrtoint ptr %arrayidx201.i to i32
  call void @__asan_load4_noabort(i32 %456)
  %457 = load i32, ptr %arrayidx201.i, align 4
  %add202.i = add i32 %457, 209
  %add207.i = shl i32 %457, 16
  %or209.i = add i32 %add207.i, 73269249
  tail call void %453(ptr noundef %adev, i32 noundef %add202.i, i32 noundef %or209.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body228.i

cond.false211.i:                                  ; preds = %land.lhs.true187.i.cond.false211.i_crit_edge, %land.lhs.true182.i.cond.false211.i_crit_edge, %cond.end177.i.cond.false211.i_crit_edge
  %arrayidx213.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %458 = ptrtoint ptr %arrayidx213.i to i32
  call void @__asan_load4_noabort(i32 %458)
  %459 = load ptr, ptr %arrayidx213.i, align 8
  %arrayidx215.i = getelementptr i32, ptr %459, i32 1
  %460 = ptrtoint ptr %arrayidx215.i to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load i32, ptr %arrayidx215.i, align 4
  %add216.i = add i32 %461, 209
  %add221.i = shl i32 %461, 16
  %or223.i = add i32 %add221.i, 73269249
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add216.i, i32 noundef %or223.i, i32 noundef 0) #7
  br label %do.body228.i

do.body228.i:                                     ; preds = %cond.false211.i, %cond.true193.i
  %462 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load i32, ptr %virt, align 8
  %and231.i = and i32 %463, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and231.i)
  %tobool232.not.i = icmp eq i32 %and231.i, 0
  br i1 %tobool232.not.i, label %do.body228.i.cond.false254.i_crit_edge, label %land.lhs.true233.i

do.body228.i.cond.false254.i_crit_edge:           ; preds = %do.body228.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false254.i

land.lhs.true233.i:                               ; preds = %do.body228.i
  %funcs236.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %464 = ptrtoint ptr %funcs236.i to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load ptr, ptr %funcs236.i, align 4
  %tobool237.not.i = icmp eq ptr %465, null
  br i1 %tobool237.not.i, label %land.lhs.true233.i.cond.false254.i_crit_edge, label %land.lhs.true238.i

land.lhs.true233.i.cond.false254.i_crit_edge:     ; preds = %land.lhs.true233.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false254.i

land.lhs.true238.i:                               ; preds = %land.lhs.true233.i
  %sriov_wreg242.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %465, i32 0, i32 12
  %466 = ptrtoint ptr %sriov_wreg242.i to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load ptr, ptr %sriov_wreg242.i, align 4
  %tobool243.not.i = icmp eq ptr %467, null
  br i1 %tobool243.not.i, label %land.lhs.true238.i.cond.false254.i_crit_edge, label %cond.true244.i

land.lhs.true238.i.cond.false254.i_crit_edge:     ; preds = %land.lhs.true238.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false254.i

cond.true244.i:                                   ; preds = %land.lhs.true238.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx250.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %468 = ptrtoint ptr %arrayidx250.i to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load ptr, ptr %arrayidx250.i, align 8
  %arrayidx252.i = getelementptr i32, ptr %469, i32 1
  %470 = ptrtoint ptr %arrayidx252.i to i32
  call void @__asan_load4_noabort(i32 %470)
  %471 = load i32, ptr %arrayidx252.i, align 4
  %add253.i = add i32 %471, 210
  tail call void %467(ptr noundef %adev, i32 noundef %add253.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end260.i

cond.false254.i:                                  ; preds = %land.lhs.true238.i.cond.false254.i_crit_edge, %land.lhs.true233.i.cond.false254.i_crit_edge, %do.body228.i.cond.false254.i_crit_edge
  %arrayidx256.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %472 = ptrtoint ptr %arrayidx256.i to i32
  call void @__asan_load4_noabort(i32 %472)
  %473 = load ptr, ptr %arrayidx256.i, align 8
  %arrayidx258.i = getelementptr i32, ptr %473, i32 1
  %474 = ptrtoint ptr %arrayidx258.i to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load i32, ptr %arrayidx258.i, align 4
  %add259.i = add i32 %475, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add259.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end260.i

cond.end260.i:                                    ; preds = %cond.false254.i, %cond.true244.i
  %476 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load i32, ptr %virt, align 8
  %and263.i = and i32 %477, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and263.i)
  %tobool264.not.i = icmp eq i32 %and263.i, 0
  br i1 %tobool264.not.i, label %cond.end260.i.cond.false286.i_crit_edge, label %land.lhs.true265.i

cond.end260.i.cond.false286.i_crit_edge:          ; preds = %cond.end260.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false286.i

land.lhs.true265.i:                               ; preds = %cond.end260.i
  %funcs268.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %478 = ptrtoint ptr %funcs268.i to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load ptr, ptr %funcs268.i, align 4
  %tobool269.not.i = icmp eq ptr %479, null
  br i1 %tobool269.not.i, label %land.lhs.true265.i.cond.false286.i_crit_edge, label %land.lhs.true270.i

land.lhs.true265.i.cond.false286.i_crit_edge:     ; preds = %land.lhs.true265.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false286.i

land.lhs.true270.i:                               ; preds = %land.lhs.true265.i
  %sriov_wreg274.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %479, i32 0, i32 12
  %480 = ptrtoint ptr %sriov_wreg274.i to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load ptr, ptr %sriov_wreg274.i, align 4
  %tobool275.not.i = icmp eq ptr %481, null
  br i1 %tobool275.not.i, label %land.lhs.true270.i.cond.false286.i_crit_edge, label %cond.true276.i

land.lhs.true270.i.cond.false286.i_crit_edge:     ; preds = %land.lhs.true270.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false286.i

cond.true276.i:                                   ; preds = %land.lhs.true270.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx282.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %482 = ptrtoint ptr %arrayidx282.i to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %arrayidx282.i, align 8
  %arrayidx284.i = getelementptr i32, ptr %483, i32 1
  %484 = ptrtoint ptr %arrayidx284.i to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load i32, ptr %arrayidx284.i, align 4
  %add285.i = add i32 %485, 211
  tail call void %481(ptr noundef %adev, i32 noundef %add285.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end292.i

cond.false286.i:                                  ; preds = %land.lhs.true270.i.cond.false286.i_crit_edge, %land.lhs.true265.i.cond.false286.i_crit_edge, %cond.end260.i.cond.false286.i_crit_edge
  %arrayidx288.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %486 = ptrtoint ptr %arrayidx288.i to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load ptr, ptr %arrayidx288.i, align 8
  %arrayidx290.i = getelementptr i32, ptr %487, i32 1
  %488 = ptrtoint ptr %arrayidx290.i to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %arrayidx290.i, align 4
  %add291.i = add i32 %489, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add291.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end292.i

cond.end292.i:                                    ; preds = %cond.false286.i, %cond.true276.i
  %490 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load i32, ptr %virt, align 8
  %and295.i = and i32 %491, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and295.i)
  %tobool296.not.i = icmp eq i32 %and295.i, 0
  br i1 %tobool296.not.i, label %cond.end292.i.cond.false326.i_crit_edge, label %land.lhs.true297.i

cond.end292.i.cond.false326.i_crit_edge:          ; preds = %cond.end292.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false326.i

land.lhs.true297.i:                               ; preds = %cond.end292.i
  %funcs300.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %492 = ptrtoint ptr %funcs300.i to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load ptr, ptr %funcs300.i, align 4
  %tobool301.not.i = icmp eq ptr %493, null
  br i1 %tobool301.not.i, label %land.lhs.true297.i.cond.false326.i_crit_edge, label %land.lhs.true302.i

land.lhs.true297.i.cond.false326.i_crit_edge:     ; preds = %land.lhs.true297.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false326.i

land.lhs.true302.i:                               ; preds = %land.lhs.true297.i
  %sriov_wreg306.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %493, i32 0, i32 12
  %494 = ptrtoint ptr %sriov_wreg306.i to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load ptr, ptr %sriov_wreg306.i, align 4
  %tobool307.not.i = icmp eq ptr %495, null
  br i1 %tobool307.not.i, label %land.lhs.true302.i.cond.false326.i_crit_edge, label %cond.true308.i

land.lhs.true302.i.cond.false326.i_crit_edge:     ; preds = %land.lhs.true302.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false326.i

cond.true308.i:                                   ; preds = %land.lhs.true302.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx314.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %496 = ptrtoint ptr %arrayidx314.i to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load ptr, ptr %arrayidx314.i, align 8
  %arrayidx316.i = getelementptr i32, ptr %497, i32 1
  %498 = ptrtoint ptr %arrayidx316.i to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load i32, ptr %arrayidx316.i, align 4
  %add317.i = add i32 %499, 209
  %add322.i = shl i32 %499, 16
  %or324.i = add i32 %add322.i, 92405761
  tail call void %495(ptr noundef %adev, i32 noundef %add317.i, i32 noundef %or324.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body709.i

cond.false326.i:                                  ; preds = %land.lhs.true302.i.cond.false326.i_crit_edge, %land.lhs.true297.i.cond.false326.i_crit_edge, %cond.end292.i.cond.false326.i_crit_edge
  %arrayidx328.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %500 = ptrtoint ptr %arrayidx328.i to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %arrayidx328.i, align 8
  %arrayidx330.i = getelementptr i32, ptr %501, i32 1
  %502 = ptrtoint ptr %arrayidx330.i to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load i32, ptr %arrayidx330.i, align 4
  %add331.i = add i32 %503, 209
  %add336.i = shl i32 %503, 16
  %or338.i = add i32 %add336.i, 92405761
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add331.i, i32 noundef %or338.i, i32 noundef 0) #7
  br label %do.body709.i

do.body343.i:                                     ; preds = %do.end968
  br i1 %tobool.not.i, label %do.body343.i.cond.false371.i_crit_edge, label %land.lhs.true348.i

do.body343.i.cond.false371.i_crit_edge:           ; preds = %do.body343.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false371.i

land.lhs.true348.i:                               ; preds = %do.body343.i
  %funcs351.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %504 = ptrtoint ptr %funcs351.i to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load ptr, ptr %funcs351.i, align 4
  %tobool352.not.i = icmp eq ptr %505, null
  br i1 %tobool352.not.i, label %land.lhs.true348.i.cond.false371.i_crit_edge, label %land.lhs.true353.i

land.lhs.true348.i.cond.false371.i_crit_edge:     ; preds = %land.lhs.true348.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false371.i

land.lhs.true353.i:                               ; preds = %land.lhs.true348.i
  %sriov_wreg357.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %505, i32 0, i32 12
  %506 = ptrtoint ptr %sriov_wreg357.i to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load ptr, ptr %sriov_wreg357.i, align 4
  %tobool358.not.i = icmp eq ptr %507, null
  br i1 %tobool358.not.i, label %land.lhs.true353.i.cond.false371.i_crit_edge, label %cond.true359.i

land.lhs.true353.i.cond.false371.i_crit_edge:     ; preds = %land.lhs.true353.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false371.i

cond.true359.i:                                   ; preds = %land.lhs.true353.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx365.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %508 = ptrtoint ptr %arrayidx365.i to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load ptr, ptr %arrayidx365.i, align 8
  %arrayidx367.i = getelementptr i32, ptr %509, i32 1
  %510 = ptrtoint ptr %arrayidx367.i to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load i32, ptr %arrayidx367.i, align 4
  %add368.i = add i32 %511, 210
  %gpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %512 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %512)
  %513 = load i64, ptr %gpu_addr.i, align 8
  %conv.i = trunc i64 %513 to i32
  tail call void %507(ptr noundef %adev, i32 noundef %add368.i, i32 noundef %conv.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end383.i

cond.false371.i:                                  ; preds = %land.lhs.true353.i.cond.false371.i_crit_edge, %land.lhs.true348.i.cond.false371.i_crit_edge, %do.body343.i.cond.false371.i_crit_edge
  %arrayidx373.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %514 = ptrtoint ptr %arrayidx373.i to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load ptr, ptr %arrayidx373.i, align 8
  %arrayidx375.i = getelementptr i32, ptr %515, i32 1
  %516 = ptrtoint ptr %arrayidx375.i to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load i32, ptr %arrayidx375.i, align 4
  %add376.i = add i32 %517, 210
  %gpu_addr380.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %518 = ptrtoint ptr %gpu_addr380.i to i32
  call void @__asan_load8_noabort(i32 %518)
  %519 = load i64, ptr %gpu_addr380.i, align 8
  %conv382.i = trunc i64 %519 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add376.i, i32 noundef %conv382.i, i32 noundef 0) #7
  br label %cond.end383.i

cond.end383.i:                                    ; preds = %cond.false371.i, %cond.true359.i
  %520 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load i32, ptr %virt, align 8
  %and386.i = and i32 %521, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and386.i)
  %tobool387.not.i = icmp eq i32 %and386.i, 0
  br i1 %tobool387.not.i, label %cond.end383.i.cond.false409.i_crit_edge, label %land.lhs.true388.i

cond.end383.i.cond.false409.i_crit_edge:          ; preds = %cond.end383.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i

land.lhs.true388.i:                               ; preds = %cond.end383.i
  %funcs391.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %522 = ptrtoint ptr %funcs391.i to i32
  call void @__asan_load4_noabort(i32 %522)
  %523 = load ptr, ptr %funcs391.i, align 4
  %tobool392.not.i = icmp eq ptr %523, null
  br i1 %tobool392.not.i, label %land.lhs.true388.i.cond.false409.i_crit_edge, label %land.lhs.true393.i

land.lhs.true388.i.cond.false409.i_crit_edge:     ; preds = %land.lhs.true388.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i

land.lhs.true393.i:                               ; preds = %land.lhs.true388.i
  %sriov_wreg397.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %523, i32 0, i32 12
  %524 = ptrtoint ptr %sriov_wreg397.i to i32
  call void @__asan_load4_noabort(i32 %524)
  %525 = load ptr, ptr %sriov_wreg397.i, align 4
  %tobool398.not.i = icmp eq ptr %525, null
  br i1 %tobool398.not.i, label %land.lhs.true393.i.cond.false409.i_crit_edge, label %cond.true399.i

land.lhs.true393.i.cond.false409.i_crit_edge:     ; preds = %land.lhs.true393.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i

cond.true399.i:                                   ; preds = %land.lhs.true393.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx405.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %526 = ptrtoint ptr %arrayidx405.i to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %arrayidx405.i, align 8
  %arrayidx407.i = getelementptr i32, ptr %527, i32 1
  %528 = ptrtoint ptr %arrayidx407.i to i32
  call void @__asan_load4_noabort(i32 %528)
  %529 = load i32, ptr %arrayidx407.i, align 4
  %add408.i = add i32 %529, 211
  tail call void %525(ptr noundef %adev, i32 noundef %add408.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end415.i

cond.false409.i:                                  ; preds = %land.lhs.true393.i.cond.false409.i_crit_edge, %land.lhs.true388.i.cond.false409.i_crit_edge, %cond.end383.i.cond.false409.i_crit_edge
  %arrayidx411.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %530 = ptrtoint ptr %arrayidx411.i to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load ptr, ptr %arrayidx411.i, align 8
  %arrayidx413.i = getelementptr i32, ptr %531, i32 1
  %532 = ptrtoint ptr %arrayidx413.i to i32
  call void @__asan_load4_noabort(i32 %532)
  %533 = load i32, ptr %arrayidx413.i, align 4
  %add414.i = add i32 %533, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add414.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end415.i

cond.end415.i:                                    ; preds = %cond.false409.i, %cond.true399.i
  %534 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %534)
  %535 = load i32, ptr %virt, align 8
  %and418.i = and i32 %535, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and418.i)
  %tobool419.not.i = icmp eq i32 %and418.i, 0
  br i1 %tobool419.not.i, label %cond.end415.i.cond.false449.i_crit_edge, label %land.lhs.true420.i

cond.end415.i.cond.false449.i_crit_edge:          ; preds = %cond.end415.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false449.i

land.lhs.true420.i:                               ; preds = %cond.end415.i
  %funcs423.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %536 = ptrtoint ptr %funcs423.i to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load ptr, ptr %funcs423.i, align 4
  %tobool424.not.i = icmp eq ptr %537, null
  br i1 %tobool424.not.i, label %land.lhs.true420.i.cond.false449.i_crit_edge, label %land.lhs.true425.i

land.lhs.true420.i.cond.false449.i_crit_edge:     ; preds = %land.lhs.true420.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false449.i

land.lhs.true425.i:                               ; preds = %land.lhs.true420.i
  %sriov_wreg429.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %537, i32 0, i32 12
  %538 = ptrtoint ptr %sriov_wreg429.i to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load ptr, ptr %sriov_wreg429.i, align 4
  %tobool430.not.i = icmp eq ptr %539, null
  br i1 %tobool430.not.i, label %land.lhs.true425.i.cond.false449.i_crit_edge, label %cond.true431.i

land.lhs.true425.i.cond.false449.i_crit_edge:     ; preds = %land.lhs.true425.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false449.i

cond.true431.i:                                   ; preds = %land.lhs.true425.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx437.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %540 = ptrtoint ptr %arrayidx437.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load ptr, ptr %arrayidx437.i, align 8
  %arrayidx439.i = getelementptr i32, ptr %541, i32 1
  %542 = ptrtoint ptr %arrayidx439.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %arrayidx439.i, align 4
  %add440.i = add i32 %543, 209
  %add445.i = shl i32 %543, 16
  %or447.i = add i32 %add445.i, 73334785
  tail call void %539(ptr noundef %adev, i32 noundef %add440.i, i32 noundef %or447.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body466.i

cond.false449.i:                                  ; preds = %land.lhs.true425.i.cond.false449.i_crit_edge, %land.lhs.true420.i.cond.false449.i_crit_edge, %cond.end415.i.cond.false449.i_crit_edge
  %arrayidx451.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %544 = ptrtoint ptr %arrayidx451.i to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load ptr, ptr %arrayidx451.i, align 8
  %arrayidx453.i = getelementptr i32, ptr %545, i32 1
  %546 = ptrtoint ptr %arrayidx453.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load i32, ptr %arrayidx453.i, align 4
  %add454.i = add i32 %547, 209
  %add459.i = shl i32 %547, 16
  %or461.i = add i32 %add459.i, 73334785
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add454.i, i32 noundef %or461.i, i32 noundef 0) #7
  br label %do.body466.i

do.body466.i:                                     ; preds = %cond.false449.i, %cond.true431.i
  %548 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load i32, ptr %virt, align 8
  %and469.i = and i32 %549, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and469.i)
  %tobool470.not.i = icmp eq i32 %and469.i, 0
  br i1 %tobool470.not.i, label %do.body466.i.cond.false498.i_crit_edge, label %land.lhs.true471.i

do.body466.i.cond.false498.i_crit_edge:           ; preds = %do.body466.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false498.i

land.lhs.true471.i:                               ; preds = %do.body466.i
  %funcs474.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %550 = ptrtoint ptr %funcs474.i to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %funcs474.i, align 4
  %tobool475.not.i = icmp eq ptr %551, null
  br i1 %tobool475.not.i, label %land.lhs.true471.i.cond.false498.i_crit_edge, label %land.lhs.true476.i

land.lhs.true471.i.cond.false498.i_crit_edge:     ; preds = %land.lhs.true471.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false498.i

land.lhs.true476.i:                               ; preds = %land.lhs.true471.i
  %sriov_wreg480.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %551, i32 0, i32 12
  %552 = ptrtoint ptr %sriov_wreg480.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load ptr, ptr %sriov_wreg480.i, align 4
  %tobool481.not.i = icmp eq ptr %553, null
  br i1 %tobool481.not.i, label %land.lhs.true476.i.cond.false498.i_crit_edge, label %cond.true482.i

land.lhs.true476.i.cond.false498.i_crit_edge:     ; preds = %land.lhs.true476.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false498.i

cond.true482.i:                                   ; preds = %land.lhs.true476.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx488.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %554 = ptrtoint ptr %arrayidx488.i to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load ptr, ptr %arrayidx488.i, align 8
  %arrayidx490.i = getelementptr i32, ptr %555, i32 1
  %556 = ptrtoint ptr %arrayidx490.i to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load i32, ptr %arrayidx490.i, align 4
  %add491.i = add i32 %557, 210
  %gpu_addr495.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %558 = ptrtoint ptr %gpu_addr495.i to i32
  call void @__asan_load8_noabort(i32 %558)
  %559 = load i64, ptr %gpu_addr495.i, align 8
  %shr.i = lshr i64 %559, 32
  %conv497.i = trunc i64 %shr.i to i32
  tail call void %553(ptr noundef %adev, i32 noundef %add491.i, i32 noundef %conv497.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end511.i

cond.false498.i:                                  ; preds = %land.lhs.true476.i.cond.false498.i_crit_edge, %land.lhs.true471.i.cond.false498.i_crit_edge, %do.body466.i.cond.false498.i_crit_edge
  %arrayidx500.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %560 = ptrtoint ptr %arrayidx500.i to i32
  call void @__asan_load4_noabort(i32 %560)
  %561 = load ptr, ptr %arrayidx500.i, align 8
  %arrayidx502.i = getelementptr i32, ptr %561, i32 1
  %562 = ptrtoint ptr %arrayidx502.i to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load i32, ptr %arrayidx502.i, align 4
  %add503.i = add i32 %563, 210
  %gpu_addr507.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %564 = ptrtoint ptr %gpu_addr507.i to i32
  call void @__asan_load8_noabort(i32 %564)
  %565 = load i64, ptr %gpu_addr507.i, align 8
  %shr508.i = lshr i64 %565, 32
  %conv510.i = trunc i64 %shr508.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add503.i, i32 noundef %conv510.i, i32 noundef 0) #7
  br label %cond.end511.i

cond.end511.i:                                    ; preds = %cond.false498.i, %cond.true482.i
  %566 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load i32, ptr %virt, align 8
  %and514.i = and i32 %567, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and514.i)
  %tobool515.not.i = icmp eq i32 %and514.i, 0
  br i1 %tobool515.not.i, label %cond.end511.i.cond.false537.i_crit_edge, label %land.lhs.true516.i

cond.end511.i.cond.false537.i_crit_edge:          ; preds = %cond.end511.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false537.i

land.lhs.true516.i:                               ; preds = %cond.end511.i
  %funcs519.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %568 = ptrtoint ptr %funcs519.i to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load ptr, ptr %funcs519.i, align 4
  %tobool520.not.i = icmp eq ptr %569, null
  br i1 %tobool520.not.i, label %land.lhs.true516.i.cond.false537.i_crit_edge, label %land.lhs.true521.i

land.lhs.true516.i.cond.false537.i_crit_edge:     ; preds = %land.lhs.true516.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false537.i

land.lhs.true521.i:                               ; preds = %land.lhs.true516.i
  %sriov_wreg525.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %569, i32 0, i32 12
  %570 = ptrtoint ptr %sriov_wreg525.i to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load ptr, ptr %sriov_wreg525.i, align 4
  %tobool526.not.i = icmp eq ptr %571, null
  br i1 %tobool526.not.i, label %land.lhs.true521.i.cond.false537.i_crit_edge, label %cond.true527.i

land.lhs.true521.i.cond.false537.i_crit_edge:     ; preds = %land.lhs.true521.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false537.i

cond.true527.i:                                   ; preds = %land.lhs.true521.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx533.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %572 = ptrtoint ptr %arrayidx533.i to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load ptr, ptr %arrayidx533.i, align 8
  %arrayidx535.i = getelementptr i32, ptr %573, i32 1
  %574 = ptrtoint ptr %arrayidx535.i to i32
  call void @__asan_load4_noabort(i32 %574)
  %575 = load i32, ptr %arrayidx535.i, align 4
  %add536.i = add i32 %575, 211
  tail call void %571(ptr noundef %adev, i32 noundef %add536.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end543.i

cond.false537.i:                                  ; preds = %land.lhs.true521.i.cond.false537.i_crit_edge, %land.lhs.true516.i.cond.false537.i_crit_edge, %cond.end511.i.cond.false537.i_crit_edge
  %arrayidx539.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %576 = ptrtoint ptr %arrayidx539.i to i32
  call void @__asan_load4_noabort(i32 %576)
  %577 = load ptr, ptr %arrayidx539.i, align 8
  %arrayidx541.i = getelementptr i32, ptr %577, i32 1
  %578 = ptrtoint ptr %arrayidx541.i to i32
  call void @__asan_load4_noabort(i32 %578)
  %579 = load i32, ptr %arrayidx541.i, align 4
  %add542.i = add i32 %579, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add542.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end543.i

cond.end543.i:                                    ; preds = %cond.false537.i, %cond.true527.i
  %580 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load i32, ptr %virt, align 8
  %and546.i = and i32 %581, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and546.i)
  %tobool547.not.i = icmp eq i32 %and546.i, 0
  br i1 %tobool547.not.i, label %cond.end543.i.cond.false577.i_crit_edge, label %land.lhs.true548.i

cond.end543.i.cond.false577.i_crit_edge:          ; preds = %cond.end543.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false577.i

land.lhs.true548.i:                               ; preds = %cond.end543.i
  %funcs551.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %582 = ptrtoint ptr %funcs551.i to i32
  call void @__asan_load4_noabort(i32 %582)
  %583 = load ptr, ptr %funcs551.i, align 4
  %tobool552.not.i = icmp eq ptr %583, null
  br i1 %tobool552.not.i, label %land.lhs.true548.i.cond.false577.i_crit_edge, label %land.lhs.true553.i

land.lhs.true548.i.cond.false577.i_crit_edge:     ; preds = %land.lhs.true548.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false577.i

land.lhs.true553.i:                               ; preds = %land.lhs.true548.i
  %sriov_wreg557.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %583, i32 0, i32 12
  %584 = ptrtoint ptr %sriov_wreg557.i to i32
  call void @__asan_load4_noabort(i32 %584)
  %585 = load ptr, ptr %sriov_wreg557.i, align 4
  %tobool558.not.i = icmp eq ptr %585, null
  br i1 %tobool558.not.i, label %land.lhs.true553.i.cond.false577.i_crit_edge, label %cond.true559.i

land.lhs.true553.i.cond.false577.i_crit_edge:     ; preds = %land.lhs.true553.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false577.i

cond.true559.i:                                   ; preds = %land.lhs.true553.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx565.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %586 = ptrtoint ptr %arrayidx565.i to i32
  call void @__asan_load4_noabort(i32 %586)
  %587 = load ptr, ptr %arrayidx565.i, align 8
  %arrayidx567.i = getelementptr i32, ptr %587, i32 1
  %588 = ptrtoint ptr %arrayidx567.i to i32
  call void @__asan_load4_noabort(i32 %588)
  %589 = load i32, ptr %arrayidx567.i, align 4
  %add568.i = add i32 %589, 209
  %add573.i = shl i32 %589, 16
  %or575.i = add i32 %add573.i, 73269249
  tail call void %585(ptr noundef %adev, i32 noundef %add568.i, i32 noundef %or575.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.end593.i

cond.false577.i:                                  ; preds = %land.lhs.true553.i.cond.false577.i_crit_edge, %land.lhs.true548.i.cond.false577.i_crit_edge, %cond.end543.i.cond.false577.i_crit_edge
  %arrayidx579.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %590 = ptrtoint ptr %arrayidx579.i to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load ptr, ptr %arrayidx579.i, align 8
  %arrayidx581.i = getelementptr i32, ptr %591, i32 1
  %592 = ptrtoint ptr %arrayidx581.i to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load i32, ptr %arrayidx581.i, align 4
  %add582.i = add i32 %593, 209
  %add587.i = shl i32 %593, 16
  %or589.i = add i32 %add587.i, 73269249
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add582.i, i32 noundef %or589.i, i32 noundef 0) #7
  br label %do.end593.i

do.end593.i:                                      ; preds = %cond.false577.i, %cond.true559.i
  %594 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load i32, ptr %virt, align 8
  %and597.i = and i32 %595, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and597.i)
  %tobool598.not.i = icmp eq i32 %and597.i, 0
  br i1 %tobool598.not.i, label %do.end593.i.cond.false620.i_crit_edge, label %land.lhs.true599.i

do.end593.i.cond.false620.i_crit_edge:            ; preds = %do.end593.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false620.i

land.lhs.true599.i:                               ; preds = %do.end593.i
  %funcs602.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %596 = ptrtoint ptr %funcs602.i to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load ptr, ptr %funcs602.i, align 4
  %tobool603.not.i = icmp eq ptr %597, null
  br i1 %tobool603.not.i, label %land.lhs.true599.i.cond.false620.i_crit_edge, label %land.lhs.true604.i

land.lhs.true599.i.cond.false620.i_crit_edge:     ; preds = %land.lhs.true599.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false620.i

land.lhs.true604.i:                               ; preds = %land.lhs.true599.i
  %sriov_wreg608.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %597, i32 0, i32 12
  %598 = ptrtoint ptr %sriov_wreg608.i to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load ptr, ptr %sriov_wreg608.i, align 4
  %tobool609.not.i = icmp eq ptr %599, null
  br i1 %tobool609.not.i, label %land.lhs.true604.i.cond.false620.i_crit_edge, label %cond.true610.i

land.lhs.true604.i.cond.false620.i_crit_edge:     ; preds = %land.lhs.true604.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false620.i

cond.true610.i:                                   ; preds = %land.lhs.true604.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx616.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %600 = ptrtoint ptr %arrayidx616.i to i32
  call void @__asan_load4_noabort(i32 %600)
  %601 = load ptr, ptr %arrayidx616.i, align 8
  %arrayidx618.i = getelementptr i32, ptr %601, i32 1
  %602 = ptrtoint ptr %arrayidx618.i to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load i32, ptr %arrayidx618.i, align 4
  %add619.i = add i32 %603, 210
  tail call void %599(ptr noundef %adev, i32 noundef %add619.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end626.i

cond.false620.i:                                  ; preds = %land.lhs.true604.i.cond.false620.i_crit_edge, %land.lhs.true599.i.cond.false620.i_crit_edge, %do.end593.i.cond.false620.i_crit_edge
  %arrayidx622.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %604 = ptrtoint ptr %arrayidx622.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %arrayidx622.i, align 8
  %arrayidx624.i = getelementptr i32, ptr %605, i32 1
  %606 = ptrtoint ptr %arrayidx624.i to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load i32, ptr %arrayidx624.i, align 4
  %add625.i = add i32 %607, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add625.i, i32 noundef 32, i32 noundef 0) #7
  br label %cond.end626.i

cond.end626.i:                                    ; preds = %cond.false620.i, %cond.true610.i
  %608 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load i32, ptr %virt, align 8
  %and629.i = and i32 %609, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and629.i)
  %tobool630.not.i = icmp eq i32 %and629.i, 0
  br i1 %tobool630.not.i, label %cond.end626.i.cond.false652.i_crit_edge, label %land.lhs.true631.i

cond.end626.i.cond.false652.i_crit_edge:          ; preds = %cond.end626.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652.i

land.lhs.true631.i:                               ; preds = %cond.end626.i
  %funcs634.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %610 = ptrtoint ptr %funcs634.i to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load ptr, ptr %funcs634.i, align 4
  %tobool635.not.i = icmp eq ptr %611, null
  br i1 %tobool635.not.i, label %land.lhs.true631.i.cond.false652.i_crit_edge, label %land.lhs.true636.i

land.lhs.true631.i.cond.false652.i_crit_edge:     ; preds = %land.lhs.true631.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652.i

land.lhs.true636.i:                               ; preds = %land.lhs.true631.i
  %sriov_wreg640.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %611, i32 0, i32 12
  %612 = ptrtoint ptr %sriov_wreg640.i to i32
  call void @__asan_load4_noabort(i32 %612)
  %613 = load ptr, ptr %sriov_wreg640.i, align 4
  %tobool641.not.i = icmp eq ptr %613, null
  br i1 %tobool641.not.i, label %land.lhs.true636.i.cond.false652.i_crit_edge, label %cond.true642.i

land.lhs.true636.i.cond.false652.i_crit_edge:     ; preds = %land.lhs.true636.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652.i

cond.true642.i:                                   ; preds = %land.lhs.true636.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx648.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %614 = ptrtoint ptr %arrayidx648.i to i32
  call void @__asan_load4_noabort(i32 %614)
  %615 = load ptr, ptr %arrayidx648.i, align 8
  %arrayidx650.i = getelementptr i32, ptr %615, i32 1
  %616 = ptrtoint ptr %arrayidx650.i to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load i32, ptr %arrayidx650.i, align 4
  %add651.i = add i32 %617, 211
  tail call void %613(ptr noundef %adev, i32 noundef %add651.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end658.i

cond.false652.i:                                  ; preds = %land.lhs.true636.i.cond.false652.i_crit_edge, %land.lhs.true631.i.cond.false652.i_crit_edge, %cond.end626.i.cond.false652.i_crit_edge
  %arrayidx654.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %618 = ptrtoint ptr %arrayidx654.i to i32
  call void @__asan_load4_noabort(i32 %618)
  %619 = load ptr, ptr %arrayidx654.i, align 8
  %arrayidx656.i = getelementptr i32, ptr %619, i32 1
  %620 = ptrtoint ptr %arrayidx656.i to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load i32, ptr %arrayidx656.i, align 4
  %add657.i = add i32 %621, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add657.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end658.i

cond.end658.i:                                    ; preds = %cond.false652.i, %cond.true642.i
  %622 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load i32, ptr %virt, align 8
  %and661.i = and i32 %623, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and661.i)
  %tobool662.not.i = icmp eq i32 %and661.i, 0
  br i1 %tobool662.not.i, label %cond.end658.i.cond.false692.i_crit_edge, label %land.lhs.true663.i

cond.end658.i.cond.false692.i_crit_edge:          ; preds = %cond.end658.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false692.i

land.lhs.true663.i:                               ; preds = %cond.end658.i
  %funcs666.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %624 = ptrtoint ptr %funcs666.i to i32
  call void @__asan_load4_noabort(i32 %624)
  %625 = load ptr, ptr %funcs666.i, align 4
  %tobool667.not.i = icmp eq ptr %625, null
  br i1 %tobool667.not.i, label %land.lhs.true663.i.cond.false692.i_crit_edge, label %land.lhs.true668.i

land.lhs.true663.i.cond.false692.i_crit_edge:     ; preds = %land.lhs.true663.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false692.i

land.lhs.true668.i:                               ; preds = %land.lhs.true663.i
  %sriov_wreg672.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %625, i32 0, i32 12
  %626 = ptrtoint ptr %sriov_wreg672.i to i32
  call void @__asan_load4_noabort(i32 %626)
  %627 = load ptr, ptr %sriov_wreg672.i, align 4
  %tobool673.not.i = icmp eq ptr %627, null
  br i1 %tobool673.not.i, label %land.lhs.true668.i.cond.false692.i_crit_edge, label %cond.true674.i

land.lhs.true668.i.cond.false692.i_crit_edge:     ; preds = %land.lhs.true668.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false692.i

cond.true674.i:                                   ; preds = %land.lhs.true668.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx680.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %628 = ptrtoint ptr %arrayidx680.i to i32
  call void @__asan_load4_noabort(i32 %628)
  %629 = load ptr, ptr %arrayidx680.i, align 8
  %arrayidx682.i = getelementptr i32, ptr %629, i32 1
  %630 = ptrtoint ptr %arrayidx682.i to i32
  call void @__asan_load4_noabort(i32 %630)
  %631 = load i32, ptr %arrayidx682.i, align 4
  %add683.i = add i32 %631, 209
  %add688.i = shl i32 %631, 16
  %or690.i = add i32 %add688.i, 92405761
  tail call void %627(ptr noundef %adev, i32 noundef %add683.i, i32 noundef %or690.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body709.i

cond.false692.i:                                  ; preds = %land.lhs.true668.i.cond.false692.i_crit_edge, %land.lhs.true663.i.cond.false692.i_crit_edge, %cond.end658.i.cond.false692.i_crit_edge
  %arrayidx694.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %632 = ptrtoint ptr %arrayidx694.i to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load ptr, ptr %arrayidx694.i, align 8
  %arrayidx696.i = getelementptr i32, ptr %633, i32 1
  %634 = ptrtoint ptr %arrayidx696.i to i32
  call void @__asan_load4_noabort(i32 %634)
  %635 = load i32, ptr %arrayidx696.i, align 4
  %add697.i = add i32 %635, 209
  %add702.i = shl i32 %635, 16
  %or704.i = add i32 %add702.i, 92405761
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add697.i, i32 noundef %or704.i, i32 noundef 0) #7
  br label %do.body709.i

do.body709.i:                                     ; preds = %cond.false692.i, %cond.true674.i, %cond.false326.i, %cond.true308.i
  %offset.0.i = phi i32 [ %and.i, %cond.true674.i ], [ %and.i, %cond.false692.i ], [ 0, %cond.false326.i ], [ 0, %cond.true308.i ]
  %636 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %636)
  %637 = load i32, ptr %virt, align 8
  %and712.i = and i32 %637, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and712.i)
  %tobool713.not.i = icmp eq i32 %and712.i, 0
  br i1 %tobool713.not.i, label %do.body709.i.cond.false735.i_crit_edge, label %land.lhs.true714.i

do.body709.i.cond.false735.i_crit_edge:           ; preds = %do.body709.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false735.i

land.lhs.true714.i:                               ; preds = %do.body709.i
  %funcs717.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %638 = ptrtoint ptr %funcs717.i to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load ptr, ptr %funcs717.i, align 4
  %tobool718.not.i = icmp eq ptr %639, null
  br i1 %tobool718.not.i, label %land.lhs.true714.i.cond.false735.i_crit_edge, label %land.lhs.true719.i

land.lhs.true714.i.cond.false735.i_crit_edge:     ; preds = %land.lhs.true714.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false735.i

land.lhs.true719.i:                               ; preds = %land.lhs.true714.i
  %sriov_wreg723.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %639, i32 0, i32 12
  %640 = ptrtoint ptr %sriov_wreg723.i to i32
  call void @__asan_load4_noabort(i32 %640)
  %641 = load ptr, ptr %sriov_wreg723.i, align 4
  %tobool724.not.i = icmp eq ptr %641, null
  br i1 %tobool724.not.i, label %land.lhs.true719.i.cond.false735.i_crit_edge, label %cond.true725.i

land.lhs.true719.i.cond.false735.i_crit_edge:     ; preds = %land.lhs.true719.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false735.i

cond.true725.i:                                   ; preds = %land.lhs.true719.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx731.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %642 = ptrtoint ptr %arrayidx731.i to i32
  call void @__asan_load4_noabort(i32 %642)
  %643 = load ptr, ptr %arrayidx731.i, align 8
  %arrayidx733.i = getelementptr i32, ptr %643, i32 1
  %644 = ptrtoint ptr %arrayidx733.i to i32
  call void @__asan_load4_noabort(i32 %644)
  %645 = load i32, ptr %arrayidx733.i, align 4
  %add734.i = add i32 %645, 210
  tail call void %641(ptr noundef %adev, i32 noundef %add734.i, i32 noundef %and.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end741.i

cond.false735.i:                                  ; preds = %land.lhs.true719.i.cond.false735.i_crit_edge, %land.lhs.true714.i.cond.false735.i_crit_edge, %do.body709.i.cond.false735.i_crit_edge
  %arrayidx737.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %646 = ptrtoint ptr %arrayidx737.i to i32
  call void @__asan_load4_noabort(i32 %646)
  %647 = load ptr, ptr %arrayidx737.i, align 8
  %arrayidx739.i = getelementptr i32, ptr %647, i32 1
  %648 = ptrtoint ptr %arrayidx739.i to i32
  call void @__asan_load4_noabort(i32 %648)
  %649 = load i32, ptr %arrayidx739.i, align 4
  %add740.i = add i32 %649, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add740.i, i32 noundef %and.i, i32 noundef 0) #7
  br label %cond.end741.i

cond.end741.i:                                    ; preds = %cond.false735.i, %cond.true725.i
  %650 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %650)
  %651 = load i32, ptr %virt, align 8
  %and744.i = and i32 %651, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and744.i)
  %tobool745.not.i = icmp eq i32 %and744.i, 0
  br i1 %tobool745.not.i, label %cond.end741.i.cond.false767.i_crit_edge, label %land.lhs.true746.i

cond.end741.i.cond.false767.i_crit_edge:          ; preds = %cond.end741.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false767.i

land.lhs.true746.i:                               ; preds = %cond.end741.i
  %funcs749.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %652 = ptrtoint ptr %funcs749.i to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load ptr, ptr %funcs749.i, align 4
  %tobool750.not.i = icmp eq ptr %653, null
  br i1 %tobool750.not.i, label %land.lhs.true746.i.cond.false767.i_crit_edge, label %land.lhs.true751.i

land.lhs.true746.i.cond.false767.i_crit_edge:     ; preds = %land.lhs.true746.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false767.i

land.lhs.true751.i:                               ; preds = %land.lhs.true746.i
  %sriov_wreg755.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %653, i32 0, i32 12
  %654 = ptrtoint ptr %sriov_wreg755.i to i32
  call void @__asan_load4_noabort(i32 %654)
  %655 = load ptr, ptr %sriov_wreg755.i, align 4
  %tobool756.not.i = icmp eq ptr %655, null
  br i1 %tobool756.not.i, label %land.lhs.true751.i.cond.false767.i_crit_edge, label %cond.true757.i

land.lhs.true751.i.cond.false767.i_crit_edge:     ; preds = %land.lhs.true751.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false767.i

cond.true757.i:                                   ; preds = %land.lhs.true751.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx763.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %656 = ptrtoint ptr %arrayidx763.i to i32
  call void @__asan_load4_noabort(i32 %656)
  %657 = load ptr, ptr %arrayidx763.i, align 8
  %arrayidx765.i = getelementptr i32, ptr %657, i32 1
  %658 = ptrtoint ptr %arrayidx765.i to i32
  call void @__asan_load4_noabort(i32 %658)
  %659 = load i32, ptr %arrayidx765.i, align 4
  %add766.i = add i32 %659, 211
  tail call void %655(ptr noundef %adev, i32 noundef %add766.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end773.i

cond.false767.i:                                  ; preds = %land.lhs.true751.i.cond.false767.i_crit_edge, %land.lhs.true746.i.cond.false767.i_crit_edge, %cond.end741.i.cond.false767.i_crit_edge
  %arrayidx769.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %660 = ptrtoint ptr %arrayidx769.i to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load ptr, ptr %arrayidx769.i, align 8
  %arrayidx771.i = getelementptr i32, ptr %661, i32 1
  %662 = ptrtoint ptr %arrayidx771.i to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load i32, ptr %arrayidx771.i, align 4
  %add772.i = add i32 %663, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add772.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end773.i

cond.end773.i:                                    ; preds = %cond.false767.i, %cond.true757.i
  %664 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load i32, ptr %virt, align 8
  %and776.i = and i32 %665, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and776.i)
  %tobool777.not.i = icmp eq i32 %and776.i, 0
  br i1 %tobool777.not.i, label %cond.end773.i.cond.false807.i_crit_edge, label %land.lhs.true778.i

cond.end773.i.cond.false807.i_crit_edge:          ; preds = %cond.end773.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false807.i

land.lhs.true778.i:                               ; preds = %cond.end773.i
  %funcs781.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %666 = ptrtoint ptr %funcs781.i to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load ptr, ptr %funcs781.i, align 4
  %tobool782.not.i = icmp eq ptr %667, null
  br i1 %tobool782.not.i, label %land.lhs.true778.i.cond.false807.i_crit_edge, label %land.lhs.true783.i

land.lhs.true778.i.cond.false807.i_crit_edge:     ; preds = %land.lhs.true778.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false807.i

land.lhs.true783.i:                               ; preds = %land.lhs.true778.i
  %sriov_wreg787.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %667, i32 0, i32 12
  %668 = ptrtoint ptr %sriov_wreg787.i to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load ptr, ptr %sriov_wreg787.i, align 4
  %tobool788.not.i = icmp eq ptr %669, null
  br i1 %tobool788.not.i, label %land.lhs.true783.i.cond.false807.i_crit_edge, label %cond.true789.i

land.lhs.true783.i.cond.false807.i_crit_edge:     ; preds = %land.lhs.true783.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false807.i

cond.true789.i:                                   ; preds = %land.lhs.true783.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx795.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %670 = ptrtoint ptr %arrayidx795.i to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %arrayidx795.i, align 8
  %arrayidx797.i = getelementptr i32, ptr %671, i32 1
  %672 = ptrtoint ptr %arrayidx797.i to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load i32, ptr %arrayidx797.i, align 4
  %add798.i = add i32 %673, 209
  %add803.i = shl i32 %673, 16
  %or805.i = add i32 %add803.i, 92471297
  tail call void %669(ptr noundef %adev, i32 noundef %add798.i, i32 noundef %or805.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body824.i

cond.false807.i:                                  ; preds = %land.lhs.true783.i.cond.false807.i_crit_edge, %land.lhs.true778.i.cond.false807.i_crit_edge, %cond.end773.i.cond.false807.i_crit_edge
  %arrayidx809.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %674 = ptrtoint ptr %arrayidx809.i to i32
  call void @__asan_load4_noabort(i32 %674)
  %675 = load ptr, ptr %arrayidx809.i, align 8
  %arrayidx811.i = getelementptr i32, ptr %675, i32 1
  %676 = ptrtoint ptr %arrayidx811.i to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load i32, ptr %arrayidx811.i, align 4
  %add812.i = add i32 %677, 209
  %add817.i = shl i32 %677, 16
  %or819.i = add i32 %add817.i, 92471297
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add812.i, i32 noundef %or819.i, i32 noundef 0) #7
  br label %do.body824.i

do.body824.i:                                     ; preds = %cond.false807.i, %cond.true789.i
  %678 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %678)
  %679 = load i32, ptr %virt, align 8
  %and827.i = and i32 %679, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and827.i)
  %tobool828.not.i = icmp eq i32 %and827.i, 0
  br i1 %tobool828.not.i, label %do.body824.i.cond.false858.i_crit_edge, label %land.lhs.true829.i

do.body824.i.cond.false858.i_crit_edge:           ; preds = %do.body824.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false858.i

land.lhs.true829.i:                               ; preds = %do.body824.i
  %funcs832.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %680 = ptrtoint ptr %funcs832.i to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load ptr, ptr %funcs832.i, align 4
  %tobool833.not.i = icmp eq ptr %681, null
  br i1 %tobool833.not.i, label %land.lhs.true829.i.cond.false858.i_crit_edge, label %land.lhs.true834.i

land.lhs.true829.i.cond.false858.i_crit_edge:     ; preds = %land.lhs.true829.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false858.i

land.lhs.true834.i:                               ; preds = %land.lhs.true829.i
  %sriov_wreg838.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %681, i32 0, i32 12
  %682 = ptrtoint ptr %sriov_wreg838.i to i32
  call void @__asan_load4_noabort(i32 %682)
  %683 = load ptr, ptr %sriov_wreg838.i, align 4
  %tobool839.not.i = icmp eq ptr %683, null
  br i1 %tobool839.not.i, label %land.lhs.true834.i.cond.false858.i_crit_edge, label %cond.true840.i

land.lhs.true834.i.cond.false858.i_crit_edge:     ; preds = %land.lhs.true834.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false858.i

cond.true840.i:                                   ; preds = %land.lhs.true834.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx846.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %684 = ptrtoint ptr %arrayidx846.i to i32
  call void @__asan_load4_noabort(i32 %684)
  %685 = load ptr, ptr %arrayidx846.i, align 8
  %arrayidx848.i = getelementptr i32, ptr %685, i32 1
  %686 = ptrtoint ptr %arrayidx848.i to i32
  call void @__asan_load4_noabort(i32 %686)
  %687 = load i32, ptr %arrayidx848.i, align 4
  %add849.i = add i32 %687, 210
  %gpu_addr853.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %688 = ptrtoint ptr %gpu_addr853.i to i32
  call void @__asan_load8_noabort(i32 %688)
  %689 = load i64, ptr %gpu_addr853.i, align 8
  %690 = trunc i64 %689 to i32
  %conv857.i = add i32 %offset.0.i, %690
  tail call void %683(ptr noundef %adev, i32 noundef %add849.i, i32 noundef %conv857.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end872.i

cond.false858.i:                                  ; preds = %land.lhs.true834.i.cond.false858.i_crit_edge, %land.lhs.true829.i.cond.false858.i_crit_edge, %do.body824.i.cond.false858.i_crit_edge
  %arrayidx860.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %691 = ptrtoint ptr %arrayidx860.i to i32
  call void @__asan_load4_noabort(i32 %691)
  %692 = load ptr, ptr %arrayidx860.i, align 8
  %arrayidx862.i = getelementptr i32, ptr %692, i32 1
  %693 = ptrtoint ptr %arrayidx862.i to i32
  call void @__asan_load4_noabort(i32 %693)
  %694 = load i32, ptr %arrayidx862.i, align 4
  %add863.i = add i32 %694, 210
  %gpu_addr867.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %695 = ptrtoint ptr %gpu_addr867.i to i32
  call void @__asan_load8_noabort(i32 %695)
  %696 = load i64, ptr %gpu_addr867.i, align 8
  %697 = trunc i64 %696 to i32
  %conv871.i = add i32 %offset.0.i, %697
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add863.i, i32 noundef %conv871.i, i32 noundef 0) #7
  br label %cond.end872.i

cond.end872.i:                                    ; preds = %cond.false858.i, %cond.true840.i
  %698 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %698)
  %699 = load i32, ptr %virt, align 8
  %and875.i = and i32 %699, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and875.i)
  %tobool876.not.i = icmp eq i32 %and875.i, 0
  br i1 %tobool876.not.i, label %cond.end872.i.cond.false898.i_crit_edge, label %land.lhs.true877.i

cond.end872.i.cond.false898.i_crit_edge:          ; preds = %cond.end872.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false898.i

land.lhs.true877.i:                               ; preds = %cond.end872.i
  %funcs880.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %700 = ptrtoint ptr %funcs880.i to i32
  call void @__asan_load4_noabort(i32 %700)
  %701 = load ptr, ptr %funcs880.i, align 4
  %tobool881.not.i = icmp eq ptr %701, null
  br i1 %tobool881.not.i, label %land.lhs.true877.i.cond.false898.i_crit_edge, label %land.lhs.true882.i

land.lhs.true877.i.cond.false898.i_crit_edge:     ; preds = %land.lhs.true877.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false898.i

land.lhs.true882.i:                               ; preds = %land.lhs.true877.i
  %sriov_wreg886.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %701, i32 0, i32 12
  %702 = ptrtoint ptr %sriov_wreg886.i to i32
  call void @__asan_load4_noabort(i32 %702)
  %703 = load ptr, ptr %sriov_wreg886.i, align 4
  %tobool887.not.i = icmp eq ptr %703, null
  br i1 %tobool887.not.i, label %land.lhs.true882.i.cond.false898.i_crit_edge, label %cond.true888.i

land.lhs.true882.i.cond.false898.i_crit_edge:     ; preds = %land.lhs.true882.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false898.i

cond.true888.i:                                   ; preds = %land.lhs.true882.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx894.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %704 = ptrtoint ptr %arrayidx894.i to i32
  call void @__asan_load4_noabort(i32 %704)
  %705 = load ptr, ptr %arrayidx894.i, align 8
  %arrayidx896.i = getelementptr i32, ptr %705, i32 1
  %706 = ptrtoint ptr %arrayidx896.i to i32
  call void @__asan_load4_noabort(i32 %706)
  %707 = load i32, ptr %arrayidx896.i, align 4
  %add897.i = add i32 %707, 211
  tail call void %703(ptr noundef %adev, i32 noundef %add897.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end904.i

cond.false898.i:                                  ; preds = %land.lhs.true882.i.cond.false898.i_crit_edge, %land.lhs.true877.i.cond.false898.i_crit_edge, %cond.end872.i.cond.false898.i_crit_edge
  %arrayidx900.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %708 = ptrtoint ptr %arrayidx900.i to i32
  call void @__asan_load4_noabort(i32 %708)
  %709 = load ptr, ptr %arrayidx900.i, align 8
  %arrayidx902.i = getelementptr i32, ptr %709, i32 1
  %710 = ptrtoint ptr %arrayidx902.i to i32
  call void @__asan_load4_noabort(i32 %710)
  %711 = load i32, ptr %arrayidx902.i, align 4
  %add903.i = add i32 %711, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add903.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end904.i

cond.end904.i:                                    ; preds = %cond.false898.i, %cond.true888.i
  %712 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %712)
  %713 = load i32, ptr %virt, align 8
  %and907.i = and i32 %713, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and907.i)
  %tobool908.not.i = icmp eq i32 %and907.i, 0
  br i1 %tobool908.not.i, label %cond.end904.i.cond.false938.i_crit_edge, label %land.lhs.true909.i

cond.end904.i.cond.false938.i_crit_edge:          ; preds = %cond.end904.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false938.i

land.lhs.true909.i:                               ; preds = %cond.end904.i
  %funcs912.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %714 = ptrtoint ptr %funcs912.i to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %funcs912.i, align 4
  %tobool913.not.i = icmp eq ptr %715, null
  br i1 %tobool913.not.i, label %land.lhs.true909.i.cond.false938.i_crit_edge, label %land.lhs.true914.i

land.lhs.true909.i.cond.false938.i_crit_edge:     ; preds = %land.lhs.true909.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false938.i

land.lhs.true914.i:                               ; preds = %land.lhs.true909.i
  %sriov_wreg918.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %715, i32 0, i32 12
  %716 = ptrtoint ptr %sriov_wreg918.i to i32
  call void @__asan_load4_noabort(i32 %716)
  %717 = load ptr, ptr %sriov_wreg918.i, align 4
  %tobool919.not.i = icmp eq ptr %717, null
  br i1 %tobool919.not.i, label %land.lhs.true914.i.cond.false938.i_crit_edge, label %cond.true920.i

land.lhs.true914.i.cond.false938.i_crit_edge:     ; preds = %land.lhs.true914.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false938.i

cond.true920.i:                                   ; preds = %land.lhs.true914.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx926.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %718 = ptrtoint ptr %arrayidx926.i to i32
  call void @__asan_load4_noabort(i32 %718)
  %719 = load ptr, ptr %arrayidx926.i, align 8
  %arrayidx928.i = getelementptr i32, ptr %719, i32 1
  %720 = ptrtoint ptr %arrayidx928.i to i32
  call void @__asan_load4_noabort(i32 %720)
  %721 = load i32, ptr %arrayidx928.i, align 4
  %add929.i = add i32 %721, 209
  %add934.i = shl i32 %721, 16
  %or936.i = add i32 %add934.i, 65798145
  tail call void %717(ptr noundef %adev, i32 noundef %add929.i, i32 noundef %or936.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body955.i

cond.false938.i:                                  ; preds = %land.lhs.true914.i.cond.false938.i_crit_edge, %land.lhs.true909.i.cond.false938.i_crit_edge, %cond.end904.i.cond.false938.i_crit_edge
  %arrayidx940.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %722 = ptrtoint ptr %arrayidx940.i to i32
  call void @__asan_load4_noabort(i32 %722)
  %723 = load ptr, ptr %arrayidx940.i, align 8
  %arrayidx942.i = getelementptr i32, ptr %723, i32 1
  %724 = ptrtoint ptr %arrayidx942.i to i32
  call void @__asan_load4_noabort(i32 %724)
  %725 = load i32, ptr %arrayidx942.i, align 4
  %add943.i = add i32 %725, 209
  %add948.i = shl i32 %725, 16
  %or950.i = add i32 %add948.i, 65798145
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add943.i, i32 noundef %or950.i, i32 noundef 0) #7
  br label %do.body955.i

do.body955.i:                                     ; preds = %cond.false938.i, %cond.true920.i
  %726 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %726)
  %727 = load i32, ptr %virt, align 8
  %and958.i = and i32 %727, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and958.i)
  %tobool959.not.i = icmp eq i32 %and958.i, 0
  br i1 %tobool959.not.i, label %do.body955.i.cond.false990.i_crit_edge, label %land.lhs.true960.i

do.body955.i.cond.false990.i_crit_edge:           ; preds = %do.body955.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false990.i

land.lhs.true960.i:                               ; preds = %do.body955.i
  %funcs963.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %728 = ptrtoint ptr %funcs963.i to i32
  call void @__asan_load4_noabort(i32 %728)
  %729 = load ptr, ptr %funcs963.i, align 4
  %tobool964.not.i = icmp eq ptr %729, null
  br i1 %tobool964.not.i, label %land.lhs.true960.i.cond.false990.i_crit_edge, label %land.lhs.true965.i

land.lhs.true960.i.cond.false990.i_crit_edge:     ; preds = %land.lhs.true960.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false990.i

land.lhs.true965.i:                               ; preds = %land.lhs.true960.i
  %sriov_wreg969.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %729, i32 0, i32 12
  %730 = ptrtoint ptr %sriov_wreg969.i to i32
  call void @__asan_load4_noabort(i32 %730)
  %731 = load ptr, ptr %sriov_wreg969.i, align 4
  %tobool970.not.i = icmp eq ptr %731, null
  br i1 %tobool970.not.i, label %land.lhs.true965.i.cond.false990.i_crit_edge, label %cond.true971.i

land.lhs.true965.i.cond.false990.i_crit_edge:     ; preds = %land.lhs.true965.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false990.i

cond.true971.i:                                   ; preds = %land.lhs.true965.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx977.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %732 = ptrtoint ptr %arrayidx977.i to i32
  call void @__asan_load4_noabort(i32 %732)
  %733 = load ptr, ptr %arrayidx977.i, align 8
  %arrayidx979.i = getelementptr i32, ptr %733, i32 1
  %734 = ptrtoint ptr %arrayidx979.i to i32
  call void @__asan_load4_noabort(i32 %734)
  %735 = load i32, ptr %arrayidx979.i, align 4
  %add980.i = add i32 %735, 210
  %gpu_addr984.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %736 = ptrtoint ptr %gpu_addr984.i to i32
  call void @__asan_load8_noabort(i32 %736)
  %737 = load i64, ptr %gpu_addr984.i, align 8
  %conv985.i = zext i32 %offset.0.i to i64
  %add986.i = add i64 %737, %conv985.i
  %shr987.i = lshr i64 %add986.i, 32
  %conv989.i = trunc i64 %shr987.i to i32
  tail call void %731(ptr noundef %adev, i32 noundef %add980.i, i32 noundef %conv989.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1005.i

cond.false990.i:                                  ; preds = %land.lhs.true965.i.cond.false990.i_crit_edge, %land.lhs.true960.i.cond.false990.i_crit_edge, %do.body955.i.cond.false990.i_crit_edge
  %arrayidx992.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %738 = ptrtoint ptr %arrayidx992.i to i32
  call void @__asan_load4_noabort(i32 %738)
  %739 = load ptr, ptr %arrayidx992.i, align 8
  %arrayidx994.i = getelementptr i32, ptr %739, i32 1
  %740 = ptrtoint ptr %arrayidx994.i to i32
  call void @__asan_load4_noabort(i32 %740)
  %741 = load i32, ptr %arrayidx994.i, align 4
  %add995.i = add i32 %741, 210
  %gpu_addr999.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %742 = ptrtoint ptr %gpu_addr999.i to i32
  call void @__asan_load8_noabort(i32 %742)
  %743 = load i64, ptr %gpu_addr999.i, align 8
  %conv1000.i = zext i32 %offset.0.i to i64
  %add1001.i = add i64 %743, %conv1000.i
  %shr1002.i = lshr i64 %add1001.i, 32
  %conv1004.i = trunc i64 %shr1002.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add995.i, i32 noundef %conv1004.i, i32 noundef 0) #7
  br label %cond.end1005.i

cond.end1005.i:                                   ; preds = %cond.false990.i, %cond.true971.i
  %744 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %744)
  %745 = load i32, ptr %virt, align 8
  %and1008.i = and i32 %745, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1008.i)
  %tobool1009.not.i = icmp eq i32 %and1008.i, 0
  br i1 %tobool1009.not.i, label %cond.end1005.i.cond.false1031.i_crit_edge, label %land.lhs.true1010.i

cond.end1005.i.cond.false1031.i_crit_edge:        ; preds = %cond.end1005.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1031.i

land.lhs.true1010.i:                              ; preds = %cond.end1005.i
  %funcs1013.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %746 = ptrtoint ptr %funcs1013.i to i32
  call void @__asan_load4_noabort(i32 %746)
  %747 = load ptr, ptr %funcs1013.i, align 4
  %tobool1014.not.i = icmp eq ptr %747, null
  br i1 %tobool1014.not.i, label %land.lhs.true1010.i.cond.false1031.i_crit_edge, label %land.lhs.true1015.i

land.lhs.true1010.i.cond.false1031.i_crit_edge:   ; preds = %land.lhs.true1010.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1031.i

land.lhs.true1015.i:                              ; preds = %land.lhs.true1010.i
  %sriov_wreg1019.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %747, i32 0, i32 12
  %748 = ptrtoint ptr %sriov_wreg1019.i to i32
  call void @__asan_load4_noabort(i32 %748)
  %749 = load ptr, ptr %sriov_wreg1019.i, align 4
  %tobool1020.not.i = icmp eq ptr %749, null
  br i1 %tobool1020.not.i, label %land.lhs.true1015.i.cond.false1031.i_crit_edge, label %cond.true1021.i

land.lhs.true1015.i.cond.false1031.i_crit_edge:   ; preds = %land.lhs.true1015.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1031.i

cond.true1021.i:                                  ; preds = %land.lhs.true1015.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1027.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %750 = ptrtoint ptr %arrayidx1027.i to i32
  call void @__asan_load4_noabort(i32 %750)
  %751 = load ptr, ptr %arrayidx1027.i, align 8
  %arrayidx1029.i = getelementptr i32, ptr %751, i32 1
  %752 = ptrtoint ptr %arrayidx1029.i to i32
  call void @__asan_load4_noabort(i32 %752)
  %753 = load i32, ptr %arrayidx1029.i, align 4
  %add1030.i = add i32 %753, 211
  tail call void %749(ptr noundef %adev, i32 noundef %add1030.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1037.i

cond.false1031.i:                                 ; preds = %land.lhs.true1015.i.cond.false1031.i_crit_edge, %land.lhs.true1010.i.cond.false1031.i_crit_edge, %cond.end1005.i.cond.false1031.i_crit_edge
  %arrayidx1033.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %754 = ptrtoint ptr %arrayidx1033.i to i32
  call void @__asan_load4_noabort(i32 %754)
  %755 = load ptr, ptr %arrayidx1033.i, align 8
  %arrayidx1035.i = getelementptr i32, ptr %755, i32 1
  %756 = ptrtoint ptr %arrayidx1035.i to i32
  call void @__asan_load4_noabort(i32 %756)
  %757 = load i32, ptr %arrayidx1035.i, align 4
  %add1036.i = add i32 %757, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1036.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1037.i

cond.end1037.i:                                   ; preds = %cond.false1031.i, %cond.true1021.i
  %758 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %758)
  %759 = load i32, ptr %virt, align 8
  %and1040.i = and i32 %759, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1040.i)
  %tobool1041.not.i = icmp eq i32 %and1040.i, 0
  br i1 %tobool1041.not.i, label %cond.end1037.i.cond.false1071.i_crit_edge, label %land.lhs.true1042.i

cond.end1037.i.cond.false1071.i_crit_edge:        ; preds = %cond.end1037.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1071.i

land.lhs.true1042.i:                              ; preds = %cond.end1037.i
  %funcs1045.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %760 = ptrtoint ptr %funcs1045.i to i32
  call void @__asan_load4_noabort(i32 %760)
  %761 = load ptr, ptr %funcs1045.i, align 4
  %tobool1046.not.i = icmp eq ptr %761, null
  br i1 %tobool1046.not.i, label %land.lhs.true1042.i.cond.false1071.i_crit_edge, label %land.lhs.true1047.i

land.lhs.true1042.i.cond.false1071.i_crit_edge:   ; preds = %land.lhs.true1042.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1071.i

land.lhs.true1047.i:                              ; preds = %land.lhs.true1042.i
  %sriov_wreg1051.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %761, i32 0, i32 12
  %762 = ptrtoint ptr %sriov_wreg1051.i to i32
  call void @__asan_load4_noabort(i32 %762)
  %763 = load ptr, ptr %sriov_wreg1051.i, align 4
  %tobool1052.not.i = icmp eq ptr %763, null
  br i1 %tobool1052.not.i, label %land.lhs.true1047.i.cond.false1071.i_crit_edge, label %cond.true1053.i

land.lhs.true1047.i.cond.false1071.i_crit_edge:   ; preds = %land.lhs.true1047.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1071.i

cond.true1053.i:                                  ; preds = %land.lhs.true1047.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1059.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %764 = ptrtoint ptr %arrayidx1059.i to i32
  call void @__asan_load4_noabort(i32 %764)
  %765 = load ptr, ptr %arrayidx1059.i, align 8
  %arrayidx1061.i = getelementptr i32, ptr %765, i32 1
  %766 = ptrtoint ptr %arrayidx1061.i to i32
  call void @__asan_load4_noabort(i32 %766)
  %767 = load i32, ptr %arrayidx1061.i, align 4
  %add1062.i = add i32 %767, 209
  %add1067.i = shl i32 %767, 16
  %or1069.i = add i32 %add1067.i, 65863681
  tail call void %763(ptr noundef %adev, i32 noundef %add1062.i, i32 noundef %or1069.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1088.i

cond.false1071.i:                                 ; preds = %land.lhs.true1047.i.cond.false1071.i_crit_edge, %land.lhs.true1042.i.cond.false1071.i_crit_edge, %cond.end1037.i.cond.false1071.i_crit_edge
  %arrayidx1073.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %768 = ptrtoint ptr %arrayidx1073.i to i32
  call void @__asan_load4_noabort(i32 %768)
  %769 = load ptr, ptr %arrayidx1073.i, align 8
  %arrayidx1075.i = getelementptr i32, ptr %769, i32 1
  %770 = ptrtoint ptr %arrayidx1075.i to i32
  call void @__asan_load4_noabort(i32 %770)
  %771 = load i32, ptr %arrayidx1075.i, align 4
  %add1076.i = add i32 %771, 209
  %add1081.i = shl i32 %771, 16
  %or1083.i = add i32 %add1081.i, 65863681
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1076.i, i32 noundef %or1083.i, i32 noundef 0) #7
  br label %do.body1088.i

do.body1088.i:                                    ; preds = %cond.false1071.i, %cond.true1053.i
  %772 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %772)
  %773 = load i32, ptr %virt, align 8
  %and1091.i = and i32 %773, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1091.i)
  %tobool1092.not.i = icmp eq i32 %and1091.i, 0
  br i1 %tobool1092.not.i, label %do.body1088.i.cond.false1114.i_crit_edge, label %land.lhs.true1093.i

do.body1088.i.cond.false1114.i_crit_edge:         ; preds = %do.body1088.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1114.i

land.lhs.true1093.i:                              ; preds = %do.body1088.i
  %funcs1096.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %774 = ptrtoint ptr %funcs1096.i to i32
  call void @__asan_load4_noabort(i32 %774)
  %775 = load ptr, ptr %funcs1096.i, align 4
  %tobool1097.not.i = icmp eq ptr %775, null
  br i1 %tobool1097.not.i, label %land.lhs.true1093.i.cond.false1114.i_crit_edge, label %land.lhs.true1098.i

land.lhs.true1093.i.cond.false1114.i_crit_edge:   ; preds = %land.lhs.true1093.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1114.i

land.lhs.true1098.i:                              ; preds = %land.lhs.true1093.i
  %sriov_wreg1102.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %775, i32 0, i32 12
  %776 = ptrtoint ptr %sriov_wreg1102.i to i32
  call void @__asan_load4_noabort(i32 %776)
  %777 = load ptr, ptr %sriov_wreg1102.i, align 4
  %tobool1103.not.i = icmp eq ptr %777, null
  br i1 %tobool1103.not.i, label %land.lhs.true1098.i.cond.false1114.i_crit_edge, label %cond.true1104.i

land.lhs.true1098.i.cond.false1114.i_crit_edge:   ; preds = %land.lhs.true1098.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1114.i

cond.true1104.i:                                  ; preds = %land.lhs.true1098.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1110.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %778 = ptrtoint ptr %arrayidx1110.i to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load ptr, ptr %arrayidx1110.i, align 8
  %arrayidx1112.i = getelementptr i32, ptr %779, i32 1
  %780 = ptrtoint ptr %arrayidx1112.i to i32
  call void @__asan_load4_noabort(i32 %780)
  %781 = load i32, ptr %arrayidx1112.i, align 4
  %add1113.i = add i32 %781, 210
  tail call void %777(ptr noundef %adev, i32 noundef %add1113.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1120.i

cond.false1114.i:                                 ; preds = %land.lhs.true1098.i.cond.false1114.i_crit_edge, %land.lhs.true1093.i.cond.false1114.i_crit_edge, %do.body1088.i.cond.false1114.i_crit_edge
  %arrayidx1116.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %782 = ptrtoint ptr %arrayidx1116.i to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load ptr, ptr %arrayidx1116.i, align 8
  %arrayidx1118.i = getelementptr i32, ptr %783, i32 1
  %784 = ptrtoint ptr %arrayidx1118.i to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load i32, ptr %arrayidx1118.i, align 4
  %add1119.i = add i32 %785, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1119.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end1120.i

cond.end1120.i:                                   ; preds = %cond.false1114.i, %cond.true1104.i
  %786 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %786)
  %787 = load i32, ptr %virt, align 8
  %and1123.i = and i32 %787, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1123.i)
  %tobool1124.not.i = icmp eq i32 %and1123.i, 0
  br i1 %tobool1124.not.i, label %cond.end1120.i.cond.false1146.i_crit_edge, label %land.lhs.true1125.i

cond.end1120.i.cond.false1146.i_crit_edge:        ; preds = %cond.end1120.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1146.i

land.lhs.true1125.i:                              ; preds = %cond.end1120.i
  %funcs1128.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %788 = ptrtoint ptr %funcs1128.i to i32
  call void @__asan_load4_noabort(i32 %788)
  %789 = load ptr, ptr %funcs1128.i, align 4
  %tobool1129.not.i = icmp eq ptr %789, null
  br i1 %tobool1129.not.i, label %land.lhs.true1125.i.cond.false1146.i_crit_edge, label %land.lhs.true1130.i

land.lhs.true1125.i.cond.false1146.i_crit_edge:   ; preds = %land.lhs.true1125.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1146.i

land.lhs.true1130.i:                              ; preds = %land.lhs.true1125.i
  %sriov_wreg1134.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %789, i32 0, i32 12
  %790 = ptrtoint ptr %sriov_wreg1134.i to i32
  call void @__asan_load4_noabort(i32 %790)
  %791 = load ptr, ptr %sriov_wreg1134.i, align 4
  %tobool1135.not.i = icmp eq ptr %791, null
  br i1 %tobool1135.not.i, label %land.lhs.true1130.i.cond.false1146.i_crit_edge, label %cond.true1136.i

land.lhs.true1130.i.cond.false1146.i_crit_edge:   ; preds = %land.lhs.true1130.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1146.i

cond.true1136.i:                                  ; preds = %land.lhs.true1130.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1142.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %792 = ptrtoint ptr %arrayidx1142.i to i32
  call void @__asan_load4_noabort(i32 %792)
  %793 = load ptr, ptr %arrayidx1142.i, align 8
  %arrayidx1144.i = getelementptr i32, ptr %793, i32 1
  %794 = ptrtoint ptr %arrayidx1144.i to i32
  call void @__asan_load4_noabort(i32 %794)
  %795 = load i32, ptr %arrayidx1144.i, align 4
  %add1145.i = add i32 %795, 211
  tail call void %791(ptr noundef %adev, i32 noundef %add1145.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1152.i

cond.false1146.i:                                 ; preds = %land.lhs.true1130.i.cond.false1146.i_crit_edge, %land.lhs.true1125.i.cond.false1146.i_crit_edge, %cond.end1120.i.cond.false1146.i_crit_edge
  %arrayidx1148.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %796 = ptrtoint ptr %arrayidx1148.i to i32
  call void @__asan_load4_noabort(i32 %796)
  %797 = load ptr, ptr %arrayidx1148.i, align 8
  %arrayidx1150.i = getelementptr i32, ptr %797, i32 1
  %798 = ptrtoint ptr %arrayidx1150.i to i32
  call void @__asan_load4_noabort(i32 %798)
  %799 = load i32, ptr %arrayidx1150.i, align 4
  %add1151.i = add i32 %799, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1151.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1152.i

cond.end1152.i:                                   ; preds = %cond.false1146.i, %cond.true1136.i
  %800 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %800)
  %801 = load i32, ptr %virt, align 8
  %and1155.i = and i32 %801, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1155.i)
  %tobool1156.not.i = icmp eq i32 %and1155.i, 0
  br i1 %tobool1156.not.i, label %cond.end1152.i.cond.false1186.i_crit_edge, label %land.lhs.true1157.i

cond.end1152.i.cond.false1186.i_crit_edge:        ; preds = %cond.end1152.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1186.i

land.lhs.true1157.i:                              ; preds = %cond.end1152.i
  %funcs1160.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %802 = ptrtoint ptr %funcs1160.i to i32
  call void @__asan_load4_noabort(i32 %802)
  %803 = load ptr, ptr %funcs1160.i, align 4
  %tobool1161.not.i = icmp eq ptr %803, null
  br i1 %tobool1161.not.i, label %land.lhs.true1157.i.cond.false1186.i_crit_edge, label %land.lhs.true1162.i

land.lhs.true1157.i.cond.false1186.i_crit_edge:   ; preds = %land.lhs.true1157.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1186.i

land.lhs.true1162.i:                              ; preds = %land.lhs.true1157.i
  %sriov_wreg1166.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %803, i32 0, i32 12
  %804 = ptrtoint ptr %sriov_wreg1166.i to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %sriov_wreg1166.i, align 4
  %tobool1167.not.i = icmp eq ptr %805, null
  br i1 %tobool1167.not.i, label %land.lhs.true1162.i.cond.false1186.i_crit_edge, label %cond.true1168.i

land.lhs.true1162.i.cond.false1186.i_crit_edge:   ; preds = %land.lhs.true1162.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1186.i

cond.true1168.i:                                  ; preds = %land.lhs.true1162.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1174.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %806 = ptrtoint ptr %arrayidx1174.i to i32
  call void @__asan_load4_noabort(i32 %806)
  %807 = load ptr, ptr %arrayidx1174.i, align 8
  %arrayidx1176.i = getelementptr i32, ptr %807, i32 1
  %808 = ptrtoint ptr %arrayidx1176.i to i32
  call void @__asan_load4_noabort(i32 %808)
  %809 = load i32, ptr %arrayidx1176.i, align 4
  %add1177.i = add i32 %809, 209
  %add1182.i = shl i32 %809, 16
  %or1184.i = add i32 %add1182.i, 92536833
  tail call void %805(ptr noundef %adev, i32 noundef %add1177.i, i32 noundef %or1184.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1203.i

cond.false1186.i:                                 ; preds = %land.lhs.true1162.i.cond.false1186.i_crit_edge, %land.lhs.true1157.i.cond.false1186.i_crit_edge, %cond.end1152.i.cond.false1186.i_crit_edge
  %arrayidx1188.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %810 = ptrtoint ptr %arrayidx1188.i to i32
  call void @__asan_load4_noabort(i32 %810)
  %811 = load ptr, ptr %arrayidx1188.i, align 8
  %arrayidx1190.i = getelementptr i32, ptr %811, i32 1
  %812 = ptrtoint ptr %arrayidx1190.i to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load i32, ptr %arrayidx1190.i, align 4
  %add1191.i = add i32 %813, 209
  %add1196.i = shl i32 %813, 16
  %or1198.i = add i32 %add1196.i, 92536833
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1191.i, i32 noundef %or1198.i, i32 noundef 0) #7
  br label %do.body1203.i

do.body1203.i:                                    ; preds = %cond.false1186.i, %cond.true1168.i
  %814 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %814)
  %815 = load i32, ptr %virt, align 8
  %and1206.i = and i32 %815, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1206.i)
  %tobool1207.not.i = icmp eq i32 %and1206.i, 0
  br i1 %tobool1207.not.i, label %do.body1203.i.cond.false1229.i_crit_edge, label %land.lhs.true1208.i

do.body1203.i.cond.false1229.i_crit_edge:         ; preds = %do.body1203.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1229.i

land.lhs.true1208.i:                              ; preds = %do.body1203.i
  %funcs1211.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %816 = ptrtoint ptr %funcs1211.i to i32
  call void @__asan_load4_noabort(i32 %816)
  %817 = load ptr, ptr %funcs1211.i, align 4
  %tobool1212.not.i = icmp eq ptr %817, null
  br i1 %tobool1212.not.i, label %land.lhs.true1208.i.cond.false1229.i_crit_edge, label %land.lhs.true1213.i

land.lhs.true1208.i.cond.false1229.i_crit_edge:   ; preds = %land.lhs.true1208.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1229.i

land.lhs.true1213.i:                              ; preds = %land.lhs.true1208.i
  %sriov_wreg1217.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %817, i32 0, i32 12
  %818 = ptrtoint ptr %sriov_wreg1217.i to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %sriov_wreg1217.i, align 4
  %tobool1218.not.i = icmp eq ptr %819, null
  br i1 %tobool1218.not.i, label %land.lhs.true1213.i.cond.false1229.i_crit_edge, label %cond.true1219.i

land.lhs.true1213.i.cond.false1229.i_crit_edge:   ; preds = %land.lhs.true1213.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1229.i

cond.true1219.i:                                  ; preds = %land.lhs.true1213.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1225.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %820 = ptrtoint ptr %arrayidx1225.i to i32
  call void @__asan_load4_noabort(i32 %820)
  %821 = load ptr, ptr %arrayidx1225.i, align 8
  %arrayidx1227.i = getelementptr i32, ptr %821, i32 1
  %822 = ptrtoint ptr %arrayidx1227.i to i32
  call void @__asan_load4_noabort(i32 %822)
  %823 = load i32, ptr %arrayidx1227.i, align 4
  %add1228.i = add i32 %823, 210
  tail call void %819(ptr noundef %adev, i32 noundef %add1228.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1235.i

cond.false1229.i:                                 ; preds = %land.lhs.true1213.i.cond.false1229.i_crit_edge, %land.lhs.true1208.i.cond.false1229.i_crit_edge, %do.body1203.i.cond.false1229.i_crit_edge
  %arrayidx1231.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %824 = ptrtoint ptr %arrayidx1231.i to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load ptr, ptr %arrayidx1231.i, align 8
  %arrayidx1233.i = getelementptr i32, ptr %825, i32 1
  %826 = ptrtoint ptr %arrayidx1233.i to i32
  call void @__asan_load4_noabort(i32 %826)
  %827 = load i32, ptr %arrayidx1233.i, align 4
  %add1234.i = add i32 %827, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1234.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end1235.i

cond.end1235.i:                                   ; preds = %cond.false1229.i, %cond.true1219.i
  %828 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %828)
  %829 = load i32, ptr %virt, align 8
  %and1238.i = and i32 %829, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1238.i)
  %tobool1239.not.i = icmp eq i32 %and1238.i, 0
  br i1 %tobool1239.not.i, label %cond.end1235.i.cond.false1261.i_crit_edge, label %land.lhs.true1240.i

cond.end1235.i.cond.false1261.i_crit_edge:        ; preds = %cond.end1235.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1261.i

land.lhs.true1240.i:                              ; preds = %cond.end1235.i
  %funcs1243.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %830 = ptrtoint ptr %funcs1243.i to i32
  call void @__asan_load4_noabort(i32 %830)
  %831 = load ptr, ptr %funcs1243.i, align 4
  %tobool1244.not.i = icmp eq ptr %831, null
  br i1 %tobool1244.not.i, label %land.lhs.true1240.i.cond.false1261.i_crit_edge, label %land.lhs.true1245.i

land.lhs.true1240.i.cond.false1261.i_crit_edge:   ; preds = %land.lhs.true1240.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1261.i

land.lhs.true1245.i:                              ; preds = %land.lhs.true1240.i
  %sriov_wreg1249.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %831, i32 0, i32 12
  %832 = ptrtoint ptr %sriov_wreg1249.i to i32
  call void @__asan_load4_noabort(i32 %832)
  %833 = load ptr, ptr %sriov_wreg1249.i, align 4
  %tobool1250.not.i = icmp eq ptr %833, null
  br i1 %tobool1250.not.i, label %land.lhs.true1245.i.cond.false1261.i_crit_edge, label %cond.true1251.i

land.lhs.true1245.i.cond.false1261.i_crit_edge:   ; preds = %land.lhs.true1245.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1261.i

cond.true1251.i:                                  ; preds = %land.lhs.true1245.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1257.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %834 = ptrtoint ptr %arrayidx1257.i to i32
  call void @__asan_load4_noabort(i32 %834)
  %835 = load ptr, ptr %arrayidx1257.i, align 8
  %arrayidx1259.i = getelementptr i32, ptr %835, i32 1
  %836 = ptrtoint ptr %arrayidx1259.i to i32
  call void @__asan_load4_noabort(i32 %836)
  %837 = load i32, ptr %arrayidx1259.i, align 4
  %add1260.i = add i32 %837, 211
  tail call void %833(ptr noundef %adev, i32 noundef %add1260.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1267.i

cond.false1261.i:                                 ; preds = %land.lhs.true1245.i.cond.false1261.i_crit_edge, %land.lhs.true1240.i.cond.false1261.i_crit_edge, %cond.end1235.i.cond.false1261.i_crit_edge
  %arrayidx1263.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %838 = ptrtoint ptr %arrayidx1263.i to i32
  call void @__asan_load4_noabort(i32 %838)
  %839 = load ptr, ptr %arrayidx1263.i, align 8
  %arrayidx1265.i = getelementptr i32, ptr %839, i32 1
  %840 = ptrtoint ptr %arrayidx1265.i to i32
  call void @__asan_load4_noabort(i32 %840)
  %841 = load i32, ptr %arrayidx1265.i, align 4
  %add1266.i = add i32 %841, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1266.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1267.i

cond.end1267.i:                                   ; preds = %cond.false1261.i, %cond.true1251.i
  %842 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %842)
  %843 = load i32, ptr %virt, align 8
  %and1270.i = and i32 %843, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1270.i)
  %tobool1271.not.i = icmp eq i32 %and1270.i, 0
  br i1 %tobool1271.not.i, label %cond.end1267.i.cond.false1301.i_crit_edge, label %land.lhs.true1272.i

cond.end1267.i.cond.false1301.i_crit_edge:        ; preds = %cond.end1267.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1301.i

land.lhs.true1272.i:                              ; preds = %cond.end1267.i
  %funcs1275.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %844 = ptrtoint ptr %funcs1275.i to i32
  call void @__asan_load4_noabort(i32 %844)
  %845 = load ptr, ptr %funcs1275.i, align 4
  %tobool1276.not.i = icmp eq ptr %845, null
  br i1 %tobool1276.not.i, label %land.lhs.true1272.i.cond.false1301.i_crit_edge, label %land.lhs.true1277.i

land.lhs.true1272.i.cond.false1301.i_crit_edge:   ; preds = %land.lhs.true1272.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1301.i

land.lhs.true1277.i:                              ; preds = %land.lhs.true1272.i
  %sriov_wreg1281.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %845, i32 0, i32 12
  %846 = ptrtoint ptr %sriov_wreg1281.i to i32
  call void @__asan_load4_noabort(i32 %846)
  %847 = load ptr, ptr %sriov_wreg1281.i, align 4
  %tobool1282.not.i = icmp eq ptr %847, null
  br i1 %tobool1282.not.i, label %land.lhs.true1277.i.cond.false1301.i_crit_edge, label %cond.true1283.i

land.lhs.true1277.i.cond.false1301.i_crit_edge:   ; preds = %land.lhs.true1277.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1301.i

cond.true1283.i:                                  ; preds = %land.lhs.true1277.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1289.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %848 = ptrtoint ptr %arrayidx1289.i to i32
  call void @__asan_load4_noabort(i32 %848)
  %849 = load ptr, ptr %arrayidx1289.i, align 8
  %arrayidx1291.i = getelementptr i32, ptr %849, i32 1
  %850 = ptrtoint ptr %arrayidx1291.i to i32
  call void @__asan_load4_noabort(i32 %850)
  %851 = load i32, ptr %arrayidx1291.i, align 4
  %add1292.i = add i32 %851, 209
  %add1297.i = shl i32 %851, 16
  %or1299.i = add i32 %add1297.i, 92602369
  tail call void %847(ptr noundef %adev, i32 noundef %add1292.i, i32 noundef %or1299.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1318.i

cond.false1301.i:                                 ; preds = %land.lhs.true1277.i.cond.false1301.i_crit_edge, %land.lhs.true1272.i.cond.false1301.i_crit_edge, %cond.end1267.i.cond.false1301.i_crit_edge
  %arrayidx1303.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %852 = ptrtoint ptr %arrayidx1303.i to i32
  call void @__asan_load4_noabort(i32 %852)
  %853 = load ptr, ptr %arrayidx1303.i, align 8
  %arrayidx1305.i = getelementptr i32, ptr %853, i32 1
  %854 = ptrtoint ptr %arrayidx1305.i to i32
  call void @__asan_load4_noabort(i32 %854)
  %855 = load i32, ptr %arrayidx1305.i, align 4
  %add1306.i = add i32 %855, 209
  %add1311.i = shl i32 %855, 16
  %or1313.i = add i32 %add1311.i, 92602369
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1306.i, i32 noundef %or1313.i, i32 noundef 0) #7
  br label %do.body1318.i

do.body1318.i:                                    ; preds = %cond.false1301.i, %cond.true1283.i
  %856 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %856)
  %857 = load i32, ptr %virt, align 8
  %and1321.i = and i32 %857, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1321.i)
  %tobool1322.not.i = icmp eq i32 %and1321.i, 0
  br i1 %tobool1322.not.i, label %do.body1318.i.cond.false1353.i_crit_edge, label %land.lhs.true1323.i

do.body1318.i.cond.false1353.i_crit_edge:         ; preds = %do.body1318.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1353.i

land.lhs.true1323.i:                              ; preds = %do.body1318.i
  %funcs1326.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %858 = ptrtoint ptr %funcs1326.i to i32
  call void @__asan_load4_noabort(i32 %858)
  %859 = load ptr, ptr %funcs1326.i, align 4
  %tobool1327.not.i = icmp eq ptr %859, null
  br i1 %tobool1327.not.i, label %land.lhs.true1323.i.cond.false1353.i_crit_edge, label %land.lhs.true1328.i

land.lhs.true1323.i.cond.false1353.i_crit_edge:   ; preds = %land.lhs.true1323.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1353.i

land.lhs.true1328.i:                              ; preds = %land.lhs.true1323.i
  %sriov_wreg1332.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %859, i32 0, i32 12
  %860 = ptrtoint ptr %sriov_wreg1332.i to i32
  call void @__asan_load4_noabort(i32 %860)
  %861 = load ptr, ptr %sriov_wreg1332.i, align 4
  %tobool1333.not.i = icmp eq ptr %861, null
  br i1 %tobool1333.not.i, label %land.lhs.true1328.i.cond.false1353.i_crit_edge, label %cond.true1334.i

land.lhs.true1328.i.cond.false1353.i_crit_edge:   ; preds = %land.lhs.true1328.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1353.i

cond.true1334.i:                                  ; preds = %land.lhs.true1328.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1340.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %862 = ptrtoint ptr %arrayidx1340.i to i32
  call void @__asan_load4_noabort(i32 %862)
  %863 = load ptr, ptr %arrayidx1340.i, align 8
  %arrayidx1342.i = getelementptr i32, ptr %863, i32 1
  %864 = ptrtoint ptr %arrayidx1342.i to i32
  call void @__asan_load4_noabort(i32 %864)
  %865 = load i32, ptr %arrayidx1342.i, align 4
  %add1343.i = add i32 %865, 210
  %gpu_addr1347.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %866 = ptrtoint ptr %gpu_addr1347.i to i32
  call void @__asan_load8_noabort(i32 %866)
  %867 = load i64, ptr %gpu_addr1347.i, align 8
  %868 = trunc i64 %867 to i32
  %869 = add i32 %offset.0.i, 131072
  %conv1352.i = add i32 %869, %868
  tail call void %861(ptr noundef %adev, i32 noundef %add1343.i, i32 noundef %conv1352.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1368.i

cond.false1353.i:                                 ; preds = %land.lhs.true1328.i.cond.false1353.i_crit_edge, %land.lhs.true1323.i.cond.false1353.i_crit_edge, %do.body1318.i.cond.false1353.i_crit_edge
  %arrayidx1355.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %870 = ptrtoint ptr %arrayidx1355.i to i32
  call void @__asan_load4_noabort(i32 %870)
  %871 = load ptr, ptr %arrayidx1355.i, align 8
  %arrayidx1357.i = getelementptr i32, ptr %871, i32 1
  %872 = ptrtoint ptr %arrayidx1357.i to i32
  call void @__asan_load4_noabort(i32 %872)
  %873 = load i32, ptr %arrayidx1357.i, align 4
  %add1358.i = add i32 %873, 210
  %gpu_addr1362.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %874 = ptrtoint ptr %gpu_addr1362.i to i32
  call void @__asan_load8_noabort(i32 %874)
  %875 = load i64, ptr %gpu_addr1362.i, align 8
  %876 = trunc i64 %875 to i32
  %877 = add i32 %offset.0.i, 131072
  %conv1367.i = add i32 %877, %876
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1358.i, i32 noundef %conv1367.i, i32 noundef 0) #7
  br label %cond.end1368.i

cond.end1368.i:                                   ; preds = %cond.false1353.i, %cond.true1334.i
  %878 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %878)
  %879 = load i32, ptr %virt, align 8
  %and1371.i = and i32 %879, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1371.i)
  %tobool1372.not.i = icmp eq i32 %and1371.i, 0
  br i1 %tobool1372.not.i, label %cond.end1368.i.cond.false1394.i_crit_edge, label %land.lhs.true1373.i

cond.end1368.i.cond.false1394.i_crit_edge:        ; preds = %cond.end1368.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1394.i

land.lhs.true1373.i:                              ; preds = %cond.end1368.i
  %funcs1376.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %880 = ptrtoint ptr %funcs1376.i to i32
  call void @__asan_load4_noabort(i32 %880)
  %881 = load ptr, ptr %funcs1376.i, align 4
  %tobool1377.not.i = icmp eq ptr %881, null
  br i1 %tobool1377.not.i, label %land.lhs.true1373.i.cond.false1394.i_crit_edge, label %land.lhs.true1378.i

land.lhs.true1373.i.cond.false1394.i_crit_edge:   ; preds = %land.lhs.true1373.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1394.i

land.lhs.true1378.i:                              ; preds = %land.lhs.true1373.i
  %sriov_wreg1382.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %881, i32 0, i32 12
  %882 = ptrtoint ptr %sriov_wreg1382.i to i32
  call void @__asan_load4_noabort(i32 %882)
  %883 = load ptr, ptr %sriov_wreg1382.i, align 4
  %tobool1383.not.i = icmp eq ptr %883, null
  br i1 %tobool1383.not.i, label %land.lhs.true1378.i.cond.false1394.i_crit_edge, label %cond.true1384.i

land.lhs.true1378.i.cond.false1394.i_crit_edge:   ; preds = %land.lhs.true1378.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1394.i

cond.true1384.i:                                  ; preds = %land.lhs.true1378.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1390.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %884 = ptrtoint ptr %arrayidx1390.i to i32
  call void @__asan_load4_noabort(i32 %884)
  %885 = load ptr, ptr %arrayidx1390.i, align 8
  %arrayidx1392.i = getelementptr i32, ptr %885, i32 1
  %886 = ptrtoint ptr %arrayidx1392.i to i32
  call void @__asan_load4_noabort(i32 %886)
  %887 = load i32, ptr %arrayidx1392.i, align 4
  %add1393.i = add i32 %887, 211
  tail call void %883(ptr noundef %adev, i32 noundef %add1393.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1400.i

cond.false1394.i:                                 ; preds = %land.lhs.true1378.i.cond.false1394.i_crit_edge, %land.lhs.true1373.i.cond.false1394.i_crit_edge, %cond.end1368.i.cond.false1394.i_crit_edge
  %arrayidx1396.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %888 = ptrtoint ptr %arrayidx1396.i to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %arrayidx1396.i, align 8
  %arrayidx1398.i = getelementptr i32, ptr %889, i32 1
  %890 = ptrtoint ptr %arrayidx1398.i to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load i32, ptr %arrayidx1398.i, align 4
  %add1399.i = add i32 %891, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1399.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1400.i

cond.end1400.i:                                   ; preds = %cond.false1394.i, %cond.true1384.i
  %892 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load i32, ptr %virt, align 8
  %and1403.i = and i32 %893, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1403.i)
  %tobool1404.not.i = icmp eq i32 %and1403.i, 0
  br i1 %tobool1404.not.i, label %cond.end1400.i.cond.false1434.i_crit_edge, label %land.lhs.true1405.i

cond.end1400.i.cond.false1434.i_crit_edge:        ; preds = %cond.end1400.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1434.i

land.lhs.true1405.i:                              ; preds = %cond.end1400.i
  %funcs1408.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %894 = ptrtoint ptr %funcs1408.i to i32
  call void @__asan_load4_noabort(i32 %894)
  %895 = load ptr, ptr %funcs1408.i, align 4
  %tobool1409.not.i = icmp eq ptr %895, null
  br i1 %tobool1409.not.i, label %land.lhs.true1405.i.cond.false1434.i_crit_edge, label %land.lhs.true1410.i

land.lhs.true1405.i.cond.false1434.i_crit_edge:   ; preds = %land.lhs.true1405.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1434.i

land.lhs.true1410.i:                              ; preds = %land.lhs.true1405.i
  %sriov_wreg1414.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %895, i32 0, i32 12
  %896 = ptrtoint ptr %sriov_wreg1414.i to i32
  call void @__asan_load4_noabort(i32 %896)
  %897 = load ptr, ptr %sriov_wreg1414.i, align 4
  %tobool1415.not.i = icmp eq ptr %897, null
  br i1 %tobool1415.not.i, label %land.lhs.true1410.i.cond.false1434.i_crit_edge, label %cond.true1416.i

land.lhs.true1410.i.cond.false1434.i_crit_edge:   ; preds = %land.lhs.true1410.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1434.i

cond.true1416.i:                                  ; preds = %land.lhs.true1410.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1422.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %898 = ptrtoint ptr %arrayidx1422.i to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load ptr, ptr %arrayidx1422.i, align 8
  %arrayidx1424.i = getelementptr i32, ptr %899, i32 1
  %900 = ptrtoint ptr %arrayidx1424.i to i32
  call void @__asan_load4_noabort(i32 %900)
  %901 = load i32, ptr %arrayidx1424.i, align 4
  %add1425.i = add i32 %901, 209
  %add1430.i = shl i32 %901, 16
  %or1432.i = add i32 %add1430.i, 66060289
  tail call void %897(ptr noundef %adev, i32 noundef %add1425.i, i32 noundef %or1432.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1451.i

cond.false1434.i:                                 ; preds = %land.lhs.true1410.i.cond.false1434.i_crit_edge, %land.lhs.true1405.i.cond.false1434.i_crit_edge, %cond.end1400.i.cond.false1434.i_crit_edge
  %arrayidx1436.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %902 = ptrtoint ptr %arrayidx1436.i to i32
  call void @__asan_load4_noabort(i32 %902)
  %903 = load ptr, ptr %arrayidx1436.i, align 8
  %arrayidx1438.i = getelementptr i32, ptr %903, i32 1
  %904 = ptrtoint ptr %arrayidx1438.i to i32
  call void @__asan_load4_noabort(i32 %904)
  %905 = load i32, ptr %arrayidx1438.i, align 4
  %add1439.i = add i32 %905, 209
  %add1444.i = shl i32 %905, 16
  %or1446.i = add i32 %add1444.i, 66060289
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1439.i, i32 noundef %or1446.i, i32 noundef 0) #7
  br label %do.body1451.i

do.body1451.i:                                    ; preds = %cond.false1434.i, %cond.true1416.i
  %906 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %906)
  %907 = load i32, ptr %virt, align 8
  %and1454.i = and i32 %907, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1454.i)
  %tobool1455.not.i = icmp eq i32 %and1454.i, 0
  br i1 %tobool1455.not.i, label %do.body1451.i.cond.false1487.i_crit_edge, label %land.lhs.true1456.i

do.body1451.i.cond.false1487.i_crit_edge:         ; preds = %do.body1451.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1487.i

land.lhs.true1456.i:                              ; preds = %do.body1451.i
  %funcs1459.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %908 = ptrtoint ptr %funcs1459.i to i32
  call void @__asan_load4_noabort(i32 %908)
  %909 = load ptr, ptr %funcs1459.i, align 4
  %tobool1460.not.i = icmp eq ptr %909, null
  br i1 %tobool1460.not.i, label %land.lhs.true1456.i.cond.false1487.i_crit_edge, label %land.lhs.true1461.i

land.lhs.true1456.i.cond.false1487.i_crit_edge:   ; preds = %land.lhs.true1456.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1487.i

land.lhs.true1461.i:                              ; preds = %land.lhs.true1456.i
  %sriov_wreg1465.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %909, i32 0, i32 12
  %910 = ptrtoint ptr %sriov_wreg1465.i to i32
  call void @__asan_load4_noabort(i32 %910)
  %911 = load ptr, ptr %sriov_wreg1465.i, align 4
  %tobool1466.not.i = icmp eq ptr %911, null
  br i1 %tobool1466.not.i, label %land.lhs.true1461.i.cond.false1487.i_crit_edge, label %cond.true1467.i

land.lhs.true1461.i.cond.false1487.i_crit_edge:   ; preds = %land.lhs.true1461.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1487.i

cond.true1467.i:                                  ; preds = %land.lhs.true1461.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1473.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %912 = ptrtoint ptr %arrayidx1473.i to i32
  call void @__asan_load4_noabort(i32 %912)
  %913 = load ptr, ptr %arrayidx1473.i, align 8
  %arrayidx1475.i = getelementptr i32, ptr %913, i32 1
  %914 = ptrtoint ptr %arrayidx1475.i to i32
  call void @__asan_load4_noabort(i32 %914)
  %915 = load i32, ptr %arrayidx1475.i, align 4
  %add1476.i = add i32 %915, 210
  %gpu_addr1480.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %916 = ptrtoint ptr %gpu_addr1480.i to i32
  call void @__asan_load8_noabort(i32 %916)
  %917 = load i64, ptr %gpu_addr1480.i, align 8
  %conv1481.i = zext i32 %offset.0.i to i64
  %add1482.i = add nuw nsw i64 %conv1481.i, 131072
  %add1483.i = add i64 %add1482.i, %917
  %shr1484.i = lshr i64 %add1483.i, 32
  %conv1486.i = trunc i64 %shr1484.i to i32
  tail call void %911(ptr noundef %adev, i32 noundef %add1476.i, i32 noundef %conv1486.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1503.i

cond.false1487.i:                                 ; preds = %land.lhs.true1461.i.cond.false1487.i_crit_edge, %land.lhs.true1456.i.cond.false1487.i_crit_edge, %do.body1451.i.cond.false1487.i_crit_edge
  %arrayidx1489.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %918 = ptrtoint ptr %arrayidx1489.i to i32
  call void @__asan_load4_noabort(i32 %918)
  %919 = load ptr, ptr %arrayidx1489.i, align 8
  %arrayidx1491.i = getelementptr i32, ptr %919, i32 1
  %920 = ptrtoint ptr %arrayidx1491.i to i32
  call void @__asan_load4_noabort(i32 %920)
  %921 = load i32, ptr %arrayidx1491.i, align 4
  %add1492.i = add i32 %921, 210
  %gpu_addr1496.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %922 = ptrtoint ptr %gpu_addr1496.i to i32
  call void @__asan_load8_noabort(i32 %922)
  %923 = load i64, ptr %gpu_addr1496.i, align 8
  %conv1497.i = zext i32 %offset.0.i to i64
  %add1498.i = add nuw nsw i64 %conv1497.i, 131072
  %add1499.i = add i64 %add1498.i, %923
  %shr1500.i = lshr i64 %add1499.i, 32
  %conv1502.i = trunc i64 %shr1500.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1492.i, i32 noundef %conv1502.i, i32 noundef 0) #7
  br label %cond.end1503.i

cond.end1503.i:                                   ; preds = %cond.false1487.i, %cond.true1467.i
  %924 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %924)
  %925 = load i32, ptr %virt, align 8
  %and1506.i = and i32 %925, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1506.i)
  %tobool1507.not.i = icmp eq i32 %and1506.i, 0
  br i1 %tobool1507.not.i, label %cond.end1503.i.cond.false1529.i_crit_edge, label %land.lhs.true1508.i

cond.end1503.i.cond.false1529.i_crit_edge:        ; preds = %cond.end1503.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1529.i

land.lhs.true1508.i:                              ; preds = %cond.end1503.i
  %funcs1511.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %926 = ptrtoint ptr %funcs1511.i to i32
  call void @__asan_load4_noabort(i32 %926)
  %927 = load ptr, ptr %funcs1511.i, align 4
  %tobool1512.not.i = icmp eq ptr %927, null
  br i1 %tobool1512.not.i, label %land.lhs.true1508.i.cond.false1529.i_crit_edge, label %land.lhs.true1513.i

land.lhs.true1508.i.cond.false1529.i_crit_edge:   ; preds = %land.lhs.true1508.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1529.i

land.lhs.true1513.i:                              ; preds = %land.lhs.true1508.i
  %sriov_wreg1517.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %927, i32 0, i32 12
  %928 = ptrtoint ptr %sriov_wreg1517.i to i32
  call void @__asan_load4_noabort(i32 %928)
  %929 = load ptr, ptr %sriov_wreg1517.i, align 4
  %tobool1518.not.i = icmp eq ptr %929, null
  br i1 %tobool1518.not.i, label %land.lhs.true1513.i.cond.false1529.i_crit_edge, label %cond.true1519.i

land.lhs.true1513.i.cond.false1529.i_crit_edge:   ; preds = %land.lhs.true1513.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1529.i

cond.true1519.i:                                  ; preds = %land.lhs.true1513.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1525.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %930 = ptrtoint ptr %arrayidx1525.i to i32
  call void @__asan_load4_noabort(i32 %930)
  %931 = load ptr, ptr %arrayidx1525.i, align 8
  %arrayidx1527.i = getelementptr i32, ptr %931, i32 1
  %932 = ptrtoint ptr %arrayidx1527.i to i32
  call void @__asan_load4_noabort(i32 %932)
  %933 = load i32, ptr %arrayidx1527.i, align 4
  %add1528.i = add i32 %933, 211
  tail call void %929(ptr noundef %adev, i32 noundef %add1528.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1535.i

cond.false1529.i:                                 ; preds = %land.lhs.true1513.i.cond.false1529.i_crit_edge, %land.lhs.true1508.i.cond.false1529.i_crit_edge, %cond.end1503.i.cond.false1529.i_crit_edge
  %arrayidx1531.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %934 = ptrtoint ptr %arrayidx1531.i to i32
  call void @__asan_load4_noabort(i32 %934)
  %935 = load ptr, ptr %arrayidx1531.i, align 8
  %arrayidx1533.i = getelementptr i32, ptr %935, i32 1
  %936 = ptrtoint ptr %arrayidx1533.i to i32
  call void @__asan_load4_noabort(i32 %936)
  %937 = load i32, ptr %arrayidx1533.i, align 4
  %add1534.i = add i32 %937, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1534.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1535.i

cond.end1535.i:                                   ; preds = %cond.false1529.i, %cond.true1519.i
  %938 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %938)
  %939 = load i32, ptr %virt, align 8
  %and1538.i = and i32 %939, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1538.i)
  %tobool1539.not.i = icmp eq i32 %and1538.i, 0
  br i1 %tobool1539.not.i, label %cond.end1535.i.cond.false1569.i_crit_edge, label %land.lhs.true1540.i

cond.end1535.i.cond.false1569.i_crit_edge:        ; preds = %cond.end1535.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1569.i

land.lhs.true1540.i:                              ; preds = %cond.end1535.i
  %funcs1543.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %940 = ptrtoint ptr %funcs1543.i to i32
  call void @__asan_load4_noabort(i32 %940)
  %941 = load ptr, ptr %funcs1543.i, align 4
  %tobool1544.not.i = icmp eq ptr %941, null
  br i1 %tobool1544.not.i, label %land.lhs.true1540.i.cond.false1569.i_crit_edge, label %land.lhs.true1545.i

land.lhs.true1540.i.cond.false1569.i_crit_edge:   ; preds = %land.lhs.true1540.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1569.i

land.lhs.true1545.i:                              ; preds = %land.lhs.true1540.i
  %sriov_wreg1549.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %941, i32 0, i32 12
  %942 = ptrtoint ptr %sriov_wreg1549.i to i32
  call void @__asan_load4_noabort(i32 %942)
  %943 = load ptr, ptr %sriov_wreg1549.i, align 4
  %tobool1550.not.i = icmp eq ptr %943, null
  br i1 %tobool1550.not.i, label %land.lhs.true1545.i.cond.false1569.i_crit_edge, label %cond.true1551.i

land.lhs.true1545.i.cond.false1569.i_crit_edge:   ; preds = %land.lhs.true1545.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1569.i

cond.true1551.i:                                  ; preds = %land.lhs.true1545.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1557.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %944 = ptrtoint ptr %arrayidx1557.i to i32
  call void @__asan_load4_noabort(i32 %944)
  %945 = load ptr, ptr %arrayidx1557.i, align 8
  %arrayidx1559.i = getelementptr i32, ptr %945, i32 1
  %946 = ptrtoint ptr %arrayidx1559.i to i32
  call void @__asan_load4_noabort(i32 %946)
  %947 = load i32, ptr %arrayidx1559.i, align 4
  %add1560.i = add i32 %947, 209
  %add1565.i = shl i32 %947, 16
  %or1567.i = add i32 %add1565.i, 66125825
  tail call void %943(ptr noundef %adev, i32 noundef %add1560.i, i32 noundef %or1567.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1586.i

cond.false1569.i:                                 ; preds = %land.lhs.true1545.i.cond.false1569.i_crit_edge, %land.lhs.true1540.i.cond.false1569.i_crit_edge, %cond.end1535.i.cond.false1569.i_crit_edge
  %arrayidx1571.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %948 = ptrtoint ptr %arrayidx1571.i to i32
  call void @__asan_load4_noabort(i32 %948)
  %949 = load ptr, ptr %arrayidx1571.i, align 8
  %arrayidx1573.i = getelementptr i32, ptr %949, i32 1
  %950 = ptrtoint ptr %arrayidx1573.i to i32
  call void @__asan_load4_noabort(i32 %950)
  %951 = load i32, ptr %arrayidx1573.i, align 4
  %add1574.i = add i32 %951, 209
  %add1579.i = shl i32 %951, 16
  %or1581.i = add i32 %add1579.i, 66125825
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1574.i, i32 noundef %or1581.i, i32 noundef 0) #7
  br label %do.body1586.i

do.body1586.i:                                    ; preds = %cond.false1569.i, %cond.true1551.i
  %952 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %952)
  %953 = load i32, ptr %virt, align 8
  %and1589.i = and i32 %953, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1589.i)
  %tobool1590.not.i = icmp eq i32 %and1589.i, 0
  br i1 %tobool1590.not.i, label %do.body1586.i.cond.false1612.i_crit_edge, label %land.lhs.true1591.i

do.body1586.i.cond.false1612.i_crit_edge:         ; preds = %do.body1586.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1612.i

land.lhs.true1591.i:                              ; preds = %do.body1586.i
  %funcs1594.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %954 = ptrtoint ptr %funcs1594.i to i32
  call void @__asan_load4_noabort(i32 %954)
  %955 = load ptr, ptr %funcs1594.i, align 4
  %tobool1595.not.i = icmp eq ptr %955, null
  br i1 %tobool1595.not.i, label %land.lhs.true1591.i.cond.false1612.i_crit_edge, label %land.lhs.true1596.i

land.lhs.true1591.i.cond.false1612.i_crit_edge:   ; preds = %land.lhs.true1591.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1612.i

land.lhs.true1596.i:                              ; preds = %land.lhs.true1591.i
  %sriov_wreg1600.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %955, i32 0, i32 12
  %956 = ptrtoint ptr %sriov_wreg1600.i to i32
  call void @__asan_load4_noabort(i32 %956)
  %957 = load ptr, ptr %sriov_wreg1600.i, align 4
  %tobool1601.not.i = icmp eq ptr %957, null
  br i1 %tobool1601.not.i, label %land.lhs.true1596.i.cond.false1612.i_crit_edge, label %cond.true1602.i

land.lhs.true1596.i.cond.false1612.i_crit_edge:   ; preds = %land.lhs.true1596.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1612.i

cond.true1602.i:                                  ; preds = %land.lhs.true1596.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1608.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %958 = ptrtoint ptr %arrayidx1608.i to i32
  call void @__asan_load4_noabort(i32 %958)
  %959 = load ptr, ptr %arrayidx1608.i, align 8
  %arrayidx1610.i = getelementptr i32, ptr %959, i32 1
  %960 = ptrtoint ptr %arrayidx1610.i to i32
  call void @__asan_load4_noabort(i32 %960)
  %961 = load i32, ptr %arrayidx1610.i, align 4
  %add1611.i = add i32 %961, 210
  tail call void %957(ptr noundef %adev, i32 noundef %add1611.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1618.i

cond.false1612.i:                                 ; preds = %land.lhs.true1596.i.cond.false1612.i_crit_edge, %land.lhs.true1591.i.cond.false1612.i_crit_edge, %do.body1586.i.cond.false1612.i_crit_edge
  %arrayidx1614.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %962 = ptrtoint ptr %arrayidx1614.i to i32
  call void @__asan_load4_noabort(i32 %962)
  %963 = load ptr, ptr %arrayidx1614.i, align 8
  %arrayidx1616.i = getelementptr i32, ptr %963, i32 1
  %964 = ptrtoint ptr %arrayidx1616.i to i32
  call void @__asan_load4_noabort(i32 %964)
  %965 = load i32, ptr %arrayidx1616.i, align 4
  %add1617.i = add i32 %965, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1617.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end1618.i

cond.end1618.i:                                   ; preds = %cond.false1612.i, %cond.true1602.i
  %966 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load i32, ptr %virt, align 8
  %and1621.i = and i32 %967, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1621.i)
  %tobool1622.not.i = icmp eq i32 %and1621.i, 0
  br i1 %tobool1622.not.i, label %cond.end1618.i.cond.false1644.i_crit_edge, label %land.lhs.true1623.i

cond.end1618.i.cond.false1644.i_crit_edge:        ; preds = %cond.end1618.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1644.i

land.lhs.true1623.i:                              ; preds = %cond.end1618.i
  %funcs1626.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %968 = ptrtoint ptr %funcs1626.i to i32
  call void @__asan_load4_noabort(i32 %968)
  %969 = load ptr, ptr %funcs1626.i, align 4
  %tobool1627.not.i = icmp eq ptr %969, null
  br i1 %tobool1627.not.i, label %land.lhs.true1623.i.cond.false1644.i_crit_edge, label %land.lhs.true1628.i

land.lhs.true1623.i.cond.false1644.i_crit_edge:   ; preds = %land.lhs.true1623.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1644.i

land.lhs.true1628.i:                              ; preds = %land.lhs.true1623.i
  %sriov_wreg1632.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %969, i32 0, i32 12
  %970 = ptrtoint ptr %sriov_wreg1632.i to i32
  call void @__asan_load4_noabort(i32 %970)
  %971 = load ptr, ptr %sriov_wreg1632.i, align 4
  %tobool1633.not.i = icmp eq ptr %971, null
  br i1 %tobool1633.not.i, label %land.lhs.true1628.i.cond.false1644.i_crit_edge, label %cond.true1634.i

land.lhs.true1628.i.cond.false1644.i_crit_edge:   ; preds = %land.lhs.true1628.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1644.i

cond.true1634.i:                                  ; preds = %land.lhs.true1628.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1640.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %972 = ptrtoint ptr %arrayidx1640.i to i32
  call void @__asan_load4_noabort(i32 %972)
  %973 = load ptr, ptr %arrayidx1640.i, align 8
  %arrayidx1642.i = getelementptr i32, ptr %973, i32 1
  %974 = ptrtoint ptr %arrayidx1642.i to i32
  call void @__asan_load4_noabort(i32 %974)
  %975 = load i32, ptr %arrayidx1642.i, align 4
  %add1643.i = add i32 %975, 211
  tail call void %971(ptr noundef %adev, i32 noundef %add1643.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1650.i

cond.false1644.i:                                 ; preds = %land.lhs.true1628.i.cond.false1644.i_crit_edge, %land.lhs.true1623.i.cond.false1644.i_crit_edge, %cond.end1618.i.cond.false1644.i_crit_edge
  %arrayidx1646.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %976 = ptrtoint ptr %arrayidx1646.i to i32
  call void @__asan_load4_noabort(i32 %976)
  %977 = load ptr, ptr %arrayidx1646.i, align 8
  %arrayidx1648.i = getelementptr i32, ptr %977, i32 1
  %978 = ptrtoint ptr %arrayidx1648.i to i32
  call void @__asan_load4_noabort(i32 %978)
  %979 = load i32, ptr %arrayidx1648.i, align 4
  %add1649.i = add i32 %979, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1649.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1650.i

cond.end1650.i:                                   ; preds = %cond.false1644.i, %cond.true1634.i
  %980 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %980)
  %981 = load i32, ptr %virt, align 8
  %and1653.i = and i32 %981, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1653.i)
  %tobool1654.not.i = icmp eq i32 %and1653.i, 0
  br i1 %tobool1654.not.i, label %cond.end1650.i.cond.false1684.i_crit_edge, label %land.lhs.true1655.i

cond.end1650.i.cond.false1684.i_crit_edge:        ; preds = %cond.end1650.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1684.i

land.lhs.true1655.i:                              ; preds = %cond.end1650.i
  %funcs1658.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %982 = ptrtoint ptr %funcs1658.i to i32
  call void @__asan_load4_noabort(i32 %982)
  %983 = load ptr, ptr %funcs1658.i, align 4
  %tobool1659.not.i = icmp eq ptr %983, null
  br i1 %tobool1659.not.i, label %land.lhs.true1655.i.cond.false1684.i_crit_edge, label %land.lhs.true1660.i

land.lhs.true1655.i.cond.false1684.i_crit_edge:   ; preds = %land.lhs.true1655.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1684.i

land.lhs.true1660.i:                              ; preds = %land.lhs.true1655.i
  %sriov_wreg1664.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %983, i32 0, i32 12
  %984 = ptrtoint ptr %sriov_wreg1664.i to i32
  call void @__asan_load4_noabort(i32 %984)
  %985 = load ptr, ptr %sriov_wreg1664.i, align 4
  %tobool1665.not.i = icmp eq ptr %985, null
  br i1 %tobool1665.not.i, label %land.lhs.true1660.i.cond.false1684.i_crit_edge, label %cond.true1666.i

land.lhs.true1660.i.cond.false1684.i_crit_edge:   ; preds = %land.lhs.true1660.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1684.i

cond.true1666.i:                                  ; preds = %land.lhs.true1660.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1672.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %986 = ptrtoint ptr %arrayidx1672.i to i32
  call void @__asan_load4_noabort(i32 %986)
  %987 = load ptr, ptr %arrayidx1672.i, align 8
  %arrayidx1674.i = getelementptr i32, ptr %987, i32 1
  %988 = ptrtoint ptr %arrayidx1674.i to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load i32, ptr %arrayidx1674.i, align 4
  %add1675.i = add i32 %989, 209
  %add1680.i = shl i32 %989, 16
  %or1682.i = add i32 %add1680.i, 92667905
  tail call void %985(ptr noundef %adev, i32 noundef %add1675.i, i32 noundef %or1682.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1701.i

cond.false1684.i:                                 ; preds = %land.lhs.true1660.i.cond.false1684.i_crit_edge, %land.lhs.true1655.i.cond.false1684.i_crit_edge, %cond.end1650.i.cond.false1684.i_crit_edge
  %arrayidx1686.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %990 = ptrtoint ptr %arrayidx1686.i to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load ptr, ptr %arrayidx1686.i, align 8
  %arrayidx1688.i = getelementptr i32, ptr %991, i32 1
  %992 = ptrtoint ptr %arrayidx1688.i to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load i32, ptr %arrayidx1688.i, align 4
  %add1689.i = add i32 %993, 209
  %add1694.i = shl i32 %993, 16
  %or1696.i = add i32 %add1694.i, 92667905
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1689.i, i32 noundef %or1696.i, i32 noundef 0) #7
  br label %do.body1701.i

do.body1701.i:                                    ; preds = %cond.false1684.i, %cond.true1666.i
  %994 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load i32, ptr %virt, align 8
  %and1704.i = and i32 %995, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1704.i)
  %tobool1705.not.i = icmp eq i32 %and1704.i, 0
  br i1 %tobool1705.not.i, label %do.body1701.i.cond.false1727.i_crit_edge, label %land.lhs.true1706.i

do.body1701.i.cond.false1727.i_crit_edge:         ; preds = %do.body1701.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1727.i

land.lhs.true1706.i:                              ; preds = %do.body1701.i
  %funcs1709.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %996 = ptrtoint ptr %funcs1709.i to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load ptr, ptr %funcs1709.i, align 4
  %tobool1710.not.i = icmp eq ptr %997, null
  br i1 %tobool1710.not.i, label %land.lhs.true1706.i.cond.false1727.i_crit_edge, label %land.lhs.true1711.i

land.lhs.true1706.i.cond.false1727.i_crit_edge:   ; preds = %land.lhs.true1706.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1727.i

land.lhs.true1711.i:                              ; preds = %land.lhs.true1706.i
  %sriov_wreg1715.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %997, i32 0, i32 12
  %998 = ptrtoint ptr %sriov_wreg1715.i to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load ptr, ptr %sriov_wreg1715.i, align 4
  %tobool1716.not.i = icmp eq ptr %999, null
  br i1 %tobool1716.not.i, label %land.lhs.true1711.i.cond.false1727.i_crit_edge, label %cond.true1717.i

land.lhs.true1711.i.cond.false1727.i_crit_edge:   ; preds = %land.lhs.true1711.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1727.i

cond.true1717.i:                                  ; preds = %land.lhs.true1711.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1723.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1000 = ptrtoint ptr %arrayidx1723.i to i32
  call void @__asan_load4_noabort(i32 %1000)
  %1001 = load ptr, ptr %arrayidx1723.i, align 8
  %arrayidx1725.i = getelementptr i32, ptr %1001, i32 1
  %1002 = ptrtoint ptr %arrayidx1725.i to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load i32, ptr %arrayidx1725.i, align 4
  %add1726.i = add i32 %1003, 210
  tail call void %999(ptr noundef %adev, i32 noundef %add1726.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1733.i

cond.false1727.i:                                 ; preds = %land.lhs.true1711.i.cond.false1727.i_crit_edge, %land.lhs.true1706.i.cond.false1727.i_crit_edge, %do.body1701.i.cond.false1727.i_crit_edge
  %arrayidx1729.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1004 = ptrtoint ptr %arrayidx1729.i to i32
  call void @__asan_load4_noabort(i32 %1004)
  %1005 = load ptr, ptr %arrayidx1729.i, align 8
  %arrayidx1731.i = getelementptr i32, ptr %1005, i32 1
  %1006 = ptrtoint ptr %arrayidx1731.i to i32
  call void @__asan_load4_noabort(i32 %1006)
  %1007 = load i32, ptr %arrayidx1731.i, align 4
  %add1732.i = add i32 %1007, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1732.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end1733.i

cond.end1733.i:                                   ; preds = %cond.false1727.i, %cond.true1717.i
  %1008 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load i32, ptr %virt, align 8
  %and1736.i = and i32 %1009, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1736.i)
  %tobool1737.not.i = icmp eq i32 %and1736.i, 0
  br i1 %tobool1737.not.i, label %cond.end1733.i.cond.false1759.i_crit_edge, label %land.lhs.true1738.i

cond.end1733.i.cond.false1759.i_crit_edge:        ; preds = %cond.end1733.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1759.i

land.lhs.true1738.i:                              ; preds = %cond.end1733.i
  %funcs1741.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1010 = ptrtoint ptr %funcs1741.i to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load ptr, ptr %funcs1741.i, align 4
  %tobool1742.not.i = icmp eq ptr %1011, null
  br i1 %tobool1742.not.i, label %land.lhs.true1738.i.cond.false1759.i_crit_edge, label %land.lhs.true1743.i

land.lhs.true1738.i.cond.false1759.i_crit_edge:   ; preds = %land.lhs.true1738.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1759.i

land.lhs.true1743.i:                              ; preds = %land.lhs.true1738.i
  %sriov_wreg1747.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1011, i32 0, i32 12
  %1012 = ptrtoint ptr %sriov_wreg1747.i to i32
  call void @__asan_load4_noabort(i32 %1012)
  %1013 = load ptr, ptr %sriov_wreg1747.i, align 4
  %tobool1748.not.i = icmp eq ptr %1013, null
  br i1 %tobool1748.not.i, label %land.lhs.true1743.i.cond.false1759.i_crit_edge, label %cond.true1749.i

land.lhs.true1743.i.cond.false1759.i_crit_edge:   ; preds = %land.lhs.true1743.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1759.i

cond.true1749.i:                                  ; preds = %land.lhs.true1743.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1755.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1014 = ptrtoint ptr %arrayidx1755.i to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load ptr, ptr %arrayidx1755.i, align 8
  %arrayidx1757.i = getelementptr i32, ptr %1015, i32 1
  %1016 = ptrtoint ptr %arrayidx1757.i to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load i32, ptr %arrayidx1757.i, align 4
  %add1758.i = add i32 %1017, 211
  tail call void %1013(ptr noundef %adev, i32 noundef %add1758.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1765.i

cond.false1759.i:                                 ; preds = %land.lhs.true1743.i.cond.false1759.i_crit_edge, %land.lhs.true1738.i.cond.false1759.i_crit_edge, %cond.end1733.i.cond.false1759.i_crit_edge
  %arrayidx1761.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1018 = ptrtoint ptr %arrayidx1761.i to i32
  call void @__asan_load4_noabort(i32 %1018)
  %1019 = load ptr, ptr %arrayidx1761.i, align 8
  %arrayidx1763.i = getelementptr i32, ptr %1019, i32 1
  %1020 = ptrtoint ptr %arrayidx1763.i to i32
  call void @__asan_load4_noabort(i32 %1020)
  %1021 = load i32, ptr %arrayidx1763.i, align 4
  %add1764.i = add i32 %1021, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1764.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1765.i

cond.end1765.i:                                   ; preds = %cond.false1759.i, %cond.true1749.i
  %1022 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1022)
  %1023 = load i32, ptr %virt, align 8
  %and1768.i = and i32 %1023, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1768.i)
  %tobool1769.not.i = icmp eq i32 %and1768.i, 0
  br i1 %tobool1769.not.i, label %cond.end1765.i.cond.false1799.i_crit_edge, label %land.lhs.true1770.i

cond.end1765.i.cond.false1799.i_crit_edge:        ; preds = %cond.end1765.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1799.i

land.lhs.true1770.i:                              ; preds = %cond.end1765.i
  %funcs1773.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1024 = ptrtoint ptr %funcs1773.i to i32
  call void @__asan_load4_noabort(i32 %1024)
  %1025 = load ptr, ptr %funcs1773.i, align 4
  %tobool1774.not.i = icmp eq ptr %1025, null
  br i1 %tobool1774.not.i, label %land.lhs.true1770.i.cond.false1799.i_crit_edge, label %land.lhs.true1775.i

land.lhs.true1770.i.cond.false1799.i_crit_edge:   ; preds = %land.lhs.true1770.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1799.i

land.lhs.true1775.i:                              ; preds = %land.lhs.true1770.i
  %sriov_wreg1779.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1025, i32 0, i32 12
  %1026 = ptrtoint ptr %sriov_wreg1779.i to i32
  call void @__asan_load4_noabort(i32 %1026)
  %1027 = load ptr, ptr %sriov_wreg1779.i, align 4
  %tobool1780.not.i = icmp eq ptr %1027, null
  br i1 %tobool1780.not.i, label %land.lhs.true1775.i.cond.false1799.i_crit_edge, label %cond.true1781.i

land.lhs.true1775.i.cond.false1799.i_crit_edge:   ; preds = %land.lhs.true1775.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1799.i

cond.true1781.i:                                  ; preds = %land.lhs.true1775.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1787.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1028 = ptrtoint ptr %arrayidx1787.i to i32
  call void @__asan_load4_noabort(i32 %1028)
  %1029 = load ptr, ptr %arrayidx1787.i, align 8
  %arrayidx1789.i = getelementptr i32, ptr %1029, i32 1
  %1030 = ptrtoint ptr %arrayidx1789.i to i32
  call void @__asan_load4_noabort(i32 %1030)
  %1031 = load i32, ptr %arrayidx1789.i, align 4
  %add1790.i = add i32 %1031, 209
  %add1795.i = shl i32 %1031, 16
  %or1797.i = add i32 %add1795.i, 92733441
  tail call void %1027(ptr noundef %adev, i32 noundef %add1790.i, i32 noundef %or1797.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1816.i

cond.false1799.i:                                 ; preds = %land.lhs.true1775.i.cond.false1799.i_crit_edge, %land.lhs.true1770.i.cond.false1799.i_crit_edge, %cond.end1765.i.cond.false1799.i_crit_edge
  %arrayidx1801.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1032 = ptrtoint ptr %arrayidx1801.i to i32
  call void @__asan_load4_noabort(i32 %1032)
  %1033 = load ptr, ptr %arrayidx1801.i, align 8
  %arrayidx1803.i = getelementptr i32, ptr %1033, i32 1
  %1034 = ptrtoint ptr %arrayidx1803.i to i32
  call void @__asan_load4_noabort(i32 %1034)
  %1035 = load i32, ptr %arrayidx1803.i, align 4
  %add1804.i = add i32 %1035, 209
  %add1809.i = shl i32 %1035, 16
  %or1811.i = add i32 %add1809.i, 92733441
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1804.i, i32 noundef %or1811.i, i32 noundef 0) #7
  br label %do.body1816.i

do.body1816.i:                                    ; preds = %cond.false1799.i, %cond.true1781.i
  %1036 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1036)
  %1037 = load i32, ptr %virt, align 8
  %and1819.i = and i32 %1037, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1819.i)
  %tobool1820.not.i = icmp eq i32 %and1819.i, 0
  br i1 %tobool1820.not.i, label %do.body1816.i.cond.false1843.i_crit_edge, label %land.lhs.true1821.i

do.body1816.i.cond.false1843.i_crit_edge:         ; preds = %do.body1816.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1843.i

land.lhs.true1821.i:                              ; preds = %do.body1816.i
  %funcs1824.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1038 = ptrtoint ptr %funcs1824.i to i32
  call void @__asan_load4_noabort(i32 %1038)
  %1039 = load ptr, ptr %funcs1824.i, align 4
  %tobool1825.not.i = icmp eq ptr %1039, null
  br i1 %tobool1825.not.i, label %land.lhs.true1821.i.cond.false1843.i_crit_edge, label %land.lhs.true1826.i

land.lhs.true1821.i.cond.false1843.i_crit_edge:   ; preds = %land.lhs.true1821.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1843.i

land.lhs.true1826.i:                              ; preds = %land.lhs.true1821.i
  %sriov_wreg1830.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1039, i32 0, i32 12
  %1040 = ptrtoint ptr %sriov_wreg1830.i to i32
  call void @__asan_load4_noabort(i32 %1040)
  %1041 = load ptr, ptr %sriov_wreg1830.i, align 4
  %tobool1831.not.i = icmp eq ptr %1041, null
  br i1 %tobool1831.not.i, label %land.lhs.true1826.i.cond.false1843.i_crit_edge, label %cond.true1832.i

land.lhs.true1826.i.cond.false1843.i_crit_edge:   ; preds = %land.lhs.true1826.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1843.i

cond.true1832.i:                                  ; preds = %land.lhs.true1826.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1838.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1042 = ptrtoint ptr %arrayidx1838.i to i32
  call void @__asan_load4_noabort(i32 %1042)
  %1043 = load ptr, ptr %arrayidx1838.i, align 8
  %arrayidx1840.i = getelementptr i32, ptr %1043, i32 1
  %1044 = ptrtoint ptr %arrayidx1840.i to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load i32, ptr %arrayidx1840.i, align 4
  %add1841.i = add i32 %1045, 210
  %gb_addr_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1046 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %1041(ptr noundef %adev, i32 noundef %add1841.i, i32 noundef %1047, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1852.i

cond.false1843.i:                                 ; preds = %land.lhs.true1826.i.cond.false1843.i_crit_edge, %land.lhs.true1821.i.cond.false1843.i_crit_edge, %do.body1816.i.cond.false1843.i_crit_edge
  %arrayidx1845.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1048 = ptrtoint ptr %arrayidx1845.i to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load ptr, ptr %arrayidx1845.i, align 8
  %arrayidx1847.i = getelementptr i32, ptr %1049, i32 1
  %1050 = ptrtoint ptr %arrayidx1847.i to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load i32, ptr %arrayidx1847.i, align 4
  %add1848.i = add i32 %1051, 210
  %gb_addr_config1851.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1052 = ptrtoint ptr %gb_addr_config1851.i to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load i32, ptr %gb_addr_config1851.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1848.i, i32 noundef %1053, i32 noundef 0) #7
  br label %cond.end1852.i

cond.end1852.i:                                   ; preds = %cond.false1843.i, %cond.true1832.i
  %1054 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1054)
  %1055 = load i32, ptr %virt, align 8
  %and1855.i = and i32 %1055, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1855.i)
  %tobool1856.not.i = icmp eq i32 %and1855.i, 0
  br i1 %tobool1856.not.i, label %cond.end1852.i.cond.false1878.i_crit_edge, label %land.lhs.true1857.i

cond.end1852.i.cond.false1878.i_crit_edge:        ; preds = %cond.end1852.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1878.i

land.lhs.true1857.i:                              ; preds = %cond.end1852.i
  %funcs1860.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1056 = ptrtoint ptr %funcs1860.i to i32
  call void @__asan_load4_noabort(i32 %1056)
  %1057 = load ptr, ptr %funcs1860.i, align 4
  %tobool1861.not.i = icmp eq ptr %1057, null
  br i1 %tobool1861.not.i, label %land.lhs.true1857.i.cond.false1878.i_crit_edge, label %land.lhs.true1862.i

land.lhs.true1857.i.cond.false1878.i_crit_edge:   ; preds = %land.lhs.true1857.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1878.i

land.lhs.true1862.i:                              ; preds = %land.lhs.true1857.i
  %sriov_wreg1866.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1057, i32 0, i32 12
  %1058 = ptrtoint ptr %sriov_wreg1866.i to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load ptr, ptr %sriov_wreg1866.i, align 4
  %tobool1867.not.i = icmp eq ptr %1059, null
  br i1 %tobool1867.not.i, label %land.lhs.true1862.i.cond.false1878.i_crit_edge, label %cond.true1868.i

land.lhs.true1862.i.cond.false1878.i_crit_edge:   ; preds = %land.lhs.true1862.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1878.i

cond.true1868.i:                                  ; preds = %land.lhs.true1862.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1874.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1060 = ptrtoint ptr %arrayidx1874.i to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load ptr, ptr %arrayidx1874.i, align 8
  %arrayidx1876.i = getelementptr i32, ptr %1061, i32 1
  %1062 = ptrtoint ptr %arrayidx1876.i to i32
  call void @__asan_load4_noabort(i32 %1062)
  %1063 = load i32, ptr %arrayidx1876.i, align 4
  %add1877.i = add i32 %1063, 211
  tail call void %1059(ptr noundef %adev, i32 noundef %add1877.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1884.i

cond.false1878.i:                                 ; preds = %land.lhs.true1862.i.cond.false1878.i_crit_edge, %land.lhs.true1857.i.cond.false1878.i_crit_edge, %cond.end1852.i.cond.false1878.i_crit_edge
  %arrayidx1880.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1064 = ptrtoint ptr %arrayidx1880.i to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load ptr, ptr %arrayidx1880.i, align 8
  %arrayidx1882.i = getelementptr i32, ptr %1065, i32 1
  %1066 = ptrtoint ptr %arrayidx1882.i to i32
  call void @__asan_load4_noabort(i32 %1066)
  %1067 = load i32, ptr %arrayidx1882.i, align 4
  %add1883.i = add i32 %1067, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1883.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1884.i

cond.end1884.i:                                   ; preds = %cond.false1878.i, %cond.true1868.i
  %1068 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1068)
  %1069 = load i32, ptr %virt, align 8
  %and1887.i = and i32 %1069, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1887.i)
  %tobool1888.not.i = icmp eq i32 %and1887.i, 0
  br i1 %tobool1888.not.i, label %cond.end1884.i.cond.false1918.i_crit_edge, label %land.lhs.true1889.i

cond.end1884.i.cond.false1918.i_crit_edge:        ; preds = %cond.end1884.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1918.i

land.lhs.true1889.i:                              ; preds = %cond.end1884.i
  %funcs1892.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1070 = ptrtoint ptr %funcs1892.i to i32
  call void @__asan_load4_noabort(i32 %1070)
  %1071 = load ptr, ptr %funcs1892.i, align 4
  %tobool1893.not.i = icmp eq ptr %1071, null
  br i1 %tobool1893.not.i, label %land.lhs.true1889.i.cond.false1918.i_crit_edge, label %land.lhs.true1894.i

land.lhs.true1889.i.cond.false1918.i_crit_edge:   ; preds = %land.lhs.true1889.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1918.i

land.lhs.true1894.i:                              ; preds = %land.lhs.true1889.i
  %sriov_wreg1898.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1071, i32 0, i32 12
  %1072 = ptrtoint ptr %sriov_wreg1898.i to i32
  call void @__asan_load4_noabort(i32 %1072)
  %1073 = load ptr, ptr %sriov_wreg1898.i, align 4
  %tobool1899.not.i = icmp eq ptr %1073, null
  br i1 %tobool1899.not.i, label %land.lhs.true1894.i.cond.false1918.i_crit_edge, label %cond.true1900.i

land.lhs.true1894.i.cond.false1918.i_crit_edge:   ; preds = %land.lhs.true1894.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1918.i

cond.true1900.i:                                  ; preds = %land.lhs.true1894.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1906.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1074 = ptrtoint ptr %arrayidx1906.i to i32
  call void @__asan_load4_noabort(i32 %1074)
  %1075 = load ptr, ptr %arrayidx1906.i, align 8
  %arrayidx1908.i = getelementptr i32, ptr %1075, i32 1
  %1076 = ptrtoint ptr %arrayidx1908.i to i32
  call void @__asan_load4_noabort(i32 %1076)
  %1077 = load i32, ptr %arrayidx1908.i, align 4
  %add1909.i = add i32 %1077, 209
  %add1914.i = shl i32 %1077, 16
  %or1916.i = add i32 %add1914.i, 64159745
  tail call void %1073(ptr noundef %adev, i32 noundef %add1909.i, i32 noundef %or1916.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1935.i

cond.false1918.i:                                 ; preds = %land.lhs.true1894.i.cond.false1918.i_crit_edge, %land.lhs.true1889.i.cond.false1918.i_crit_edge, %cond.end1884.i.cond.false1918.i_crit_edge
  %arrayidx1920.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1078 = ptrtoint ptr %arrayidx1920.i to i32
  call void @__asan_load4_noabort(i32 %1078)
  %1079 = load ptr, ptr %arrayidx1920.i, align 8
  %arrayidx1922.i = getelementptr i32, ptr %1079, i32 1
  %1080 = ptrtoint ptr %arrayidx1922.i to i32
  call void @__asan_load4_noabort(i32 %1080)
  %1081 = load i32, ptr %arrayidx1922.i, align 4
  %add1923.i = add i32 %1081, 209
  %add1928.i = shl i32 %1081, 16
  %or1930.i = add i32 %add1928.i, 64159745
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1923.i, i32 noundef %or1930.i, i32 noundef 0) #7
  br label %do.body1935.i

do.body1935.i:                                    ; preds = %cond.false1918.i, %cond.true1900.i
  %1082 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1082)
  %1083 = load i32, ptr %virt, align 8
  %and1938.i = and i32 %1083, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1938.i)
  %tobool1939.not.i = icmp eq i32 %and1938.i, 0
  br i1 %tobool1939.not.i, label %do.body1935.i.cond.false1964.i_crit_edge, label %land.lhs.true1940.i

do.body1935.i.cond.false1964.i_crit_edge:         ; preds = %do.body1935.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1964.i

land.lhs.true1940.i:                              ; preds = %do.body1935.i
  %funcs1943.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1084 = ptrtoint ptr %funcs1943.i to i32
  call void @__asan_load4_noabort(i32 %1084)
  %1085 = load ptr, ptr %funcs1943.i, align 4
  %tobool1944.not.i = icmp eq ptr %1085, null
  br i1 %tobool1944.not.i, label %land.lhs.true1940.i.cond.false1964.i_crit_edge, label %land.lhs.true1945.i

land.lhs.true1940.i.cond.false1964.i_crit_edge:   ; preds = %land.lhs.true1940.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1964.i

land.lhs.true1945.i:                              ; preds = %land.lhs.true1940.i
  %sriov_wreg1949.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1085, i32 0, i32 12
  %1086 = ptrtoint ptr %sriov_wreg1949.i to i32
  call void @__asan_load4_noabort(i32 %1086)
  %1087 = load ptr, ptr %sriov_wreg1949.i, align 4
  %tobool1950.not.i = icmp eq ptr %1087, null
  br i1 %tobool1950.not.i, label %land.lhs.true1945.i.cond.false1964.i_crit_edge, label %cond.true1951.i

land.lhs.true1945.i.cond.false1964.i_crit_edge:   ; preds = %land.lhs.true1945.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1964.i

cond.true1951.i:                                  ; preds = %land.lhs.true1945.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1957.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1088 = ptrtoint ptr %arrayidx1957.i to i32
  call void @__asan_load4_noabort(i32 %1088)
  %1089 = load ptr, ptr %arrayidx1957.i, align 8
  %arrayidx1959.i = getelementptr i32, ptr %1089, i32 1
  %1090 = ptrtoint ptr %arrayidx1959.i to i32
  call void @__asan_load4_noabort(i32 %1090)
  %1091 = load i32, ptr %arrayidx1959.i, align 4
  %add1960.i = add i32 %1091, 210
  %gb_addr_config1963.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1092 = ptrtoint ptr %gb_addr_config1963.i to i32
  call void @__asan_load4_noabort(i32 %1092)
  %1093 = load i32, ptr %gb_addr_config1963.i, align 4
  tail call void %1087(ptr noundef %adev, i32 noundef %add1960.i, i32 noundef %1093, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1973.i

cond.false1964.i:                                 ; preds = %land.lhs.true1945.i.cond.false1964.i_crit_edge, %land.lhs.true1940.i.cond.false1964.i_crit_edge, %do.body1935.i.cond.false1964.i_crit_edge
  %arrayidx1966.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1094 = ptrtoint ptr %arrayidx1966.i to i32
  call void @__asan_load4_noabort(i32 %1094)
  %1095 = load ptr, ptr %arrayidx1966.i, align 8
  %arrayidx1968.i = getelementptr i32, ptr %1095, i32 1
  %1096 = ptrtoint ptr %arrayidx1968.i to i32
  call void @__asan_load4_noabort(i32 %1096)
  %1097 = load i32, ptr %arrayidx1968.i, align 4
  %add1969.i = add i32 %1097, 210
  %gb_addr_config1972.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1098 = ptrtoint ptr %gb_addr_config1972.i to i32
  call void @__asan_load4_noabort(i32 %1098)
  %1099 = load i32, ptr %gb_addr_config1972.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1969.i, i32 noundef %1099, i32 noundef 0) #7
  br label %cond.end1973.i

cond.end1973.i:                                   ; preds = %cond.false1964.i, %cond.true1951.i
  %1100 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1100)
  %1101 = load i32, ptr %virt, align 8
  %and1976.i = and i32 %1101, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1976.i)
  %tobool1977.not.i = icmp eq i32 %and1976.i, 0
  br i1 %tobool1977.not.i, label %cond.end1973.i.cond.false1999.i_crit_edge, label %land.lhs.true1978.i

cond.end1973.i.cond.false1999.i_crit_edge:        ; preds = %cond.end1973.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1999.i

land.lhs.true1978.i:                              ; preds = %cond.end1973.i
  %funcs1981.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1102 = ptrtoint ptr %funcs1981.i to i32
  call void @__asan_load4_noabort(i32 %1102)
  %1103 = load ptr, ptr %funcs1981.i, align 4
  %tobool1982.not.i = icmp eq ptr %1103, null
  br i1 %tobool1982.not.i, label %land.lhs.true1978.i.cond.false1999.i_crit_edge, label %land.lhs.true1983.i

land.lhs.true1978.i.cond.false1999.i_crit_edge:   ; preds = %land.lhs.true1978.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1999.i

land.lhs.true1983.i:                              ; preds = %land.lhs.true1978.i
  %sriov_wreg1987.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1103, i32 0, i32 12
  %1104 = ptrtoint ptr %sriov_wreg1987.i to i32
  call void @__asan_load4_noabort(i32 %1104)
  %1105 = load ptr, ptr %sriov_wreg1987.i, align 4
  %tobool1988.not.i = icmp eq ptr %1105, null
  br i1 %tobool1988.not.i, label %land.lhs.true1983.i.cond.false1999.i_crit_edge, label %cond.true1989.i

land.lhs.true1983.i.cond.false1999.i_crit_edge:   ; preds = %land.lhs.true1983.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1999.i

cond.true1989.i:                                  ; preds = %land.lhs.true1983.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1995.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1106 = ptrtoint ptr %arrayidx1995.i to i32
  call void @__asan_load4_noabort(i32 %1106)
  %1107 = load ptr, ptr %arrayidx1995.i, align 8
  %arrayidx1997.i = getelementptr i32, ptr %1107, i32 1
  %1108 = ptrtoint ptr %arrayidx1997.i to i32
  call void @__asan_load4_noabort(i32 %1108)
  %1109 = load i32, ptr %arrayidx1997.i, align 4
  %add1998.i = add i32 %1109, 211
  tail call void %1105(ptr noundef %adev, i32 noundef %add1998.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2005.i

cond.false1999.i:                                 ; preds = %land.lhs.true1983.i.cond.false1999.i_crit_edge, %land.lhs.true1978.i.cond.false1999.i_crit_edge, %cond.end1973.i.cond.false1999.i_crit_edge
  %arrayidx2001.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1110 = ptrtoint ptr %arrayidx2001.i to i32
  call void @__asan_load4_noabort(i32 %1110)
  %1111 = load ptr, ptr %arrayidx2001.i, align 8
  %arrayidx2003.i = getelementptr i32, ptr %1111, i32 1
  %1112 = ptrtoint ptr %arrayidx2003.i to i32
  call void @__asan_load4_noabort(i32 %1112)
  %1113 = load i32, ptr %arrayidx2003.i, align 4
  %add2004.i = add i32 %1113, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2004.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2005.i

cond.end2005.i:                                   ; preds = %cond.false1999.i, %cond.true1989.i
  %1114 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1114)
  %1115 = load i32, ptr %virt, align 8
  %and2008.i = and i32 %1115, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2008.i)
  %tobool2009.not.i = icmp eq i32 %and2008.i, 0
  br i1 %tobool2009.not.i, label %cond.end2005.i.cond.false2039.i_crit_edge, label %land.lhs.true2010.i

cond.end2005.i.cond.false2039.i_crit_edge:        ; preds = %cond.end2005.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2039.i

land.lhs.true2010.i:                              ; preds = %cond.end2005.i
  %funcs2013.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1116 = ptrtoint ptr %funcs2013.i to i32
  call void @__asan_load4_noabort(i32 %1116)
  %1117 = load ptr, ptr %funcs2013.i, align 4
  %tobool2014.not.i = icmp eq ptr %1117, null
  br i1 %tobool2014.not.i, label %land.lhs.true2010.i.cond.false2039.i_crit_edge, label %land.lhs.true2015.i

land.lhs.true2010.i.cond.false2039.i_crit_edge:   ; preds = %land.lhs.true2010.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2039.i

land.lhs.true2015.i:                              ; preds = %land.lhs.true2010.i
  %sriov_wreg2019.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1117, i32 0, i32 12
  %1118 = ptrtoint ptr %sriov_wreg2019.i to i32
  call void @__asan_load4_noabort(i32 %1118)
  %1119 = load ptr, ptr %sriov_wreg2019.i, align 4
  %tobool2020.not.i = icmp eq ptr %1119, null
  br i1 %tobool2020.not.i, label %land.lhs.true2015.i.cond.false2039.i_crit_edge, label %cond.true2021.i

land.lhs.true2015.i.cond.false2039.i_crit_edge:   ; preds = %land.lhs.true2015.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2039.i

cond.true2021.i:                                  ; preds = %land.lhs.true2015.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2027.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1120 = ptrtoint ptr %arrayidx2027.i to i32
  call void @__asan_load4_noabort(i32 %1120)
  %1121 = load ptr, ptr %arrayidx2027.i, align 8
  %arrayidx2029.i = getelementptr i32, ptr %1121, i32 1
  %1122 = ptrtoint ptr %arrayidx2029.i to i32
  call void @__asan_load4_noabort(i32 %1122)
  %1123 = load i32, ptr %arrayidx2029.i, align 4
  %add2030.i = add i32 %1123, 209
  %add2035.i = shl i32 %1123, 16
  %or2037.i = add i32 %add2035.i, 64225281
  tail call void %1119(ptr noundef %adev, i32 noundef %add2030.i, i32 noundef %or2037.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2056.i

cond.false2039.i:                                 ; preds = %land.lhs.true2015.i.cond.false2039.i_crit_edge, %land.lhs.true2010.i.cond.false2039.i_crit_edge, %cond.end2005.i.cond.false2039.i_crit_edge
  %arrayidx2041.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1124 = ptrtoint ptr %arrayidx2041.i to i32
  call void @__asan_load4_noabort(i32 %1124)
  %1125 = load ptr, ptr %arrayidx2041.i, align 8
  %arrayidx2043.i = getelementptr i32, ptr %1125, i32 1
  %1126 = ptrtoint ptr %arrayidx2043.i to i32
  call void @__asan_load4_noabort(i32 %1126)
  %1127 = load i32, ptr %arrayidx2043.i, align 4
  %add2044.i = add i32 %1127, 209
  %add2049.i = shl i32 %1127, 16
  %or2051.i = add i32 %add2049.i, 64225281
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2044.i, i32 noundef %or2051.i, i32 noundef 0) #7
  br label %do.body2056.i

do.body2056.i:                                    ; preds = %cond.false2039.i, %cond.true2021.i
  %1128 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load i32, ptr %virt, align 8
  %and2059.i = and i32 %1129, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2059.i)
  %tobool2060.not.i = icmp eq i32 %and2059.i, 0
  br i1 %tobool2060.not.i, label %do.body2056.i.cond.false2085.i_crit_edge, label %land.lhs.true2061.i

do.body2056.i.cond.false2085.i_crit_edge:         ; preds = %do.body2056.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2085.i

land.lhs.true2061.i:                              ; preds = %do.body2056.i
  %funcs2064.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1130 = ptrtoint ptr %funcs2064.i to i32
  call void @__asan_load4_noabort(i32 %1130)
  %1131 = load ptr, ptr %funcs2064.i, align 4
  %tobool2065.not.i = icmp eq ptr %1131, null
  br i1 %tobool2065.not.i, label %land.lhs.true2061.i.cond.false2085.i_crit_edge, label %land.lhs.true2066.i

land.lhs.true2061.i.cond.false2085.i_crit_edge:   ; preds = %land.lhs.true2061.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2085.i

land.lhs.true2066.i:                              ; preds = %land.lhs.true2061.i
  %sriov_wreg2070.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1131, i32 0, i32 12
  %1132 = ptrtoint ptr %sriov_wreg2070.i to i32
  call void @__asan_load4_noabort(i32 %1132)
  %1133 = load ptr, ptr %sriov_wreg2070.i, align 4
  %tobool2071.not.i = icmp eq ptr %1133, null
  br i1 %tobool2071.not.i, label %land.lhs.true2066.i.cond.false2085.i_crit_edge, label %cond.true2072.i

land.lhs.true2066.i.cond.false2085.i_crit_edge:   ; preds = %land.lhs.true2066.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2085.i

cond.true2072.i:                                  ; preds = %land.lhs.true2066.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2078.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1134 = ptrtoint ptr %arrayidx2078.i to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load ptr, ptr %arrayidx2078.i, align 8
  %arrayidx2080.i = getelementptr i32, ptr %1135, i32 1
  %1136 = ptrtoint ptr %arrayidx2080.i to i32
  call void @__asan_load4_noabort(i32 %1136)
  %1137 = load i32, ptr %arrayidx2080.i, align 4
  %add2081.i = add i32 %1137, 210
  %gb_addr_config2084.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1138 = ptrtoint ptr %gb_addr_config2084.i to i32
  call void @__asan_load4_noabort(i32 %1138)
  %1139 = load i32, ptr %gb_addr_config2084.i, align 4
  tail call void %1133(ptr noundef %adev, i32 noundef %add2081.i, i32 noundef %1139, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2094.i

cond.false2085.i:                                 ; preds = %land.lhs.true2066.i.cond.false2085.i_crit_edge, %land.lhs.true2061.i.cond.false2085.i_crit_edge, %do.body2056.i.cond.false2085.i_crit_edge
  %arrayidx2087.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1140 = ptrtoint ptr %arrayidx2087.i to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load ptr, ptr %arrayidx2087.i, align 8
  %arrayidx2089.i = getelementptr i32, ptr %1141, i32 1
  %1142 = ptrtoint ptr %arrayidx2089.i to i32
  call void @__asan_load4_noabort(i32 %1142)
  %1143 = load i32, ptr %arrayidx2089.i, align 4
  %add2090.i = add i32 %1143, 210
  %gb_addr_config2093.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1144 = ptrtoint ptr %gb_addr_config2093.i to i32
  call void @__asan_load4_noabort(i32 %1144)
  %1145 = load i32, ptr %gb_addr_config2093.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2090.i, i32 noundef %1145, i32 noundef 0) #7
  br label %cond.end2094.i

cond.end2094.i:                                   ; preds = %cond.false2085.i, %cond.true2072.i
  %1146 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load i32, ptr %virt, align 8
  %and2097.i = and i32 %1147, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2097.i)
  %tobool2098.not.i = icmp eq i32 %and2097.i, 0
  br i1 %tobool2098.not.i, label %cond.end2094.i.cond.false2120.i_crit_edge, label %land.lhs.true2099.i

cond.end2094.i.cond.false2120.i_crit_edge:        ; preds = %cond.end2094.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2120.i

land.lhs.true2099.i:                              ; preds = %cond.end2094.i
  %funcs2102.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1148 = ptrtoint ptr %funcs2102.i to i32
  call void @__asan_load4_noabort(i32 %1148)
  %1149 = load ptr, ptr %funcs2102.i, align 4
  %tobool2103.not.i = icmp eq ptr %1149, null
  br i1 %tobool2103.not.i, label %land.lhs.true2099.i.cond.false2120.i_crit_edge, label %land.lhs.true2104.i

land.lhs.true2099.i.cond.false2120.i_crit_edge:   ; preds = %land.lhs.true2099.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2120.i

land.lhs.true2104.i:                              ; preds = %land.lhs.true2099.i
  %sriov_wreg2108.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1149, i32 0, i32 12
  %1150 = ptrtoint ptr %sriov_wreg2108.i to i32
  call void @__asan_load4_noabort(i32 %1150)
  %1151 = load ptr, ptr %sriov_wreg2108.i, align 4
  %tobool2109.not.i = icmp eq ptr %1151, null
  br i1 %tobool2109.not.i, label %land.lhs.true2104.i.cond.false2120.i_crit_edge, label %cond.true2110.i

land.lhs.true2104.i.cond.false2120.i_crit_edge:   ; preds = %land.lhs.true2104.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2120.i

cond.true2110.i:                                  ; preds = %land.lhs.true2104.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2116.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1152 = ptrtoint ptr %arrayidx2116.i to i32
  call void @__asan_load4_noabort(i32 %1152)
  %1153 = load ptr, ptr %arrayidx2116.i, align 8
  %arrayidx2118.i = getelementptr i32, ptr %1153, i32 1
  %1154 = ptrtoint ptr %arrayidx2118.i to i32
  call void @__asan_load4_noabort(i32 %1154)
  %1155 = load i32, ptr %arrayidx2118.i, align 4
  %add2119.i = add i32 %1155, 211
  tail call void %1151(ptr noundef %adev, i32 noundef %add2119.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2126.i

cond.false2120.i:                                 ; preds = %land.lhs.true2104.i.cond.false2120.i_crit_edge, %land.lhs.true2099.i.cond.false2120.i_crit_edge, %cond.end2094.i.cond.false2120.i_crit_edge
  %arrayidx2122.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1156 = ptrtoint ptr %arrayidx2122.i to i32
  call void @__asan_load4_noabort(i32 %1156)
  %1157 = load ptr, ptr %arrayidx2122.i, align 8
  %arrayidx2124.i = getelementptr i32, ptr %1157, i32 1
  %1158 = ptrtoint ptr %arrayidx2124.i to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load i32, ptr %arrayidx2124.i, align 4
  %add2125.i = add i32 %1159, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2125.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2126.i

cond.end2126.i:                                   ; preds = %cond.false2120.i, %cond.true2110.i
  %1160 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1160)
  %1161 = load i32, ptr %virt, align 8
  %and2129.i = and i32 %1161, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2129.i)
  %tobool2130.not.i = icmp eq i32 %and2129.i, 0
  br i1 %tobool2130.not.i, label %cond.end2126.i.cond.false2160.i_crit_edge, label %land.lhs.true2131.i

cond.end2126.i.cond.false2160.i_crit_edge:        ; preds = %cond.end2126.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2160.i

land.lhs.true2131.i:                              ; preds = %cond.end2126.i
  %funcs2134.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1162 = ptrtoint ptr %funcs2134.i to i32
  call void @__asan_load4_noabort(i32 %1162)
  %1163 = load ptr, ptr %funcs2134.i, align 4
  %tobool2135.not.i = icmp eq ptr %1163, null
  br i1 %tobool2135.not.i, label %land.lhs.true2131.i.cond.false2160.i_crit_edge, label %land.lhs.true2136.i

land.lhs.true2131.i.cond.false2160.i_crit_edge:   ; preds = %land.lhs.true2131.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2160.i

land.lhs.true2136.i:                              ; preds = %land.lhs.true2131.i
  %sriov_wreg2140.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1163, i32 0, i32 12
  %1164 = ptrtoint ptr %sriov_wreg2140.i to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load ptr, ptr %sriov_wreg2140.i, align 4
  %tobool2141.not.i = icmp eq ptr %1165, null
  br i1 %tobool2141.not.i, label %land.lhs.true2136.i.cond.false2160.i_crit_edge, label %cond.true2142.i

land.lhs.true2136.i.cond.false2160.i_crit_edge:   ; preds = %land.lhs.true2136.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2160.i

cond.true2142.i:                                  ; preds = %land.lhs.true2136.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2148.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1166 = ptrtoint ptr %arrayidx2148.i to i32
  call void @__asan_load4_noabort(i32 %1166)
  %1167 = load ptr, ptr %arrayidx2148.i, align 8
  %arrayidx2150.i = getelementptr i32, ptr %1167, i32 1
  %1168 = ptrtoint ptr %arrayidx2150.i to i32
  call void @__asan_load4_noabort(i32 %1168)
  %1169 = load i32, ptr %arrayidx2150.i, align 4
  %add2151.i = add i32 %1169, 209
  %add2156.i = shl i32 %1169, 16
  %or2158.i = add i32 %add2156.i, 64290817
  tail call void %1165(ptr noundef %adev, i32 noundef %add2151.i, i32 noundef %or2158.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2177.i

cond.false2160.i:                                 ; preds = %land.lhs.true2136.i.cond.false2160.i_crit_edge, %land.lhs.true2131.i.cond.false2160.i_crit_edge, %cond.end2126.i.cond.false2160.i_crit_edge
  %arrayidx2162.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1170 = ptrtoint ptr %arrayidx2162.i to i32
  call void @__asan_load4_noabort(i32 %1170)
  %1171 = load ptr, ptr %arrayidx2162.i, align 8
  %arrayidx2164.i = getelementptr i32, ptr %1171, i32 1
  %1172 = ptrtoint ptr %arrayidx2164.i to i32
  call void @__asan_load4_noabort(i32 %1172)
  %1173 = load i32, ptr %arrayidx2164.i, align 4
  %add2165.i = add i32 %1173, 209
  %add2170.i = shl i32 %1173, 16
  %or2172.i = add i32 %add2170.i, 64290817
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2165.i, i32 noundef %or2172.i, i32 noundef 0) #7
  br label %do.body2177.i

do.body2177.i:                                    ; preds = %cond.false2160.i, %cond.true2142.i
  %1174 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1174)
  %1175 = load i32, ptr %virt, align 8
  %and2180.i = and i32 %1175, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2180.i)
  %tobool2181.not.i = icmp eq i32 %and2180.i, 0
  br i1 %tobool2181.not.i, label %do.body2177.i.cond.false2206.i_crit_edge, label %land.lhs.true2182.i

do.body2177.i.cond.false2206.i_crit_edge:         ; preds = %do.body2177.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2206.i

land.lhs.true2182.i:                              ; preds = %do.body2177.i
  %funcs2185.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1176 = ptrtoint ptr %funcs2185.i to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load ptr, ptr %funcs2185.i, align 4
  %tobool2186.not.i = icmp eq ptr %1177, null
  br i1 %tobool2186.not.i, label %land.lhs.true2182.i.cond.false2206.i_crit_edge, label %land.lhs.true2187.i

land.lhs.true2182.i.cond.false2206.i_crit_edge:   ; preds = %land.lhs.true2182.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2206.i

land.lhs.true2187.i:                              ; preds = %land.lhs.true2182.i
  %sriov_wreg2191.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1177, i32 0, i32 12
  %1178 = ptrtoint ptr %sriov_wreg2191.i to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load ptr, ptr %sriov_wreg2191.i, align 4
  %tobool2192.not.i = icmp eq ptr %1179, null
  br i1 %tobool2192.not.i, label %land.lhs.true2187.i.cond.false2206.i_crit_edge, label %cond.true2193.i

land.lhs.true2187.i.cond.false2206.i_crit_edge:   ; preds = %land.lhs.true2187.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2206.i

cond.true2193.i:                                  ; preds = %land.lhs.true2187.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2199.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1180 = ptrtoint ptr %arrayidx2199.i to i32
  call void @__asan_load4_noabort(i32 %1180)
  %1181 = load ptr, ptr %arrayidx2199.i, align 8
  %arrayidx2201.i = getelementptr i32, ptr %1181, i32 1
  %1182 = ptrtoint ptr %arrayidx2201.i to i32
  call void @__asan_load4_noabort(i32 %1182)
  %1183 = load i32, ptr %arrayidx2201.i, align 4
  %add2202.i = add i32 %1183, 210
  %gb_addr_config2205.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1184 = ptrtoint ptr %gb_addr_config2205.i to i32
  call void @__asan_load4_noabort(i32 %1184)
  %1185 = load i32, ptr %gb_addr_config2205.i, align 4
  tail call void %1179(ptr noundef %adev, i32 noundef %add2202.i, i32 noundef %1185, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2215.i

cond.false2206.i:                                 ; preds = %land.lhs.true2187.i.cond.false2206.i_crit_edge, %land.lhs.true2182.i.cond.false2206.i_crit_edge, %do.body2177.i.cond.false2206.i_crit_edge
  %arrayidx2208.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1186 = ptrtoint ptr %arrayidx2208.i to i32
  call void @__asan_load4_noabort(i32 %1186)
  %1187 = load ptr, ptr %arrayidx2208.i, align 8
  %arrayidx2210.i = getelementptr i32, ptr %1187, i32 1
  %1188 = ptrtoint ptr %arrayidx2210.i to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load i32, ptr %arrayidx2210.i, align 4
  %add2211.i = add i32 %1189, 210
  %gb_addr_config2214.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1190 = ptrtoint ptr %gb_addr_config2214.i to i32
  call void @__asan_load4_noabort(i32 %1190)
  %1191 = load i32, ptr %gb_addr_config2214.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2211.i, i32 noundef %1191, i32 noundef 0) #7
  br label %cond.end2215.i

cond.end2215.i:                                   ; preds = %cond.false2206.i, %cond.true2193.i
  %1192 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1192)
  %1193 = load i32, ptr %virt, align 8
  %and2218.i = and i32 %1193, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2218.i)
  %tobool2219.not.i = icmp eq i32 %and2218.i, 0
  br i1 %tobool2219.not.i, label %cond.end2215.i.cond.false2241.i_crit_edge, label %land.lhs.true2220.i

cond.end2215.i.cond.false2241.i_crit_edge:        ; preds = %cond.end2215.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2241.i

land.lhs.true2220.i:                              ; preds = %cond.end2215.i
  %funcs2223.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1194 = ptrtoint ptr %funcs2223.i to i32
  call void @__asan_load4_noabort(i32 %1194)
  %1195 = load ptr, ptr %funcs2223.i, align 4
  %tobool2224.not.i = icmp eq ptr %1195, null
  br i1 %tobool2224.not.i, label %land.lhs.true2220.i.cond.false2241.i_crit_edge, label %land.lhs.true2225.i

land.lhs.true2220.i.cond.false2241.i_crit_edge:   ; preds = %land.lhs.true2220.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2241.i

land.lhs.true2225.i:                              ; preds = %land.lhs.true2220.i
  %sriov_wreg2229.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1195, i32 0, i32 12
  %1196 = ptrtoint ptr %sriov_wreg2229.i to i32
  call void @__asan_load4_noabort(i32 %1196)
  %1197 = load ptr, ptr %sriov_wreg2229.i, align 4
  %tobool2230.not.i = icmp eq ptr %1197, null
  br i1 %tobool2230.not.i, label %land.lhs.true2225.i.cond.false2241.i_crit_edge, label %cond.true2231.i

land.lhs.true2225.i.cond.false2241.i_crit_edge:   ; preds = %land.lhs.true2225.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2241.i

cond.true2231.i:                                  ; preds = %land.lhs.true2225.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2237.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1198 = ptrtoint ptr %arrayidx2237.i to i32
  call void @__asan_load4_noabort(i32 %1198)
  %1199 = load ptr, ptr %arrayidx2237.i, align 8
  %arrayidx2239.i = getelementptr i32, ptr %1199, i32 1
  %1200 = ptrtoint ptr %arrayidx2239.i to i32
  call void @__asan_load4_noabort(i32 %1200)
  %1201 = load i32, ptr %arrayidx2239.i, align 4
  %add2240.i = add i32 %1201, 211
  tail call void %1197(ptr noundef %adev, i32 noundef %add2240.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2247.i

cond.false2241.i:                                 ; preds = %land.lhs.true2225.i.cond.false2241.i_crit_edge, %land.lhs.true2220.i.cond.false2241.i_crit_edge, %cond.end2215.i.cond.false2241.i_crit_edge
  %arrayidx2243.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1202 = ptrtoint ptr %arrayidx2243.i to i32
  call void @__asan_load4_noabort(i32 %1202)
  %1203 = load ptr, ptr %arrayidx2243.i, align 8
  %arrayidx2245.i = getelementptr i32, ptr %1203, i32 1
  %1204 = ptrtoint ptr %arrayidx2245.i to i32
  call void @__asan_load4_noabort(i32 %1204)
  %1205 = load i32, ptr %arrayidx2245.i, align 4
  %add2246.i = add i32 %1205, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2246.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2247.i

cond.end2247.i:                                   ; preds = %cond.false2241.i, %cond.true2231.i
  %1206 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1206)
  %1207 = load i32, ptr %virt, align 8
  %and2250.i = and i32 %1207, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2250.i)
  %tobool2251.not.i = icmp eq i32 %and2250.i, 0
  br i1 %tobool2251.not.i, label %cond.end2247.i.cond.false2281.i_crit_edge, label %land.lhs.true2252.i

cond.end2247.i.cond.false2281.i_crit_edge:        ; preds = %cond.end2247.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2281.i

land.lhs.true2252.i:                              ; preds = %cond.end2247.i
  %funcs2255.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1208 = ptrtoint ptr %funcs2255.i to i32
  call void @__asan_load4_noabort(i32 %1208)
  %1209 = load ptr, ptr %funcs2255.i, align 4
  %tobool2256.not.i = icmp eq ptr %1209, null
  br i1 %tobool2256.not.i, label %land.lhs.true2252.i.cond.false2281.i_crit_edge, label %land.lhs.true2257.i

land.lhs.true2252.i.cond.false2281.i_crit_edge:   ; preds = %land.lhs.true2252.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2281.i

land.lhs.true2257.i:                              ; preds = %land.lhs.true2252.i
  %sriov_wreg2261.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1209, i32 0, i32 12
  %1210 = ptrtoint ptr %sriov_wreg2261.i to i32
  call void @__asan_load4_noabort(i32 %1210)
  %1211 = load ptr, ptr %sriov_wreg2261.i, align 4
  %tobool2262.not.i = icmp eq ptr %1211, null
  br i1 %tobool2262.not.i, label %land.lhs.true2257.i.cond.false2281.i_crit_edge, label %cond.true2263.i

land.lhs.true2257.i.cond.false2281.i_crit_edge:   ; preds = %land.lhs.true2257.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2281.i

cond.true2263.i:                                  ; preds = %land.lhs.true2257.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2269.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1212 = ptrtoint ptr %arrayidx2269.i to i32
  call void @__asan_load4_noabort(i32 %1212)
  %1213 = load ptr, ptr %arrayidx2269.i, align 8
  %arrayidx2271.i = getelementptr i32, ptr %1213, i32 1
  %1214 = ptrtoint ptr %arrayidx2271.i to i32
  call void @__asan_load4_noabort(i32 %1214)
  %1215 = load i32, ptr %arrayidx2271.i, align 4
  %add2272.i = add i32 %1215, 209
  %add2277.i = shl i32 %1215, 16
  %or2279.i = add i32 %add2277.i, 64094209
  tail call void %1211(ptr noundef %adev, i32 noundef %add2272.i, i32 noundef %or2279.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2298.i

cond.false2281.i:                                 ; preds = %land.lhs.true2257.i.cond.false2281.i_crit_edge, %land.lhs.true2252.i.cond.false2281.i_crit_edge, %cond.end2247.i.cond.false2281.i_crit_edge
  %arrayidx2283.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1216 = ptrtoint ptr %arrayidx2283.i to i32
  call void @__asan_load4_noabort(i32 %1216)
  %1217 = load ptr, ptr %arrayidx2283.i, align 8
  %arrayidx2285.i = getelementptr i32, ptr %1217, i32 1
  %1218 = ptrtoint ptr %arrayidx2285.i to i32
  call void @__asan_load4_noabort(i32 %1218)
  %1219 = load i32, ptr %arrayidx2285.i, align 4
  %add2286.i = add i32 %1219, 209
  %add2291.i = shl i32 %1219, 16
  %or2293.i = add i32 %add2291.i, 64094209
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2286.i, i32 noundef %or2293.i, i32 noundef 0) #7
  br label %do.body2298.i

do.body2298.i:                                    ; preds = %cond.false2281.i, %cond.true2263.i
  %1220 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1220)
  %1221 = load i32, ptr %virt, align 8
  %and2301.i = and i32 %1221, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2301.i)
  %tobool2302.not.i = icmp eq i32 %and2301.i, 0
  br i1 %tobool2302.not.i, label %do.body2298.i.cond.false2327.i_crit_edge, label %land.lhs.true2303.i

do.body2298.i.cond.false2327.i_crit_edge:         ; preds = %do.body2298.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2327.i

land.lhs.true2303.i:                              ; preds = %do.body2298.i
  %funcs2306.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1222 = ptrtoint ptr %funcs2306.i to i32
  call void @__asan_load4_noabort(i32 %1222)
  %1223 = load ptr, ptr %funcs2306.i, align 4
  %tobool2307.not.i = icmp eq ptr %1223, null
  br i1 %tobool2307.not.i, label %land.lhs.true2303.i.cond.false2327.i_crit_edge, label %land.lhs.true2308.i

land.lhs.true2303.i.cond.false2327.i_crit_edge:   ; preds = %land.lhs.true2303.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2327.i

land.lhs.true2308.i:                              ; preds = %land.lhs.true2303.i
  %sriov_wreg2312.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1223, i32 0, i32 12
  %1224 = ptrtoint ptr %sriov_wreg2312.i to i32
  call void @__asan_load4_noabort(i32 %1224)
  %1225 = load ptr, ptr %sriov_wreg2312.i, align 4
  %tobool2313.not.i = icmp eq ptr %1225, null
  br i1 %tobool2313.not.i, label %land.lhs.true2308.i.cond.false2327.i_crit_edge, label %cond.true2314.i

land.lhs.true2308.i.cond.false2327.i_crit_edge:   ; preds = %land.lhs.true2308.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2327.i

cond.true2314.i:                                  ; preds = %land.lhs.true2308.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2320.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1226 = ptrtoint ptr %arrayidx2320.i to i32
  call void @__asan_load4_noabort(i32 %1226)
  %1227 = load ptr, ptr %arrayidx2320.i, align 8
  %arrayidx2322.i = getelementptr i32, ptr %1227, i32 1
  %1228 = ptrtoint ptr %arrayidx2322.i to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load i32, ptr %arrayidx2322.i, align 4
  %add2323.i = add i32 %1229, 210
  %gb_addr_config2326.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1230 = ptrtoint ptr %gb_addr_config2326.i to i32
  call void @__asan_load4_noabort(i32 %1230)
  %1231 = load i32, ptr %gb_addr_config2326.i, align 4
  tail call void %1225(ptr noundef %adev, i32 noundef %add2323.i, i32 noundef %1231, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2336.i

cond.false2327.i:                                 ; preds = %land.lhs.true2308.i.cond.false2327.i_crit_edge, %land.lhs.true2303.i.cond.false2327.i_crit_edge, %do.body2298.i.cond.false2327.i_crit_edge
  %arrayidx2329.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1232 = ptrtoint ptr %arrayidx2329.i to i32
  call void @__asan_load4_noabort(i32 %1232)
  %1233 = load ptr, ptr %arrayidx2329.i, align 8
  %arrayidx2331.i = getelementptr i32, ptr %1233, i32 1
  %1234 = ptrtoint ptr %arrayidx2331.i to i32
  call void @__asan_load4_noabort(i32 %1234)
  %1235 = load i32, ptr %arrayidx2331.i, align 4
  %add2332.i = add i32 %1235, 210
  %gb_addr_config2335.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1236 = ptrtoint ptr %gb_addr_config2335.i to i32
  call void @__asan_load4_noabort(i32 %1236)
  %1237 = load i32, ptr %gb_addr_config2335.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2332.i, i32 noundef %1237, i32 noundef 0) #7
  br label %cond.end2336.i

cond.end2336.i:                                   ; preds = %cond.false2327.i, %cond.true2314.i
  %1238 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1238)
  %1239 = load i32, ptr %virt, align 8
  %and2339.i = and i32 %1239, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2339.i)
  %tobool2340.not.i = icmp eq i32 %and2339.i, 0
  br i1 %tobool2340.not.i, label %cond.end2336.i.cond.false2362.i_crit_edge, label %land.lhs.true2341.i

cond.end2336.i.cond.false2362.i_crit_edge:        ; preds = %cond.end2336.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2362.i

land.lhs.true2341.i:                              ; preds = %cond.end2336.i
  %funcs2344.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1240 = ptrtoint ptr %funcs2344.i to i32
  call void @__asan_load4_noabort(i32 %1240)
  %1241 = load ptr, ptr %funcs2344.i, align 4
  %tobool2345.not.i = icmp eq ptr %1241, null
  br i1 %tobool2345.not.i, label %land.lhs.true2341.i.cond.false2362.i_crit_edge, label %land.lhs.true2346.i

land.lhs.true2341.i.cond.false2362.i_crit_edge:   ; preds = %land.lhs.true2341.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2362.i

land.lhs.true2346.i:                              ; preds = %land.lhs.true2341.i
  %sriov_wreg2350.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1241, i32 0, i32 12
  %1242 = ptrtoint ptr %sriov_wreg2350.i to i32
  call void @__asan_load4_noabort(i32 %1242)
  %1243 = load ptr, ptr %sriov_wreg2350.i, align 4
  %tobool2351.not.i = icmp eq ptr %1243, null
  br i1 %tobool2351.not.i, label %land.lhs.true2346.i.cond.false2362.i_crit_edge, label %cond.true2352.i

land.lhs.true2346.i.cond.false2362.i_crit_edge:   ; preds = %land.lhs.true2346.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2362.i

cond.true2352.i:                                  ; preds = %land.lhs.true2346.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2358.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1244 = ptrtoint ptr %arrayidx2358.i to i32
  call void @__asan_load4_noabort(i32 %1244)
  %1245 = load ptr, ptr %arrayidx2358.i, align 8
  %arrayidx2360.i = getelementptr i32, ptr %1245, i32 1
  %1246 = ptrtoint ptr %arrayidx2360.i to i32
  call void @__asan_load4_noabort(i32 %1246)
  %1247 = load i32, ptr %arrayidx2360.i, align 4
  %add2361.i = add i32 %1247, 211
  tail call void %1243(ptr noundef %adev, i32 noundef %add2361.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2368.i

cond.false2362.i:                                 ; preds = %land.lhs.true2346.i.cond.false2362.i_crit_edge, %land.lhs.true2341.i.cond.false2362.i_crit_edge, %cond.end2336.i.cond.false2362.i_crit_edge
  %arrayidx2364.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1248 = ptrtoint ptr %arrayidx2364.i to i32
  call void @__asan_load4_noabort(i32 %1248)
  %1249 = load ptr, ptr %arrayidx2364.i, align 8
  %arrayidx2366.i = getelementptr i32, ptr %1249, i32 1
  %1250 = ptrtoint ptr %arrayidx2366.i to i32
  call void @__asan_load4_noabort(i32 %1250)
  %1251 = load i32, ptr %arrayidx2366.i, align 4
  %add2367.i = add i32 %1251, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2367.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2368.i

cond.end2368.i:                                   ; preds = %cond.false2362.i, %cond.true2352.i
  %1252 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1252)
  %1253 = load i32, ptr %virt, align 8
  %and2371.i = and i32 %1253, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2371.i)
  %tobool2372.not.i = icmp eq i32 %and2371.i, 0
  br i1 %tobool2372.not.i, label %cond.end2368.i.cond.false2402.i_crit_edge, label %land.lhs.true2373.i

cond.end2368.i.cond.false2402.i_crit_edge:        ; preds = %cond.end2368.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2402.i

land.lhs.true2373.i:                              ; preds = %cond.end2368.i
  %funcs2376.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1254 = ptrtoint ptr %funcs2376.i to i32
  call void @__asan_load4_noabort(i32 %1254)
  %1255 = load ptr, ptr %funcs2376.i, align 4
  %tobool2377.not.i = icmp eq ptr %1255, null
  br i1 %tobool2377.not.i, label %land.lhs.true2373.i.cond.false2402.i_crit_edge, label %land.lhs.true2378.i

land.lhs.true2373.i.cond.false2402.i_crit_edge:   ; preds = %land.lhs.true2373.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2402.i

land.lhs.true2378.i:                              ; preds = %land.lhs.true2373.i
  %sriov_wreg2382.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1255, i32 0, i32 12
  %1256 = ptrtoint ptr %sriov_wreg2382.i to i32
  call void @__asan_load4_noabort(i32 %1256)
  %1257 = load ptr, ptr %sriov_wreg2382.i, align 4
  %tobool2383.not.i = icmp eq ptr %1257, null
  br i1 %tobool2383.not.i, label %land.lhs.true2378.i.cond.false2402.i_crit_edge, label %cond.true2384.i

land.lhs.true2378.i.cond.false2402.i_crit_edge:   ; preds = %land.lhs.true2378.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2402.i

cond.true2384.i:                                  ; preds = %land.lhs.true2378.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2390.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1258 = ptrtoint ptr %arrayidx2390.i to i32
  call void @__asan_load4_noabort(i32 %1258)
  %1259 = load ptr, ptr %arrayidx2390.i, align 8
  %arrayidx2392.i = getelementptr i32, ptr %1259, i32 1
  %1260 = ptrtoint ptr %arrayidx2392.i to i32
  call void @__asan_load4_noabort(i32 %1260)
  %1261 = load i32, ptr %arrayidx2392.i, align 4
  %add2393.i = add i32 %1261, 209
  %add2398.i = shl i32 %1261, 16
  %or2400.i = add i32 %add2398.i, 26345473
  tail call void %1257(ptr noundef %adev, i32 noundef %add2393.i, i32 noundef %or2400.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2419.i

cond.false2402.i:                                 ; preds = %land.lhs.true2378.i.cond.false2402.i_crit_edge, %land.lhs.true2373.i.cond.false2402.i_crit_edge, %cond.end2368.i.cond.false2402.i_crit_edge
  %arrayidx2404.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1262 = ptrtoint ptr %arrayidx2404.i to i32
  call void @__asan_load4_noabort(i32 %1262)
  %1263 = load ptr, ptr %arrayidx2404.i, align 8
  %arrayidx2406.i = getelementptr i32, ptr %1263, i32 1
  %1264 = ptrtoint ptr %arrayidx2406.i to i32
  call void @__asan_load4_noabort(i32 %1264)
  %1265 = load i32, ptr %arrayidx2406.i, align 4
  %add2407.i = add i32 %1265, 209
  %add2412.i = shl i32 %1265, 16
  %or2414.i = add i32 %add2412.i, 26345473
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2407.i, i32 noundef %or2414.i, i32 noundef 0) #7
  br label %do.body2419.i

do.body2419.i:                                    ; preds = %cond.false2402.i, %cond.true2384.i
  %1266 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1266)
  %1267 = load i32, ptr %virt, align 8
  %and2422.i = and i32 %1267, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2422.i)
  %tobool2423.not.i = icmp eq i32 %and2422.i, 0
  br i1 %tobool2423.not.i, label %do.body2419.i.cond.false2448.i_crit_edge, label %land.lhs.true2424.i

do.body2419.i.cond.false2448.i_crit_edge:         ; preds = %do.body2419.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2448.i

land.lhs.true2424.i:                              ; preds = %do.body2419.i
  %funcs2427.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1268 = ptrtoint ptr %funcs2427.i to i32
  call void @__asan_load4_noabort(i32 %1268)
  %1269 = load ptr, ptr %funcs2427.i, align 4
  %tobool2428.not.i = icmp eq ptr %1269, null
  br i1 %tobool2428.not.i, label %land.lhs.true2424.i.cond.false2448.i_crit_edge, label %land.lhs.true2429.i

land.lhs.true2424.i.cond.false2448.i_crit_edge:   ; preds = %land.lhs.true2424.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2448.i

land.lhs.true2429.i:                              ; preds = %land.lhs.true2424.i
  %sriov_wreg2433.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1269, i32 0, i32 12
  %1270 = ptrtoint ptr %sriov_wreg2433.i to i32
  call void @__asan_load4_noabort(i32 %1270)
  %1271 = load ptr, ptr %sriov_wreg2433.i, align 4
  %tobool2434.not.i = icmp eq ptr %1271, null
  br i1 %tobool2434.not.i, label %land.lhs.true2429.i.cond.false2448.i_crit_edge, label %cond.true2435.i

land.lhs.true2429.i.cond.false2448.i_crit_edge:   ; preds = %land.lhs.true2429.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2448.i

cond.true2435.i:                                  ; preds = %land.lhs.true2429.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2441.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1272 = ptrtoint ptr %arrayidx2441.i to i32
  call void @__asan_load4_noabort(i32 %1272)
  %1273 = load ptr, ptr %arrayidx2441.i, align 8
  %arrayidx2443.i = getelementptr i32, ptr %1273, i32 1
  %1274 = ptrtoint ptr %arrayidx2443.i to i32
  call void @__asan_load4_noabort(i32 %1274)
  %1275 = load i32, ptr %arrayidx2443.i, align 4
  %add2444.i = add i32 %1275, 210
  %gb_addr_config2447.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1276 = ptrtoint ptr %gb_addr_config2447.i to i32
  call void @__asan_load4_noabort(i32 %1276)
  %1277 = load i32, ptr %gb_addr_config2447.i, align 4
  tail call void %1271(ptr noundef %adev, i32 noundef %add2444.i, i32 noundef %1277, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2457.i

cond.false2448.i:                                 ; preds = %land.lhs.true2429.i.cond.false2448.i_crit_edge, %land.lhs.true2424.i.cond.false2448.i_crit_edge, %do.body2419.i.cond.false2448.i_crit_edge
  %arrayidx2450.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1278 = ptrtoint ptr %arrayidx2450.i to i32
  call void @__asan_load4_noabort(i32 %1278)
  %1279 = load ptr, ptr %arrayidx2450.i, align 8
  %arrayidx2452.i = getelementptr i32, ptr %1279, i32 1
  %1280 = ptrtoint ptr %arrayidx2452.i to i32
  call void @__asan_load4_noabort(i32 %1280)
  %1281 = load i32, ptr %arrayidx2452.i, align 4
  %add2453.i = add i32 %1281, 210
  %gb_addr_config2456.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1282 = ptrtoint ptr %gb_addr_config2456.i to i32
  call void @__asan_load4_noabort(i32 %1282)
  %1283 = load i32, ptr %gb_addr_config2456.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2453.i, i32 noundef %1283, i32 noundef 0) #7
  br label %cond.end2457.i

cond.end2457.i:                                   ; preds = %cond.false2448.i, %cond.true2435.i
  %1284 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1284)
  %1285 = load i32, ptr %virt, align 8
  %and2460.i = and i32 %1285, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2460.i)
  %tobool2461.not.i = icmp eq i32 %and2460.i, 0
  br i1 %tobool2461.not.i, label %cond.end2457.i.cond.false2483.i_crit_edge, label %land.lhs.true2462.i

cond.end2457.i.cond.false2483.i_crit_edge:        ; preds = %cond.end2457.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2483.i

land.lhs.true2462.i:                              ; preds = %cond.end2457.i
  %funcs2465.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1286 = ptrtoint ptr %funcs2465.i to i32
  call void @__asan_load4_noabort(i32 %1286)
  %1287 = load ptr, ptr %funcs2465.i, align 4
  %tobool2466.not.i = icmp eq ptr %1287, null
  br i1 %tobool2466.not.i, label %land.lhs.true2462.i.cond.false2483.i_crit_edge, label %land.lhs.true2467.i

land.lhs.true2462.i.cond.false2483.i_crit_edge:   ; preds = %land.lhs.true2462.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2483.i

land.lhs.true2467.i:                              ; preds = %land.lhs.true2462.i
  %sriov_wreg2471.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1287, i32 0, i32 12
  %1288 = ptrtoint ptr %sriov_wreg2471.i to i32
  call void @__asan_load4_noabort(i32 %1288)
  %1289 = load ptr, ptr %sriov_wreg2471.i, align 4
  %tobool2472.not.i = icmp eq ptr %1289, null
  br i1 %tobool2472.not.i, label %land.lhs.true2467.i.cond.false2483.i_crit_edge, label %cond.true2473.i

land.lhs.true2467.i.cond.false2483.i_crit_edge:   ; preds = %land.lhs.true2467.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2483.i

cond.true2473.i:                                  ; preds = %land.lhs.true2467.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2479.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1290 = ptrtoint ptr %arrayidx2479.i to i32
  call void @__asan_load4_noabort(i32 %1290)
  %1291 = load ptr, ptr %arrayidx2479.i, align 8
  %arrayidx2481.i = getelementptr i32, ptr %1291, i32 1
  %1292 = ptrtoint ptr %arrayidx2481.i to i32
  call void @__asan_load4_noabort(i32 %1292)
  %1293 = load i32, ptr %arrayidx2481.i, align 4
  %add2482.i = add i32 %1293, 211
  tail call void %1289(ptr noundef %adev, i32 noundef %add2482.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2489.i

cond.false2483.i:                                 ; preds = %land.lhs.true2467.i.cond.false2483.i_crit_edge, %land.lhs.true2462.i.cond.false2483.i_crit_edge, %cond.end2457.i.cond.false2483.i_crit_edge
  %arrayidx2485.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1294 = ptrtoint ptr %arrayidx2485.i to i32
  call void @__asan_load4_noabort(i32 %1294)
  %1295 = load ptr, ptr %arrayidx2485.i, align 8
  %arrayidx2487.i = getelementptr i32, ptr %1295, i32 1
  %1296 = ptrtoint ptr %arrayidx2487.i to i32
  call void @__asan_load4_noabort(i32 %1296)
  %1297 = load i32, ptr %arrayidx2487.i, align 4
  %add2488.i = add i32 %1297, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2488.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2489.i

cond.end2489.i:                                   ; preds = %cond.false2483.i, %cond.true2473.i
  %1298 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1298)
  %1299 = load i32, ptr %virt, align 8
  %and2492.i = and i32 %1299, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2492.i)
  %tobool2493.not.i = icmp eq i32 %and2492.i, 0
  br i1 %tobool2493.not.i, label %cond.end2489.i.cond.false2523.i_crit_edge, label %land.lhs.true2494.i

cond.end2489.i.cond.false2523.i_crit_edge:        ; preds = %cond.end2489.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2523.i

land.lhs.true2494.i:                              ; preds = %cond.end2489.i
  %funcs2497.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1300 = ptrtoint ptr %funcs2497.i to i32
  call void @__asan_load4_noabort(i32 %1300)
  %1301 = load ptr, ptr %funcs2497.i, align 4
  %tobool2498.not.i = icmp eq ptr %1301, null
  br i1 %tobool2498.not.i, label %land.lhs.true2494.i.cond.false2523.i_crit_edge, label %land.lhs.true2499.i

land.lhs.true2494.i.cond.false2523.i_crit_edge:   ; preds = %land.lhs.true2494.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2523.i

land.lhs.true2499.i:                              ; preds = %land.lhs.true2494.i
  %sriov_wreg2503.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1301, i32 0, i32 12
  %1302 = ptrtoint ptr %sriov_wreg2503.i to i32
  call void @__asan_load4_noabort(i32 %1302)
  %1303 = load ptr, ptr %sriov_wreg2503.i, align 4
  %tobool2504.not.i = icmp eq ptr %1303, null
  br i1 %tobool2504.not.i, label %land.lhs.true2499.i.cond.false2523.i_crit_edge, label %cond.true2505.i

land.lhs.true2499.i.cond.false2523.i_crit_edge:   ; preds = %land.lhs.true2499.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2523.i

cond.true2505.i:                                  ; preds = %land.lhs.true2499.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2511.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1304 = ptrtoint ptr %arrayidx2511.i to i32
  call void @__asan_load4_noabort(i32 %1304)
  %1305 = load ptr, ptr %arrayidx2511.i, align 8
  %arrayidx2513.i = getelementptr i32, ptr %1305, i32 1
  %1306 = ptrtoint ptr %arrayidx2513.i to i32
  call void @__asan_load4_noabort(i32 %1306)
  %1307 = load i32, ptr %arrayidx2513.i, align 4
  %add2514.i = add i32 %1307, 209
  %add2519.i = shl i32 %1307, 16
  %or2521.i = add i32 %add2519.i, 25427969
  tail call void %1303(ptr noundef %adev, i32 noundef %add2514.i, i32 noundef %or2521.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2540.i

cond.false2523.i:                                 ; preds = %land.lhs.true2499.i.cond.false2523.i_crit_edge, %land.lhs.true2494.i.cond.false2523.i_crit_edge, %cond.end2489.i.cond.false2523.i_crit_edge
  %arrayidx2525.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1308 = ptrtoint ptr %arrayidx2525.i to i32
  call void @__asan_load4_noabort(i32 %1308)
  %1309 = load ptr, ptr %arrayidx2525.i, align 8
  %arrayidx2527.i = getelementptr i32, ptr %1309, i32 1
  %1310 = ptrtoint ptr %arrayidx2527.i to i32
  call void @__asan_load4_noabort(i32 %1310)
  %1311 = load i32, ptr %arrayidx2527.i, align 4
  %add2528.i = add i32 %1311, 209
  %add2533.i = shl i32 %1311, 16
  %or2535.i = add i32 %add2533.i, 25427969
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2528.i, i32 noundef %or2535.i, i32 noundef 0) #7
  br label %do.body2540.i

do.body2540.i:                                    ; preds = %cond.false2523.i, %cond.true2505.i
  %1312 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1312)
  %1313 = load i32, ptr %virt, align 8
  %and2543.i = and i32 %1313, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2543.i)
  %tobool2544.not.i = icmp eq i32 %and2543.i, 0
  br i1 %tobool2544.not.i, label %do.body2540.i.cond.false2569.i_crit_edge, label %land.lhs.true2545.i

do.body2540.i.cond.false2569.i_crit_edge:         ; preds = %do.body2540.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2569.i

land.lhs.true2545.i:                              ; preds = %do.body2540.i
  %funcs2548.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1314 = ptrtoint ptr %funcs2548.i to i32
  call void @__asan_load4_noabort(i32 %1314)
  %1315 = load ptr, ptr %funcs2548.i, align 4
  %tobool2549.not.i = icmp eq ptr %1315, null
  br i1 %tobool2549.not.i, label %land.lhs.true2545.i.cond.false2569.i_crit_edge, label %land.lhs.true2550.i

land.lhs.true2545.i.cond.false2569.i_crit_edge:   ; preds = %land.lhs.true2545.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2569.i

land.lhs.true2550.i:                              ; preds = %land.lhs.true2545.i
  %sriov_wreg2554.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1315, i32 0, i32 12
  %1316 = ptrtoint ptr %sriov_wreg2554.i to i32
  call void @__asan_load4_noabort(i32 %1316)
  %1317 = load ptr, ptr %sriov_wreg2554.i, align 4
  %tobool2555.not.i = icmp eq ptr %1317, null
  br i1 %tobool2555.not.i, label %land.lhs.true2550.i.cond.false2569.i_crit_edge, label %cond.true2556.i

land.lhs.true2550.i.cond.false2569.i_crit_edge:   ; preds = %land.lhs.true2550.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2569.i

cond.true2556.i:                                  ; preds = %land.lhs.true2550.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2562.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1318 = ptrtoint ptr %arrayidx2562.i to i32
  call void @__asan_load4_noabort(i32 %1318)
  %1319 = load ptr, ptr %arrayidx2562.i, align 8
  %arrayidx2564.i = getelementptr i32, ptr %1319, i32 1
  %1320 = ptrtoint ptr %arrayidx2564.i to i32
  call void @__asan_load4_noabort(i32 %1320)
  %1321 = load i32, ptr %arrayidx2564.i, align 4
  %add2565.i = add i32 %1321, 210
  %gb_addr_config2568.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1322 = ptrtoint ptr %gb_addr_config2568.i to i32
  call void @__asan_load4_noabort(i32 %1322)
  %1323 = load i32, ptr %gb_addr_config2568.i, align 4
  tail call void %1317(ptr noundef %adev, i32 noundef %add2565.i, i32 noundef %1323, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2578.i

cond.false2569.i:                                 ; preds = %land.lhs.true2550.i.cond.false2569.i_crit_edge, %land.lhs.true2545.i.cond.false2569.i_crit_edge, %do.body2540.i.cond.false2569.i_crit_edge
  %arrayidx2571.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1324 = ptrtoint ptr %arrayidx2571.i to i32
  call void @__asan_load4_noabort(i32 %1324)
  %1325 = load ptr, ptr %arrayidx2571.i, align 8
  %arrayidx2573.i = getelementptr i32, ptr %1325, i32 1
  %1326 = ptrtoint ptr %arrayidx2573.i to i32
  call void @__asan_load4_noabort(i32 %1326)
  %1327 = load i32, ptr %arrayidx2573.i, align 4
  %add2574.i = add i32 %1327, 210
  %gb_addr_config2577.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1328 = ptrtoint ptr %gb_addr_config2577.i to i32
  call void @__asan_load4_noabort(i32 %1328)
  %1329 = load i32, ptr %gb_addr_config2577.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2574.i, i32 noundef %1329, i32 noundef 0) #7
  br label %cond.end2578.i

cond.end2578.i:                                   ; preds = %cond.false2569.i, %cond.true2556.i
  %1330 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1330)
  %1331 = load i32, ptr %virt, align 8
  %and2581.i = and i32 %1331, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2581.i)
  %tobool2582.not.i = icmp eq i32 %and2581.i, 0
  br i1 %tobool2582.not.i, label %cond.end2578.i.cond.false2604.i_crit_edge, label %land.lhs.true2583.i

cond.end2578.i.cond.false2604.i_crit_edge:        ; preds = %cond.end2578.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2604.i

land.lhs.true2583.i:                              ; preds = %cond.end2578.i
  %funcs2586.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1332 = ptrtoint ptr %funcs2586.i to i32
  call void @__asan_load4_noabort(i32 %1332)
  %1333 = load ptr, ptr %funcs2586.i, align 4
  %tobool2587.not.i = icmp eq ptr %1333, null
  br i1 %tobool2587.not.i, label %land.lhs.true2583.i.cond.false2604.i_crit_edge, label %land.lhs.true2588.i

land.lhs.true2583.i.cond.false2604.i_crit_edge:   ; preds = %land.lhs.true2583.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2604.i

land.lhs.true2588.i:                              ; preds = %land.lhs.true2583.i
  %sriov_wreg2592.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1333, i32 0, i32 12
  %1334 = ptrtoint ptr %sriov_wreg2592.i to i32
  call void @__asan_load4_noabort(i32 %1334)
  %1335 = load ptr, ptr %sriov_wreg2592.i, align 4
  %tobool2593.not.i = icmp eq ptr %1335, null
  br i1 %tobool2593.not.i, label %land.lhs.true2588.i.cond.false2604.i_crit_edge, label %cond.true2594.i

land.lhs.true2588.i.cond.false2604.i_crit_edge:   ; preds = %land.lhs.true2588.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2604.i

cond.true2594.i:                                  ; preds = %land.lhs.true2588.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2600.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1336 = ptrtoint ptr %arrayidx2600.i to i32
  call void @__asan_load4_noabort(i32 %1336)
  %1337 = load ptr, ptr %arrayidx2600.i, align 8
  %arrayidx2602.i = getelementptr i32, ptr %1337, i32 1
  %1338 = ptrtoint ptr %arrayidx2602.i to i32
  call void @__asan_load4_noabort(i32 %1338)
  %1339 = load i32, ptr %arrayidx2602.i, align 4
  %add2603.i = add i32 %1339, 211
  tail call void %1335(ptr noundef %adev, i32 noundef %add2603.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2610.i

cond.false2604.i:                                 ; preds = %land.lhs.true2588.i.cond.false2604.i_crit_edge, %land.lhs.true2583.i.cond.false2604.i_crit_edge, %cond.end2578.i.cond.false2604.i_crit_edge
  %arrayidx2606.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1340 = ptrtoint ptr %arrayidx2606.i to i32
  call void @__asan_load4_noabort(i32 %1340)
  %1341 = load ptr, ptr %arrayidx2606.i, align 8
  %arrayidx2608.i = getelementptr i32, ptr %1341, i32 1
  %1342 = ptrtoint ptr %arrayidx2608.i to i32
  call void @__asan_load4_noabort(i32 %1342)
  %1343 = load i32, ptr %arrayidx2608.i, align 4
  %add2609.i = add i32 %1343, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2609.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2610.i

cond.end2610.i:                                   ; preds = %cond.false2604.i, %cond.true2594.i
  %1344 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1344)
  %1345 = load i32, ptr %virt, align 8
  %and2613.i = and i32 %1345, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2613.i)
  %tobool2614.not.i = icmp eq i32 %and2613.i, 0
  br i1 %tobool2614.not.i, label %cond.end2610.i.cond.false2644.i_crit_edge, label %land.lhs.true2615.i

cond.end2610.i.cond.false2644.i_crit_edge:        ; preds = %cond.end2610.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2644.i

land.lhs.true2615.i:                              ; preds = %cond.end2610.i
  %funcs2618.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1346 = ptrtoint ptr %funcs2618.i to i32
  call void @__asan_load4_noabort(i32 %1346)
  %1347 = load ptr, ptr %funcs2618.i, align 4
  %tobool2619.not.i = icmp eq ptr %1347, null
  br i1 %tobool2619.not.i, label %land.lhs.true2615.i.cond.false2644.i_crit_edge, label %land.lhs.true2620.i

land.lhs.true2615.i.cond.false2644.i_crit_edge:   ; preds = %land.lhs.true2615.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2644.i

land.lhs.true2620.i:                              ; preds = %land.lhs.true2615.i
  %sriov_wreg2624.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1347, i32 0, i32 12
  %1348 = ptrtoint ptr %sriov_wreg2624.i to i32
  call void @__asan_load4_noabort(i32 %1348)
  %1349 = load ptr, ptr %sriov_wreg2624.i, align 4
  %tobool2625.not.i = icmp eq ptr %1349, null
  br i1 %tobool2625.not.i, label %land.lhs.true2620.i.cond.false2644.i_crit_edge, label %cond.true2626.i

land.lhs.true2620.i.cond.false2644.i_crit_edge:   ; preds = %land.lhs.true2620.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2644.i

cond.true2626.i:                                  ; preds = %land.lhs.true2620.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2632.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1350 = ptrtoint ptr %arrayidx2632.i to i32
  call void @__asan_load4_noabort(i32 %1350)
  %1351 = load ptr, ptr %arrayidx2632.i, align 8
  %arrayidx2634.i = getelementptr i32, ptr %1351, i32 1
  %1352 = ptrtoint ptr %arrayidx2634.i to i32
  call void @__asan_load4_noabort(i32 %1352)
  %1353 = load i32, ptr %arrayidx2634.i, align 4
  %add2635.i = add i32 %1353, 209
  %add2640.i = shl i32 %1353, 16
  %or2642.i = add i32 %add2640.i, 29687809
  tail call void %1349(ptr noundef %adev, i32 noundef %add2635.i, i32 noundef %or2642.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2661.i

cond.false2644.i:                                 ; preds = %land.lhs.true2620.i.cond.false2644.i_crit_edge, %land.lhs.true2615.i.cond.false2644.i_crit_edge, %cond.end2610.i.cond.false2644.i_crit_edge
  %arrayidx2646.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1354 = ptrtoint ptr %arrayidx2646.i to i32
  call void @__asan_load4_noabort(i32 %1354)
  %1355 = load ptr, ptr %arrayidx2646.i, align 8
  %arrayidx2648.i = getelementptr i32, ptr %1355, i32 1
  %1356 = ptrtoint ptr %arrayidx2648.i to i32
  call void @__asan_load4_noabort(i32 %1356)
  %1357 = load i32, ptr %arrayidx2648.i, align 4
  %add2649.i = add i32 %1357, 209
  %add2654.i = shl i32 %1357, 16
  %or2656.i = add i32 %add2654.i, 29687809
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2649.i, i32 noundef %or2656.i, i32 noundef 0) #7
  br label %do.body2661.i

do.body2661.i:                                    ; preds = %cond.false2644.i, %cond.true2626.i
  %1358 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1358)
  %1359 = load i32, ptr %virt, align 8
  %and2664.i = and i32 %1359, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2664.i)
  %tobool2665.not.i = icmp eq i32 %and2664.i, 0
  br i1 %tobool2665.not.i, label %do.body2661.i.cond.false2690.i_crit_edge, label %land.lhs.true2666.i

do.body2661.i.cond.false2690.i_crit_edge:         ; preds = %do.body2661.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2690.i

land.lhs.true2666.i:                              ; preds = %do.body2661.i
  %funcs2669.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1360 = ptrtoint ptr %funcs2669.i to i32
  call void @__asan_load4_noabort(i32 %1360)
  %1361 = load ptr, ptr %funcs2669.i, align 4
  %tobool2670.not.i = icmp eq ptr %1361, null
  br i1 %tobool2670.not.i, label %land.lhs.true2666.i.cond.false2690.i_crit_edge, label %land.lhs.true2671.i

land.lhs.true2666.i.cond.false2690.i_crit_edge:   ; preds = %land.lhs.true2666.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2690.i

land.lhs.true2671.i:                              ; preds = %land.lhs.true2666.i
  %sriov_wreg2675.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1361, i32 0, i32 12
  %1362 = ptrtoint ptr %sriov_wreg2675.i to i32
  call void @__asan_load4_noabort(i32 %1362)
  %1363 = load ptr, ptr %sriov_wreg2675.i, align 4
  %tobool2676.not.i = icmp eq ptr %1363, null
  br i1 %tobool2676.not.i, label %land.lhs.true2671.i.cond.false2690.i_crit_edge, label %cond.true2677.i

land.lhs.true2671.i.cond.false2690.i_crit_edge:   ; preds = %land.lhs.true2671.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2690.i

cond.true2677.i:                                  ; preds = %land.lhs.true2671.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2683.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1364 = ptrtoint ptr %arrayidx2683.i to i32
  call void @__asan_load4_noabort(i32 %1364)
  %1365 = load ptr, ptr %arrayidx2683.i, align 8
  %arrayidx2685.i = getelementptr i32, ptr %1365, i32 1
  %1366 = ptrtoint ptr %arrayidx2685.i to i32
  call void @__asan_load4_noabort(i32 %1366)
  %1367 = load i32, ptr %arrayidx2685.i, align 4
  %add2686.i = add i32 %1367, 210
  %gb_addr_config2689.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1368 = ptrtoint ptr %gb_addr_config2689.i to i32
  call void @__asan_load4_noabort(i32 %1368)
  %1369 = load i32, ptr %gb_addr_config2689.i, align 4
  tail call void %1363(ptr noundef %adev, i32 noundef %add2686.i, i32 noundef %1369, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2699.i

cond.false2690.i:                                 ; preds = %land.lhs.true2671.i.cond.false2690.i_crit_edge, %land.lhs.true2666.i.cond.false2690.i_crit_edge, %do.body2661.i.cond.false2690.i_crit_edge
  %arrayidx2692.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1370 = ptrtoint ptr %arrayidx2692.i to i32
  call void @__asan_load4_noabort(i32 %1370)
  %1371 = load ptr, ptr %arrayidx2692.i, align 8
  %arrayidx2694.i = getelementptr i32, ptr %1371, i32 1
  %1372 = ptrtoint ptr %arrayidx2694.i to i32
  call void @__asan_load4_noabort(i32 %1372)
  %1373 = load i32, ptr %arrayidx2694.i, align 4
  %add2695.i = add i32 %1373, 210
  %gb_addr_config2698.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1374 = ptrtoint ptr %gb_addr_config2698.i to i32
  call void @__asan_load4_noabort(i32 %1374)
  %1375 = load i32, ptr %gb_addr_config2698.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2695.i, i32 noundef %1375, i32 noundef 0) #7
  br label %cond.end2699.i

cond.end2699.i:                                   ; preds = %cond.false2690.i, %cond.true2677.i
  %1376 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1376)
  %1377 = load i32, ptr %virt, align 8
  %and2702.i = and i32 %1377, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2702.i)
  %tobool2703.not.i = icmp eq i32 %and2702.i, 0
  br i1 %tobool2703.not.i, label %cond.end2699.i.cond.false2725.i_crit_edge, label %land.lhs.true2704.i

cond.end2699.i.cond.false2725.i_crit_edge:        ; preds = %cond.end2699.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2725.i

land.lhs.true2704.i:                              ; preds = %cond.end2699.i
  %funcs2707.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1378 = ptrtoint ptr %funcs2707.i to i32
  call void @__asan_load4_noabort(i32 %1378)
  %1379 = load ptr, ptr %funcs2707.i, align 4
  %tobool2708.not.i = icmp eq ptr %1379, null
  br i1 %tobool2708.not.i, label %land.lhs.true2704.i.cond.false2725.i_crit_edge, label %land.lhs.true2709.i

land.lhs.true2704.i.cond.false2725.i_crit_edge:   ; preds = %land.lhs.true2704.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2725.i

land.lhs.true2709.i:                              ; preds = %land.lhs.true2704.i
  %sriov_wreg2713.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1379, i32 0, i32 12
  %1380 = ptrtoint ptr %sriov_wreg2713.i to i32
  call void @__asan_load4_noabort(i32 %1380)
  %1381 = load ptr, ptr %sriov_wreg2713.i, align 4
  %tobool2714.not.i = icmp eq ptr %1381, null
  br i1 %tobool2714.not.i, label %land.lhs.true2709.i.cond.false2725.i_crit_edge, label %cond.true2715.i

land.lhs.true2709.i.cond.false2725.i_crit_edge:   ; preds = %land.lhs.true2709.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2725.i

cond.true2715.i:                                  ; preds = %land.lhs.true2709.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2721.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1382 = ptrtoint ptr %arrayidx2721.i to i32
  call void @__asan_load4_noabort(i32 %1382)
  %1383 = load ptr, ptr %arrayidx2721.i, align 8
  %arrayidx2723.i = getelementptr i32, ptr %1383, i32 1
  %1384 = ptrtoint ptr %arrayidx2723.i to i32
  call void @__asan_load4_noabort(i32 %1384)
  %1385 = load i32, ptr %arrayidx2723.i, align 4
  %add2724.i = add i32 %1385, 211
  tail call void %1381(ptr noundef %adev, i32 noundef %add2724.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2731.i

cond.false2725.i:                                 ; preds = %land.lhs.true2709.i.cond.false2725.i_crit_edge, %land.lhs.true2704.i.cond.false2725.i_crit_edge, %cond.end2699.i.cond.false2725.i_crit_edge
  %arrayidx2727.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1386 = ptrtoint ptr %arrayidx2727.i to i32
  call void @__asan_load4_noabort(i32 %1386)
  %1387 = load ptr, ptr %arrayidx2727.i, align 8
  %arrayidx2729.i = getelementptr i32, ptr %1387, i32 1
  %1388 = ptrtoint ptr %arrayidx2729.i to i32
  call void @__asan_load4_noabort(i32 %1388)
  %1389 = load i32, ptr %arrayidx2729.i, align 4
  %add2730.i = add i32 %1389, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2730.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2731.i

cond.end2731.i:                                   ; preds = %cond.false2725.i, %cond.true2715.i
  %1390 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1390)
  %1391 = load i32, ptr %virt, align 8
  %and2734.i = and i32 %1391, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2734.i)
  %tobool2735.not.i = icmp eq i32 %and2734.i, 0
  br i1 %tobool2735.not.i, label %cond.end2731.i.cond.false2765.i_crit_edge, label %land.lhs.true2736.i

cond.end2731.i.cond.false2765.i_crit_edge:        ; preds = %cond.end2731.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2765.i

land.lhs.true2736.i:                              ; preds = %cond.end2731.i
  %funcs2739.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1392 = ptrtoint ptr %funcs2739.i to i32
  call void @__asan_load4_noabort(i32 %1392)
  %1393 = load ptr, ptr %funcs2739.i, align 4
  %tobool2740.not.i = icmp eq ptr %1393, null
  br i1 %tobool2740.not.i, label %land.lhs.true2736.i.cond.false2765.i_crit_edge, label %land.lhs.true2741.i

land.lhs.true2736.i.cond.false2765.i_crit_edge:   ; preds = %land.lhs.true2736.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2765.i

land.lhs.true2741.i:                              ; preds = %land.lhs.true2736.i
  %sriov_wreg2745.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1393, i32 0, i32 12
  %1394 = ptrtoint ptr %sriov_wreg2745.i to i32
  call void @__asan_load4_noabort(i32 %1394)
  %1395 = load ptr, ptr %sriov_wreg2745.i, align 4
  %tobool2746.not.i = icmp eq ptr %1395, null
  br i1 %tobool2746.not.i, label %land.lhs.true2741.i.cond.false2765.i_crit_edge, label %cond.true2747.i

land.lhs.true2741.i.cond.false2765.i_crit_edge:   ; preds = %land.lhs.true2741.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2765.i

cond.true2747.i:                                  ; preds = %land.lhs.true2741.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2753.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1396 = ptrtoint ptr %arrayidx2753.i to i32
  call void @__asan_load4_noabort(i32 %1396)
  %1397 = load ptr, ptr %arrayidx2753.i, align 8
  %arrayidx2755.i = getelementptr i32, ptr %1397, i32 1
  %1398 = ptrtoint ptr %arrayidx2755.i to i32
  call void @__asan_load4_noabort(i32 %1398)
  %1399 = load i32, ptr %arrayidx2755.i, align 4
  %add2756.i = add i32 %1399, 209
  %add2761.i = shl i32 %1399, 16
  %or2763.i = add i32 %add2761.i, 25559041
  tail call void %1395(ptr noundef %adev, i32 noundef %add2756.i, i32 noundef %or2763.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2782.i

cond.false2765.i:                                 ; preds = %land.lhs.true2741.i.cond.false2765.i_crit_edge, %land.lhs.true2736.i.cond.false2765.i_crit_edge, %cond.end2731.i.cond.false2765.i_crit_edge
  %arrayidx2767.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1400 = ptrtoint ptr %arrayidx2767.i to i32
  call void @__asan_load4_noabort(i32 %1400)
  %1401 = load ptr, ptr %arrayidx2767.i, align 8
  %arrayidx2769.i = getelementptr i32, ptr %1401, i32 1
  %1402 = ptrtoint ptr %arrayidx2769.i to i32
  call void @__asan_load4_noabort(i32 %1402)
  %1403 = load i32, ptr %arrayidx2769.i, align 4
  %add2770.i = add i32 %1403, 209
  %add2775.i = shl i32 %1403, 16
  %or2777.i = add i32 %add2775.i, 25559041
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2770.i, i32 noundef %or2777.i, i32 noundef 0) #7
  br label %do.body2782.i

do.body2782.i:                                    ; preds = %cond.false2765.i, %cond.true2747.i
  %1404 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1404)
  %1405 = load i32, ptr %virt, align 8
  %and2785.i = and i32 %1405, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2785.i)
  %tobool2786.not.i = icmp eq i32 %and2785.i, 0
  br i1 %tobool2786.not.i, label %do.body2782.i.cond.false2811.i_crit_edge, label %land.lhs.true2787.i

do.body2782.i.cond.false2811.i_crit_edge:         ; preds = %do.body2782.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2811.i

land.lhs.true2787.i:                              ; preds = %do.body2782.i
  %funcs2790.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1406 = ptrtoint ptr %funcs2790.i to i32
  call void @__asan_load4_noabort(i32 %1406)
  %1407 = load ptr, ptr %funcs2790.i, align 4
  %tobool2791.not.i = icmp eq ptr %1407, null
  br i1 %tobool2791.not.i, label %land.lhs.true2787.i.cond.false2811.i_crit_edge, label %land.lhs.true2792.i

land.lhs.true2787.i.cond.false2811.i_crit_edge:   ; preds = %land.lhs.true2787.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2811.i

land.lhs.true2792.i:                              ; preds = %land.lhs.true2787.i
  %sriov_wreg2796.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1407, i32 0, i32 12
  %1408 = ptrtoint ptr %sriov_wreg2796.i to i32
  call void @__asan_load4_noabort(i32 %1408)
  %1409 = load ptr, ptr %sriov_wreg2796.i, align 4
  %tobool2797.not.i = icmp eq ptr %1409, null
  br i1 %tobool2797.not.i, label %land.lhs.true2792.i.cond.false2811.i_crit_edge, label %cond.true2798.i

land.lhs.true2792.i.cond.false2811.i_crit_edge:   ; preds = %land.lhs.true2792.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2811.i

cond.true2798.i:                                  ; preds = %land.lhs.true2792.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2804.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1410 = ptrtoint ptr %arrayidx2804.i to i32
  call void @__asan_load4_noabort(i32 %1410)
  %1411 = load ptr, ptr %arrayidx2804.i, align 8
  %arrayidx2806.i = getelementptr i32, ptr %1411, i32 1
  %1412 = ptrtoint ptr %arrayidx2806.i to i32
  call void @__asan_load4_noabort(i32 %1412)
  %1413 = load i32, ptr %arrayidx2806.i, align 4
  %add2807.i = add i32 %1413, 210
  %gb_addr_config2810.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1414 = ptrtoint ptr %gb_addr_config2810.i to i32
  call void @__asan_load4_noabort(i32 %1414)
  %1415 = load i32, ptr %gb_addr_config2810.i, align 4
  tail call void %1409(ptr noundef %adev, i32 noundef %add2807.i, i32 noundef %1415, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2820.i

cond.false2811.i:                                 ; preds = %land.lhs.true2792.i.cond.false2811.i_crit_edge, %land.lhs.true2787.i.cond.false2811.i_crit_edge, %do.body2782.i.cond.false2811.i_crit_edge
  %arrayidx2813.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1416 = ptrtoint ptr %arrayidx2813.i to i32
  call void @__asan_load4_noabort(i32 %1416)
  %1417 = load ptr, ptr %arrayidx2813.i, align 8
  %arrayidx2815.i = getelementptr i32, ptr %1417, i32 1
  %1418 = ptrtoint ptr %arrayidx2815.i to i32
  call void @__asan_load4_noabort(i32 %1418)
  %1419 = load i32, ptr %arrayidx2815.i, align 4
  %add2816.i = add i32 %1419, 210
  %gb_addr_config2819.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1420 = ptrtoint ptr %gb_addr_config2819.i to i32
  call void @__asan_load4_noabort(i32 %1420)
  %1421 = load i32, ptr %gb_addr_config2819.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2816.i, i32 noundef %1421, i32 noundef 0) #7
  br label %cond.end2820.i

cond.end2820.i:                                   ; preds = %cond.false2811.i, %cond.true2798.i
  %1422 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1422)
  %1423 = load i32, ptr %virt, align 8
  %and2823.i = and i32 %1423, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2823.i)
  %tobool2824.not.i = icmp eq i32 %and2823.i, 0
  br i1 %tobool2824.not.i, label %cond.end2820.i.cond.false2846.i_crit_edge, label %land.lhs.true2825.i

cond.end2820.i.cond.false2846.i_crit_edge:        ; preds = %cond.end2820.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2846.i

land.lhs.true2825.i:                              ; preds = %cond.end2820.i
  %funcs2828.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1424 = ptrtoint ptr %funcs2828.i to i32
  call void @__asan_load4_noabort(i32 %1424)
  %1425 = load ptr, ptr %funcs2828.i, align 4
  %tobool2829.not.i = icmp eq ptr %1425, null
  br i1 %tobool2829.not.i, label %land.lhs.true2825.i.cond.false2846.i_crit_edge, label %land.lhs.true2830.i

land.lhs.true2825.i.cond.false2846.i_crit_edge:   ; preds = %land.lhs.true2825.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2846.i

land.lhs.true2830.i:                              ; preds = %land.lhs.true2825.i
  %sriov_wreg2834.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1425, i32 0, i32 12
  %1426 = ptrtoint ptr %sriov_wreg2834.i to i32
  call void @__asan_load4_noabort(i32 %1426)
  %1427 = load ptr, ptr %sriov_wreg2834.i, align 4
  %tobool2835.not.i = icmp eq ptr %1427, null
  br i1 %tobool2835.not.i, label %land.lhs.true2830.i.cond.false2846.i_crit_edge, label %cond.true2836.i

land.lhs.true2830.i.cond.false2846.i_crit_edge:   ; preds = %land.lhs.true2830.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2846.i

cond.true2836.i:                                  ; preds = %land.lhs.true2830.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2842.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1428 = ptrtoint ptr %arrayidx2842.i to i32
  call void @__asan_load4_noabort(i32 %1428)
  %1429 = load ptr, ptr %arrayidx2842.i, align 8
  %arrayidx2844.i = getelementptr i32, ptr %1429, i32 1
  %1430 = ptrtoint ptr %arrayidx2844.i to i32
  call void @__asan_load4_noabort(i32 %1430)
  %1431 = load i32, ptr %arrayidx2844.i, align 4
  %add2845.i = add i32 %1431, 211
  tail call void %1427(ptr noundef %adev, i32 noundef %add2845.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2852.i

cond.false2846.i:                                 ; preds = %land.lhs.true2830.i.cond.false2846.i_crit_edge, %land.lhs.true2825.i.cond.false2846.i_crit_edge, %cond.end2820.i.cond.false2846.i_crit_edge
  %arrayidx2848.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1432 = ptrtoint ptr %arrayidx2848.i to i32
  call void @__asan_load4_noabort(i32 %1432)
  %1433 = load ptr, ptr %arrayidx2848.i, align 8
  %arrayidx2850.i = getelementptr i32, ptr %1433, i32 1
  %1434 = ptrtoint ptr %arrayidx2850.i to i32
  call void @__asan_load4_noabort(i32 %1434)
  %1435 = load i32, ptr %arrayidx2850.i, align 4
  %add2851.i = add i32 %1435, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2851.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2852.i

cond.end2852.i:                                   ; preds = %cond.false2846.i, %cond.true2836.i
  %1436 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1436)
  %1437 = load i32, ptr %virt, align 8
  %and2855.i = and i32 %1437, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2855.i)
  %tobool2856.not.i = icmp eq i32 %and2855.i, 0
  br i1 %tobool2856.not.i, label %cond.end2852.i.cond.false2886.i_crit_edge, label %land.lhs.true2857.i

cond.end2852.i.cond.false2886.i_crit_edge:        ; preds = %cond.end2852.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2886.i

land.lhs.true2857.i:                              ; preds = %cond.end2852.i
  %funcs2860.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1438 = ptrtoint ptr %funcs2860.i to i32
  call void @__asan_load4_noabort(i32 %1438)
  %1439 = load ptr, ptr %funcs2860.i, align 4
  %tobool2861.not.i = icmp eq ptr %1439, null
  br i1 %tobool2861.not.i, label %land.lhs.true2857.i.cond.false2886.i_crit_edge, label %land.lhs.true2862.i

land.lhs.true2857.i.cond.false2886.i_crit_edge:   ; preds = %land.lhs.true2857.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2886.i

land.lhs.true2862.i:                              ; preds = %land.lhs.true2857.i
  %sriov_wreg2866.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1439, i32 0, i32 12
  %1440 = ptrtoint ptr %sriov_wreg2866.i to i32
  call void @__asan_load4_noabort(i32 %1440)
  %1441 = load ptr, ptr %sriov_wreg2866.i, align 4
  %tobool2867.not.i = icmp eq ptr %1441, null
  br i1 %tobool2867.not.i, label %land.lhs.true2862.i.cond.false2886.i_crit_edge, label %cond.true2868.i

land.lhs.true2862.i.cond.false2886.i_crit_edge:   ; preds = %land.lhs.true2862.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2886.i

cond.true2868.i:                                  ; preds = %land.lhs.true2862.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2874.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1442 = ptrtoint ptr %arrayidx2874.i to i32
  call void @__asan_load4_noabort(i32 %1442)
  %1443 = load ptr, ptr %arrayidx2874.i, align 8
  %arrayidx2876.i = getelementptr i32, ptr %1443, i32 1
  %1444 = ptrtoint ptr %arrayidx2876.i to i32
  call void @__asan_load4_noabort(i32 %1444)
  %1445 = load i32, ptr %arrayidx2876.i, align 4
  %add2877.i = add i32 %1445, 209
  %add2882.i = shl i32 %1445, 16
  %or2884.i = add i32 %add2882.i, 26411009
  tail call void %1441(ptr noundef %adev, i32 noundef %add2877.i, i32 noundef %or2884.i, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2903.i

cond.false2886.i:                                 ; preds = %land.lhs.true2862.i.cond.false2886.i_crit_edge, %land.lhs.true2857.i.cond.false2886.i_crit_edge, %cond.end2852.i.cond.false2886.i_crit_edge
  %arrayidx2888.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1446 = ptrtoint ptr %arrayidx2888.i to i32
  call void @__asan_load4_noabort(i32 %1446)
  %1447 = load ptr, ptr %arrayidx2888.i, align 8
  %arrayidx2890.i = getelementptr i32, ptr %1447, i32 1
  %1448 = ptrtoint ptr %arrayidx2890.i to i32
  call void @__asan_load4_noabort(i32 %1448)
  %1449 = load i32, ptr %arrayidx2890.i, align 4
  %add2891.i = add i32 %1449, 209
  %add2896.i = shl i32 %1449, 16
  %or2898.i = add i32 %add2896.i, 26411009
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2891.i, i32 noundef %or2898.i, i32 noundef 0) #7
  br label %do.body2903.i

do.body2903.i:                                    ; preds = %cond.false2886.i, %cond.true2868.i
  %1450 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1450)
  %1451 = load i32, ptr %virt, align 8
  %and2906.i = and i32 %1451, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2906.i)
  %tobool2907.not.i = icmp eq i32 %and2906.i, 0
  br i1 %tobool2907.not.i, label %do.body2903.i.cond.false2932.i_crit_edge, label %land.lhs.true2908.i

do.body2903.i.cond.false2932.i_crit_edge:         ; preds = %do.body2903.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2932.i

land.lhs.true2908.i:                              ; preds = %do.body2903.i
  %funcs2911.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1452 = ptrtoint ptr %funcs2911.i to i32
  call void @__asan_load4_noabort(i32 %1452)
  %1453 = load ptr, ptr %funcs2911.i, align 4
  %tobool2912.not.i = icmp eq ptr %1453, null
  br i1 %tobool2912.not.i, label %land.lhs.true2908.i.cond.false2932.i_crit_edge, label %land.lhs.true2913.i

land.lhs.true2908.i.cond.false2932.i_crit_edge:   ; preds = %land.lhs.true2908.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2932.i

land.lhs.true2913.i:                              ; preds = %land.lhs.true2908.i
  %sriov_wreg2917.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1453, i32 0, i32 12
  %1454 = ptrtoint ptr %sriov_wreg2917.i to i32
  call void @__asan_load4_noabort(i32 %1454)
  %1455 = load ptr, ptr %sriov_wreg2917.i, align 4
  %tobool2918.not.i = icmp eq ptr %1455, null
  br i1 %tobool2918.not.i, label %land.lhs.true2913.i.cond.false2932.i_crit_edge, label %cond.true2919.i

land.lhs.true2913.i.cond.false2932.i_crit_edge:   ; preds = %land.lhs.true2913.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2932.i

cond.true2919.i:                                  ; preds = %land.lhs.true2913.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2925.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1456 = ptrtoint ptr %arrayidx2925.i to i32
  call void @__asan_load4_noabort(i32 %1456)
  %1457 = load ptr, ptr %arrayidx2925.i, align 8
  %arrayidx2927.i = getelementptr i32, ptr %1457, i32 1
  %1458 = ptrtoint ptr %arrayidx2927.i to i32
  call void @__asan_load4_noabort(i32 %1458)
  %1459 = load i32, ptr %arrayidx2927.i, align 4
  %add2928.i = add i32 %1459, 210
  %gb_addr_config2931.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1460 = ptrtoint ptr %gb_addr_config2931.i to i32
  call void @__asan_load4_noabort(i32 %1460)
  %1461 = load i32, ptr %gb_addr_config2931.i, align 4
  tail call void %1455(ptr noundef %adev, i32 noundef %add2928.i, i32 noundef %1461, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2941.i

cond.false2932.i:                                 ; preds = %land.lhs.true2913.i.cond.false2932.i_crit_edge, %land.lhs.true2908.i.cond.false2932.i_crit_edge, %do.body2903.i.cond.false2932.i_crit_edge
  %arrayidx2934.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1462 = ptrtoint ptr %arrayidx2934.i to i32
  call void @__asan_load4_noabort(i32 %1462)
  %1463 = load ptr, ptr %arrayidx2934.i, align 8
  %arrayidx2936.i = getelementptr i32, ptr %1463, i32 1
  %1464 = ptrtoint ptr %arrayidx2936.i to i32
  call void @__asan_load4_noabort(i32 %1464)
  %1465 = load i32, ptr %arrayidx2936.i, align 4
  %add2937.i = add i32 %1465, 210
  %gb_addr_config2940.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1466 = ptrtoint ptr %gb_addr_config2940.i to i32
  call void @__asan_load4_noabort(i32 %1466)
  %1467 = load i32, ptr %gb_addr_config2940.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2937.i, i32 noundef %1467, i32 noundef 0) #7
  br label %cond.end2941.i

cond.end2941.i:                                   ; preds = %cond.false2932.i, %cond.true2919.i
  %1468 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1468)
  %1469 = load i32, ptr %virt, align 8
  %and2944.i = and i32 %1469, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2944.i)
  %tobool2945.not.i = icmp eq i32 %and2944.i, 0
  br i1 %tobool2945.not.i, label %cond.end2941.i.cond.false2967.i_crit_edge, label %land.lhs.true2946.i

cond.end2941.i.cond.false2967.i_crit_edge:        ; preds = %cond.end2941.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2967.i

land.lhs.true2946.i:                              ; preds = %cond.end2941.i
  %funcs2949.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1470 = ptrtoint ptr %funcs2949.i to i32
  call void @__asan_load4_noabort(i32 %1470)
  %1471 = load ptr, ptr %funcs2949.i, align 4
  %tobool2950.not.i = icmp eq ptr %1471, null
  br i1 %tobool2950.not.i, label %land.lhs.true2946.i.cond.false2967.i_crit_edge, label %land.lhs.true2951.i

land.lhs.true2946.i.cond.false2967.i_crit_edge:   ; preds = %land.lhs.true2946.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2967.i

land.lhs.true2951.i:                              ; preds = %land.lhs.true2946.i
  %sriov_wreg2955.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1471, i32 0, i32 12
  %1472 = ptrtoint ptr %sriov_wreg2955.i to i32
  call void @__asan_load4_noabort(i32 %1472)
  %1473 = load ptr, ptr %sriov_wreg2955.i, align 4
  %tobool2956.not.i = icmp eq ptr %1473, null
  br i1 %tobool2956.not.i, label %land.lhs.true2951.i.cond.false2967.i_crit_edge, label %cond.true2957.i

land.lhs.true2951.i.cond.false2967.i_crit_edge:   ; preds = %land.lhs.true2951.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2967.i

cond.true2957.i:                                  ; preds = %land.lhs.true2951.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2963.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1474 = ptrtoint ptr %arrayidx2963.i to i32
  call void @__asan_load4_noabort(i32 %1474)
  %1475 = load ptr, ptr %arrayidx2963.i, align 8
  %arrayidx2965.i = getelementptr i32, ptr %1475, i32 1
  %1476 = ptrtoint ptr %arrayidx2965.i to i32
  call void @__asan_load4_noabort(i32 %1476)
  %1477 = load i32, ptr %arrayidx2965.i, align 4
  %add2966.i = add i32 %1477, 211
  tail call void %1473(ptr noundef %adev, i32 noundef %add2966.i, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2973.i

cond.false2967.i:                                 ; preds = %land.lhs.true2951.i.cond.false2967.i_crit_edge, %land.lhs.true2946.i.cond.false2967.i_crit_edge, %cond.end2941.i.cond.false2967.i_crit_edge
  %arrayidx2969.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1478 = ptrtoint ptr %arrayidx2969.i to i32
  call void @__asan_load4_noabort(i32 %1478)
  %1479 = load ptr, ptr %arrayidx2969.i, align 8
  %arrayidx2971.i = getelementptr i32, ptr %1479, i32 1
  %1480 = ptrtoint ptr %arrayidx2971.i to i32
  call void @__asan_load4_noabort(i32 %1480)
  %1481 = load i32, ptr %arrayidx2971.i, align 4
  %add2972.i = add i32 %1481, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2972.i, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end2973.i

cond.end2973.i:                                   ; preds = %cond.false2967.i, %cond.true2957.i
  %1482 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1482)
  %1483 = load i32, ptr %virt, align 8
  %and2976.i = and i32 %1483, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2976.i)
  %tobool2977.not.i = icmp eq i32 %and2976.i, 0
  br i1 %tobool2977.not.i, label %cond.end2973.i.cond.false3007.i_crit_edge, label %land.lhs.true2978.i

cond.end2973.i.cond.false3007.i_crit_edge:        ; preds = %cond.end2973.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3007.i

land.lhs.true2978.i:                              ; preds = %cond.end2973.i
  %funcs2981.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1484 = ptrtoint ptr %funcs2981.i to i32
  call void @__asan_load4_noabort(i32 %1484)
  %1485 = load ptr, ptr %funcs2981.i, align 4
  %tobool2982.not.i = icmp eq ptr %1485, null
  br i1 %tobool2982.not.i, label %land.lhs.true2978.i.cond.false3007.i_crit_edge, label %land.lhs.true2983.i

land.lhs.true2978.i.cond.false3007.i_crit_edge:   ; preds = %land.lhs.true2978.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3007.i

land.lhs.true2983.i:                              ; preds = %land.lhs.true2978.i
  %sriov_wreg2987.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1485, i32 0, i32 12
  %1486 = ptrtoint ptr %sriov_wreg2987.i to i32
  call void @__asan_load4_noabort(i32 %1486)
  %1487 = load ptr, ptr %sriov_wreg2987.i, align 4
  %tobool2988.not.i = icmp eq ptr %1487, null
  br i1 %tobool2988.not.i, label %land.lhs.true2983.i.cond.false3007.i_crit_edge, label %cond.true2989.i

land.lhs.true2983.i.cond.false3007.i_crit_edge:   ; preds = %land.lhs.true2983.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3007.i

cond.true2989.i:                                  ; preds = %land.lhs.true2983.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2995.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1488 = ptrtoint ptr %arrayidx2995.i to i32
  call void @__asan_load4_noabort(i32 %1488)
  %1489 = load ptr, ptr %arrayidx2995.i, align 8
  %arrayidx2997.i = getelementptr i32, ptr %1489, i32 1
  %1490 = ptrtoint ptr %arrayidx2997.i to i32
  call void @__asan_load4_noabort(i32 %1490)
  %1491 = load i32, ptr %arrayidx2997.i, align 4
  %add2998.i = add i32 %1491, 209
  %add3003.i = shl i32 %1491, 16
  %or3005.i = add i32 %add3003.i, 25493505
  tail call void %1487(ptr noundef %adev, i32 noundef %add2998.i, i32 noundef %or3005.i, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v1_0_mc_resume_dpg_mode.exit

cond.false3007.i:                                 ; preds = %land.lhs.true2983.i.cond.false3007.i_crit_edge, %land.lhs.true2978.i.cond.false3007.i_crit_edge, %cond.end2973.i.cond.false3007.i_crit_edge
  %arrayidx3009.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1492 = ptrtoint ptr %arrayidx3009.i to i32
  call void @__asan_load4_noabort(i32 %1492)
  %1493 = load ptr, ptr %arrayidx3009.i, align 8
  %arrayidx3011.i = getelementptr i32, ptr %1493, i32 1
  %1494 = ptrtoint ptr %arrayidx3011.i to i32
  call void @__asan_load4_noabort(i32 %1494)
  %1495 = load i32, ptr %arrayidx3011.i, align 4
  %add3012.i = add i32 %1495, 209
  %add3017.i = shl i32 %1495, 16
  %or3019.i = add i32 %add3017.i, 25493505
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3012.i, i32 noundef %or3019.i, i32 noundef 0) #7
  br label %vcn_v1_0_mc_resume_dpg_mode.exit

vcn_v1_0_mc_resume_dpg_mode.exit:                 ; preds = %cond.false3007.i, %cond.true2989.i
  %1496 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1496)
  %1497 = load i32, ptr %virt, align 8
  %and972 = and i32 %1497, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and972)
  %tobool973.not = icmp eq i32 %and972, 0
  br i1 %tobool973.not, label %vcn_v1_0_mc_resume_dpg_mode.exit.cond.false995_crit_edge, label %land.lhs.true974

vcn_v1_0_mc_resume_dpg_mode.exit.cond.false995_crit_edge: ; preds = %vcn_v1_0_mc_resume_dpg_mode.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false995

land.lhs.true974:                                 ; preds = %vcn_v1_0_mc_resume_dpg_mode.exit
  %funcs977 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1498 = ptrtoint ptr %funcs977 to i32
  call void @__asan_load4_noabort(i32 %1498)
  %1499 = load ptr, ptr %funcs977, align 4
  %tobool978.not = icmp eq ptr %1499, null
  br i1 %tobool978.not, label %land.lhs.true974.cond.false995_crit_edge, label %land.lhs.true979

land.lhs.true974.cond.false995_crit_edge:         ; preds = %land.lhs.true974
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false995

land.lhs.true979:                                 ; preds = %land.lhs.true974
  %sriov_wreg983 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1499, i32 0, i32 12
  %1500 = ptrtoint ptr %sriov_wreg983 to i32
  call void @__asan_load4_noabort(i32 %1500)
  %1501 = load ptr, ptr %sriov_wreg983, align 4
  %tobool984.not = icmp eq ptr %1501, null
  br i1 %tobool984.not, label %land.lhs.true979.cond.false995_crit_edge, label %cond.true985

land.lhs.true979.cond.false995_crit_edge:         ; preds = %land.lhs.true979
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false995

cond.true985:                                     ; preds = %land.lhs.true979
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx991 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1502 = ptrtoint ptr %arrayidx991 to i32
  call void @__asan_load4_noabort(i32 %1502)
  %1503 = load ptr, ptr %arrayidx991, align 8
  %arrayidx993 = getelementptr i32, ptr %1503, i32 1
  %1504 = ptrtoint ptr %arrayidx993 to i32
  call void @__asan_load4_noabort(i32 %1504)
  %1505 = load i32, ptr %arrayidx993, align 4
  %add994 = add i32 %1505, 210
  tail call void %1501(ptr noundef %adev, i32 noundef %add994, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1001

cond.false995:                                    ; preds = %land.lhs.true979.cond.false995_crit_edge, %land.lhs.true974.cond.false995_crit_edge, %vcn_v1_0_mc_resume_dpg_mode.exit.cond.false995_crit_edge
  %arrayidx997 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1506 = ptrtoint ptr %arrayidx997 to i32
  call void @__asan_load4_noabort(i32 %1506)
  %1507 = load ptr, ptr %arrayidx997, align 8
  %arrayidx999 = getelementptr i32, ptr %1507, i32 1
  %1508 = ptrtoint ptr %arrayidx999 to i32
  call void @__asan_load4_noabort(i32 %1508)
  %1509 = load i32, ptr %arrayidx999, align 4
  %add1000 = add i32 %1509, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1000, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end1001

cond.end1001:                                     ; preds = %cond.false995, %cond.true985
  %1510 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1510)
  %1511 = load i32, ptr %virt, align 8
  %and1004 = and i32 %1511, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1004)
  %tobool1005.not = icmp eq i32 %and1004, 0
  br i1 %tobool1005.not, label %cond.end1001.cond.false1027_crit_edge, label %land.lhs.true1006

cond.end1001.cond.false1027_crit_edge:            ; preds = %cond.end1001
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1027

land.lhs.true1006:                                ; preds = %cond.end1001
  %funcs1009 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1512 = ptrtoint ptr %funcs1009 to i32
  call void @__asan_load4_noabort(i32 %1512)
  %1513 = load ptr, ptr %funcs1009, align 4
  %tobool1010.not = icmp eq ptr %1513, null
  br i1 %tobool1010.not, label %land.lhs.true1006.cond.false1027_crit_edge, label %land.lhs.true1011

land.lhs.true1006.cond.false1027_crit_edge:       ; preds = %land.lhs.true1006
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1027

land.lhs.true1011:                                ; preds = %land.lhs.true1006
  %sriov_wreg1015 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1513, i32 0, i32 12
  %1514 = ptrtoint ptr %sriov_wreg1015 to i32
  call void @__asan_load4_noabort(i32 %1514)
  %1515 = load ptr, ptr %sriov_wreg1015, align 4
  %tobool1016.not = icmp eq ptr %1515, null
  br i1 %tobool1016.not, label %land.lhs.true1011.cond.false1027_crit_edge, label %cond.true1017

land.lhs.true1011.cond.false1027_crit_edge:       ; preds = %land.lhs.true1011
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1027

cond.true1017:                                    ; preds = %land.lhs.true1011
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1023 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1516 = ptrtoint ptr %arrayidx1023 to i32
  call void @__asan_load4_noabort(i32 %1516)
  %1517 = load ptr, ptr %arrayidx1023, align 8
  %arrayidx1025 = getelementptr i32, ptr %1517, i32 1
  %1518 = ptrtoint ptr %arrayidx1025 to i32
  call void @__asan_load4_noabort(i32 %1518)
  %1519 = load i32, ptr %arrayidx1025, align 4
  %add1026 = add i32 %1519, 211
  tail call void %1515(ptr noundef %adev, i32 noundef %add1026, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1033

cond.false1027:                                   ; preds = %land.lhs.true1011.cond.false1027_crit_edge, %land.lhs.true1006.cond.false1027_crit_edge, %cond.end1001.cond.false1027_crit_edge
  %arrayidx1029 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1520 = ptrtoint ptr %arrayidx1029 to i32
  call void @__asan_load4_noabort(i32 %1520)
  %1521 = load ptr, ptr %arrayidx1029, align 8
  %arrayidx1031 = getelementptr i32, ptr %1521, i32 1
  %1522 = ptrtoint ptr %arrayidx1031 to i32
  call void @__asan_load4_noabort(i32 %1522)
  %1523 = load i32, ptr %arrayidx1031, align 4
  %add1032 = add i32 %1523, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1032, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1033

cond.end1033:                                     ; preds = %cond.false1027, %cond.true1017
  %1524 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1524)
  %1525 = load i32, ptr %virt, align 8
  %and1036 = and i32 %1525, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1036)
  %tobool1037.not = icmp eq i32 %and1036, 0
  br i1 %tobool1037.not, label %cond.end1033.cond.false1067_crit_edge, label %land.lhs.true1038

cond.end1033.cond.false1067_crit_edge:            ; preds = %cond.end1033
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1067

land.lhs.true1038:                                ; preds = %cond.end1033
  %funcs1041 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1526 = ptrtoint ptr %funcs1041 to i32
  call void @__asan_load4_noabort(i32 %1526)
  %1527 = load ptr, ptr %funcs1041, align 4
  %tobool1042.not = icmp eq ptr %1527, null
  br i1 %tobool1042.not, label %land.lhs.true1038.cond.false1067_crit_edge, label %land.lhs.true1043

land.lhs.true1038.cond.false1067_crit_edge:       ; preds = %land.lhs.true1038
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1067

land.lhs.true1043:                                ; preds = %land.lhs.true1038
  %sriov_wreg1047 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1527, i32 0, i32 12
  %1528 = ptrtoint ptr %sriov_wreg1047 to i32
  call void @__asan_load4_noabort(i32 %1528)
  %1529 = load ptr, ptr %sriov_wreg1047, align 4
  %tobool1048.not = icmp eq ptr %1529, null
  br i1 %tobool1048.not, label %land.lhs.true1043.cond.false1067_crit_edge, label %cond.true1049

land.lhs.true1043.cond.false1067_crit_edge:       ; preds = %land.lhs.true1043
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1067

cond.true1049:                                    ; preds = %land.lhs.true1043
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1055 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1530 = ptrtoint ptr %arrayidx1055 to i32
  call void @__asan_load4_noabort(i32 %1530)
  %1531 = load ptr, ptr %arrayidx1055, align 8
  %arrayidx1057 = getelementptr i32, ptr %1531, i32 1
  %1532 = ptrtoint ptr %arrayidx1057 to i32
  call void @__asan_load4_noabort(i32 %1532)
  %1533 = load i32, ptr %arrayidx1057, align 4
  %add1058 = add i32 %1533, 209
  %add1063 = shl i32 %1533, 16
  %or1065 = add i32 %add1063, 40632321
  tail call void %1529(ptr noundef %adev, i32 noundef %add1058, i32 noundef %or1065, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1084

cond.false1067:                                   ; preds = %land.lhs.true1043.cond.false1067_crit_edge, %land.lhs.true1038.cond.false1067_crit_edge, %cond.end1033.cond.false1067_crit_edge
  %arrayidx1069 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1534 = ptrtoint ptr %arrayidx1069 to i32
  call void @__asan_load4_noabort(i32 %1534)
  %1535 = load ptr, ptr %arrayidx1069, align 8
  %arrayidx1071 = getelementptr i32, ptr %1535, i32 1
  %1536 = ptrtoint ptr %arrayidx1071 to i32
  call void @__asan_load4_noabort(i32 %1536)
  %1537 = load i32, ptr %arrayidx1071, align 4
  %add1072 = add i32 %1537, 209
  %add1077 = shl i32 %1537, 16
  %or1079 = add i32 %add1077, 40632321
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1072, i32 noundef %or1079, i32 noundef 0) #7
  br label %do.body1084

do.body1084:                                      ; preds = %cond.false1067, %cond.true1049
  %1538 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1538)
  %1539 = load i32, ptr %virt, align 8
  %and1087 = and i32 %1539, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1087)
  %tobool1088.not = icmp eq i32 %and1087, 0
  br i1 %tobool1088.not, label %do.body1084.cond.false1110_crit_edge, label %land.lhs.true1089

do.body1084.cond.false1110_crit_edge:             ; preds = %do.body1084
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1110

land.lhs.true1089:                                ; preds = %do.body1084
  %funcs1092 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1540 = ptrtoint ptr %funcs1092 to i32
  call void @__asan_load4_noabort(i32 %1540)
  %1541 = load ptr, ptr %funcs1092, align 4
  %tobool1093.not = icmp eq ptr %1541, null
  br i1 %tobool1093.not, label %land.lhs.true1089.cond.false1110_crit_edge, label %land.lhs.true1094

land.lhs.true1089.cond.false1110_crit_edge:       ; preds = %land.lhs.true1089
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1110

land.lhs.true1094:                                ; preds = %land.lhs.true1089
  %sriov_wreg1098 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1541, i32 0, i32 12
  %1542 = ptrtoint ptr %sriov_wreg1098 to i32
  call void @__asan_load4_noabort(i32 %1542)
  %1543 = load ptr, ptr %sriov_wreg1098, align 4
  %tobool1099.not = icmp eq ptr %1543, null
  br i1 %tobool1099.not, label %land.lhs.true1094.cond.false1110_crit_edge, label %cond.true1100

land.lhs.true1094.cond.false1110_crit_edge:       ; preds = %land.lhs.true1094
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1110

cond.true1100:                                    ; preds = %land.lhs.true1094
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1106 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1544 = ptrtoint ptr %arrayidx1106 to i32
  call void @__asan_load4_noabort(i32 %1544)
  %1545 = load ptr, ptr %arrayidx1106, align 8
  %arrayidx1108 = getelementptr i32, ptr %1545, i32 1
  %1546 = ptrtoint ptr %arrayidx1108 to i32
  call void @__asan_load4_noabort(i32 %1546)
  %1547 = load i32, ptr %arrayidx1108, align 4
  %add1109 = add i32 %1547, 210
  tail call void %1543(ptr noundef %adev, i32 noundef %add1109, i32 noundef 3, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1116

cond.false1110:                                   ; preds = %land.lhs.true1094.cond.false1110_crit_edge, %land.lhs.true1089.cond.false1110_crit_edge, %do.body1084.cond.false1110_crit_edge
  %arrayidx1112 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1548 = ptrtoint ptr %arrayidx1112 to i32
  call void @__asan_load4_noabort(i32 %1548)
  %1549 = load ptr, ptr %arrayidx1112, align 8
  %arrayidx1114 = getelementptr i32, ptr %1549, i32 1
  %1550 = ptrtoint ptr %arrayidx1114 to i32
  call void @__asan_load4_noabort(i32 %1550)
  %1551 = load i32, ptr %arrayidx1114, align 4
  %add1115 = add i32 %1551, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1115, i32 noundef 3, i32 noundef 0) #7
  br label %cond.end1116

cond.end1116:                                     ; preds = %cond.false1110, %cond.true1100
  %1552 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1552)
  %1553 = load i32, ptr %virt, align 8
  %and1119 = and i32 %1553, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1119)
  %tobool1120.not = icmp eq i32 %and1119, 0
  br i1 %tobool1120.not, label %cond.end1116.cond.false1142_crit_edge, label %land.lhs.true1121

cond.end1116.cond.false1142_crit_edge:            ; preds = %cond.end1116
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1142

land.lhs.true1121:                                ; preds = %cond.end1116
  %funcs1124 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1554 = ptrtoint ptr %funcs1124 to i32
  call void @__asan_load4_noabort(i32 %1554)
  %1555 = load ptr, ptr %funcs1124, align 4
  %tobool1125.not = icmp eq ptr %1555, null
  br i1 %tobool1125.not, label %land.lhs.true1121.cond.false1142_crit_edge, label %land.lhs.true1126

land.lhs.true1121.cond.false1142_crit_edge:       ; preds = %land.lhs.true1121
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1142

land.lhs.true1126:                                ; preds = %land.lhs.true1121
  %sriov_wreg1130 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1555, i32 0, i32 12
  %1556 = ptrtoint ptr %sriov_wreg1130 to i32
  call void @__asan_load4_noabort(i32 %1556)
  %1557 = load ptr, ptr %sriov_wreg1130, align 4
  %tobool1131.not = icmp eq ptr %1557, null
  br i1 %tobool1131.not, label %land.lhs.true1126.cond.false1142_crit_edge, label %cond.true1132

land.lhs.true1126.cond.false1142_crit_edge:       ; preds = %land.lhs.true1126
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1142

cond.true1132:                                    ; preds = %land.lhs.true1126
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1138 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1558 = ptrtoint ptr %arrayidx1138 to i32
  call void @__asan_load4_noabort(i32 %1558)
  %1559 = load ptr, ptr %arrayidx1138, align 8
  %arrayidx1140 = getelementptr i32, ptr %1559, i32 1
  %1560 = ptrtoint ptr %arrayidx1140 to i32
  call void @__asan_load4_noabort(i32 %1560)
  %1561 = load i32, ptr %arrayidx1140, align 4
  %add1141 = add i32 %1561, 211
  tail call void %1557(ptr noundef %adev, i32 noundef %add1141, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1148

cond.false1142:                                   ; preds = %land.lhs.true1126.cond.false1142_crit_edge, %land.lhs.true1121.cond.false1142_crit_edge, %cond.end1116.cond.false1142_crit_edge
  %arrayidx1144 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1562 = ptrtoint ptr %arrayidx1144 to i32
  call void @__asan_load4_noabort(i32 %1562)
  %1563 = load ptr, ptr %arrayidx1144, align 8
  %arrayidx1146 = getelementptr i32, ptr %1563, i32 1
  %1564 = ptrtoint ptr %arrayidx1146 to i32
  call void @__asan_load4_noabort(i32 %1564)
  %1565 = load i32, ptr %arrayidx1146, align 4
  %add1147 = add i32 %1565, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1147, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1148

cond.end1148:                                     ; preds = %cond.false1142, %cond.true1132
  %1566 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1566)
  %1567 = load i32, ptr %virt, align 8
  %and1151 = and i32 %1567, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1151)
  %tobool1152.not = icmp eq i32 %and1151, 0
  br i1 %tobool1152.not, label %cond.end1148.cond.false1182_crit_edge, label %land.lhs.true1153

cond.end1148.cond.false1182_crit_edge:            ; preds = %cond.end1148
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1182

land.lhs.true1153:                                ; preds = %cond.end1148
  %funcs1156 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1568 = ptrtoint ptr %funcs1156 to i32
  call void @__asan_load4_noabort(i32 %1568)
  %1569 = load ptr, ptr %funcs1156, align 4
  %tobool1157.not = icmp eq ptr %1569, null
  br i1 %tobool1157.not, label %land.lhs.true1153.cond.false1182_crit_edge, label %land.lhs.true1158

land.lhs.true1153.cond.false1182_crit_edge:       ; preds = %land.lhs.true1153
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1182

land.lhs.true1158:                                ; preds = %land.lhs.true1153
  %sriov_wreg1162 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1569, i32 0, i32 12
  %1570 = ptrtoint ptr %sriov_wreg1162 to i32
  call void @__asan_load4_noabort(i32 %1570)
  %1571 = load ptr, ptr %sriov_wreg1162, align 4
  %tobool1163.not = icmp eq ptr %1571, null
  br i1 %tobool1163.not, label %land.lhs.true1158.cond.false1182_crit_edge, label %cond.true1164

land.lhs.true1158.cond.false1182_crit_edge:       ; preds = %land.lhs.true1158
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1182

cond.true1164:                                    ; preds = %land.lhs.true1158
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1170 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1572 = ptrtoint ptr %arrayidx1170 to i32
  call void @__asan_load4_noabort(i32 %1572)
  %1573 = load ptr, ptr %arrayidx1170, align 8
  %arrayidx1172 = getelementptr i32, ptr %1573, i32 1
  %1574 = ptrtoint ptr %arrayidx1172 to i32
  call void @__asan_load4_noabort(i32 %1574)
  %1575 = load i32, ptr %arrayidx1172, align 4
  %add1173 = add i32 %1575, 209
  %add1178 = shl i32 %1575, 16
  %or1180 = add i32 %add1178, 40566785
  tail call void %1571(ptr noundef %adev, i32 noundef %add1173, i32 noundef %or1180, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1199

cond.false1182:                                   ; preds = %land.lhs.true1158.cond.false1182_crit_edge, %land.lhs.true1153.cond.false1182_crit_edge, %cond.end1148.cond.false1182_crit_edge
  %arrayidx1184 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1576 = ptrtoint ptr %arrayidx1184 to i32
  call void @__asan_load4_noabort(i32 %1576)
  %1577 = load ptr, ptr %arrayidx1184, align 8
  %arrayidx1186 = getelementptr i32, ptr %1577, i32 1
  %1578 = ptrtoint ptr %arrayidx1186 to i32
  call void @__asan_load4_noabort(i32 %1578)
  %1579 = load i32, ptr %arrayidx1186, align 4
  %add1187 = add i32 %1579, 209
  %add1192 = shl i32 %1579, 16
  %or1194 = add i32 %add1192, 40566785
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1187, i32 noundef %or1194, i32 noundef 0) #7
  br label %do.body1199

do.body1199:                                      ; preds = %cond.false1182, %cond.true1164
  %1580 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1580)
  %1581 = load i32, ptr %virt, align 8
  %and1202 = and i32 %1581, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1202)
  %tobool1203.not = icmp eq i32 %and1202, 0
  br i1 %tobool1203.not, label %do.body1199.cond.false1225_crit_edge, label %land.lhs.true1204

do.body1199.cond.false1225_crit_edge:             ; preds = %do.body1199
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1225

land.lhs.true1204:                                ; preds = %do.body1199
  %funcs1207 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1582 = ptrtoint ptr %funcs1207 to i32
  call void @__asan_load4_noabort(i32 %1582)
  %1583 = load ptr, ptr %funcs1207, align 4
  %tobool1208.not = icmp eq ptr %1583, null
  br i1 %tobool1208.not, label %land.lhs.true1204.cond.false1225_crit_edge, label %land.lhs.true1209

land.lhs.true1204.cond.false1225_crit_edge:       ; preds = %land.lhs.true1204
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1225

land.lhs.true1209:                                ; preds = %land.lhs.true1204
  %sriov_wreg1213 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1583, i32 0, i32 12
  %1584 = ptrtoint ptr %sriov_wreg1213 to i32
  call void @__asan_load4_noabort(i32 %1584)
  %1585 = load ptr, ptr %sriov_wreg1213, align 4
  %tobool1214.not = icmp eq ptr %1585, null
  br i1 %tobool1214.not, label %land.lhs.true1209.cond.false1225_crit_edge, label %cond.true1215

land.lhs.true1209.cond.false1225_crit_edge:       ; preds = %land.lhs.true1209
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1225

cond.true1215:                                    ; preds = %land.lhs.true1209
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1221 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1586 = ptrtoint ptr %arrayidx1221 to i32
  call void @__asan_load4_noabort(i32 %1586)
  %1587 = load ptr, ptr %arrayidx1221, align 8
  %arrayidx1223 = getelementptr i32, ptr %1587, i32 1
  %1588 = ptrtoint ptr %arrayidx1223 to i32
  call void @__asan_load4_noabort(i32 %1588)
  %1589 = load i32, ptr %arrayidx1223, align 4
  %add1224 = add i32 %1589, 210
  tail call void %1585(ptr noundef %adev, i32 noundef %add1224, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1231

cond.false1225:                                   ; preds = %land.lhs.true1209.cond.false1225_crit_edge, %land.lhs.true1204.cond.false1225_crit_edge, %do.body1199.cond.false1225_crit_edge
  %arrayidx1227 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1590 = ptrtoint ptr %arrayidx1227 to i32
  call void @__asan_load4_noabort(i32 %1590)
  %1591 = load ptr, ptr %arrayidx1227, align 8
  %arrayidx1229 = getelementptr i32, ptr %1591, i32 1
  %1592 = ptrtoint ptr %arrayidx1229 to i32
  call void @__asan_load4_noabort(i32 %1592)
  %1593 = load i32, ptr %arrayidx1229, align 4
  %add1230 = add i32 %1593, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1230, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end1231

cond.end1231:                                     ; preds = %cond.false1225, %cond.true1215
  %1594 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1594)
  %1595 = load i32, ptr %virt, align 8
  %and1234 = and i32 %1595, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1234)
  %tobool1235.not = icmp eq i32 %and1234, 0
  br i1 %tobool1235.not, label %cond.end1231.cond.false1257_crit_edge, label %land.lhs.true1236

cond.end1231.cond.false1257_crit_edge:            ; preds = %cond.end1231
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1257

land.lhs.true1236:                                ; preds = %cond.end1231
  %funcs1239 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1596 = ptrtoint ptr %funcs1239 to i32
  call void @__asan_load4_noabort(i32 %1596)
  %1597 = load ptr, ptr %funcs1239, align 4
  %tobool1240.not = icmp eq ptr %1597, null
  br i1 %tobool1240.not, label %land.lhs.true1236.cond.false1257_crit_edge, label %land.lhs.true1241

land.lhs.true1236.cond.false1257_crit_edge:       ; preds = %land.lhs.true1236
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1257

land.lhs.true1241:                                ; preds = %land.lhs.true1236
  %sriov_wreg1245 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1597, i32 0, i32 12
  %1598 = ptrtoint ptr %sriov_wreg1245 to i32
  call void @__asan_load4_noabort(i32 %1598)
  %1599 = load ptr, ptr %sriov_wreg1245, align 4
  %tobool1246.not = icmp eq ptr %1599, null
  br i1 %tobool1246.not, label %land.lhs.true1241.cond.false1257_crit_edge, label %cond.true1247

land.lhs.true1241.cond.false1257_crit_edge:       ; preds = %land.lhs.true1241
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1257

cond.true1247:                                    ; preds = %land.lhs.true1241
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1253 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1600 = ptrtoint ptr %arrayidx1253 to i32
  call void @__asan_load4_noabort(i32 %1600)
  %1601 = load ptr, ptr %arrayidx1253, align 8
  %arrayidx1255 = getelementptr i32, ptr %1601, i32 1
  %1602 = ptrtoint ptr %arrayidx1255 to i32
  call void @__asan_load4_noabort(i32 %1602)
  %1603 = load i32, ptr %arrayidx1255, align 4
  %add1256 = add i32 %1603, 211
  tail call void %1599(ptr noundef %adev, i32 noundef %add1256, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1263

cond.false1257:                                   ; preds = %land.lhs.true1241.cond.false1257_crit_edge, %land.lhs.true1236.cond.false1257_crit_edge, %cond.end1231.cond.false1257_crit_edge
  %arrayidx1259 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1604 = ptrtoint ptr %arrayidx1259 to i32
  call void @__asan_load4_noabort(i32 %1604)
  %1605 = load ptr, ptr %arrayidx1259, align 8
  %arrayidx1261 = getelementptr i32, ptr %1605, i32 1
  %1606 = ptrtoint ptr %arrayidx1261 to i32
  call void @__asan_load4_noabort(i32 %1606)
  %1607 = load i32, ptr %arrayidx1261, align 4
  %add1262 = add i32 %1607, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1262, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1263

cond.end1263:                                     ; preds = %cond.false1257, %cond.true1247
  %1608 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1608)
  %1609 = load i32, ptr %virt, align 8
  %and1266 = and i32 %1609, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1266)
  %tobool1267.not = icmp eq i32 %and1266, 0
  br i1 %tobool1267.not, label %cond.end1263.cond.false1297_crit_edge, label %land.lhs.true1268

cond.end1263.cond.false1297_crit_edge:            ; preds = %cond.end1263
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1297

land.lhs.true1268:                                ; preds = %cond.end1263
  %funcs1271 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1610 = ptrtoint ptr %funcs1271 to i32
  call void @__asan_load4_noabort(i32 %1610)
  %1611 = load ptr, ptr %funcs1271, align 4
  %tobool1272.not = icmp eq ptr %1611, null
  br i1 %tobool1272.not, label %land.lhs.true1268.cond.false1297_crit_edge, label %land.lhs.true1273

land.lhs.true1268.cond.false1297_crit_edge:       ; preds = %land.lhs.true1268
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1297

land.lhs.true1273:                                ; preds = %land.lhs.true1268
  %sriov_wreg1277 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1611, i32 0, i32 12
  %1612 = ptrtoint ptr %sriov_wreg1277 to i32
  call void @__asan_load4_noabort(i32 %1612)
  %1613 = load ptr, ptr %sriov_wreg1277, align 4
  %tobool1278.not = icmp eq ptr %1613, null
  br i1 %tobool1278.not, label %land.lhs.true1273.cond.false1297_crit_edge, label %cond.true1279

land.lhs.true1273.cond.false1297_crit_edge:       ; preds = %land.lhs.true1273
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1297

cond.true1279:                                    ; preds = %land.lhs.true1273
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1285 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1614 = ptrtoint ptr %arrayidx1285 to i32
  call void @__asan_load4_noabort(i32 %1614)
  %1615 = load ptr, ptr %arrayidx1285, align 8
  %arrayidx1287 = getelementptr i32, ptr %1615, i32 1
  %1616 = ptrtoint ptr %arrayidx1287 to i32
  call void @__asan_load4_noabort(i32 %1616)
  %1617 = load i32, ptr %arrayidx1287, align 4
  %add1288 = add i32 %1617, 209
  %add1293 = shl i32 %1617, 16
  %or1295 = add i32 %add1293, 94371841
  tail call void %1613(ptr noundef %adev, i32 noundef %add1288, i32 noundef %or1295, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1314

cond.false1297:                                   ; preds = %land.lhs.true1273.cond.false1297_crit_edge, %land.lhs.true1268.cond.false1297_crit_edge, %cond.end1263.cond.false1297_crit_edge
  %arrayidx1299 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1618 = ptrtoint ptr %arrayidx1299 to i32
  call void @__asan_load4_noabort(i32 %1618)
  %1619 = load ptr, ptr %arrayidx1299, align 8
  %arrayidx1301 = getelementptr i32, ptr %1619, i32 1
  %1620 = ptrtoint ptr %arrayidx1301 to i32
  call void @__asan_load4_noabort(i32 %1620)
  %1621 = load i32, ptr %arrayidx1301, align 4
  %add1302 = add i32 %1621, 209
  %add1307 = shl i32 %1621, 16
  %or1309 = add i32 %add1307, 94371841
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1302, i32 noundef %or1309, i32 noundef 0) #7
  br label %do.body1314

do.body1314:                                      ; preds = %cond.false1297, %cond.true1279
  %1622 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1622)
  %1623 = load i32, ptr %virt, align 8
  %and1317 = and i32 %1623, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1317)
  %tobool1318.not = icmp eq i32 %and1317, 0
  br i1 %tobool1318.not, label %do.body1314.cond.false1340_crit_edge, label %land.lhs.true1319

do.body1314.cond.false1340_crit_edge:             ; preds = %do.body1314
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1340

land.lhs.true1319:                                ; preds = %do.body1314
  %funcs1322 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1624 = ptrtoint ptr %funcs1322 to i32
  call void @__asan_load4_noabort(i32 %1624)
  %1625 = load ptr, ptr %funcs1322, align 4
  %tobool1323.not = icmp eq ptr %1625, null
  br i1 %tobool1323.not, label %land.lhs.true1319.cond.false1340_crit_edge, label %land.lhs.true1324

land.lhs.true1319.cond.false1340_crit_edge:       ; preds = %land.lhs.true1319
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1340

land.lhs.true1324:                                ; preds = %land.lhs.true1319
  %sriov_wreg1328 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1625, i32 0, i32 12
  %1626 = ptrtoint ptr %sriov_wreg1328 to i32
  call void @__asan_load4_noabort(i32 %1626)
  %1627 = load ptr, ptr %sriov_wreg1328, align 4
  %tobool1329.not = icmp eq ptr %1627, null
  br i1 %tobool1329.not, label %land.lhs.true1324.cond.false1340_crit_edge, label %cond.true1330

land.lhs.true1324.cond.false1340_crit_edge:       ; preds = %land.lhs.true1324
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1340

cond.true1330:                                    ; preds = %land.lhs.true1324
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1336 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1628 = ptrtoint ptr %arrayidx1336 to i32
  call void @__asan_load4_noabort(i32 %1628)
  %1629 = load ptr, ptr %arrayidx1336, align 8
  %arrayidx1338 = getelementptr i32, ptr %1629, i32 1
  %1630 = ptrtoint ptr %arrayidx1338 to i32
  call void @__asan_load4_noabort(i32 %1630)
  %1631 = load i32, ptr %arrayidx1338, align 4
  %add1339 = add i32 %1631, 210
  tail call void %1627(ptr noundef %adev, i32 noundef %add1339, i32 noundef 4063232, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1346

cond.false1340:                                   ; preds = %land.lhs.true1324.cond.false1340_crit_edge, %land.lhs.true1319.cond.false1340_crit_edge, %do.body1314.cond.false1340_crit_edge
  %arrayidx1342 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1632 = ptrtoint ptr %arrayidx1342 to i32
  call void @__asan_load4_noabort(i32 %1632)
  %1633 = load ptr, ptr %arrayidx1342, align 8
  %arrayidx1344 = getelementptr i32, ptr %1633, i32 1
  %1634 = ptrtoint ptr %arrayidx1344 to i32
  call void @__asan_load4_noabort(i32 %1634)
  %1635 = load i32, ptr %arrayidx1344, align 4
  %add1345 = add i32 %1635, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1345, i32 noundef 4063232, i32 noundef 0) #7
  br label %cond.end1346

cond.end1346:                                     ; preds = %cond.false1340, %cond.true1330
  %1636 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1636)
  %1637 = load i32, ptr %virt, align 8
  %and1349 = and i32 %1637, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1349)
  %tobool1350.not = icmp eq i32 %and1349, 0
  br i1 %tobool1350.not, label %cond.end1346.cond.false1372_crit_edge, label %land.lhs.true1351

cond.end1346.cond.false1372_crit_edge:            ; preds = %cond.end1346
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1372

land.lhs.true1351:                                ; preds = %cond.end1346
  %funcs1354 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1638 = ptrtoint ptr %funcs1354 to i32
  call void @__asan_load4_noabort(i32 %1638)
  %1639 = load ptr, ptr %funcs1354, align 4
  %tobool1355.not = icmp eq ptr %1639, null
  br i1 %tobool1355.not, label %land.lhs.true1351.cond.false1372_crit_edge, label %land.lhs.true1356

land.lhs.true1351.cond.false1372_crit_edge:       ; preds = %land.lhs.true1351
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1372

land.lhs.true1356:                                ; preds = %land.lhs.true1351
  %sriov_wreg1360 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1639, i32 0, i32 12
  %1640 = ptrtoint ptr %sriov_wreg1360 to i32
  call void @__asan_load4_noabort(i32 %1640)
  %1641 = load ptr, ptr %sriov_wreg1360, align 4
  %tobool1361.not = icmp eq ptr %1641, null
  br i1 %tobool1361.not, label %land.lhs.true1356.cond.false1372_crit_edge, label %cond.true1362

land.lhs.true1356.cond.false1372_crit_edge:       ; preds = %land.lhs.true1356
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1372

cond.true1362:                                    ; preds = %land.lhs.true1356
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1368 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1642 = ptrtoint ptr %arrayidx1368 to i32
  call void @__asan_load4_noabort(i32 %1642)
  %1643 = load ptr, ptr %arrayidx1368, align 8
  %arrayidx1370 = getelementptr i32, ptr %1643, i32 1
  %1644 = ptrtoint ptr %arrayidx1370 to i32
  call void @__asan_load4_noabort(i32 %1644)
  %1645 = load i32, ptr %arrayidx1370, align 4
  %add1371 = add i32 %1645, 211
  tail call void %1641(ptr noundef %adev, i32 noundef %add1371, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1378

cond.false1372:                                   ; preds = %land.lhs.true1356.cond.false1372_crit_edge, %land.lhs.true1351.cond.false1372_crit_edge, %cond.end1346.cond.false1372_crit_edge
  %arrayidx1374 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1646 = ptrtoint ptr %arrayidx1374 to i32
  call void @__asan_load4_noabort(i32 %1646)
  %1647 = load ptr, ptr %arrayidx1374, align 8
  %arrayidx1376 = getelementptr i32, ptr %1647, i32 1
  %1648 = ptrtoint ptr %arrayidx1376 to i32
  call void @__asan_load4_noabort(i32 %1648)
  %1649 = load i32, ptr %arrayidx1376, align 4
  %add1377 = add i32 %1649, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1377, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1378

cond.end1378:                                     ; preds = %cond.false1372, %cond.true1362
  %1650 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1650)
  %1651 = load i32, ptr %virt, align 8
  %and1381 = and i32 %1651, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1381)
  %tobool1382.not = icmp eq i32 %and1381, 0
  br i1 %tobool1382.not, label %cond.end1378.cond.false1412_crit_edge, label %land.lhs.true1383

cond.end1378.cond.false1412_crit_edge:            ; preds = %cond.end1378
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1412

land.lhs.true1383:                                ; preds = %cond.end1378
  %funcs1386 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1652 = ptrtoint ptr %funcs1386 to i32
  call void @__asan_load4_noabort(i32 %1652)
  %1653 = load ptr, ptr %funcs1386, align 4
  %tobool1387.not = icmp eq ptr %1653, null
  br i1 %tobool1387.not, label %land.lhs.true1383.cond.false1412_crit_edge, label %land.lhs.true1388

land.lhs.true1383.cond.false1412_crit_edge:       ; preds = %land.lhs.true1383
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1412

land.lhs.true1388:                                ; preds = %land.lhs.true1383
  %sriov_wreg1392 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1653, i32 0, i32 12
  %1654 = ptrtoint ptr %sriov_wreg1392 to i32
  call void @__asan_load4_noabort(i32 %1654)
  %1655 = load ptr, ptr %sriov_wreg1392, align 4
  %tobool1393.not = icmp eq ptr %1655, null
  br i1 %tobool1393.not, label %land.lhs.true1388.cond.false1412_crit_edge, label %cond.true1394

land.lhs.true1388.cond.false1412_crit_edge:       ; preds = %land.lhs.true1388
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1412

cond.true1394:                                    ; preds = %land.lhs.true1388
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1400 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1656 = ptrtoint ptr %arrayidx1400 to i32
  call void @__asan_load4_noabort(i32 %1656)
  %1657 = load ptr, ptr %arrayidx1400, align 8
  %arrayidx1402 = getelementptr i32, ptr %1657, i32 1
  %1658 = ptrtoint ptr %arrayidx1402 to i32
  call void @__asan_load4_noabort(i32 %1658)
  %1659 = load i32, ptr %arrayidx1402, align 4
  %add1403 = add i32 %1659, 209
  %add1408 = shl i32 %1659, 16
  %or1410 = add i32 %add1408, 87883777
  tail call void %1655(ptr noundef %adev, i32 noundef %add1403, i32 noundef %or1410, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1429

cond.false1412:                                   ; preds = %land.lhs.true1388.cond.false1412_crit_edge, %land.lhs.true1383.cond.false1412_crit_edge, %cond.end1378.cond.false1412_crit_edge
  %arrayidx1414 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1660 = ptrtoint ptr %arrayidx1414 to i32
  call void @__asan_load4_noabort(i32 %1660)
  %1661 = load ptr, ptr %arrayidx1414, align 8
  %arrayidx1416 = getelementptr i32, ptr %1661, i32 1
  %1662 = ptrtoint ptr %arrayidx1416 to i32
  call void @__asan_load4_noabort(i32 %1662)
  %1663 = load i32, ptr %arrayidx1416, align 4
  %add1417 = add i32 %1663, 209
  %add1422 = shl i32 %1663, 16
  %or1424 = add i32 %add1422, 87883777
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1417, i32 noundef %or1424, i32 noundef 0) #7
  br label %do.body1429

do.body1429:                                      ; preds = %cond.false1412, %cond.true1394
  %1664 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1664)
  %1665 = load i32, ptr %virt, align 8
  %and1432 = and i32 %1665, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1432)
  %tobool1433.not = icmp eq i32 %and1432, 0
  br i1 %tobool1433.not, label %do.body1429.cond.false1455_crit_edge, label %land.lhs.true1434

do.body1429.cond.false1455_crit_edge:             ; preds = %do.body1429
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1455

land.lhs.true1434:                                ; preds = %do.body1429
  %funcs1437 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1666 = ptrtoint ptr %funcs1437 to i32
  call void @__asan_load4_noabort(i32 %1666)
  %1667 = load ptr, ptr %funcs1437, align 4
  %tobool1438.not = icmp eq ptr %1667, null
  br i1 %tobool1438.not, label %land.lhs.true1434.cond.false1455_crit_edge, label %land.lhs.true1439

land.lhs.true1434.cond.false1455_crit_edge:       ; preds = %land.lhs.true1434
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1455

land.lhs.true1439:                                ; preds = %land.lhs.true1434
  %sriov_wreg1443 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1667, i32 0, i32 12
  %1668 = ptrtoint ptr %sriov_wreg1443 to i32
  call void @__asan_load4_noabort(i32 %1668)
  %1669 = load ptr, ptr %sriov_wreg1443, align 4
  %tobool1444.not = icmp eq ptr %1669, null
  br i1 %tobool1444.not, label %land.lhs.true1439.cond.false1455_crit_edge, label %cond.true1445

land.lhs.true1439.cond.false1455_crit_edge:       ; preds = %land.lhs.true1439
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1455

cond.true1445:                                    ; preds = %land.lhs.true1439
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1451 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1670 = ptrtoint ptr %arrayidx1451 to i32
  call void @__asan_load4_noabort(i32 %1670)
  %1671 = load ptr, ptr %arrayidx1451, align 8
  %arrayidx1453 = getelementptr i32, ptr %1671, i32 1
  %1672 = ptrtoint ptr %arrayidx1453 to i32
  call void @__asan_load4_noabort(i32 %1672)
  %1673 = load i32, ptr %arrayidx1453, align 4
  %add1454 = add i32 %1673, 210
  tail call void %1669(ptr noundef %adev, i32 noundef %add1454, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1461

cond.false1455:                                   ; preds = %land.lhs.true1439.cond.false1455_crit_edge, %land.lhs.true1434.cond.false1455_crit_edge, %do.body1429.cond.false1455_crit_edge
  %arrayidx1457 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1674 = ptrtoint ptr %arrayidx1457 to i32
  call void @__asan_load4_noabort(i32 %1674)
  %1675 = load ptr, ptr %arrayidx1457, align 8
  %arrayidx1459 = getelementptr i32, ptr %1675, i32 1
  %1676 = ptrtoint ptr %arrayidx1459 to i32
  call void @__asan_load4_noabort(i32 %1676)
  %1677 = load i32, ptr %arrayidx1459, align 4
  %add1460 = add i32 %1677, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1460, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end1461

cond.end1461:                                     ; preds = %cond.false1455, %cond.true1445
  %1678 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1678)
  %1679 = load i32, ptr %virt, align 8
  %and1464 = and i32 %1679, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1464)
  %tobool1465.not = icmp eq i32 %and1464, 0
  br i1 %tobool1465.not, label %cond.end1461.cond.false1487_crit_edge, label %land.lhs.true1466

cond.end1461.cond.false1487_crit_edge:            ; preds = %cond.end1461
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1487

land.lhs.true1466:                                ; preds = %cond.end1461
  %funcs1469 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1680 = ptrtoint ptr %funcs1469 to i32
  call void @__asan_load4_noabort(i32 %1680)
  %1681 = load ptr, ptr %funcs1469, align 4
  %tobool1470.not = icmp eq ptr %1681, null
  br i1 %tobool1470.not, label %land.lhs.true1466.cond.false1487_crit_edge, label %land.lhs.true1471

land.lhs.true1466.cond.false1487_crit_edge:       ; preds = %land.lhs.true1466
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1487

land.lhs.true1471:                                ; preds = %land.lhs.true1466
  %sriov_wreg1475 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1681, i32 0, i32 12
  %1682 = ptrtoint ptr %sriov_wreg1475 to i32
  call void @__asan_load4_noabort(i32 %1682)
  %1683 = load ptr, ptr %sriov_wreg1475, align 4
  %tobool1476.not = icmp eq ptr %1683, null
  br i1 %tobool1476.not, label %land.lhs.true1471.cond.false1487_crit_edge, label %cond.true1477

land.lhs.true1471.cond.false1487_crit_edge:       ; preds = %land.lhs.true1471
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1487

cond.true1477:                                    ; preds = %land.lhs.true1471
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1483 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1684 = ptrtoint ptr %arrayidx1483 to i32
  call void @__asan_load4_noabort(i32 %1684)
  %1685 = load ptr, ptr %arrayidx1483, align 8
  %arrayidx1485 = getelementptr i32, ptr %1685, i32 1
  %1686 = ptrtoint ptr %arrayidx1485 to i32
  call void @__asan_load4_noabort(i32 %1686)
  %1687 = load i32, ptr %arrayidx1485, align 4
  %add1486 = add i32 %1687, 211
  tail call void %1683(ptr noundef %adev, i32 noundef %add1486, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1493

cond.false1487:                                   ; preds = %land.lhs.true1471.cond.false1487_crit_edge, %land.lhs.true1466.cond.false1487_crit_edge, %cond.end1461.cond.false1487_crit_edge
  %arrayidx1489 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1688 = ptrtoint ptr %arrayidx1489 to i32
  call void @__asan_load4_noabort(i32 %1688)
  %1689 = load ptr, ptr %arrayidx1489, align 8
  %arrayidx1491 = getelementptr i32, ptr %1689, i32 1
  %1690 = ptrtoint ptr %arrayidx1491 to i32
  call void @__asan_load4_noabort(i32 %1690)
  %1691 = load i32, ptr %arrayidx1491, align 4
  %add1492 = add i32 %1691, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1492, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end1493

cond.end1493:                                     ; preds = %cond.false1487, %cond.true1477
  %1692 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1692)
  %1693 = load i32, ptr %virt, align 8
  %and1496 = and i32 %1693, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1496)
  %tobool1497.not = icmp eq i32 %and1496, 0
  br i1 %tobool1497.not, label %cond.end1493.cond.false1527_crit_edge, label %land.lhs.true1498

cond.end1493.cond.false1527_crit_edge:            ; preds = %cond.end1493
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1527

land.lhs.true1498:                                ; preds = %cond.end1493
  %funcs1501 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1694 = ptrtoint ptr %funcs1501 to i32
  call void @__asan_load4_noabort(i32 %1694)
  %1695 = load ptr, ptr %funcs1501, align 4
  %tobool1502.not = icmp eq ptr %1695, null
  br i1 %tobool1502.not, label %land.lhs.true1498.cond.false1527_crit_edge, label %land.lhs.true1503

land.lhs.true1498.cond.false1527_crit_edge:       ; preds = %land.lhs.true1498
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1527

land.lhs.true1503:                                ; preds = %land.lhs.true1498
  %sriov_wreg1507 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1695, i32 0, i32 12
  %1696 = ptrtoint ptr %sriov_wreg1507 to i32
  call void @__asan_load4_noabort(i32 %1696)
  %1697 = load ptr, ptr %sriov_wreg1507, align 4
  %tobool1508.not = icmp eq ptr %1697, null
  br i1 %tobool1508.not, label %land.lhs.true1503.cond.false1527_crit_edge, label %cond.true1509

land.lhs.true1503.cond.false1527_crit_edge:       ; preds = %land.lhs.true1503
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1527

cond.true1509:                                    ; preds = %land.lhs.true1503
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1515 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1698 = ptrtoint ptr %arrayidx1515 to i32
  call void @__asan_load4_noabort(i32 %1698)
  %1699 = load ptr, ptr %arrayidx1515, align 8
  %arrayidx1517 = getelementptr i32, ptr %1699, i32 1
  %1700 = ptrtoint ptr %arrayidx1517 to i32
  call void @__asan_load4_noabort(i32 %1700)
  %1701 = load i32, ptr %arrayidx1517, align 4
  %add1518 = add i32 %1701, 209
  %add1523 = shl i32 %1701, 16
  %or1525 = add i32 %add1523, 88080385
  tail call void %1697(ptr noundef %adev, i32 noundef %add1518, i32 noundef %or1525, i32 noundef 0, i32 noundef 16) #7
  br label %do.end1543

cond.false1527:                                   ; preds = %land.lhs.true1503.cond.false1527_crit_edge, %land.lhs.true1498.cond.false1527_crit_edge, %cond.end1493.cond.false1527_crit_edge
  %arrayidx1529 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1702 = ptrtoint ptr %arrayidx1529 to i32
  call void @__asan_load4_noabort(i32 %1702)
  %1703 = load ptr, ptr %arrayidx1529, align 8
  %arrayidx1531 = getelementptr i32, ptr %1703, i32 1
  %1704 = ptrtoint ptr %arrayidx1531 to i32
  call void @__asan_load4_noabort(i32 %1704)
  %1705 = load i32, ptr %arrayidx1531, align 4
  %add1532 = add i32 %1705, 209
  %add1537 = shl i32 %1705, 16
  %or1539 = add i32 %add1537, 88080385
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1532, i32 noundef %or1539, i32 noundef 0) #7
  br label %do.end1543

do.end1543:                                       ; preds = %cond.false1527, %cond.true1509
  tail call fastcc void @vcn_v1_0_clock_gating_dpg_mode(ptr noundef %adev, i8 noundef zeroext 1)
  %1706 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1706)
  %1707 = load i32, ptr %virt, align 8
  %and1547 = and i32 %1707, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1547)
  %tobool1548.not = icmp eq i32 %and1547, 0
  br i1 %tobool1548.not, label %do.end1543.cond.false1570_crit_edge, label %land.lhs.true1549

do.end1543.cond.false1570_crit_edge:              ; preds = %do.end1543
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1570

land.lhs.true1549:                                ; preds = %do.end1543
  %funcs1552 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1708 = ptrtoint ptr %funcs1552 to i32
  call void @__asan_load4_noabort(i32 %1708)
  %1709 = load ptr, ptr %funcs1552, align 4
  %tobool1553.not = icmp eq ptr %1709, null
  br i1 %tobool1553.not, label %land.lhs.true1549.cond.false1570_crit_edge, label %land.lhs.true1554

land.lhs.true1549.cond.false1570_crit_edge:       ; preds = %land.lhs.true1549
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1570

land.lhs.true1554:                                ; preds = %land.lhs.true1549
  %sriov_wreg1558 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1709, i32 0, i32 12
  %1710 = ptrtoint ptr %sriov_wreg1558 to i32
  call void @__asan_load4_noabort(i32 %1710)
  %1711 = load ptr, ptr %sriov_wreg1558, align 4
  %tobool1559.not = icmp eq ptr %1711, null
  br i1 %tobool1559.not, label %land.lhs.true1554.cond.false1570_crit_edge, label %cond.true1560

land.lhs.true1554.cond.false1570_crit_edge:       ; preds = %land.lhs.true1554
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1570

cond.true1560:                                    ; preds = %land.lhs.true1554
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1566 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1712 = ptrtoint ptr %arrayidx1566 to i32
  call void @__asan_load4_noabort(i32 %1712)
  %1713 = load ptr, ptr %arrayidx1566, align 8
  %arrayidx1568 = getelementptr i32, ptr %1713, i32 1
  %1714 = ptrtoint ptr %arrayidx1568 to i32
  call void @__asan_load4_noabort(i32 %1714)
  %1715 = load i32, ptr %arrayidx1568, align 4
  %add1569 = add i32 %1715, 210
  tail call void %1711(ptr noundef %adev, i32 noundef %add1569, i32 noundef 3175176, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1576

cond.false1570:                                   ; preds = %land.lhs.true1554.cond.false1570_crit_edge, %land.lhs.true1549.cond.false1570_crit_edge, %do.end1543.cond.false1570_crit_edge
  %arrayidx1572 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1716 = ptrtoint ptr %arrayidx1572 to i32
  call void @__asan_load4_noabort(i32 %1716)
  %1717 = load ptr, ptr %arrayidx1572, align 8
  %arrayidx1574 = getelementptr i32, ptr %1717, i32 1
  %1718 = ptrtoint ptr %arrayidx1574 to i32
  call void @__asan_load4_noabort(i32 %1718)
  %1719 = load i32, ptr %arrayidx1574, align 4
  %add1575 = add i32 %1719, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1575, i32 noundef 3175176, i32 noundef 0) #7
  br label %cond.end1576

cond.end1576:                                     ; preds = %cond.false1570, %cond.true1560
  %1720 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1720)
  %1721 = load i32, ptr %virt, align 8
  %and1579 = and i32 %1721, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1579)
  %tobool1580.not = icmp eq i32 %and1579, 0
  br i1 %tobool1580.not, label %cond.end1576.cond.false1602_crit_edge, label %land.lhs.true1581

cond.end1576.cond.false1602_crit_edge:            ; preds = %cond.end1576
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1602

land.lhs.true1581:                                ; preds = %cond.end1576
  %funcs1584 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1722 = ptrtoint ptr %funcs1584 to i32
  call void @__asan_load4_noabort(i32 %1722)
  %1723 = load ptr, ptr %funcs1584, align 4
  %tobool1585.not = icmp eq ptr %1723, null
  br i1 %tobool1585.not, label %land.lhs.true1581.cond.false1602_crit_edge, label %land.lhs.true1586

land.lhs.true1581.cond.false1602_crit_edge:       ; preds = %land.lhs.true1581
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1602

land.lhs.true1586:                                ; preds = %land.lhs.true1581
  %sriov_wreg1590 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1723, i32 0, i32 12
  %1724 = ptrtoint ptr %sriov_wreg1590 to i32
  call void @__asan_load4_noabort(i32 %1724)
  %1725 = load ptr, ptr %sriov_wreg1590, align 4
  %tobool1591.not = icmp eq ptr %1725, null
  br i1 %tobool1591.not, label %land.lhs.true1586.cond.false1602_crit_edge, label %cond.true1592

land.lhs.true1586.cond.false1602_crit_edge:       ; preds = %land.lhs.true1586
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1602

cond.true1592:                                    ; preds = %land.lhs.true1586
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1598 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1726 = ptrtoint ptr %arrayidx1598 to i32
  call void @__asan_load4_noabort(i32 %1726)
  %1727 = load ptr, ptr %arrayidx1598, align 8
  %arrayidx1600 = getelementptr i32, ptr %1727, i32 1
  %1728 = ptrtoint ptr %arrayidx1600 to i32
  call void @__asan_load4_noabort(i32 %1728)
  %1729 = load i32, ptr %arrayidx1600, align 4
  %add1601 = add i32 %1729, 211
  tail call void %1725(ptr noundef %adev, i32 noundef %add1601, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1608

cond.false1602:                                   ; preds = %land.lhs.true1586.cond.false1602_crit_edge, %land.lhs.true1581.cond.false1602_crit_edge, %cond.end1576.cond.false1602_crit_edge
  %arrayidx1604 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1730 = ptrtoint ptr %arrayidx1604 to i32
  call void @__asan_load4_noabort(i32 %1730)
  %1731 = load ptr, ptr %arrayidx1604, align 8
  %arrayidx1606 = getelementptr i32, ptr %1731, i32 1
  %1732 = ptrtoint ptr %arrayidx1606 to i32
  call void @__asan_load4_noabort(i32 %1732)
  %1733 = load i32, ptr %arrayidx1606, align 4
  %add1607 = add i32 %1733, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1607, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1608

cond.end1608:                                     ; preds = %cond.false1602, %cond.true1592
  %1734 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1734)
  %1735 = load i32, ptr %virt, align 8
  %and1611 = and i32 %1735, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1611)
  %tobool1612.not = icmp eq i32 %and1611, 0
  br i1 %tobool1612.not, label %cond.end1608.cond.false1642_crit_edge, label %land.lhs.true1613

cond.end1608.cond.false1642_crit_edge:            ; preds = %cond.end1608
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1642

land.lhs.true1613:                                ; preds = %cond.end1608
  %funcs1616 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1736 = ptrtoint ptr %funcs1616 to i32
  call void @__asan_load4_noabort(i32 %1736)
  %1737 = load ptr, ptr %funcs1616, align 4
  %tobool1617.not = icmp eq ptr %1737, null
  br i1 %tobool1617.not, label %land.lhs.true1613.cond.false1642_crit_edge, label %land.lhs.true1618

land.lhs.true1613.cond.false1642_crit_edge:       ; preds = %land.lhs.true1613
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1642

land.lhs.true1618:                                ; preds = %land.lhs.true1613
  %sriov_wreg1622 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1737, i32 0, i32 12
  %1738 = ptrtoint ptr %sriov_wreg1622 to i32
  call void @__asan_load4_noabort(i32 %1738)
  %1739 = load ptr, ptr %sriov_wreg1622, align 4
  %tobool1623.not = icmp eq ptr %1739, null
  br i1 %tobool1623.not, label %land.lhs.true1618.cond.false1642_crit_edge, label %cond.true1624

land.lhs.true1618.cond.false1642_crit_edge:       ; preds = %land.lhs.true1618
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1642

cond.true1624:                                    ; preds = %land.lhs.true1618
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1630 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1740 = ptrtoint ptr %arrayidx1630 to i32
  call void @__asan_load4_noabort(i32 %1740)
  %1741 = load ptr, ptr %arrayidx1630, align 8
  %arrayidx1632 = getelementptr i32, ptr %1741, i32 1
  %1742 = ptrtoint ptr %arrayidx1632 to i32
  call void @__asan_load4_noabort(i32 %1742)
  %1743 = load i32, ptr %arrayidx1632, align 4
  %add1633 = add i32 %1743, 209
  %add1638 = shl i32 %1743, 16
  %or1641 = add i32 %add1638, 90570769
  tail call void %1739(ptr noundef %adev, i32 noundef %add1633, i32 noundef %or1641, i32 noundef 0, i32 noundef 16) #7
  br label %do.end1658

cond.false1642:                                   ; preds = %land.lhs.true1618.cond.false1642_crit_edge, %land.lhs.true1613.cond.false1642_crit_edge, %cond.end1608.cond.false1642_crit_edge
  %arrayidx1644 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1744 = ptrtoint ptr %arrayidx1644 to i32
  call void @__asan_load4_noabort(i32 %1744)
  %1745 = load ptr, ptr %arrayidx1644, align 8
  %arrayidx1646 = getelementptr i32, ptr %1745, i32 1
  %1746 = ptrtoint ptr %arrayidx1646 to i32
  call void @__asan_load4_noabort(i32 %1746)
  %1747 = load i32, ptr %arrayidx1646, align 4
  %add1647 = add i32 %1747, 209
  %add1652 = shl i32 %1747, 16
  %or1655 = add i32 %add1652, 90570769
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1647, i32 noundef %or1655, i32 noundef 0) #7
  br label %do.end1658

do.end1658:                                       ; preds = %cond.false1642, %cond.true1624
  %gb_addr_config = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1748 = ptrtoint ptr %gb_addr_config to i32
  call void @__asan_load4_noabort(i32 %1748)
  %1749 = load i32, ptr %gb_addr_config, align 4
  %1750 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1750)
  %1751 = load i32, ptr %virt, align 8
  %and1663 = and i32 %1751, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1663)
  %tobool1664.not = icmp eq i32 %and1663, 0
  br i1 %tobool1664.not, label %do.end1658.cond.false1686_crit_edge, label %land.lhs.true1665

do.end1658.cond.false1686_crit_edge:              ; preds = %do.end1658
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1686

land.lhs.true1665:                                ; preds = %do.end1658
  %funcs1668 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1752 = ptrtoint ptr %funcs1668 to i32
  call void @__asan_load4_noabort(i32 %1752)
  %1753 = load ptr, ptr %funcs1668, align 4
  %tobool1669.not = icmp eq ptr %1753, null
  br i1 %tobool1669.not, label %land.lhs.true1665.cond.false1686_crit_edge, label %land.lhs.true1670

land.lhs.true1665.cond.false1686_crit_edge:       ; preds = %land.lhs.true1665
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1686

land.lhs.true1670:                                ; preds = %land.lhs.true1665
  %sriov_wreg1674 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1753, i32 0, i32 12
  %1754 = ptrtoint ptr %sriov_wreg1674 to i32
  call void @__asan_load4_noabort(i32 %1754)
  %1755 = load ptr, ptr %sriov_wreg1674, align 4
  %tobool1675.not = icmp eq ptr %1755, null
  br i1 %tobool1675.not, label %land.lhs.true1670.cond.false1686_crit_edge, label %cond.true1676

land.lhs.true1670.cond.false1686_crit_edge:       ; preds = %land.lhs.true1670
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1686

cond.true1676:                                    ; preds = %land.lhs.true1670
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1682 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1756 = ptrtoint ptr %arrayidx1682 to i32
  call void @__asan_load4_noabort(i32 %1756)
  %1757 = load ptr, ptr %arrayidx1682, align 8
  %arrayidx1684 = getelementptr i32, ptr %1757, i32 1
  %1758 = ptrtoint ptr %arrayidx1684 to i32
  call void @__asan_load4_noabort(i32 %1758)
  %1759 = load i32, ptr %arrayidx1684, align 4
  %add1685 = add i32 %1759, 210
  tail call void %1755(ptr noundef %adev, i32 noundef %add1685, i32 noundef %1749, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1692

cond.false1686:                                   ; preds = %land.lhs.true1670.cond.false1686_crit_edge, %land.lhs.true1665.cond.false1686_crit_edge, %do.end1658.cond.false1686_crit_edge
  %arrayidx1688 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1760 = ptrtoint ptr %arrayidx1688 to i32
  call void @__asan_load4_noabort(i32 %1760)
  %1761 = load ptr, ptr %arrayidx1688, align 8
  %arrayidx1690 = getelementptr i32, ptr %1761, i32 1
  %1762 = ptrtoint ptr %arrayidx1690 to i32
  call void @__asan_load4_noabort(i32 %1762)
  %1763 = load i32, ptr %arrayidx1690, align 4
  %add1691 = add i32 %1763, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1691, i32 noundef %1749, i32 noundef 0) #7
  br label %cond.end1692

cond.end1692:                                     ; preds = %cond.false1686, %cond.true1676
  %1764 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1764)
  %1765 = load i32, ptr %virt, align 8
  %and1695 = and i32 %1765, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1695)
  %tobool1696.not = icmp eq i32 %and1695, 0
  br i1 %tobool1696.not, label %cond.end1692.cond.false1718_crit_edge, label %land.lhs.true1697

cond.end1692.cond.false1718_crit_edge:            ; preds = %cond.end1692
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1718

land.lhs.true1697:                                ; preds = %cond.end1692
  %funcs1700 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1766 = ptrtoint ptr %funcs1700 to i32
  call void @__asan_load4_noabort(i32 %1766)
  %1767 = load ptr, ptr %funcs1700, align 4
  %tobool1701.not = icmp eq ptr %1767, null
  br i1 %tobool1701.not, label %land.lhs.true1697.cond.false1718_crit_edge, label %land.lhs.true1702

land.lhs.true1697.cond.false1718_crit_edge:       ; preds = %land.lhs.true1697
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1718

land.lhs.true1702:                                ; preds = %land.lhs.true1697
  %sriov_wreg1706 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1767, i32 0, i32 12
  %1768 = ptrtoint ptr %sriov_wreg1706 to i32
  call void @__asan_load4_noabort(i32 %1768)
  %1769 = load ptr, ptr %sriov_wreg1706, align 4
  %tobool1707.not = icmp eq ptr %1769, null
  br i1 %tobool1707.not, label %land.lhs.true1702.cond.false1718_crit_edge, label %cond.true1708

land.lhs.true1702.cond.false1718_crit_edge:       ; preds = %land.lhs.true1702
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1718

cond.true1708:                                    ; preds = %land.lhs.true1702
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1714 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1770 = ptrtoint ptr %arrayidx1714 to i32
  call void @__asan_load4_noabort(i32 %1770)
  %1771 = load ptr, ptr %arrayidx1714, align 8
  %arrayidx1716 = getelementptr i32, ptr %1771, i32 1
  %1772 = ptrtoint ptr %arrayidx1716 to i32
  call void @__asan_load4_noabort(i32 %1772)
  %1773 = load i32, ptr %arrayidx1716, align 4
  %add1717 = add i32 %1773, 211
  tail call void %1769(ptr noundef %adev, i32 noundef %add1717, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1724

cond.false1718:                                   ; preds = %land.lhs.true1702.cond.false1718_crit_edge, %land.lhs.true1697.cond.false1718_crit_edge, %cond.end1692.cond.false1718_crit_edge
  %arrayidx1720 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1774 = ptrtoint ptr %arrayidx1720 to i32
  call void @__asan_load4_noabort(i32 %1774)
  %1775 = load ptr, ptr %arrayidx1720, align 8
  %arrayidx1722 = getelementptr i32, ptr %1775, i32 1
  %1776 = ptrtoint ptr %arrayidx1722 to i32
  call void @__asan_load4_noabort(i32 %1776)
  %1777 = load i32, ptr %arrayidx1722, align 4
  %add1723 = add i32 %1777, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1723, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1724

cond.end1724:                                     ; preds = %cond.false1718, %cond.true1708
  %1778 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1778)
  %1779 = load i32, ptr %virt, align 8
  %and1727 = and i32 %1779, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1727)
  %tobool1728.not = icmp eq i32 %and1727, 0
  br i1 %tobool1728.not, label %cond.end1724.cond.false1758_crit_edge, label %land.lhs.true1729

cond.end1724.cond.false1758_crit_edge:            ; preds = %cond.end1724
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1758

land.lhs.true1729:                                ; preds = %cond.end1724
  %funcs1732 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1780 = ptrtoint ptr %funcs1732 to i32
  call void @__asan_load4_noabort(i32 %1780)
  %1781 = load ptr, ptr %funcs1732, align 4
  %tobool1733.not = icmp eq ptr %1781, null
  br i1 %tobool1733.not, label %land.lhs.true1729.cond.false1758_crit_edge, label %land.lhs.true1734

land.lhs.true1729.cond.false1758_crit_edge:       ; preds = %land.lhs.true1729
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1758

land.lhs.true1734:                                ; preds = %land.lhs.true1729
  %sriov_wreg1738 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1781, i32 0, i32 12
  %1782 = ptrtoint ptr %sriov_wreg1738 to i32
  call void @__asan_load4_noabort(i32 %1782)
  %1783 = load ptr, ptr %sriov_wreg1738, align 4
  %tobool1739.not = icmp eq ptr %1783, null
  br i1 %tobool1739.not, label %land.lhs.true1734.cond.false1758_crit_edge, label %cond.true1740

land.lhs.true1734.cond.false1758_crit_edge:       ; preds = %land.lhs.true1734
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1758

cond.true1740:                                    ; preds = %land.lhs.true1734
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1746 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1784 = ptrtoint ptr %arrayidx1746 to i32
  call void @__asan_load4_noabort(i32 %1784)
  %1785 = load ptr, ptr %arrayidx1746, align 8
  %arrayidx1748 = getelementptr i32, ptr %1785, i32 1
  %1786 = ptrtoint ptr %arrayidx1748 to i32
  call void @__asan_load4_noabort(i32 %1786)
  %1787 = load i32, ptr %arrayidx1748, align 4
  %add1749 = add i32 %1787, 209
  %add1754 = shl i32 %1787, 16
  %or1757 = add i32 %add1754, 35586065
  tail call void %1783(ptr noundef %adev, i32 noundef %add1749, i32 noundef %or1757, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1775

cond.false1758:                                   ; preds = %land.lhs.true1734.cond.false1758_crit_edge, %land.lhs.true1729.cond.false1758_crit_edge, %cond.end1724.cond.false1758_crit_edge
  %arrayidx1760 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1788 = ptrtoint ptr %arrayidx1760 to i32
  call void @__asan_load4_noabort(i32 %1788)
  %1789 = load ptr, ptr %arrayidx1760, align 8
  %arrayidx1762 = getelementptr i32, ptr %1789, i32 1
  %1790 = ptrtoint ptr %arrayidx1762 to i32
  call void @__asan_load4_noabort(i32 %1790)
  %1791 = load i32, ptr %arrayidx1762, align 4
  %add1763 = add i32 %1791, 209
  %add1768 = shl i32 %1791, 16
  %or1771 = add i32 %add1768, 35586065
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1763, i32 noundef %or1771, i32 noundef 0) #7
  br label %do.body1775

do.body1775:                                      ; preds = %cond.false1758, %cond.true1740
  %1792 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1792)
  %1793 = load i32, ptr %virt, align 8
  %and1778 = and i32 %1793, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1778)
  %tobool1779.not = icmp eq i32 %and1778, 0
  br i1 %tobool1779.not, label %do.body1775.cond.false1801_crit_edge, label %land.lhs.true1780

do.body1775.cond.false1801_crit_edge:             ; preds = %do.body1775
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1801

land.lhs.true1780:                                ; preds = %do.body1775
  %funcs1783 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1794 = ptrtoint ptr %funcs1783 to i32
  call void @__asan_load4_noabort(i32 %1794)
  %1795 = load ptr, ptr %funcs1783, align 4
  %tobool1784.not = icmp eq ptr %1795, null
  br i1 %tobool1784.not, label %land.lhs.true1780.cond.false1801_crit_edge, label %land.lhs.true1785

land.lhs.true1780.cond.false1801_crit_edge:       ; preds = %land.lhs.true1780
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1801

land.lhs.true1785:                                ; preds = %land.lhs.true1780
  %sriov_wreg1789 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1795, i32 0, i32 12
  %1796 = ptrtoint ptr %sriov_wreg1789 to i32
  call void @__asan_load4_noabort(i32 %1796)
  %1797 = load ptr, ptr %sriov_wreg1789, align 4
  %tobool1790.not = icmp eq ptr %1797, null
  br i1 %tobool1790.not, label %land.lhs.true1785.cond.false1801_crit_edge, label %cond.true1791

land.lhs.true1785.cond.false1801_crit_edge:       ; preds = %land.lhs.true1785
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1801

cond.true1791:                                    ; preds = %land.lhs.true1785
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1797 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1798 = ptrtoint ptr %arrayidx1797 to i32
  call void @__asan_load4_noabort(i32 %1798)
  %1799 = load ptr, ptr %arrayidx1797, align 8
  %arrayidx1799 = getelementptr i32, ptr %1799, i32 1
  %1800 = ptrtoint ptr %arrayidx1799 to i32
  call void @__asan_load4_noabort(i32 %1800)
  %1801 = load i32, ptr %arrayidx1799, align 4
  %add1800 = add i32 %1801, 210
  tail call void %1797(ptr noundef %adev, i32 noundef %add1800, i32 noundef %1749, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1807

cond.false1801:                                   ; preds = %land.lhs.true1785.cond.false1801_crit_edge, %land.lhs.true1780.cond.false1801_crit_edge, %do.body1775.cond.false1801_crit_edge
  %arrayidx1803 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1802 = ptrtoint ptr %arrayidx1803 to i32
  call void @__asan_load4_noabort(i32 %1802)
  %1803 = load ptr, ptr %arrayidx1803, align 8
  %arrayidx1805 = getelementptr i32, ptr %1803, i32 1
  %1804 = ptrtoint ptr %arrayidx1805 to i32
  call void @__asan_load4_noabort(i32 %1804)
  %1805 = load i32, ptr %arrayidx1805, align 4
  %add1806 = add i32 %1805, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1806, i32 noundef %1749, i32 noundef 0) #7
  br label %cond.end1807

cond.end1807:                                     ; preds = %cond.false1801, %cond.true1791
  %1806 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1806)
  %1807 = load i32, ptr %virt, align 8
  %and1810 = and i32 %1807, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1810)
  %tobool1811.not = icmp eq i32 %and1810, 0
  br i1 %tobool1811.not, label %cond.end1807.cond.false1833_crit_edge, label %land.lhs.true1812

cond.end1807.cond.false1833_crit_edge:            ; preds = %cond.end1807
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1833

land.lhs.true1812:                                ; preds = %cond.end1807
  %funcs1815 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1808 = ptrtoint ptr %funcs1815 to i32
  call void @__asan_load4_noabort(i32 %1808)
  %1809 = load ptr, ptr %funcs1815, align 4
  %tobool1816.not = icmp eq ptr %1809, null
  br i1 %tobool1816.not, label %land.lhs.true1812.cond.false1833_crit_edge, label %land.lhs.true1817

land.lhs.true1812.cond.false1833_crit_edge:       ; preds = %land.lhs.true1812
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1833

land.lhs.true1817:                                ; preds = %land.lhs.true1812
  %sriov_wreg1821 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1809, i32 0, i32 12
  %1810 = ptrtoint ptr %sriov_wreg1821 to i32
  call void @__asan_load4_noabort(i32 %1810)
  %1811 = load ptr, ptr %sriov_wreg1821, align 4
  %tobool1822.not = icmp eq ptr %1811, null
  br i1 %tobool1822.not, label %land.lhs.true1817.cond.false1833_crit_edge, label %cond.true1823

land.lhs.true1817.cond.false1833_crit_edge:       ; preds = %land.lhs.true1817
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1833

cond.true1823:                                    ; preds = %land.lhs.true1817
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1829 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1812 = ptrtoint ptr %arrayidx1829 to i32
  call void @__asan_load4_noabort(i32 %1812)
  %1813 = load ptr, ptr %arrayidx1829, align 8
  %arrayidx1831 = getelementptr i32, ptr %1813, i32 1
  %1814 = ptrtoint ptr %arrayidx1831 to i32
  call void @__asan_load4_noabort(i32 %1814)
  %1815 = load i32, ptr %arrayidx1831, align 4
  %add1832 = add i32 %1815, 211
  tail call void %1811(ptr noundef %adev, i32 noundef %add1832, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1839

cond.false1833:                                   ; preds = %land.lhs.true1817.cond.false1833_crit_edge, %land.lhs.true1812.cond.false1833_crit_edge, %cond.end1807.cond.false1833_crit_edge
  %arrayidx1835 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1816 = ptrtoint ptr %arrayidx1835 to i32
  call void @__asan_load4_noabort(i32 %1816)
  %1817 = load ptr, ptr %arrayidx1835, align 8
  %arrayidx1837 = getelementptr i32, ptr %1817, i32 1
  %1818 = ptrtoint ptr %arrayidx1837 to i32
  call void @__asan_load4_noabort(i32 %1818)
  %1819 = load i32, ptr %arrayidx1837, align 4
  %add1838 = add i32 %1819, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1838, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1839

cond.end1839:                                     ; preds = %cond.false1833, %cond.true1823
  %1820 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1820)
  %1821 = load i32, ptr %virt, align 8
  %and1842 = and i32 %1821, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1842)
  %tobool1843.not = icmp eq i32 %and1842, 0
  br i1 %tobool1843.not, label %cond.end1839.cond.false1873_crit_edge, label %land.lhs.true1844

cond.end1839.cond.false1873_crit_edge:            ; preds = %cond.end1839
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1873

land.lhs.true1844:                                ; preds = %cond.end1839
  %funcs1847 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1822 = ptrtoint ptr %funcs1847 to i32
  call void @__asan_load4_noabort(i32 %1822)
  %1823 = load ptr, ptr %funcs1847, align 4
  %tobool1848.not = icmp eq ptr %1823, null
  br i1 %tobool1848.not, label %land.lhs.true1844.cond.false1873_crit_edge, label %land.lhs.true1849

land.lhs.true1844.cond.false1873_crit_edge:       ; preds = %land.lhs.true1844
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1873

land.lhs.true1849:                                ; preds = %land.lhs.true1844
  %sriov_wreg1853 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1823, i32 0, i32 12
  %1824 = ptrtoint ptr %sriov_wreg1853 to i32
  call void @__asan_load4_noabort(i32 %1824)
  %1825 = load ptr, ptr %sriov_wreg1853, align 4
  %tobool1854.not = icmp eq ptr %1825, null
  br i1 %tobool1854.not, label %land.lhs.true1849.cond.false1873_crit_edge, label %cond.true1855

land.lhs.true1849.cond.false1873_crit_edge:       ; preds = %land.lhs.true1849
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1873

cond.true1855:                                    ; preds = %land.lhs.true1849
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1861 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1826 = ptrtoint ptr %arrayidx1861 to i32
  call void @__asan_load4_noabort(i32 %1826)
  %1827 = load ptr, ptr %arrayidx1861, align 8
  %arrayidx1863 = getelementptr i32, ptr %1827, i32 1
  %1828 = ptrtoint ptr %arrayidx1863 to i32
  call void @__asan_load4_noabort(i32 %1828)
  %1829 = load i32, ptr %arrayidx1863, align 4
  %add1864 = add i32 %1829, 209
  %add1869 = shl i32 %1829, 16
  %or1872 = add i32 %add1869, 37224465
  tail call void %1825(ptr noundef %adev, i32 noundef %add1864, i32 noundef %or1872, i32 noundef 0, i32 noundef 16) #7
  br label %do.body1890

cond.false1873:                                   ; preds = %land.lhs.true1849.cond.false1873_crit_edge, %land.lhs.true1844.cond.false1873_crit_edge, %cond.end1839.cond.false1873_crit_edge
  %arrayidx1875 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1830 = ptrtoint ptr %arrayidx1875 to i32
  call void @__asan_load4_noabort(i32 %1830)
  %1831 = load ptr, ptr %arrayidx1875, align 8
  %arrayidx1877 = getelementptr i32, ptr %1831, i32 1
  %1832 = ptrtoint ptr %arrayidx1877 to i32
  call void @__asan_load4_noabort(i32 %1832)
  %1833 = load i32, ptr %arrayidx1877, align 4
  %add1878 = add i32 %1833, 209
  %add1883 = shl i32 %1833, 16
  %or1886 = add i32 %add1883, 37224465
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1878, i32 noundef %or1886, i32 noundef 0) #7
  br label %do.body1890

do.body1890:                                      ; preds = %cond.false1873, %cond.true1855
  %1834 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1834)
  %1835 = load i32, ptr %virt, align 8
  %and1893 = and i32 %1835, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1893)
  %tobool1894.not = icmp eq i32 %and1893, 0
  br i1 %tobool1894.not, label %do.body1890.cond.false1916_crit_edge, label %land.lhs.true1895

do.body1890.cond.false1916_crit_edge:             ; preds = %do.body1890
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1916

land.lhs.true1895:                                ; preds = %do.body1890
  %funcs1898 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1836 = ptrtoint ptr %funcs1898 to i32
  call void @__asan_load4_noabort(i32 %1836)
  %1837 = load ptr, ptr %funcs1898, align 4
  %tobool1899.not = icmp eq ptr %1837, null
  br i1 %tobool1899.not, label %land.lhs.true1895.cond.false1916_crit_edge, label %land.lhs.true1900

land.lhs.true1895.cond.false1916_crit_edge:       ; preds = %land.lhs.true1895
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1916

land.lhs.true1900:                                ; preds = %land.lhs.true1895
  %sriov_wreg1904 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1837, i32 0, i32 12
  %1838 = ptrtoint ptr %sriov_wreg1904 to i32
  call void @__asan_load4_noabort(i32 %1838)
  %1839 = load ptr, ptr %sriov_wreg1904, align 4
  %tobool1905.not = icmp eq ptr %1839, null
  br i1 %tobool1905.not, label %land.lhs.true1900.cond.false1916_crit_edge, label %cond.true1906

land.lhs.true1900.cond.false1916_crit_edge:       ; preds = %land.lhs.true1900
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1916

cond.true1906:                                    ; preds = %land.lhs.true1900
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1912 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1840 = ptrtoint ptr %arrayidx1912 to i32
  call void @__asan_load4_noabort(i32 %1840)
  %1841 = load ptr, ptr %arrayidx1912, align 8
  %arrayidx1914 = getelementptr i32, ptr %1841, i32 1
  %1842 = ptrtoint ptr %arrayidx1914 to i32
  call void @__asan_load4_noabort(i32 %1842)
  %1843 = load i32, ptr %arrayidx1914, align 4
  %add1915 = add i32 %1843, 210
  tail call void %1839(ptr noundef %adev, i32 noundef %add1915, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1922

cond.false1916:                                   ; preds = %land.lhs.true1900.cond.false1916_crit_edge, %land.lhs.true1895.cond.false1916_crit_edge, %do.body1890.cond.false1916_crit_edge
  %arrayidx1918 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1844 = ptrtoint ptr %arrayidx1918 to i32
  call void @__asan_load4_noabort(i32 %1844)
  %1845 = load ptr, ptr %arrayidx1918, align 8
  %arrayidx1920 = getelementptr i32, ptr %1845, i32 1
  %1846 = ptrtoint ptr %arrayidx1920 to i32
  call void @__asan_load4_noabort(i32 %1846)
  %1847 = load i32, ptr %arrayidx1920, align 4
  %add1921 = add i32 %1847, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1921, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end1922

cond.end1922:                                     ; preds = %cond.false1916, %cond.true1906
  %1848 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1848)
  %1849 = load i32, ptr %virt, align 8
  %and1925 = and i32 %1849, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1925)
  %tobool1926.not = icmp eq i32 %and1925, 0
  br i1 %tobool1926.not, label %cond.end1922.cond.false1948_crit_edge, label %land.lhs.true1927

cond.end1922.cond.false1948_crit_edge:            ; preds = %cond.end1922
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1948

land.lhs.true1927:                                ; preds = %cond.end1922
  %funcs1930 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1850 = ptrtoint ptr %funcs1930 to i32
  call void @__asan_load4_noabort(i32 %1850)
  %1851 = load ptr, ptr %funcs1930, align 4
  %tobool1931.not = icmp eq ptr %1851, null
  br i1 %tobool1931.not, label %land.lhs.true1927.cond.false1948_crit_edge, label %land.lhs.true1932

land.lhs.true1927.cond.false1948_crit_edge:       ; preds = %land.lhs.true1927
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1948

land.lhs.true1932:                                ; preds = %land.lhs.true1927
  %sriov_wreg1936 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1851, i32 0, i32 12
  %1852 = ptrtoint ptr %sriov_wreg1936 to i32
  call void @__asan_load4_noabort(i32 %1852)
  %1853 = load ptr, ptr %sriov_wreg1936, align 4
  %tobool1937.not = icmp eq ptr %1853, null
  br i1 %tobool1937.not, label %land.lhs.true1932.cond.false1948_crit_edge, label %cond.true1938

land.lhs.true1932.cond.false1948_crit_edge:       ; preds = %land.lhs.true1932
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1948

cond.true1938:                                    ; preds = %land.lhs.true1932
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1944 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1854 = ptrtoint ptr %arrayidx1944 to i32
  call void @__asan_load4_noabort(i32 %1854)
  %1855 = load ptr, ptr %arrayidx1944, align 8
  %arrayidx1946 = getelementptr i32, ptr %1855, i32 1
  %1856 = ptrtoint ptr %arrayidx1946 to i32
  call void @__asan_load4_noabort(i32 %1856)
  %1857 = load i32, ptr %arrayidx1946, align 4
  %add1947 = add i32 %1857, 211
  tail call void %1853(ptr noundef %adev, i32 noundef %add1947, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1954

cond.false1948:                                   ; preds = %land.lhs.true1932.cond.false1948_crit_edge, %land.lhs.true1927.cond.false1948_crit_edge, %cond.end1922.cond.false1948_crit_edge
  %arrayidx1950 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1858 = ptrtoint ptr %arrayidx1950 to i32
  call void @__asan_load4_noabort(i32 %1858)
  %1859 = load ptr, ptr %arrayidx1950, align 8
  %arrayidx1952 = getelementptr i32, ptr %1859, i32 1
  %1860 = ptrtoint ptr %arrayidx1952 to i32
  call void @__asan_load4_noabort(i32 %1860)
  %1861 = load i32, ptr %arrayidx1952, align 4
  %add1953 = add i32 %1861, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1953, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end1954

cond.end1954:                                     ; preds = %cond.false1948, %cond.true1938
  %1862 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1862)
  %1863 = load i32, ptr %virt, align 8
  %and1957 = and i32 %1863, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1957)
  %tobool1958.not = icmp eq i32 %and1957, 0
  br i1 %tobool1958.not, label %cond.end1954.cond.false1988_crit_edge, label %land.lhs.true1959

cond.end1954.cond.false1988_crit_edge:            ; preds = %cond.end1954
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1988

land.lhs.true1959:                                ; preds = %cond.end1954
  %funcs1962 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1864 = ptrtoint ptr %funcs1962 to i32
  call void @__asan_load4_noabort(i32 %1864)
  %1865 = load ptr, ptr %funcs1962, align 4
  %tobool1963.not = icmp eq ptr %1865, null
  br i1 %tobool1963.not, label %land.lhs.true1959.cond.false1988_crit_edge, label %land.lhs.true1964

land.lhs.true1959.cond.false1988_crit_edge:       ; preds = %land.lhs.true1959
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1988

land.lhs.true1964:                                ; preds = %land.lhs.true1959
  %sriov_wreg1968 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1865, i32 0, i32 12
  %1866 = ptrtoint ptr %sriov_wreg1968 to i32
  call void @__asan_load4_noabort(i32 %1866)
  %1867 = load ptr, ptr %sriov_wreg1968, align 4
  %tobool1969.not = icmp eq ptr %1867, null
  br i1 %tobool1969.not, label %land.lhs.true1964.cond.false1988_crit_edge, label %cond.true1970

land.lhs.true1964.cond.false1988_crit_edge:       ; preds = %land.lhs.true1964
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1988

cond.true1970:                                    ; preds = %land.lhs.true1964
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1976 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1868 = ptrtoint ptr %arrayidx1976 to i32
  call void @__asan_load4_noabort(i32 %1868)
  %1869 = load ptr, ptr %arrayidx1976, align 8
  %arrayidx1978 = getelementptr i32, ptr %1869, i32 1
  %1870 = ptrtoint ptr %arrayidx1978 to i32
  call void @__asan_load4_noabort(i32 %1870)
  %1871 = load i32, ptr %arrayidx1978, align 4
  %add1979 = add i32 %1871, 209
  %add1984 = shl i32 %1871, 16
  %or1987 = add i32 %add1984, 88145937
  tail call void %1867(ptr noundef %adev, i32 noundef %add1979, i32 noundef %or1987, i32 noundef 0, i32 noundef 16) #7
  br label %do.end2004

cond.false1988:                                   ; preds = %land.lhs.true1964.cond.false1988_crit_edge, %land.lhs.true1959.cond.false1988_crit_edge, %cond.end1954.cond.false1988_crit_edge
  %arrayidx1990 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1872 = ptrtoint ptr %arrayidx1990 to i32
  call void @__asan_load4_noabort(i32 %1872)
  %1873 = load ptr, ptr %arrayidx1990, align 8
  %arrayidx1992 = getelementptr i32, ptr %1873, i32 1
  %1874 = ptrtoint ptr %arrayidx1992 to i32
  call void @__asan_load4_noabort(i32 %1874)
  %1875 = load i32, ptr %arrayidx1992, align 4
  %add1993 = add i32 %1875, 209
  %add1998 = shl i32 %1875, 16
  %or2001 = add i32 %add1998, 88145937
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1993, i32 noundef %or2001, i32 noundef 0) #7
  br label %do.end2004

do.end2004:                                       ; preds = %cond.false1988, %cond.true1970
  %ring_size = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 9
  %1876 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %1876)
  %1877 = load i32, ptr %ring_size, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1877)
  %cmp.i4 = icmp ugt i32 %1877, 1
  %sub.i5 = add i32 %1877, -1
  %1878 = tail call i32 @llvm.ctlz.i32(i32 %sub.i5, i1 false) #7, !range !131
  %add.i = sub nsw i32 0, %1878
  %add.i.op = and i32 %add.i, 31
  %add.i.op.op = or i32 %add.i.op, 285278464
  %or2047 = select i1 %cmp.i4, i32 %add.i.op.op, i32 285278464
  %1879 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1879)
  %1880 = load i32, ptr %virt, align 8
  %and2050 = and i32 %1880, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2050)
  %tobool2051.not = icmp eq i32 %and2050, 0
  br i1 %tobool2051.not, label %do.end2004.cond.false2073_crit_edge, label %land.lhs.true2052

do.end2004.cond.false2073_crit_edge:              ; preds = %do.end2004
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2073

land.lhs.true2052:                                ; preds = %do.end2004
  %funcs2055 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1881 = ptrtoint ptr %funcs2055 to i32
  call void @__asan_load4_noabort(i32 %1881)
  %1882 = load ptr, ptr %funcs2055, align 4
  %tobool2056.not = icmp eq ptr %1882, null
  br i1 %tobool2056.not, label %land.lhs.true2052.cond.false2073_crit_edge, label %land.lhs.true2057

land.lhs.true2052.cond.false2073_crit_edge:       ; preds = %land.lhs.true2052
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2073

land.lhs.true2057:                                ; preds = %land.lhs.true2052
  %sriov_wreg2061 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1882, i32 0, i32 12
  %1883 = ptrtoint ptr %sriov_wreg2061 to i32
  call void @__asan_load4_noabort(i32 %1883)
  %1884 = load ptr, ptr %sriov_wreg2061, align 4
  %tobool2062.not = icmp eq ptr %1884, null
  br i1 %tobool2062.not, label %land.lhs.true2057.cond.false2073_crit_edge, label %cond.true2063

land.lhs.true2057.cond.false2073_crit_edge:       ; preds = %land.lhs.true2057
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2073

cond.true2063:                                    ; preds = %land.lhs.true2057
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2069 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1885 = ptrtoint ptr %arrayidx2069 to i32
  call void @__asan_load4_noabort(i32 %1885)
  %1886 = load ptr, ptr %arrayidx2069, align 8
  %arrayidx2071 = getelementptr i32, ptr %1886, i32 1
  %1887 = ptrtoint ptr %arrayidx2071 to i32
  call void @__asan_load4_noabort(i32 %1887)
  %1888 = load i32, ptr %arrayidx2071, align 4
  %add2072 = add i32 %1888, 1449
  tail call void %1884(ptr noundef %adev, i32 noundef %add2072, i32 noundef %or2047, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2079

cond.false2073:                                   ; preds = %land.lhs.true2057.cond.false2073_crit_edge, %land.lhs.true2052.cond.false2073_crit_edge, %do.end2004.cond.false2073_crit_edge
  %arrayidx2075 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1889 = ptrtoint ptr %arrayidx2075 to i32
  call void @__asan_load4_noabort(i32 %1889)
  %1890 = load ptr, ptr %arrayidx2075, align 8
  %arrayidx2077 = getelementptr i32, ptr %1890, i32 1
  %1891 = ptrtoint ptr %arrayidx2077 to i32
  call void @__asan_load4_noabort(i32 %1891)
  %1892 = load i32, ptr %arrayidx2077, align 4
  %add2078 = add i32 %1892, 1449
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2078, i32 noundef %or2047, i32 noundef 0) #7
  br label %cond.end2079

cond.end2079:                                     ; preds = %cond.false2073, %cond.true2063
  %1893 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1893)
  %1894 = load i32, ptr %virt, align 8
  %and2082 = and i32 %1894, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2082)
  %tobool2083.not = icmp eq i32 %and2082, 0
  br i1 %tobool2083.not, label %cond.end2079.cond.false2105_crit_edge, label %land.lhs.true2084

cond.end2079.cond.false2105_crit_edge:            ; preds = %cond.end2079
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2105

land.lhs.true2084:                                ; preds = %cond.end2079
  %funcs2087 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1895 = ptrtoint ptr %funcs2087 to i32
  call void @__asan_load4_noabort(i32 %1895)
  %1896 = load ptr, ptr %funcs2087, align 4
  %tobool2088.not = icmp eq ptr %1896, null
  br i1 %tobool2088.not, label %land.lhs.true2084.cond.false2105_crit_edge, label %land.lhs.true2089

land.lhs.true2084.cond.false2105_crit_edge:       ; preds = %land.lhs.true2084
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2105

land.lhs.true2089:                                ; preds = %land.lhs.true2084
  %sriov_wreg2093 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1896, i32 0, i32 12
  %1897 = ptrtoint ptr %sriov_wreg2093 to i32
  call void @__asan_load4_noabort(i32 %1897)
  %1898 = load ptr, ptr %sriov_wreg2093, align 4
  %tobool2094.not = icmp eq ptr %1898, null
  br i1 %tobool2094.not, label %land.lhs.true2089.cond.false2105_crit_edge, label %cond.true2095

land.lhs.true2089.cond.false2105_crit_edge:       ; preds = %land.lhs.true2089
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2105

cond.true2095:                                    ; preds = %land.lhs.true2089
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2101 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1899 = ptrtoint ptr %arrayidx2101 to i32
  call void @__asan_load4_noabort(i32 %1899)
  %1900 = load ptr, ptr %arrayidx2101, align 8
  %arrayidx2103 = getelementptr i32, ptr %1900, i32 1
  %1901 = ptrtoint ptr %arrayidx2103 to i32
  call void @__asan_load4_noabort(i32 %1901)
  %1902 = load i32, ptr %arrayidx2103, align 4
  %add2104 = add i32 %1902, 1446
  tail call void %1898(ptr noundef %adev, i32 noundef %add2104, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2111

cond.false2105:                                   ; preds = %land.lhs.true2089.cond.false2105_crit_edge, %land.lhs.true2084.cond.false2105_crit_edge, %cond.end2079.cond.false2105_crit_edge
  %arrayidx2107 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1903 = ptrtoint ptr %arrayidx2107 to i32
  call void @__asan_load4_noabort(i32 %1903)
  %1904 = load ptr, ptr %arrayidx2107, align 8
  %arrayidx2109 = getelementptr i32, ptr %1904, i32 1
  %1905 = ptrtoint ptr %arrayidx2109 to i32
  call void @__asan_load4_noabort(i32 %1905)
  %1906 = load i32, ptr %arrayidx2109, align 4
  %add2110 = add i32 %1906, 1446
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2110, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end2111

cond.end2111:                                     ; preds = %cond.false2105, %cond.true2095
  %1907 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1907)
  %1908 = load i32, ptr %virt, align 8
  %and2114 = and i32 %1908, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2114)
  %tobool2115.not = icmp eq i32 %and2114, 0
  br i1 %tobool2115.not, label %cond.end2111.cond.false2140_crit_edge, label %land.lhs.true2116

cond.end2111.cond.false2140_crit_edge:            ; preds = %cond.end2111
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2140

land.lhs.true2116:                                ; preds = %cond.end2111
  %funcs2119 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1909 = ptrtoint ptr %funcs2119 to i32
  call void @__asan_load4_noabort(i32 %1909)
  %1910 = load ptr, ptr %funcs2119, align 4
  %tobool2120.not = icmp eq ptr %1910, null
  br i1 %tobool2120.not, label %land.lhs.true2116.cond.false2140_crit_edge, label %land.lhs.true2121

land.lhs.true2116.cond.false2140_crit_edge:       ; preds = %land.lhs.true2116
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2140

land.lhs.true2121:                                ; preds = %land.lhs.true2116
  %sriov_wreg2125 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1910, i32 0, i32 12
  %1911 = ptrtoint ptr %sriov_wreg2125 to i32
  call void @__asan_load4_noabort(i32 %1911)
  %1912 = load ptr, ptr %sriov_wreg2125, align 4
  %tobool2126.not = icmp eq ptr %1912, null
  br i1 %tobool2126.not, label %land.lhs.true2121.cond.false2140_crit_edge, label %cond.true2127

land.lhs.true2121.cond.false2140_crit_edge:       ; preds = %land.lhs.true2121
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2140

cond.true2127:                                    ; preds = %land.lhs.true2121
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2133 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1913 = ptrtoint ptr %arrayidx2133 to i32
  call void @__asan_load4_noabort(i32 %1913)
  %1914 = load ptr, ptr %arrayidx2133, align 8
  %arrayidx2135 = getelementptr i32, ptr %1914, i32 1
  %1915 = ptrtoint ptr %arrayidx2135 to i32
  call void @__asan_load4_noabort(i32 %1915)
  %1916 = load i32, ptr %arrayidx2135, align 4
  %add2136 = add i32 %1916, 1450
  %gpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1917 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %1917)
  %1918 = load i64, ptr %gpu_addr, align 8
  %sum.shift2 = lshr i64 %1918, 34
  %shr21393 = trunc i64 %sum.shift2 to i32
  tail call void %1912(ptr noundef %adev, i32 noundef %add2136, i32 noundef %shr21393, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2151

cond.false2140:                                   ; preds = %land.lhs.true2121.cond.false2140_crit_edge, %land.lhs.true2116.cond.false2140_crit_edge, %cond.end2111.cond.false2140_crit_edge
  %arrayidx2142 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1919 = ptrtoint ptr %arrayidx2142 to i32
  call void @__asan_load4_noabort(i32 %1919)
  %1920 = load ptr, ptr %arrayidx2142, align 8
  %arrayidx2144 = getelementptr i32, ptr %1920, i32 1
  %1921 = ptrtoint ptr %arrayidx2144 to i32
  call void @__asan_load4_noabort(i32 %1921)
  %1922 = load i32, ptr %arrayidx2144, align 4
  %add2145 = add i32 %1922, 1450
  %gpu_addr2146 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1923 = ptrtoint ptr %gpu_addr2146 to i32
  call void @__asan_load8_noabort(i32 %1923)
  %1924 = load i64, ptr %gpu_addr2146, align 8
  %sum.shift = lshr i64 %1924, 34
  %shr21501 = trunc i64 %sum.shift to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2145, i32 noundef %shr21501, i32 noundef 0) #7
  br label %cond.end2151

cond.end2151:                                     ; preds = %cond.false2140, %cond.true2127
  %1925 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1925)
  %1926 = load i32, ptr %virt, align 8
  %and2154 = and i32 %1926, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2154)
  %tobool2155.not = icmp eq i32 %and2154, 0
  br i1 %tobool2155.not, label %cond.end2151.cond.false2180_crit_edge, label %land.lhs.true2156

cond.end2151.cond.false2180_crit_edge:            ; preds = %cond.end2151
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2180

land.lhs.true2156:                                ; preds = %cond.end2151
  %funcs2159 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1927 = ptrtoint ptr %funcs2159 to i32
  call void @__asan_load4_noabort(i32 %1927)
  %1928 = load ptr, ptr %funcs2159, align 4
  %tobool2160.not = icmp eq ptr %1928, null
  br i1 %tobool2160.not, label %land.lhs.true2156.cond.false2180_crit_edge, label %land.lhs.true2161

land.lhs.true2156.cond.false2180_crit_edge:       ; preds = %land.lhs.true2156
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2180

land.lhs.true2161:                                ; preds = %land.lhs.true2156
  %sriov_wreg2165 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1928, i32 0, i32 12
  %1929 = ptrtoint ptr %sriov_wreg2165 to i32
  call void @__asan_load4_noabort(i32 %1929)
  %1930 = load ptr, ptr %sriov_wreg2165, align 4
  %tobool2166.not = icmp eq ptr %1930, null
  br i1 %tobool2166.not, label %land.lhs.true2161.cond.false2180_crit_edge, label %cond.true2167

land.lhs.true2161.cond.false2180_crit_edge:       ; preds = %land.lhs.true2161
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2180

cond.true2167:                                    ; preds = %land.lhs.true2161
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2173 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1931 = ptrtoint ptr %arrayidx2173 to i32
  call void @__asan_load4_noabort(i32 %1931)
  %1932 = load ptr, ptr %arrayidx2173, align 8
  %arrayidx2175 = getelementptr i32, ptr %1932, i32 1
  %1933 = ptrtoint ptr %arrayidx2175 to i32
  call void @__asan_load4_noabort(i32 %1933)
  %1934 = load i32, ptr %arrayidx2175, align 4
  %add2176 = add i32 %1934, 1129
  %gpu_addr2177 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1935 = ptrtoint ptr %gpu_addr2177 to i32
  call void @__asan_load8_noabort(i32 %1935)
  %1936 = load i64, ptr %gpu_addr2177, align 8
  %conv2179 = trunc i64 %1936 to i32
  tail call void %1930(ptr noundef %adev, i32 noundef %add2176, i32 noundef %conv2179, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2189

cond.false2180:                                   ; preds = %land.lhs.true2161.cond.false2180_crit_edge, %land.lhs.true2156.cond.false2180_crit_edge, %cond.end2151.cond.false2180_crit_edge
  %arrayidx2182 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1937 = ptrtoint ptr %arrayidx2182 to i32
  call void @__asan_load4_noabort(i32 %1937)
  %1938 = load ptr, ptr %arrayidx2182, align 8
  %arrayidx2184 = getelementptr i32, ptr %1938, i32 1
  %1939 = ptrtoint ptr %arrayidx2184 to i32
  call void @__asan_load4_noabort(i32 %1939)
  %1940 = load i32, ptr %arrayidx2184, align 4
  %add2185 = add i32 %1940, 1129
  %gpu_addr2186 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1941 = ptrtoint ptr %gpu_addr2186 to i32
  call void @__asan_load8_noabort(i32 %1941)
  %1942 = load i64, ptr %gpu_addr2186, align 8
  %conv2188 = trunc i64 %1942 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2185, i32 noundef %conv2188, i32 noundef 0) #7
  br label %cond.end2189

cond.end2189:                                     ; preds = %cond.false2180, %cond.true2167
  %1943 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1943)
  %1944 = load i32, ptr %virt, align 8
  %and2192 = and i32 %1944, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2192)
  %tobool2193.not = icmp eq i32 %and2192, 0
  br i1 %tobool2193.not, label %cond.end2189.cond.false2219_crit_edge, label %land.lhs.true2194

cond.end2189.cond.false2219_crit_edge:            ; preds = %cond.end2189
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2219

land.lhs.true2194:                                ; preds = %cond.end2189
  %funcs2197 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1945 = ptrtoint ptr %funcs2197 to i32
  call void @__asan_load4_noabort(i32 %1945)
  %1946 = load ptr, ptr %funcs2197, align 4
  %tobool2198.not = icmp eq ptr %1946, null
  br i1 %tobool2198.not, label %land.lhs.true2194.cond.false2219_crit_edge, label %land.lhs.true2199

land.lhs.true2194.cond.false2219_crit_edge:       ; preds = %land.lhs.true2194
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2219

land.lhs.true2199:                                ; preds = %land.lhs.true2194
  %sriov_wreg2203 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1946, i32 0, i32 12
  %1947 = ptrtoint ptr %sriov_wreg2203 to i32
  call void @__asan_load4_noabort(i32 %1947)
  %1948 = load ptr, ptr %sriov_wreg2203, align 4
  %tobool2204.not = icmp eq ptr %1948, null
  br i1 %tobool2204.not, label %land.lhs.true2199.cond.false2219_crit_edge, label %cond.true2205

land.lhs.true2199.cond.false2219_crit_edge:       ; preds = %land.lhs.true2199
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2219

cond.true2205:                                    ; preds = %land.lhs.true2199
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2211 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1949 = ptrtoint ptr %arrayidx2211 to i32
  call void @__asan_load4_noabort(i32 %1949)
  %1950 = load ptr, ptr %arrayidx2211, align 8
  %arrayidx2213 = getelementptr i32, ptr %1950, i32 1
  %1951 = ptrtoint ptr %arrayidx2213 to i32
  call void @__asan_load4_noabort(i32 %1951)
  %1952 = load i32, ptr %arrayidx2213, align 4
  %add2214 = add i32 %1952, 1128
  %gpu_addr2215 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1953 = ptrtoint ptr %gpu_addr2215 to i32
  call void @__asan_load8_noabort(i32 %1953)
  %1954 = load i64, ptr %gpu_addr2215, align 8
  %shr2216 = lshr i64 %1954, 32
  %conv2218 = trunc i64 %shr2216 to i32
  tail call void %1948(ptr noundef %adev, i32 noundef %add2214, i32 noundef %conv2218, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2229

cond.false2219:                                   ; preds = %land.lhs.true2199.cond.false2219_crit_edge, %land.lhs.true2194.cond.false2219_crit_edge, %cond.end2189.cond.false2219_crit_edge
  %arrayidx2221 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1955 = ptrtoint ptr %arrayidx2221 to i32
  call void @__asan_load4_noabort(i32 %1955)
  %1956 = load ptr, ptr %arrayidx2221, align 8
  %arrayidx2223 = getelementptr i32, ptr %1956, i32 1
  %1957 = ptrtoint ptr %arrayidx2223 to i32
  call void @__asan_load4_noabort(i32 %1957)
  %1958 = load i32, ptr %arrayidx2223, align 4
  %add2224 = add i32 %1958, 1128
  %gpu_addr2225 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %1959 = ptrtoint ptr %gpu_addr2225 to i32
  call void @__asan_load8_noabort(i32 %1959)
  %1960 = load i64, ptr %gpu_addr2225, align 8
  %shr2226 = lshr i64 %1960, 32
  %conv2228 = trunc i64 %shr2226 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2224, i32 noundef %conv2228, i32 noundef 0) #7
  br label %cond.end2229

cond.end2229:                                     ; preds = %cond.false2219, %cond.true2205
  %1961 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1961)
  %1962 = load i32, ptr %virt, align 8
  %and2232 = and i32 %1962, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2232)
  %tobool2233.not = icmp eq i32 %and2232, 0
  br i1 %tobool2233.not, label %cond.end2229.cond.false2255_crit_edge, label %land.lhs.true2234

cond.end2229.cond.false2255_crit_edge:            ; preds = %cond.end2229
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2255

land.lhs.true2234:                                ; preds = %cond.end2229
  %funcs2237 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1963 = ptrtoint ptr %funcs2237 to i32
  call void @__asan_load4_noabort(i32 %1963)
  %1964 = load ptr, ptr %funcs2237, align 4
  %tobool2238.not = icmp eq ptr %1964, null
  br i1 %tobool2238.not, label %land.lhs.true2234.cond.false2255_crit_edge, label %land.lhs.true2239

land.lhs.true2234.cond.false2255_crit_edge:       ; preds = %land.lhs.true2234
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2255

land.lhs.true2239:                                ; preds = %land.lhs.true2234
  %sriov_wreg2243 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1964, i32 0, i32 12
  %1965 = ptrtoint ptr %sriov_wreg2243 to i32
  call void @__asan_load4_noabort(i32 %1965)
  %1966 = load ptr, ptr %sriov_wreg2243, align 4
  %tobool2244.not = icmp eq ptr %1966, null
  br i1 %tobool2244.not, label %land.lhs.true2239.cond.false2255_crit_edge, label %cond.true2245

land.lhs.true2239.cond.false2255_crit_edge:       ; preds = %land.lhs.true2239
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2255

cond.true2245:                                    ; preds = %land.lhs.true2239
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2251 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1967 = ptrtoint ptr %arrayidx2251 to i32
  call void @__asan_load4_noabort(i32 %1967)
  %1968 = load ptr, ptr %arrayidx2251, align 8
  %arrayidx2253 = getelementptr i32, ptr %1968, i32 1
  %1969 = ptrtoint ptr %arrayidx2253 to i32
  call void @__asan_load4_noabort(i32 %1969)
  %1970 = load i32, ptr %arrayidx2253, align 4
  %add2254 = add i32 %1970, 1444
  tail call void %1966(ptr noundef %adev, i32 noundef %add2254, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2261

cond.false2255:                                   ; preds = %land.lhs.true2239.cond.false2255_crit_edge, %land.lhs.true2234.cond.false2255_crit_edge, %cond.end2229.cond.false2255_crit_edge
  %arrayidx2257 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1971 = ptrtoint ptr %arrayidx2257 to i32
  call void @__asan_load4_noabort(i32 %1971)
  %1972 = load ptr, ptr %arrayidx2257, align 8
  %arrayidx2259 = getelementptr i32, ptr %1972, i32 1
  %1973 = ptrtoint ptr %arrayidx2259 to i32
  call void @__asan_load4_noabort(i32 %1973)
  %1974 = load i32, ptr %arrayidx2259, align 4
  %add2260 = add i32 %1974, 1444
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2260, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end2261

cond.end2261:                                     ; preds = %cond.false2255, %cond.true2245
  %1975 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1975)
  %1976 = load i32, ptr %virt, align 8
  %and2264 = and i32 %1976, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2264)
  %tobool2265.not = icmp eq i32 %and2264, 0
  br i1 %tobool2265.not, label %cond.end2261.cond.false2287_crit_edge, label %land.lhs.true2266

cond.end2261.cond.false2287_crit_edge:            ; preds = %cond.end2261
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2287

land.lhs.true2266:                                ; preds = %cond.end2261
  %funcs2269 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1977 = ptrtoint ptr %funcs2269 to i32
  call void @__asan_load4_noabort(i32 %1977)
  %1978 = load ptr, ptr %funcs2269, align 4
  %tobool2270.not = icmp eq ptr %1978, null
  br i1 %tobool2270.not, label %land.lhs.true2266.cond.false2287_crit_edge, label %land.lhs.true2271

land.lhs.true2266.cond.false2287_crit_edge:       ; preds = %land.lhs.true2266
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2287

land.lhs.true2271:                                ; preds = %land.lhs.true2266
  %sriov_wreg2275 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1978, i32 0, i32 12
  %1979 = ptrtoint ptr %sriov_wreg2275 to i32
  call void @__asan_load4_noabort(i32 %1979)
  %1980 = load ptr, ptr %sriov_wreg2275, align 4
  %tobool2276.not = icmp eq ptr %1980, null
  br i1 %tobool2276.not, label %land.lhs.true2271.cond.false2287_crit_edge, label %cond.true2277

land.lhs.true2271.cond.false2287_crit_edge:       ; preds = %land.lhs.true2271
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2287

cond.true2277:                                    ; preds = %land.lhs.true2271
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2283 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1981 = ptrtoint ptr %arrayidx2283 to i32
  call void @__asan_load4_noabort(i32 %1981)
  %1982 = load ptr, ptr %arrayidx2283, align 8
  %arrayidx2285 = getelementptr i32, ptr %1982, i32 1
  %1983 = ptrtoint ptr %arrayidx2285 to i32
  call void @__asan_load4_noabort(i32 %1983)
  %1984 = load i32, ptr %arrayidx2285, align 4
  %add2286 = add i32 %1984, 214
  tail call void %1980(ptr noundef %adev, i32 noundef %add2286, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2293

cond.false2287:                                   ; preds = %land.lhs.true2271.cond.false2287_crit_edge, %land.lhs.true2266.cond.false2287_crit_edge, %cond.end2261.cond.false2287_crit_edge
  %arrayidx2289 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1985 = ptrtoint ptr %arrayidx2289 to i32
  call void @__asan_load4_noabort(i32 %1985)
  %1986 = load ptr, ptr %arrayidx2289, align 8
  %arrayidx2291 = getelementptr i32, ptr %1986, i32 1
  %1987 = ptrtoint ptr %arrayidx2291 to i32
  call void @__asan_load4_noabort(i32 %1987)
  %1988 = load i32, ptr %arrayidx2291, align 4
  %add2292 = add i32 %1988, 214
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2292, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end2293

cond.end2293:                                     ; preds = %cond.false2287, %cond.true2277
  %1989 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1989)
  %1990 = load i32, ptr %virt, align 8
  %and2296 = and i32 %1990, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2296)
  %tobool2297.not = icmp eq i32 %and2296, 0
  br i1 %tobool2297.not, label %cond.end2293.cond.false2320_crit_edge, label %land.lhs.true2298

cond.end2293.cond.false2320_crit_edge:            ; preds = %cond.end2293
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2320

land.lhs.true2298:                                ; preds = %cond.end2293
  %funcs2301 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1991 = ptrtoint ptr %funcs2301 to i32
  call void @__asan_load4_noabort(i32 %1991)
  %1992 = load ptr, ptr %funcs2301, align 4
  %tobool2302.not = icmp eq ptr %1992, null
  br i1 %tobool2302.not, label %land.lhs.true2298.cond.false2320_crit_edge, label %land.lhs.true2303

land.lhs.true2298.cond.false2320_crit_edge:       ; preds = %land.lhs.true2298
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2320

land.lhs.true2303:                                ; preds = %land.lhs.true2298
  %sriov_rreg2307 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1992, i32 0, i32 13
  %1993 = ptrtoint ptr %sriov_rreg2307 to i32
  call void @__asan_load4_noabort(i32 %1993)
  %1994 = load ptr, ptr %sriov_rreg2307, align 4
  %tobool2308.not = icmp eq ptr %1994, null
  br i1 %tobool2308.not, label %land.lhs.true2303.cond.false2320_crit_edge, label %cond.true2309

land.lhs.true2303.cond.false2320_crit_edge:       ; preds = %land.lhs.true2303
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2320

cond.true2309:                                    ; preds = %land.lhs.true2303
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2315 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1995 = ptrtoint ptr %arrayidx2315 to i32
  call void @__asan_load4_noabort(i32 %1995)
  %1996 = load ptr, ptr %arrayidx2315, align 8
  %arrayidx2317 = getelementptr i32, ptr %1996, i32 1
  %1997 = ptrtoint ptr %arrayidx2317 to i32
  call void @__asan_load4_noabort(i32 %1997)
  %1998 = load i32, ptr %arrayidx2317, align 4
  %add2318 = add i32 %1998, 1444
  %call2319 = tail call i32 %1994(ptr noundef %adev, i32 noundef %add2318, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2327

cond.false2320:                                   ; preds = %land.lhs.true2303.cond.false2320_crit_edge, %land.lhs.true2298.cond.false2320_crit_edge, %cond.end2293.cond.false2320_crit_edge
  %arrayidx2322 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1999 = ptrtoint ptr %arrayidx2322 to i32
  call void @__asan_load4_noabort(i32 %1999)
  %2000 = load ptr, ptr %arrayidx2322, align 8
  %arrayidx2324 = getelementptr i32, ptr %2000, i32 1
  %2001 = ptrtoint ptr %arrayidx2324 to i32
  call void @__asan_load4_noabort(i32 %2001)
  %2002 = load i32, ptr %arrayidx2324, align 4
  %add2325 = add i32 %2002, 1444
  %call2326 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add2325, i32 noundef 0) #7
  br label %cond.end2327

cond.end2327:                                     ; preds = %cond.false2320, %cond.true2309
  %cond2328 = phi i32 [ %call2319, %cond.true2309 ], [ %call2326, %cond.false2320 ]
  %conv2329 = zext i32 %cond2328 to i64
  %wptr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 7
  %2003 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %2003)
  store i64 %conv2329, ptr %wptr, align 8
  %2004 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2004)
  %2005 = load i32, ptr %virt, align 8
  %and2332 = and i32 %2005, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2332)
  %tobool2333.not = icmp eq i32 %and2332, 0
  br i1 %tobool2333.not, label %cond.end2327.cond.false2358_crit_edge, label %land.lhs.true2334

cond.end2327.cond.false2358_crit_edge:            ; preds = %cond.end2327
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2358

land.lhs.true2334:                                ; preds = %cond.end2327
  %funcs2337 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2006 = ptrtoint ptr %funcs2337 to i32
  call void @__asan_load4_noabort(i32 %2006)
  %2007 = load ptr, ptr %funcs2337, align 4
  %tobool2338.not = icmp eq ptr %2007, null
  br i1 %tobool2338.not, label %land.lhs.true2334.cond.false2358_crit_edge, label %land.lhs.true2339

land.lhs.true2334.cond.false2358_crit_edge:       ; preds = %land.lhs.true2334
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2358

land.lhs.true2339:                                ; preds = %land.lhs.true2334
  %sriov_wreg2343 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2007, i32 0, i32 12
  %2008 = ptrtoint ptr %sriov_wreg2343 to i32
  call void @__asan_load4_noabort(i32 %2008)
  %2009 = load ptr, ptr %sriov_wreg2343, align 4
  %tobool2344.not = icmp eq ptr %2009, null
  br i1 %tobool2344.not, label %land.lhs.true2339.cond.false2358_crit_edge, label %cond.true2345

land.lhs.true2339.cond.false2358_crit_edge:       ; preds = %land.lhs.true2339
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2358

cond.true2345:                                    ; preds = %land.lhs.true2339
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2351 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2010 = ptrtoint ptr %arrayidx2351 to i32
  call void @__asan_load4_noabort(i32 %2010)
  %2011 = load ptr, ptr %arrayidx2351, align 8
  %arrayidx2353 = getelementptr i32, ptr %2011, i32 1
  %2012 = ptrtoint ptr %arrayidx2353 to i32
  call void @__asan_load4_noabort(i32 %2012)
  %2013 = load i32, ptr %arrayidx2353, align 4
  %add2354 = add i32 %2013, 1445
  tail call void %2009(ptr noundef %adev, i32 noundef %add2354, i32 noundef %cond2328, i32 noundef 0, i32 noundef 16) #7
  br label %do.body2368

cond.false2358:                                   ; preds = %land.lhs.true2339.cond.false2358_crit_edge, %land.lhs.true2334.cond.false2358_crit_edge, %cond.end2327.cond.false2358_crit_edge
  %arrayidx2360 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2014 = ptrtoint ptr %arrayidx2360 to i32
  call void @__asan_load4_noabort(i32 %2014)
  %2015 = load ptr, ptr %arrayidx2360, align 8
  %arrayidx2362 = getelementptr i32, ptr %2015, i32 1
  %2016 = ptrtoint ptr %arrayidx2362 to i32
  call void @__asan_load4_noabort(i32 %2016)
  %2017 = load i32, ptr %arrayidx2362, align 4
  %add2363 = add i32 %2017, 1445
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2363, i32 noundef %cond2328, i32 noundef 0) #7
  br label %do.body2368

do.body2368:                                      ; preds = %cond.false2358, %cond.true2345
  %arrayidx2370 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2018 = ptrtoint ptr %arrayidx2370 to i32
  call void @__asan_load4_noabort(i32 %2018)
  %2019 = load ptr, ptr %arrayidx2370, align 8
  %arrayidx2372 = getelementptr i32, ptr %2019, i32 1
  %2020 = ptrtoint ptr %arrayidx2372 to i32
  call void @__asan_load4_noabort(i32 %2020)
  %2021 = load i32, ptr %arrayidx2372, align 4
  %add2373 = add i32 %2021, 1449
  %call2374 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add2373, i32 noundef 0) #7
  %and2375 = and i32 %call2374, -65537
  %2022 = ptrtoint ptr %arrayidx2370 to i32
  call void @__asan_load4_noabort(i32 %2022)
  %2023 = load ptr, ptr %arrayidx2370, align 8
  %arrayidx2380 = getelementptr i32, ptr %2023, i32 1
  %2024 = ptrtoint ptr %arrayidx2380 to i32
  call void @__asan_load4_noabort(i32 %2024)
  %2025 = load i32, ptr %arrayidx2380, align 4
  %add2381 = add i32 %2025, 1449
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2381, i32 noundef %and2375, i32 noundef 0) #7
  tail call void @jpeg_v1_0_start(ptr noundef %adev, i32 noundef 1) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v1_0_clock_gating_dpg_mode(ptr noundef %adev, i8 noundef zeroext %sram_sel) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %0 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %cg_flags, align 8
  %and = and i32 %1, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %. = select i1 %tobool.not, i32 260, i32 261
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and2 = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %5, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 12
  %6 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_wreg, align 4
  %tobool9.not = icmp eq ptr %7, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx15 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx15, align 4
  %add = add i32 %11, 210
  tail call void %7(ptr noundef %adev, i32 noundef %add, i32 noundef %., i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx17, align 8
  %arrayidx19 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx19, align 4
  %add20 = add i32 %15, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add20, i32 noundef %., i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and23 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and23)
  %tobool24.not = icmp eq i32 %and23, 0
  br i1 %tobool24.not, label %cond.end.cond.false46_crit_edge, label %land.lhs.true25

cond.end.cond.false46_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46

land.lhs.true25:                                  ; preds = %cond.end
  %funcs28 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs28 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs28, align 4
  %tobool29.not = icmp eq ptr %19, null
  br i1 %tobool29.not, label %land.lhs.true25.cond.false46_crit_edge, label %land.lhs.true30

land.lhs.true25.cond.false46_crit_edge:           ; preds = %land.lhs.true25
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46

land.lhs.true30:                                  ; preds = %land.lhs.true25
  %sriov_wreg34 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg34 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg34, align 4
  %tobool35.not = icmp eq ptr %21, null
  br i1 %tobool35.not, label %land.lhs.true30.cond.false46_crit_edge, label %cond.true36

land.lhs.true30.cond.false46_crit_edge:           ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46

cond.true36:                                      ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx42 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %22 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx42, align 8
  %arrayidx44 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx44, align 4
  %add45 = add i32 %25, 211
  tail call void %21(ptr noundef %adev, i32 noundef %add45, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end52

cond.false46:                                     ; preds = %land.lhs.true30.cond.false46_crit_edge, %land.lhs.true25.cond.false46_crit_edge, %cond.end.cond.false46_crit_edge
  %arrayidx48 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %26 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx48, align 8
  %arrayidx50 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx50, align 4
  %add51 = add i32 %29, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add51, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end52

cond.end52:                                       ; preds = %cond.false46, %cond.true36
  %30 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %virt, align 8
  %and55 = and i32 %31, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55)
  %tobool56.not = icmp eq i32 %and55, 0
  br i1 %tobool56.not, label %cond.end52.cond.false86_crit_edge, label %land.lhs.true57

cond.end52.cond.false86_crit_edge:                ; preds = %cond.end52
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false86

land.lhs.true57:                                  ; preds = %cond.end52
  %funcs60 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %32 = ptrtoint ptr %funcs60 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %funcs60, align 4
  %tobool61.not = icmp eq ptr %33, null
  br i1 %tobool61.not, label %land.lhs.true57.cond.false86_crit_edge, label %land.lhs.true62

land.lhs.true57.cond.false86_crit_edge:           ; preds = %land.lhs.true57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false86

land.lhs.true62:                                  ; preds = %land.lhs.true57
  %sriov_wreg66 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %33, i32 0, i32 12
  %34 = ptrtoint ptr %sriov_wreg66 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %sriov_wreg66, align 4
  %tobool67.not = icmp eq ptr %35, null
  br i1 %tobool67.not, label %land.lhs.true62.cond.false86_crit_edge, label %cond.true68

land.lhs.true62.cond.false86_crit_edge:           ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false86

cond.true68:                                      ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx74 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %36 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx74, align 8
  %arrayidx76 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx76, align 4
  %add77 = add i32 %39, 209
  %add82 = shl i32 %39, 16
  %shl = add i32 %add82, 90505216
  %conv = zext i8 %sram_sel to i32
  %shl84 = shl nuw nsw i32 %conv, 4
  %or83 = or i32 %shl, %shl84
  %or85 = or i32 %or83, 1
  tail call void %35(ptr noundef %adev, i32 noundef %add77, i32 noundef %or85, i32 noundef 0, i32 noundef 16) #7
  br label %do.body103

cond.false86:                                     ; preds = %land.lhs.true62.cond.false86_crit_edge, %land.lhs.true57.cond.false86_crit_edge, %cond.end52.cond.false86_crit_edge
  %arrayidx88 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %40 = ptrtoint ptr %arrayidx88 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx88, align 8
  %arrayidx90 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx90, align 4
  %add91 = add i32 %43, 209
  %add96 = shl i32 %43, 16
  %shl97 = add i32 %add96, 90505216
  %conv99 = zext i8 %sram_sel to i32
  %shl100 = shl nuw nsw i32 %conv99, 4
  %or98 = or i32 %shl97, %shl100
  %or101 = or i32 %or98, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add91, i32 noundef %or101, i32 noundef 0) #7
  br label %do.body103

do.body103:                                       ; preds = %cond.false86, %cond.true68
  %44 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %virt, align 8
  %and106 = and i32 %45, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and106)
  %tobool107.not = icmp eq i32 %and106, 0
  br i1 %tobool107.not, label %do.body103.cond.false129_crit_edge, label %land.lhs.true108

do.body103.cond.false129_crit_edge:               ; preds = %do.body103
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false129

land.lhs.true108:                                 ; preds = %do.body103
  %funcs111 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %46 = ptrtoint ptr %funcs111 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %funcs111, align 4
  %tobool112.not = icmp eq ptr %47, null
  br i1 %tobool112.not, label %land.lhs.true108.cond.false129_crit_edge, label %land.lhs.true113

land.lhs.true108.cond.false129_crit_edge:         ; preds = %land.lhs.true108
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false129

land.lhs.true113:                                 ; preds = %land.lhs.true108
  %sriov_wreg117 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %47, i32 0, i32 12
  %48 = ptrtoint ptr %sriov_wreg117 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %sriov_wreg117, align 4
  %tobool118.not = icmp eq ptr %49, null
  br i1 %tobool118.not, label %land.lhs.true113.cond.false129_crit_edge, label %cond.true119

land.lhs.true113.cond.false129_crit_edge:         ; preds = %land.lhs.true113
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false129

cond.true119:                                     ; preds = %land.lhs.true113
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx125 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %50 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx125, align 8
  %arrayidx127 = getelementptr i32, ptr %51, i32 1
  %52 = ptrtoint ptr %arrayidx127 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx127, align 4
  %add128 = add i32 %53, 210
  tail call void %49(ptr noundef %adev, i32 noundef %add128, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end135

cond.false129:                                    ; preds = %land.lhs.true113.cond.false129_crit_edge, %land.lhs.true108.cond.false129_crit_edge, %do.body103.cond.false129_crit_edge
  %arrayidx131 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %54 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx131, align 8
  %arrayidx133 = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx133 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx133, align 4
  %add134 = add i32 %57, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add134, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end135

cond.end135:                                      ; preds = %cond.false129, %cond.true119
  %58 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %virt, align 8
  %and138 = and i32 %59, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and138)
  %tobool139.not = icmp eq i32 %and138, 0
  br i1 %tobool139.not, label %cond.end135.cond.false161_crit_edge, label %land.lhs.true140

cond.end135.cond.false161_crit_edge:              ; preds = %cond.end135
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false161

land.lhs.true140:                                 ; preds = %cond.end135
  %funcs143 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %60 = ptrtoint ptr %funcs143 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %funcs143, align 4
  %tobool144.not = icmp eq ptr %61, null
  br i1 %tobool144.not, label %land.lhs.true140.cond.false161_crit_edge, label %land.lhs.true145

land.lhs.true140.cond.false161_crit_edge:         ; preds = %land.lhs.true140
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false161

land.lhs.true145:                                 ; preds = %land.lhs.true140
  %sriov_wreg149 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %61, i32 0, i32 12
  %62 = ptrtoint ptr %sriov_wreg149 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %sriov_wreg149, align 4
  %tobool150.not = icmp eq ptr %63, null
  br i1 %tobool150.not, label %land.lhs.true145.cond.false161_crit_edge, label %cond.true151

land.lhs.true145.cond.false161_crit_edge:         ; preds = %land.lhs.true145
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false161

cond.true151:                                     ; preds = %land.lhs.true145
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx157 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %64 = ptrtoint ptr %arrayidx157 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx157, align 8
  %arrayidx159 = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx159 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx159, align 4
  %add160 = add i32 %67, 211
  tail call void %63(ptr noundef %adev, i32 noundef %add160, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end167

cond.false161:                                    ; preds = %land.lhs.true145.cond.false161_crit_edge, %land.lhs.true140.cond.false161_crit_edge, %cond.end135.cond.false161_crit_edge
  %arrayidx163 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %68 = ptrtoint ptr %arrayidx163 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %arrayidx163, align 8
  %arrayidx165 = getelementptr i32, ptr %69, i32 1
  %70 = ptrtoint ptr %arrayidx165 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %arrayidx165, align 4
  %add166 = add i32 %71, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add166, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end167

cond.end167:                                      ; preds = %cond.false161, %cond.true151
  %72 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %virt, align 8
  %and170 = and i32 %73, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and170)
  %tobool171.not = icmp eq i32 %and170, 0
  br i1 %tobool171.not, label %cond.end167.cond.false203_crit_edge, label %land.lhs.true172

cond.end167.cond.false203_crit_edge:              ; preds = %cond.end167
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

land.lhs.true172:                                 ; preds = %cond.end167
  %funcs175 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %74 = ptrtoint ptr %funcs175 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %funcs175, align 4
  %tobool176.not = icmp eq ptr %75, null
  br i1 %tobool176.not, label %land.lhs.true172.cond.false203_crit_edge, label %land.lhs.true177

land.lhs.true172.cond.false203_crit_edge:         ; preds = %land.lhs.true172
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

land.lhs.true177:                                 ; preds = %land.lhs.true172
  %sriov_wreg181 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %75, i32 0, i32 12
  %76 = ptrtoint ptr %sriov_wreg181 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %sriov_wreg181, align 4
  %tobool182.not = icmp eq ptr %77, null
  br i1 %tobool182.not, label %land.lhs.true177.cond.false203_crit_edge, label %cond.true183

land.lhs.true177.cond.false203_crit_edge:         ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

cond.true183:                                     ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx189 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %78 = ptrtoint ptr %arrayidx189 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %arrayidx189, align 8
  %arrayidx191 = getelementptr i32, ptr %79, i32 1
  %80 = ptrtoint ptr %arrayidx191 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %arrayidx191, align 4
  %add192 = add i32 %81, 209
  %add197 = shl i32 %81, 16
  %shl198 = add i32 %add197, 86376448
  %conv200 = zext i8 %sram_sel to i32
  %shl201 = shl nuw nsw i32 %conv200, 4
  %or199 = or i32 %shl198, %shl201
  %or202 = or i32 %or199, 1
  tail call void %77(ptr noundef %adev, i32 noundef %add192, i32 noundef %or202, i32 noundef 0, i32 noundef 16) #7
  br label %do.end221

cond.false203:                                    ; preds = %land.lhs.true177.cond.false203_crit_edge, %land.lhs.true172.cond.false203_crit_edge, %cond.end167.cond.false203_crit_edge
  %arrayidx205 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %82 = ptrtoint ptr %arrayidx205 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %arrayidx205, align 8
  %arrayidx207 = getelementptr i32, ptr %83, i32 1
  %84 = ptrtoint ptr %arrayidx207 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %arrayidx207, align 4
  %add208 = add i32 %85, 209
  %add213 = shl i32 %85, 16
  %shl214 = add i32 %add213, 86376448
  %conv216 = zext i8 %sram_sel to i32
  %shl217 = shl nuw nsw i32 %conv216, 4
  %or215 = or i32 %shl214, %shl217
  %or218 = or i32 %or215, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add208, i32 noundef %or218, i32 noundef 0) #7
  br label %do.end221

do.end221:                                        ; preds = %cond.false203, %cond.true183
  %86 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %cg_flags, align 8
  %and223 = and i32 %87, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and223)
  %tobool224.not = icmp eq i32 %and223, 0
  %.918 = select i1 %tobool224.not, i32 260, i32 261
  %88 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %virt, align 8
  %and234 = and i32 %89, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and234)
  %tobool235.not = icmp eq i32 %and234, 0
  br i1 %tobool235.not, label %do.end221.cond.false257_crit_edge, label %land.lhs.true236

do.end221.cond.false257_crit_edge:                ; preds = %do.end221
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false257

land.lhs.true236:                                 ; preds = %do.end221
  %funcs239 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %90 = ptrtoint ptr %funcs239 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %funcs239, align 4
  %tobool240.not = icmp eq ptr %91, null
  br i1 %tobool240.not, label %land.lhs.true236.cond.false257_crit_edge, label %land.lhs.true241

land.lhs.true236.cond.false257_crit_edge:         ; preds = %land.lhs.true236
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false257

land.lhs.true241:                                 ; preds = %land.lhs.true236
  %sriov_wreg245 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %91, i32 0, i32 12
  %92 = ptrtoint ptr %sriov_wreg245 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %sriov_wreg245, align 4
  %tobool246.not = icmp eq ptr %93, null
  br i1 %tobool246.not, label %land.lhs.true241.cond.false257_crit_edge, label %cond.true247

land.lhs.true241.cond.false257_crit_edge:         ; preds = %land.lhs.true241
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false257

cond.true247:                                     ; preds = %land.lhs.true241
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx253 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %94 = ptrtoint ptr %arrayidx253 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx253, align 8
  %arrayidx255 = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx255 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx255, align 4
  %add256 = add i32 %97, 210
  tail call void %93(ptr noundef %adev, i32 noundef %add256, i32 noundef %.918, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end263

cond.false257:                                    ; preds = %land.lhs.true241.cond.false257_crit_edge, %land.lhs.true236.cond.false257_crit_edge, %do.end221.cond.false257_crit_edge
  %arrayidx259 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %98 = ptrtoint ptr %arrayidx259 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx259, align 8
  %arrayidx261 = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx261 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx261, align 4
  %add262 = add i32 %101, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add262, i32 noundef %.918, i32 noundef 0) #7
  br label %cond.end263

cond.end263:                                      ; preds = %cond.false257, %cond.true247
  %102 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %virt, align 8
  %and266 = and i32 %103, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and266)
  %tobool267.not = icmp eq i32 %and266, 0
  br i1 %tobool267.not, label %cond.end263.cond.false289_crit_edge, label %land.lhs.true268

cond.end263.cond.false289_crit_edge:              ; preds = %cond.end263
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false289

land.lhs.true268:                                 ; preds = %cond.end263
  %funcs271 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %104 = ptrtoint ptr %funcs271 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %funcs271, align 4
  %tobool272.not = icmp eq ptr %105, null
  br i1 %tobool272.not, label %land.lhs.true268.cond.false289_crit_edge, label %land.lhs.true273

land.lhs.true268.cond.false289_crit_edge:         ; preds = %land.lhs.true268
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false289

land.lhs.true273:                                 ; preds = %land.lhs.true268
  %sriov_wreg277 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %105, i32 0, i32 12
  %106 = ptrtoint ptr %sriov_wreg277 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %sriov_wreg277, align 4
  %tobool278.not = icmp eq ptr %107, null
  br i1 %tobool278.not, label %land.lhs.true273.cond.false289_crit_edge, label %cond.true279

land.lhs.true273.cond.false289_crit_edge:         ; preds = %land.lhs.true273
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false289

cond.true279:                                     ; preds = %land.lhs.true273
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx285 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %108 = ptrtoint ptr %arrayidx285 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %arrayidx285, align 8
  %arrayidx287 = getelementptr i32, ptr %109, i32 1
  %110 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx287, align 4
  %add288 = add i32 %111, 211
  tail call void %107(ptr noundef %adev, i32 noundef %add288, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end295

cond.false289:                                    ; preds = %land.lhs.true273.cond.false289_crit_edge, %land.lhs.true268.cond.false289_crit_edge, %cond.end263.cond.false289_crit_edge
  %arrayidx291 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %112 = ptrtoint ptr %arrayidx291 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %arrayidx291, align 8
  %arrayidx293 = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx293 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx293, align 4
  %add294 = add i32 %115, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add294, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end295

cond.end295:                                      ; preds = %cond.false289, %cond.true279
  %116 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %virt, align 8
  %and298 = and i32 %117, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and298)
  %tobool299.not = icmp eq i32 %and298, 0
  br i1 %tobool299.not, label %cond.end295.cond.false331_crit_edge, label %land.lhs.true300

cond.end295.cond.false331_crit_edge:              ; preds = %cond.end295
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false331

land.lhs.true300:                                 ; preds = %cond.end295
  %funcs303 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %118 = ptrtoint ptr %funcs303 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %funcs303, align 4
  %tobool304.not = icmp eq ptr %119, null
  br i1 %tobool304.not, label %land.lhs.true300.cond.false331_crit_edge, label %land.lhs.true305

land.lhs.true300.cond.false331_crit_edge:         ; preds = %land.lhs.true300
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false331

land.lhs.true305:                                 ; preds = %land.lhs.true300
  %sriov_wreg309 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %119, i32 0, i32 12
  %120 = ptrtoint ptr %sriov_wreg309 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %sriov_wreg309, align 4
  %tobool310.not = icmp eq ptr %121, null
  br i1 %tobool310.not, label %land.lhs.true305.cond.false331_crit_edge, label %cond.true311

land.lhs.true305.cond.false331_crit_edge:         ; preds = %land.lhs.true305
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false331

cond.true311:                                     ; preds = %land.lhs.true305
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx317 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %122 = ptrtoint ptr %arrayidx317 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx317, align 8
  %arrayidx319 = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx319 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx319, align 4
  %add320 = add i32 %125, 209
  %add325 = shl i32 %125, 16
  %shl326 = add i32 %add325, 86769664
  %conv328 = zext i8 %sram_sel to i32
  %shl329 = shl nuw nsw i32 %conv328, 4
  %or327 = or i32 %shl326, %shl329
  %or330 = or i32 %or327, 1
  tail call void %121(ptr noundef %adev, i32 noundef %add320, i32 noundef %or330, i32 noundef 0, i32 noundef 16) #7
  br label %do.body350

cond.false331:                                    ; preds = %land.lhs.true305.cond.false331_crit_edge, %land.lhs.true300.cond.false331_crit_edge, %cond.end295.cond.false331_crit_edge
  %arrayidx333 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %126 = ptrtoint ptr %arrayidx333 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %arrayidx333, align 8
  %arrayidx335 = getelementptr i32, ptr %127, i32 1
  %128 = ptrtoint ptr %arrayidx335 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx335, align 4
  %add336 = add i32 %129, 209
  %add341 = shl i32 %129, 16
  %shl342 = add i32 %add341, 86769664
  %conv344 = zext i8 %sram_sel to i32
  %shl345 = shl nuw nsw i32 %conv344, 4
  %or343 = or i32 %shl342, %shl345
  %or346 = or i32 %or343, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add336, i32 noundef %or346, i32 noundef 0) #7
  br label %do.body350

do.body350:                                       ; preds = %cond.false331, %cond.true311
  %130 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %virt, align 8
  %and353 = and i32 %131, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and353)
  %tobool354.not = icmp eq i32 %and353, 0
  br i1 %tobool354.not, label %do.body350.cond.false376_crit_edge, label %land.lhs.true355

do.body350.cond.false376_crit_edge:               ; preds = %do.body350
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false376

land.lhs.true355:                                 ; preds = %do.body350
  %funcs358 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %132 = ptrtoint ptr %funcs358 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %funcs358, align 4
  %tobool359.not = icmp eq ptr %133, null
  br i1 %tobool359.not, label %land.lhs.true355.cond.false376_crit_edge, label %land.lhs.true360

land.lhs.true355.cond.false376_crit_edge:         ; preds = %land.lhs.true355
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false376

land.lhs.true360:                                 ; preds = %land.lhs.true355
  %sriov_wreg364 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %133, i32 0, i32 12
  %134 = ptrtoint ptr %sriov_wreg364 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %sriov_wreg364, align 4
  %tobool365.not = icmp eq ptr %135, null
  br i1 %tobool365.not, label %land.lhs.true360.cond.false376_crit_edge, label %cond.true366

land.lhs.true360.cond.false376_crit_edge:         ; preds = %land.lhs.true360
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false376

cond.true366:                                     ; preds = %land.lhs.true360
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx372 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %136 = ptrtoint ptr %arrayidx372 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %arrayidx372, align 8
  %arrayidx374 = getelementptr i32, ptr %137, i32 1
  %138 = ptrtoint ptr %arrayidx374 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %arrayidx374, align 4
  %add375 = add i32 %139, 210
  tail call void %135(ptr noundef %adev, i32 noundef %add375, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end382

cond.false376:                                    ; preds = %land.lhs.true360.cond.false376_crit_edge, %land.lhs.true355.cond.false376_crit_edge, %do.body350.cond.false376_crit_edge
  %arrayidx378 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %140 = ptrtoint ptr %arrayidx378 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx378, align 8
  %arrayidx380 = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx380 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx380, align 4
  %add381 = add i32 %143, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add381, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end382

cond.end382:                                      ; preds = %cond.false376, %cond.true366
  %144 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %virt, align 8
  %and385 = and i32 %145, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and385)
  %tobool386.not = icmp eq i32 %and385, 0
  br i1 %tobool386.not, label %cond.end382.cond.false408_crit_edge, label %land.lhs.true387

cond.end382.cond.false408_crit_edge:              ; preds = %cond.end382
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false408

land.lhs.true387:                                 ; preds = %cond.end382
  %funcs390 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %146 = ptrtoint ptr %funcs390 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %funcs390, align 4
  %tobool391.not = icmp eq ptr %147, null
  br i1 %tobool391.not, label %land.lhs.true387.cond.false408_crit_edge, label %land.lhs.true392

land.lhs.true387.cond.false408_crit_edge:         ; preds = %land.lhs.true387
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false408

land.lhs.true392:                                 ; preds = %land.lhs.true387
  %sriov_wreg396 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %147, i32 0, i32 12
  %148 = ptrtoint ptr %sriov_wreg396 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %sriov_wreg396, align 4
  %tobool397.not = icmp eq ptr %149, null
  br i1 %tobool397.not, label %land.lhs.true392.cond.false408_crit_edge, label %cond.true398

land.lhs.true392.cond.false408_crit_edge:         ; preds = %land.lhs.true392
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false408

cond.true398:                                     ; preds = %land.lhs.true392
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx404 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %150 = ptrtoint ptr %arrayidx404 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %arrayidx404, align 8
  %arrayidx406 = getelementptr i32, ptr %151, i32 1
  %152 = ptrtoint ptr %arrayidx406 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx406, align 4
  %add407 = add i32 %153, 211
  tail call void %149(ptr noundef %adev, i32 noundef %add407, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end414

cond.false408:                                    ; preds = %land.lhs.true392.cond.false408_crit_edge, %land.lhs.true387.cond.false408_crit_edge, %cond.end382.cond.false408_crit_edge
  %arrayidx410 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %154 = ptrtoint ptr %arrayidx410 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %arrayidx410, align 8
  %arrayidx412 = getelementptr i32, ptr %155, i32 1
  %156 = ptrtoint ptr %arrayidx412 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %arrayidx412, align 4
  %add413 = add i32 %157, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add413, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end414

cond.end414:                                      ; preds = %cond.false408, %cond.true398
  %158 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %virt, align 8
  %and417 = and i32 %159, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and417)
  %tobool418.not = icmp eq i32 %and417, 0
  br i1 %tobool418.not, label %cond.end414.cond.false450_crit_edge, label %land.lhs.true419

cond.end414.cond.false450_crit_edge:              ; preds = %cond.end414
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450

land.lhs.true419:                                 ; preds = %cond.end414
  %funcs422 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %160 = ptrtoint ptr %funcs422 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %funcs422, align 4
  %tobool423.not = icmp eq ptr %161, null
  br i1 %tobool423.not, label %land.lhs.true419.cond.false450_crit_edge, label %land.lhs.true424

land.lhs.true419.cond.false450_crit_edge:         ; preds = %land.lhs.true419
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450

land.lhs.true424:                                 ; preds = %land.lhs.true419
  %sriov_wreg428 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %161, i32 0, i32 12
  %162 = ptrtoint ptr %sriov_wreg428 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %sriov_wreg428, align 4
  %tobool429.not = icmp eq ptr %163, null
  br i1 %tobool429.not, label %land.lhs.true424.cond.false450_crit_edge, label %cond.true430

land.lhs.true424.cond.false450_crit_edge:         ; preds = %land.lhs.true424
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450

cond.true430:                                     ; preds = %land.lhs.true424
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx436 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %164 = ptrtoint ptr %arrayidx436 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %arrayidx436, align 8
  %arrayidx438 = getelementptr i32, ptr %165, i32 1
  %166 = ptrtoint ptr %arrayidx438 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %arrayidx438, align 4
  %add439 = add i32 %167, 209
  %add444 = shl i32 %167, 16
  %shl445 = add i32 %add444, 86638592
  %conv447 = zext i8 %sram_sel to i32
  %shl448 = shl nuw nsw i32 %conv447, 4
  %or446 = or i32 %shl445, %shl448
  %or449 = or i32 %or446, 1
  tail call void %163(ptr noundef %adev, i32 noundef %add439, i32 noundef %or449, i32 noundef 0, i32 noundef 16) #7
  br label %do.body469

cond.false450:                                    ; preds = %land.lhs.true424.cond.false450_crit_edge, %land.lhs.true419.cond.false450_crit_edge, %cond.end414.cond.false450_crit_edge
  %arrayidx452 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %168 = ptrtoint ptr %arrayidx452 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx452, align 8
  %arrayidx454 = getelementptr i32, ptr %169, i32 1
  %170 = ptrtoint ptr %arrayidx454 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %arrayidx454, align 4
  %add455 = add i32 %171, 209
  %add460 = shl i32 %171, 16
  %shl461 = add i32 %add460, 86638592
  %conv463 = zext i8 %sram_sel to i32
  %shl464 = shl nuw nsw i32 %conv463, 4
  %or462 = or i32 %shl461, %shl464
  %or465 = or i32 %or462, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add455, i32 noundef %or465, i32 noundef 0) #7
  br label %do.body469

do.body469:                                       ; preds = %cond.false450, %cond.true430
  %172 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %virt, align 8
  %and472 = and i32 %173, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and472)
  %tobool473.not = icmp eq i32 %and472, 0
  br i1 %tobool473.not, label %do.body469.cond.false495_crit_edge, label %land.lhs.true474

do.body469.cond.false495_crit_edge:               ; preds = %do.body469
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495

land.lhs.true474:                                 ; preds = %do.body469
  %funcs477 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %174 = ptrtoint ptr %funcs477 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %funcs477, align 4
  %tobool478.not = icmp eq ptr %175, null
  br i1 %tobool478.not, label %land.lhs.true474.cond.false495_crit_edge, label %land.lhs.true479

land.lhs.true474.cond.false495_crit_edge:         ; preds = %land.lhs.true474
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495

land.lhs.true479:                                 ; preds = %land.lhs.true474
  %sriov_wreg483 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %175, i32 0, i32 12
  %176 = ptrtoint ptr %sriov_wreg483 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %sriov_wreg483, align 4
  %tobool484.not = icmp eq ptr %177, null
  br i1 %tobool484.not, label %land.lhs.true479.cond.false495_crit_edge, label %cond.true485

land.lhs.true479.cond.false495_crit_edge:         ; preds = %land.lhs.true479
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495

cond.true485:                                     ; preds = %land.lhs.true479
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx491 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %178 = ptrtoint ptr %arrayidx491 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %arrayidx491, align 8
  %arrayidx493 = getelementptr i32, ptr %179, i32 1
  %180 = ptrtoint ptr %arrayidx493 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %arrayidx493, align 4
  %add494 = add i32 %181, 210
  tail call void %177(ptr noundef %adev, i32 noundef %add494, i32 noundef 1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end501

cond.false495:                                    ; preds = %land.lhs.true479.cond.false495_crit_edge, %land.lhs.true474.cond.false495_crit_edge, %do.body469.cond.false495_crit_edge
  %arrayidx497 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %182 = ptrtoint ptr %arrayidx497 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %arrayidx497, align 8
  %arrayidx499 = getelementptr i32, ptr %183, i32 1
  %184 = ptrtoint ptr %arrayidx499 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %arrayidx499, align 4
  %add500 = add i32 %185, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add500, i32 noundef 1, i32 noundef 0) #7
  br label %cond.end501

cond.end501:                                      ; preds = %cond.false495, %cond.true485
  %186 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %virt, align 8
  %and504 = and i32 %187, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and504)
  %tobool505.not = icmp eq i32 %and504, 0
  br i1 %tobool505.not, label %cond.end501.cond.false527_crit_edge, label %land.lhs.true506

cond.end501.cond.false527_crit_edge:              ; preds = %cond.end501
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false527

land.lhs.true506:                                 ; preds = %cond.end501
  %funcs509 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %188 = ptrtoint ptr %funcs509 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %funcs509, align 4
  %tobool510.not = icmp eq ptr %189, null
  br i1 %tobool510.not, label %land.lhs.true506.cond.false527_crit_edge, label %land.lhs.true511

land.lhs.true506.cond.false527_crit_edge:         ; preds = %land.lhs.true506
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false527

land.lhs.true511:                                 ; preds = %land.lhs.true506
  %sriov_wreg515 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %189, i32 0, i32 12
  %190 = ptrtoint ptr %sriov_wreg515 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %sriov_wreg515, align 4
  %tobool516.not = icmp eq ptr %191, null
  br i1 %tobool516.not, label %land.lhs.true511.cond.false527_crit_edge, label %cond.true517

land.lhs.true511.cond.false527_crit_edge:         ; preds = %land.lhs.true511
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false527

cond.true517:                                     ; preds = %land.lhs.true511
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx523 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %192 = ptrtoint ptr %arrayidx523 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %arrayidx523, align 8
  %arrayidx525 = getelementptr i32, ptr %193, i32 1
  %194 = ptrtoint ptr %arrayidx525 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx525, align 4
  %add526 = add i32 %195, 211
  tail call void %191(ptr noundef %adev, i32 noundef %add526, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end533

cond.false527:                                    ; preds = %land.lhs.true511.cond.false527_crit_edge, %land.lhs.true506.cond.false527_crit_edge, %cond.end501.cond.false527_crit_edge
  %arrayidx529 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %196 = ptrtoint ptr %arrayidx529 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx529, align 8
  %arrayidx531 = getelementptr i32, ptr %197, i32 1
  %198 = ptrtoint ptr %arrayidx531 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx531, align 4
  %add532 = add i32 %199, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add532, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end533

cond.end533:                                      ; preds = %cond.false527, %cond.true517
  %200 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %virt, align 8
  %and536 = and i32 %201, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and536)
  %tobool537.not = icmp eq i32 %and536, 0
  br i1 %tobool537.not, label %cond.end533.cond.false569_crit_edge, label %land.lhs.true538

cond.end533.cond.false569_crit_edge:              ; preds = %cond.end533
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false569

land.lhs.true538:                                 ; preds = %cond.end533
  %funcs541 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %202 = ptrtoint ptr %funcs541 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %funcs541, align 4
  %tobool542.not = icmp eq ptr %203, null
  br i1 %tobool542.not, label %land.lhs.true538.cond.false569_crit_edge, label %land.lhs.true543

land.lhs.true538.cond.false569_crit_edge:         ; preds = %land.lhs.true538
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false569

land.lhs.true543:                                 ; preds = %land.lhs.true538
  %sriov_wreg547 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %203, i32 0, i32 12
  %204 = ptrtoint ptr %sriov_wreg547 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %sriov_wreg547, align 4
  %tobool548.not = icmp eq ptr %205, null
  br i1 %tobool548.not, label %land.lhs.true543.cond.false569_crit_edge, label %cond.true549

land.lhs.true543.cond.false569_crit_edge:         ; preds = %land.lhs.true543
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false569

cond.true549:                                     ; preds = %land.lhs.true543
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx555 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %206 = ptrtoint ptr %arrayidx555 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %arrayidx555, align 8
  %arrayidx557 = getelementptr i32, ptr %207, i32 1
  %208 = ptrtoint ptr %arrayidx557 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %arrayidx557, align 4
  %add558 = add i32 %209, 209
  %add563 = shl i32 %209, 16
  %shl564 = add i32 %add563, 65273856
  %conv566 = zext i8 %sram_sel to i32
  %shl567 = shl nuw nsw i32 %conv566, 4
  %or565 = or i32 %shl564, %shl567
  %or568 = or i32 %or565, 1
  tail call void %205(ptr noundef %adev, i32 noundef %add558, i32 noundef %or568, i32 noundef 0, i32 noundef 16) #7
  br label %do.body588

cond.false569:                                    ; preds = %land.lhs.true543.cond.false569_crit_edge, %land.lhs.true538.cond.false569_crit_edge, %cond.end533.cond.false569_crit_edge
  %arrayidx571 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %210 = ptrtoint ptr %arrayidx571 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %arrayidx571, align 8
  %arrayidx573 = getelementptr i32, ptr %211, i32 1
  %212 = ptrtoint ptr %arrayidx573 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %arrayidx573, align 4
  %add574 = add i32 %213, 209
  %add579 = shl i32 %213, 16
  %shl580 = add i32 %add579, 65273856
  %conv582 = zext i8 %sram_sel to i32
  %shl583 = shl nuw nsw i32 %conv582, 4
  %or581 = or i32 %shl580, %shl583
  %or584 = or i32 %or581, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add574, i32 noundef %or584, i32 noundef 0) #7
  br label %do.body588

do.body588:                                       ; preds = %cond.false569, %cond.true549
  %214 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %virt, align 8
  %and591 = and i32 %215, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and591)
  %tobool592.not = icmp eq i32 %and591, 0
  br i1 %tobool592.not, label %do.body588.cond.false614_crit_edge, label %land.lhs.true593

do.body588.cond.false614_crit_edge:               ; preds = %do.body588
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

land.lhs.true593:                                 ; preds = %do.body588
  %funcs596 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %216 = ptrtoint ptr %funcs596 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %funcs596, align 4
  %tobool597.not = icmp eq ptr %217, null
  br i1 %tobool597.not, label %land.lhs.true593.cond.false614_crit_edge, label %land.lhs.true598

land.lhs.true593.cond.false614_crit_edge:         ; preds = %land.lhs.true593
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

land.lhs.true598:                                 ; preds = %land.lhs.true593
  %sriov_wreg602 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %217, i32 0, i32 12
  %218 = ptrtoint ptr %sriov_wreg602 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %sriov_wreg602, align 4
  %tobool603.not = icmp eq ptr %219, null
  br i1 %tobool603.not, label %land.lhs.true598.cond.false614_crit_edge, label %cond.true604

land.lhs.true598.cond.false614_crit_edge:         ; preds = %land.lhs.true598
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

cond.true604:                                     ; preds = %land.lhs.true598
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx610 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %220 = ptrtoint ptr %arrayidx610 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %arrayidx610, align 8
  %arrayidx612 = getelementptr i32, ptr %221, i32 1
  %222 = ptrtoint ptr %arrayidx612 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %arrayidx612, align 4
  %add613 = add i32 %223, 210
  tail call void %219(ptr noundef %adev, i32 noundef %add613, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end620

cond.false614:                                    ; preds = %land.lhs.true598.cond.false614_crit_edge, %land.lhs.true593.cond.false614_crit_edge, %do.body588.cond.false614_crit_edge
  %arrayidx616 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %224 = ptrtoint ptr %arrayidx616 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %arrayidx616, align 8
  %arrayidx618 = getelementptr i32, ptr %225, i32 1
  %226 = ptrtoint ptr %arrayidx618 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %arrayidx618, align 4
  %add619 = add i32 %227, 210
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add619, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end620

cond.end620:                                      ; preds = %cond.false614, %cond.true604
  %228 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load i32, ptr %virt, align 8
  %and623 = and i32 %229, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and623)
  %tobool624.not = icmp eq i32 %and623, 0
  br i1 %tobool624.not, label %cond.end620.cond.false646_crit_edge, label %land.lhs.true625

cond.end620.cond.false646_crit_edge:              ; preds = %cond.end620
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false646

land.lhs.true625:                                 ; preds = %cond.end620
  %funcs628 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %230 = ptrtoint ptr %funcs628 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %funcs628, align 4
  %tobool629.not = icmp eq ptr %231, null
  br i1 %tobool629.not, label %land.lhs.true625.cond.false646_crit_edge, label %land.lhs.true630

land.lhs.true625.cond.false646_crit_edge:         ; preds = %land.lhs.true625
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false646

land.lhs.true630:                                 ; preds = %land.lhs.true625
  %sriov_wreg634 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %231, i32 0, i32 12
  %232 = ptrtoint ptr %sriov_wreg634 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %sriov_wreg634, align 4
  %tobool635.not = icmp eq ptr %233, null
  br i1 %tobool635.not, label %land.lhs.true630.cond.false646_crit_edge, label %cond.true636

land.lhs.true630.cond.false646_crit_edge:         ; preds = %land.lhs.true630
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false646

cond.true636:                                     ; preds = %land.lhs.true630
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx642 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %234 = ptrtoint ptr %arrayidx642 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %arrayidx642, align 8
  %arrayidx644 = getelementptr i32, ptr %235, i32 1
  %236 = ptrtoint ptr %arrayidx644 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load i32, ptr %arrayidx644, align 4
  %add645 = add i32 %237, 211
  tail call void %233(ptr noundef %adev, i32 noundef %add645, i32 noundef -1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end652

cond.false646:                                    ; preds = %land.lhs.true630.cond.false646_crit_edge, %land.lhs.true625.cond.false646_crit_edge, %cond.end620.cond.false646_crit_edge
  %arrayidx648 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %238 = ptrtoint ptr %arrayidx648 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %arrayidx648, align 8
  %arrayidx650 = getelementptr i32, ptr %239, i32 1
  %240 = ptrtoint ptr %arrayidx650 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %arrayidx650, align 4
  %add651 = add i32 %241, 211
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add651, i32 noundef -1, i32 noundef 0) #7
  br label %cond.end652

cond.end652:                                      ; preds = %cond.false646, %cond.true636
  %242 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load i32, ptr %virt, align 8
  %and655 = and i32 %243, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and655)
  %tobool656.not = icmp eq i32 %and655, 0
  br i1 %tobool656.not, label %cond.end652.cond.false688_crit_edge, label %land.lhs.true657

cond.end652.cond.false688_crit_edge:              ; preds = %cond.end652
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false688

land.lhs.true657:                                 ; preds = %cond.end652
  %funcs660 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %244 = ptrtoint ptr %funcs660 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %funcs660, align 4
  %tobool661.not = icmp eq ptr %245, null
  br i1 %tobool661.not, label %land.lhs.true657.cond.false688_crit_edge, label %land.lhs.true662

land.lhs.true657.cond.false688_crit_edge:         ; preds = %land.lhs.true657
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false688

land.lhs.true662:                                 ; preds = %land.lhs.true657
  %sriov_wreg666 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %245, i32 0, i32 12
  %246 = ptrtoint ptr %sriov_wreg666 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load ptr, ptr %sriov_wreg666, align 4
  %tobool667.not = icmp eq ptr %247, null
  br i1 %tobool667.not, label %land.lhs.true662.cond.false688_crit_edge, label %cond.true668

land.lhs.true662.cond.false688_crit_edge:         ; preds = %land.lhs.true662
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false688

cond.true668:                                     ; preds = %land.lhs.true662
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx674 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %248 = ptrtoint ptr %arrayidx674 to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %arrayidx674, align 8
  %arrayidx676 = getelementptr i32, ptr %249, i32 1
  %250 = ptrtoint ptr %arrayidx676 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %arrayidx676, align 4
  %add677 = add i32 %251, 209
  %add682 = shl i32 %251, 16
  %shl683 = add i32 %add682, 65404928
  %conv685 = zext i8 %sram_sel to i32
  %shl686 = shl nuw nsw i32 %conv685, 4
  %or684 = or i32 %shl683, %shl686
  %or687 = or i32 %or684, 1
  tail call void %247(ptr noundef %adev, i32 noundef %add677, i32 noundef %or687, i32 noundef 0, i32 noundef 16) #7
  br label %do.end706

cond.false688:                                    ; preds = %land.lhs.true662.cond.false688_crit_edge, %land.lhs.true657.cond.false688_crit_edge, %cond.end652.cond.false688_crit_edge
  %arrayidx690 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %252 = ptrtoint ptr %arrayidx690 to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load ptr, ptr %arrayidx690, align 8
  %arrayidx692 = getelementptr i32, ptr %253, i32 1
  %254 = ptrtoint ptr %arrayidx692 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load i32, ptr %arrayidx692, align 4
  %add693 = add i32 %255, 209
  %add698 = shl i32 %255, 16
  %shl699 = add i32 %add698, 65404928
  %conv701 = zext i8 %sram_sel to i32
  %shl702 = shl nuw nsw i32 %conv701, 4
  %or700 = or i32 %shl699, %shl702
  %or703 = or i32 %or700, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add693, i32 noundef %or703, i32 noundef 0) #7
  br label %do.end706

do.end706:                                        ; preds = %cond.false688, %cond.true668
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @jpeg_v1_0_start(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #6

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 61)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 61)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !9, !10, !11, !12, !14, !16, !18, !20, !21, !22, !23, !25, !27, !29, !31, !33, !35, !37, !39, !40, !41, !42, !43, !45, !46, !47, !49, !50, !52, !53, !55, !56, !58, !59, !61, !62, !63, !64, !65, !66, !68, !69, !70, !71, !73, !74, !75, !77, !78, !79, !81, !82, !83, !85, !86, !87, !89, !90, !91, !93, !94, !96, !97, !98, !100, !101, !102, !104, !105, !107, !108, !109, !110, !112, !114, !116, !117, !118, !120}
!llvm.module.flags = !{!121, !122, !123, !124, !125, !126, !127, !128}
!llvm.ident = !{!129}

!0 = !{ptr @vcn_v1_0_ip_block, !1, !"vcn_v1_0_ip_block", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1993, i32 38}
!2 = !{ptr @.str, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1882, i32 10}
!4 = !{ptr @vcn_v1_0_ip_funcs, !5, !"vcn_v1_0_ip_funcs", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1881, i32 34}
!6 = !{ptr @.str.1, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1969, i32 2}
!8 = !{ptr @.str.2, !7, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @vcn_v1_0_set_dec_ring_funcs._entry, !7, !"_entry", i1 false, i1 false}
!11 = !{ptr @vcn_v1_0_set_dec_ring_funcs._entry_ptr, !7, !"_entry_ptr", i1 false, i1 false}
!12 = !{ptr @vcn_v1_0_dec_ring_vm_funcs, !13, !"vcn_v1_0_dec_ring_vm_funcs", i1 false, i1 false}
!13 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1901, i32 39}
!14 = !{ptr @.str.4, !15, !"<string literal>", i1 false, i1 false}
!15 = !{!"../drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_ring.h", i32 314, i32 3}
!16 = !{ptr @.str.5, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1830, i32 3}
!18 = !{ptr @.str.6, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1979, i32 2}
!20 = !{ptr @.str.7, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @vcn_v1_0_set_enc_ring_funcs._entry, !19, !"_entry", i1 false, i1 false}
!22 = !{ptr @vcn_v1_0_set_enc_ring_funcs._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!23 = !{ptr @vcn_v1_0_enc_ring_vm_funcs, !24, !"vcn_v1_0_enc_ring_vm_funcs", i1 false, i1 false}
!24 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1934, i32 39}
!25 = !{ptr @vcn_v1_0_irq_funcs, !26, !"vcn_v1_0_irq_funcs", i1 false, i1 false}
!26 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1982, i32 42}
!27 = !{ptr @.str.8, !28, !"<string literal>", i1 false, i1 false}
!28 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1722, i32 2}
!29 = !{ptr @.str.9, !30, !"<string literal>", i1 false, i1 false}
!30 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1735, i32 3}
!31 = distinct !{null, !32, !"<string literal>", i1 false, i1 false}
!32 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 121, i32 22}
!33 = !{ptr @.str.11, !34, !"<string literal>", i1 false, i1 false}
!34 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 142, i32 23}
!35 = !{ptr @.str.12, !36, !"<string literal>", i1 false, i1 false}
!36 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1215, i32 3}
!37 = !{ptr @.str.13, !38, !"<string literal>", i1 false, i1 false}
!38 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1227, i32 16}
!39 = !{ptr @.str.14, !38, !"<string literal>", i1 false, i1 false}
!40 = !{ptr @vcn_v1_0_pause_dpg_mode._entry, !38, !"_entry", i1 false, i1 false}
!41 = !{ptr @vcn_v1_0_pause_dpg_mode._entry_ptr, !38, !"_entry_ptr", i1 false, i1 false}
!42 = !{ptr @.str.15, !38, !"<string literal>", i1 false, i1 false}
!43 = !{ptr @vcn_v1_0_pause_dpg_mode._entry.16, !44, !"_entry", i1 false, i1 false}
!44 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1235, i32 5}
!45 = !{ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.17, !44, !"_entry_ptr", i1 false, i1 false}
!46 = !{ptr @.str.18, !44, !"<string literal>", i1 false, i1 false}
!47 = !{ptr @vcn_v1_0_pause_dpg_mode._entry.19, !48, !"_entry", i1 false, i1 false}
!48 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1257, i32 5}
!49 = !{ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.20, !48, !"_entry_ptr", i1 false, i1 false}
!50 = !{ptr @vcn_v1_0_pause_dpg_mode._entry.21, !51, !"_entry", i1 false, i1 false}
!51 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1283, i32 16}
!52 = !{ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.22, !51, !"_entry_ptr", i1 false, i1 false}
!53 = !{ptr @vcn_v1_0_pause_dpg_mode._entry.23, !54, !"_entry", i1 false, i1 false}
!54 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1296, i32 5}
!55 = !{ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.24, !54, !"_entry_ptr", i1 false, i1 false}
!56 = !{ptr @vcn_v1_0_pause_dpg_mode._entry.25, !57, !"_entry", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1318, i32 5}
!58 = !{ptr @vcn_v1_0_pause_dpg_mode._entry_ptr.26, !57, !"_entry_ptr", i1 false, i1 false}
!59 = !{ptr @.str.27, !60, !"<string literal>", i1 false, i1 false}
!60 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 210, i32 3}
!61 = !{ptr @.str.28, !60, !"<string literal>", i1 false, i1 false}
!62 = !{ptr @vcn_v1_0_hw_init._entry, !60, !"_entry", i1 false, i1 false}
!63 = !{ptr @vcn_v1_0_hw_init._entry_ptr, !60, !"_entry_ptr", i1 false, i1 false}
!64 = !{ptr @.str.29, !60, !"<string literal>", i1 false, i1 false}
!65 = !{ptr @.str.30, !60, !"<string literal>", i1 false, i1 false}
!66 = !{ptr @.str.31, !67, !"<string literal>", i1 false, i1 false}
!67 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1345, i32 8}
!68 = !{ptr @vcn_v1_0_wait_for_idle._entry, !67, !"_entry", i1 false, i1 false}
!69 = !{ptr @vcn_v1_0_wait_for_idle._entry_ptr, !67, !"_entry_ptr", i1 false, i1 false}
!70 = !{ptr @.str.32, !67, !"<string literal>", i1 false, i1 false}
!71 = !{ptr @.str.33, !72, !"<string literal>", i1 false, i1 false}
!72 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1165, i32 2}
!73 = !{ptr @vcn_v1_0_stop_dpg_mode._entry, !72, !"_entry", i1 false, i1 false}
!74 = !{ptr @vcn_v1_0_stop_dpg_mode._entry_ptr, !72, !"_entry_ptr", i1 false, i1 false}
!75 = !{ptr @vcn_v1_0_stop_dpg_mode._entry.34, !76, !"_entry", i1 false, i1 false}
!76 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1171, i32 2}
!77 = !{ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.35, !76, !"_entry_ptr", i1 false, i1 false}
!78 = !{ptr @.str.36, !76, !"<string literal>", i1 false, i1 false}
!79 = !{ptr @vcn_v1_0_stop_dpg_mode._entry.37, !80, !"_entry", i1 false, i1 false}
!80 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1174, i32 2}
!81 = !{ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.38, !80, !"_entry_ptr", i1 false, i1 false}
!82 = !{ptr @.str.39, !80, !"<string literal>", i1 false, i1 false}
!83 = !{ptr @vcn_v1_0_stop_dpg_mode._entry.40, !84, !"_entry", i1 false, i1 false}
!84 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1177, i32 2}
!85 = !{ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.41, !84, !"_entry_ptr", i1 false, i1 false}
!86 = !{ptr @.str.42, !84, !"<string literal>", i1 false, i1 false}
!87 = !{ptr @vcn_v1_0_stop_dpg_mode._entry.43, !88, !"_entry", i1 false, i1 false}
!88 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1180, i32 2}
!89 = !{ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.44, !88, !"_entry_ptr", i1 false, i1 false}
!90 = !{ptr @.str.45, !88, !"<string literal>", i1 false, i1 false}
!91 = !{ptr @vcn_v1_0_stop_dpg_mode._entry.46, !92, !"_entry", i1 false, i1 false}
!92 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1182, i32 2}
!93 = !{ptr @vcn_v1_0_stop_dpg_mode._entry_ptr.47, !92, !"_entry_ptr", i1 false, i1 false}
!94 = !{ptr @.str.48, !95, !"<string literal>", i1 false, i1 false}
!95 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1118, i32 2}
!96 = !{ptr @vcn_v1_0_stop_spg_mode._entry, !95, !"_entry", i1 false, i1 false}
!97 = !{ptr @vcn_v1_0_stop_spg_mode._entry_ptr, !95, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @vcn_v1_0_stop_spg_mode._entry.49, !99, !"_entry", i1 false, i1 false}
!99 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1124, i32 2}
!100 = !{ptr @vcn_v1_0_stop_spg_mode._entry_ptr.50, !99, !"_entry_ptr", i1 false, i1 false}
!101 = !{ptr @.str.51, !99, !"<string literal>", i1 false, i1 false}
!102 = !{ptr @vcn_v1_0_stop_spg_mode._entry.52, !103, !"_entry", i1 false, i1 false}
!103 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 1133, i32 2}
!104 = !{ptr @vcn_v1_0_stop_spg_mode._entry_ptr.53, !103, !"_entry_ptr", i1 false, i1 false}
!105 = !{ptr @.str.54, !106, !"<string literal>", i1 false, i1 false}
!106 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 767, i32 3}
!107 = !{ptr @vcn_1_0_enable_static_power_gating._entry, !106, !"_entry", i1 false, i1 false}
!108 = !{ptr @vcn_1_0_enable_static_power_gating._entry_ptr, !106, !"_entry_ptr", i1 false, i1 false}
!109 = !{ptr @.str.55, !106, !"<string literal>", i1 false, i1 false}
!110 = !{ptr @.str.56, !111, !"<string literal>", i1 false, i1 false}
!111 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 871, i32 3}
!112 = !{ptr @.str.57, !113, !"<string literal>", i1 false, i1 false}
!113 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 883, i32 3}
!114 = !{ptr @.str.58, !115, !"<string literal>", i1 false, i1 false}
!115 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 703, i32 3}
!116 = !{ptr @vcn_1_0_disable_static_power_gating._entry, !115, !"_entry", i1 false, i1 false}
!117 = !{ptr @vcn_1_0_disable_static_power_gating._entry_ptr, !115, !"_entry_ptr", i1 false, i1 false}
!118 = !{ptr @vcn_1_0_disable_static_power_gating._entry.59, !119, !"_entry", i1 false, i1 false}
!119 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c", i32 717, i32 3}
!120 = !{ptr @vcn_1_0_disable_static_power_gating._entry_ptr.60, !119, !"_entry_ptr", i1 false, i1 false}
!121 = !{i32 1, !"wchar_size", i32 2}
!122 = !{i32 1, !"min_enum_size", i32 4}
!123 = !{i32 8, !"branch-target-enforcement", i32 0}
!124 = !{i32 8, !"sign-return-address", i32 0}
!125 = !{i32 8, !"sign-return-address-all", i32 0}
!126 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!127 = !{i32 7, !"uwtable", i32 1}
!128 = !{i32 7, !"frame-pointer", i32 2}
!129 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!130 = !{i8 0, i8 2}
!131 = !{i32 0, i32 33}
!132 = !{!"branch_weights", i32 2000, i32 1}
!133 = !{!"branch_weights", i32 1, i32 2000}
