%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% VHSIC Hardware Description Language
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{VHSIC Hardware Description Language}
\label{vhdl}

% Introduction
\subsubsection{Introduction}
\label{vhdl:introduction}
% TODO

% Structural Description
\subsubsection{Structural Description}
\label{vhdl:structuralDescription}
% TODO

% RTL Description
\subsubsection{RTL Description}
\label{vhdl:rtlDescription}
% TODO

% Parametric Hardware Generation
\subsubsection{Parametric Hardware Generation}
\label{vhdl:parametricHardwareGeneration}
% TODO

% Limitations
\subsubsection{Limitations}
\label{vhdl:limitations}
% TODO

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Verilog (IEEE 1364)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Verilog (IEEE 1364)}
\label{verilog}
% TODO

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Hardware Compilation Flow
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\subsection{Hardware Compilation Flow}
\label{hardwareCompilationFlow}
% TODO

% Constraints
\subsubsection{Constraints}
\label{hardwareCompilationFlow:constraints}
% TODO
