module segment_7(
     input [4:0]num,
     output reg [6:0]dig_1,
	  output reg [6:0]dig_2
);
     

 always @(num)
    begin
	 
        case (num) //case statement
            0 : 
					begin
						dig_1 = 7'b0000001;
						dig_2 = 7'b0000001;
					end
            1 : 
					begin
						dig_1 = 7'b1001111;
						dig_2 = 7'b0000001;
					end
            2 : 
					begin
						dig_1 = 7'b0010010;
						dig_2 = 7'b0000001;
					end
            3 : 
					begin
						dig_1 = 7'b0000110;
						dig_2 = 7'b0000001;
					end
            4 : 
					begin
						dig_1 = 7'b1001100;
						dig_2 = 7'b0000001;
					end
            5 : 
					begin
						dig_1 = 7'b0100100;
						dig_2 = 7'b0000001;
					end
            6 : 
					begin
						dig_1 = 7'b0100000;
						dig_2 = 7'b0000001;
					end
            7 : 
					begin
						dig_1 = 7'b0001111;
						dig_2 = 7'b0000001;
					end
            8 : 
					begin
						dig_1 = 7'b0000000;
						dig_2 = 7'b0000001;
					end
            9 : 
					begin
						dig_1 = 7'b0000100;
						dig_2 = 7'b0000001;
					end
            10 :
					begin
						dig_1 = 7'b1111111; 
						dig_2 = 7'b1001111;
					end
				11 :
					begin
						dig_1 = 7'b1001111;
						dig_2 = 7'b1001111;
					end
				12 :
					begin
						dig_1 = 7'b0010010;
						dig_2 = 7'b1001111;
					end
				13 :
					begin
						dig_1 = 7'b0000110;
						dig_2 = 7'b1001111;
					end
				14 :
					begin
						dig_1 = 7'b1001100;
						dig_2 = 7'b1001111;
					end
				15 :
					begin
						dig_1 = 7'b0100100;
						dig_2 = 7'b1001111;
					end
				16 :
					begin
						dig_1 = 7'b0100000;;
						dig_2 = 7'b1001111;
					end
				17 :
					begin
						dig_1 = 7'b0001111;
						dig_2 = 7'b1001111;
					end
				18 :
					begin
						dig_1 = 7'b0000000;
						dig_2 = 7'b1001111;
					end
				19 :
					begin
						dig_1 = 7'b0000100;
						dig_2 = 7'b1001111;
					end
				20 :
					begin
						dig_1 = 7'b1111111;
						dig_2 = 7'b0010010;
					end
				21 :
					begin
						dig_1 = 7'b1001111;
						dig_2 = 7'b0010010;
					end
				22 :
					begin
						dig_1 = 7'b0010010;
						dig_2 = 7'b0010010;
					end
				23 :
					begin
						dig_1 = 7'b0000110;
						dig_2 = 7'b0010010;
					end
				24 :
					begin
						dig_1 = 7'b1001100;
						dig_2 = 7'b0010010;
					end
				25 :
					begin
						dig_1 = 7'b0100100;
						dig_2 = 7'b0010010;
					end
				26 :
					begin
						dig_1 = 7'b0100000;
						dig_2 = 7'b0010010;
					end
				27 :
					begin
						dig_1 = 7'b0001111;
						dig_2 = 7'b0010010;
					end
				28 :
					begin
						dig_1 = 7'b0000000;
						dig_2 = 7'b0010010;
					end
				29 :
					begin
						dig_1 = 7'b0000100;
						dig_2 = 7'b0010010;
					end
				30 :
					begin
						dig_1 = 7'b1111111;
						dig_2 = 7'b0010010;
					end
            default : 
					begin
						dig_1 = 7'b1111111;
						dig_2 = 7'b1111111;	
					end
					
        endcase
		  
    end
    
	 
endmodule
