Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/tibo36/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto ed2261321ebb49bc86a5ac43da88ff0c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot comp4_behav xil_defaultlib.comp4 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp4
Built simulation snapshot comp4_behav
