Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Dec 11 17:19:27 2025
| Host              : Downey-ASUS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_summary -file C:/Drive/Course/ECE_260A/labs/Lab3/Vivado_Files/timing_report.txt
| Design            : fir4csa
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

a[0]
a[10]
a[11]
a[12]
a[13]
a[14]
a[15]
a[1]
a[2]
a[3]
a[4]
a[5]
a[6]
a[7]
a[8]
a[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

s[0]
s[10]
s[11]
s[12]
s[13]
s[14]
s[15]
s[16]
s[17]
s[1]
s[2]
s[3]
s[4]
s[5]
s[6]
s[7]
s[8]
s[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.128        0.000                      0                   66       -0.058       -2.471                     51                   66        2.225        0.000                       0                    83  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.128        0.000                      0                   66       -0.058       -2.471                     51                   66        2.225        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.128ns,  Total Violation        0.000ns
Hold  :           51  Failing Endpoints,  Worst Slack       -0.058ns,  Total Violation       -2.471ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.574ns (33.430%)  route 1.143ns (66.570%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 f  s[9]_i_9/O
                         net (fo=3, unplaced)         0.146     4.290    s[9]_i_9_n_0
                                                                      f  s[17]_i_18/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.380 f  s[17]_i_18/O
                         net (fo=1, unplaced)         0.137     4.517    s[17]_i_18_n_0
                                                                      f  s[17]_i_15/I3
                         LUT6 (Prop_LUT6_I3_O)        0.053     4.570 r  s[17]_i_15/O
                         net (fo=2, unplaced)         0.186     4.756    s[17]_i_15_n_0
                                                                      r  s[14]_i_7/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.794 r  s[14]_i_7/O
                         net (fo=3, unplaced)         0.192     4.986    s[14]_i_7_n_0
                                                                      r  s[12]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.038     5.024 r  s[12]_i_1/O
                         net (fo=1, unplaced)         0.048     5.072    sum[12]
                         FDCE                                         r  s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[12]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[12]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.574ns (33.430%)  route 1.143ns (66.570%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 f  s[9]_i_9/O
                         net (fo=3, unplaced)         0.146     4.290    s[9]_i_9_n_0
                                                                      f  s[17]_i_18/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.380 f  s[17]_i_18/O
                         net (fo=1, unplaced)         0.137     4.517    s[17]_i_18_n_0
                                                                      f  s[17]_i_15/I3
                         LUT6 (Prop_LUT6_I3_O)        0.053     4.570 r  s[17]_i_15/O
                         net (fo=2, unplaced)         0.186     4.756    s[17]_i_15_n_0
                                                                      r  s[14]_i_7/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.794 r  s[14]_i_7/O
                         net (fo=3, unplaced)         0.192     4.986    s[14]_i_7_n_0
                                                                      r  s[13]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.024 r  s[13]_i_1/O
                         net (fo=1, unplaced)         0.048     5.072    sum[13]
                         FDCE                                         r  s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[13]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[13]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.574ns (33.430%)  route 1.143ns (66.570%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 f  s[9]_i_9/O
                         net (fo=3, unplaced)         0.146     4.290    s[9]_i_9_n_0
                                                                      f  s[17]_i_18/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.380 f  s[17]_i_18/O
                         net (fo=1, unplaced)         0.137     4.517    s[17]_i_18_n_0
                                                                      f  s[17]_i_15/I3
                         LUT6 (Prop_LUT6_I3_O)        0.053     4.570 r  s[17]_i_15/O
                         net (fo=2, unplaced)         0.186     4.756    s[17]_i_15_n_0
                                                                      r  s[14]_i_7/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.794 r  s[14]_i_7/O
                         net (fo=3, unplaced)         0.192     4.986    s[14]_i_7_n_0
                                                                      r  s[14]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.024 r  s[14]_i_1/O
                         net (fo=1, unplaced)         0.048     5.072    sum[14]
                         FDCE                                         r  s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[14]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[14]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.574ns (33.430%)  route 1.143ns (66.570%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 r  s[9]_i_9/O
                         net (fo=3, unplaced)         0.146     4.290    s[9]_i_9_n_0
                                                                      r  s[17]_i_18/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.380 r  s[17]_i_18/O
                         net (fo=1, unplaced)         0.137     4.517    s[17]_i_18_n_0
                                                                      r  s[17]_i_15/I3
                         LUT6 (Prop_LUT6_I3_O)        0.053     4.570 f  s[17]_i_15/O
                         net (fo=2, unplaced)         0.186     4.756    s[17]_i_15_n_0
                                                                      f  s[17]_i_6/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.794 r  s[17]_i_6/O
                         net (fo=3, unplaced)         0.192     4.986    s[17]_i_6_n_0
                                                                      r  s[15]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.024 r  s[15]_i_1/O
                         net (fo=1, unplaced)         0.048     5.072    sum[15]
                         FDCE                                         r  s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[15]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[15]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.574ns (33.430%)  route 1.143ns (66.570%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 r  s[9]_i_9/O
                         net (fo=3, unplaced)         0.146     4.290    s[9]_i_9_n_0
                                                                      r  s[17]_i_18/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.380 r  s[17]_i_18/O
                         net (fo=1, unplaced)         0.137     4.517    s[17]_i_18_n_0
                                                                      r  s[17]_i_15/I3
                         LUT6 (Prop_LUT6_I3_O)        0.053     4.570 f  s[17]_i_15/O
                         net (fo=2, unplaced)         0.186     4.756    s[17]_i_15_n_0
                                                                      f  s[17]_i_6/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.794 r  s[17]_i_6/O
                         net (fo=3, unplaced)         0.192     4.986    s[17]_i_6_n_0
                                                                      r  s[16]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.024 r  s[16]_i_1/O
                         net (fo=1, unplaced)         0.048     5.072    sum[16]
                         FDCE                                         r  s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[16]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[16]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.574ns (33.430%)  route 1.143ns (66.570%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 f  s[9]_i_9/O
                         net (fo=3, unplaced)         0.146     4.290    s[9]_i_9_n_0
                                                                      f  s[17]_i_18/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.380 f  s[17]_i_18/O
                         net (fo=1, unplaced)         0.137     4.517    s[17]_i_18_n_0
                                                                      f  s[17]_i_15/I3
                         LUT6 (Prop_LUT6_I3_O)        0.053     4.570 r  s[17]_i_15/O
                         net (fo=2, unplaced)         0.186     4.756    s[17]_i_15_n_0
                                                                      r  s[17]_i_6/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.794 f  s[17]_i_6/O
                         net (fo=3, unplaced)         0.192     4.986    s[17]_i_6_n_0
                                                                      f  s[17]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.024 r  s[17]_i_1/O
                         net (fo=1, unplaced)         0.048     5.072    cla/uut4/C[5]
                         FDCE                                         r  s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[17]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[17]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 cr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.409ns (27.413%)  route 1.083ns (72.587%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[6]/Q
                         net (fo=5, unplaced)         0.109     3.541    p_0_in81_in
                                                                      r  s[8]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.631 r  s[8]_i_2/O
                         net (fo=5, unplaced)         0.204     3.835    s[8]_i_2_n_0
                                                                      r  s[9]_i_5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.873 r  s[9]_i_5/O
                         net (fo=5, unplaced)         0.204     4.077    s[9]_i_5_n_0
                                                                      r  s[7]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.115 f  s[7]_i_3/O
                         net (fo=2, unplaced)         0.140     4.255    s[7]_i_3_n_0
                                                                      f  s[9]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.345 f  s[9]_i_6/O
                         net (fo=3, unplaced)         0.192     4.537    s[9]_i_6_n_0
                                                                      f  s[10]_i_5/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     4.575 r  s[10]_i_5/O
                         net (fo=1, unplaced)         0.186     4.761    s[10]_i_5_n_0
                                                                      r  s[10]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.799 r  s[10]_i_1/O
                         net (fo=1, unplaced)         0.048     4.847    sum[10]
                         FDCE                                         r  s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[10]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[10]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 cr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.484ns (32.681%)  route 0.997ns (67.319%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[3]/Q
                         net (fo=8, unplaced)         0.119     3.551    p_0_in69_in
                                                                      r  s[5]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.641 r  s[5]_i_4/O
                         net (fo=4, unplaced)         0.198     3.839    s[5]_i_4_n_0
                                                                      r  s[6]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.877 r  s[6]_i_6/O
                         net (fo=4, unplaced)         0.117     3.994    s[6]_i_6_n_0
                                                                      r  s[9]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.144 r  s[9]_i_9/O
                         net (fo=3, unplaced)         0.143     4.287    s[9]_i_9_n_0
                                                                      r  s[11]_i_5/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.340 r  s[11]_i_5/O
                         net (fo=1, unplaced)         0.186     4.526    s[11]_i_5_n_0
                                                                      r  s[11]_i_2/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.564 r  s[11]_i_2/O
                         net (fo=1, unplaced)         0.186     4.750    s[11]_i_2_n_0
                                                                      r  s[11]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.788 r  s[11]_i_1/O
                         net (fo=1, unplaced)         0.048     4.836    sum[11]
                         FDCE                                         r  s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[11]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[11]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 cr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.371ns (29.259%)  route 0.897ns (70.741%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[6]/Q
                         net (fo=5, unplaced)         0.109     3.541    p_0_in81_in
                                                                      r  s[8]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.631 r  s[8]_i_2/O
                         net (fo=5, unplaced)         0.204     3.835    s[8]_i_2_n_0
                                                                      r  s[9]_i_5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.873 r  s[9]_i_5/O
                         net (fo=5, unplaced)         0.204     4.077    s[9]_i_5_n_0
                                                                      r  s[7]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.115 r  s[7]_i_3/O
                         net (fo=2, unplaced)         0.140     4.255    s[7]_i_3_n_0
                                                                      r  s[9]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.345 r  s[9]_i_6/O
                         net (fo=3, unplaced)         0.192     4.537    s[9]_i_6_n_0
                                                                      r  s[8]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.575 r  s[8]_i_1/O
                         net (fo=1, unplaced)         0.048     4.623    sum[8]
                         FDCE                                         r  s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[8]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[8]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 cr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.371ns (29.259%)  route 0.897ns (70.741%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  cr_reg[6]/Q
                         net (fo=5, unplaced)         0.109     3.541    p_0_in81_in
                                                                      r  s[8]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.631 r  s[8]_i_2/O
                         net (fo=5, unplaced)         0.204     3.835    s[8]_i_2_n_0
                                                                      r  s[9]_i_5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.873 r  s[9]_i_5/O
                         net (fo=5, unplaced)         0.204     4.077    s[9]_i_5_n_0
                                                                      r  s[7]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.115 r  s[7]_i_3/O
                         net (fo=2, unplaced)         0.140     4.255    s[7]_i_3_n_0
                                                                      r  s[9]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.345 r  s[9]_i_6/O
                         net (fo=3, unplaced)         0.192     4.537    s[9]_i_6_n_0
                                                                      r  s[9]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.575 r  s[9]_i_1/O
                         net (fo=1, unplaced)         0.048     4.623    sum[9]
                         FDCE                                         r  s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     7.927    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[9]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    s_reg[9]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 dr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  dr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  dr_reg[0]/Q
                         net (fo=5, unplaced)         0.056     1.507    dr_reg_n_0_[0]
                                                                      r  s[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.023     1.530 r  s[1]_i_1/O
                         net (fo=1, unplaced)         0.016     1.546    cla/uut1/p_0_in
                         FDCE                                         r  s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[1]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 ar_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            br_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (27.941%)  route 0.098ns (72.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  ar_reg[14]/Q
                         net (fo=3, unplaced)         0.098     1.549    p_1_in114_in
                         FDCE                                         r  br_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[14]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    br_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 br_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (27.941%)  route 0.098ns (72.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  br_reg[14]/Q
                         net (fo=3, unplaced)         0.098     1.549    p_0_in112_in
                         FDCE                                         r  cr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[14]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    cr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 cr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (27.941%)  route 0.098ns (72.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  cr_reg[14]/Q
                         net (fo=3, unplaced)         0.098     1.549    p_0_in113_in
                         FDCE                                         r  dr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  dr_reg[14]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    dr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 ar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  ar_reg[0]/Q
                         net (fo=7, unplaced)         0.060     1.511    ar_reg_n_0_[0]
                                                                      r  s[0]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.023     1.534 r  s[0]_i_1/O
                         net (fo=1, unplaced)         0.016     1.550    ain0[0]
                         FDCE                                         r  s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[0]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 ar_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            br_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  ar_reg[15]/Q
                         net (fo=4, unplaced)         0.101     1.552    p_1_in118_in
                         FDCE                                         r  br_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[15]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    br_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 ar_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            br_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  ar_reg[2]/Q
                         net (fo=4, unplaced)         0.101     1.552    p_1_in66_in
                         FDCE                                         r  br_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[2]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    br_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 ar_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            br_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  ar_reg[8]/Q
                         net (fo=4, unplaced)         0.101     1.552    p_1_in90_in
                         FDCE                                         r  br_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[8]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    br_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 br_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  br_reg[15]/Q
                         net (fo=4, unplaced)         0.101     1.552    p_0_in116_in
                         FDCE                                         r  cr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[15]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    cr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 br_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  br_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  br_reg[2]/Q
                         net (fo=4, unplaced)         0.101     1.552    p_0_in64_in
                         FDCE                                         r  cr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  cr_reg[2]/C
                         clock pessimism             -0.205     1.558    
                         FDCE (Hold_FDCE_C_D)         0.046     1.604    cr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                 -0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.000       3.710                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[13]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[14]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[15]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450                ar_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[12]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[13]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[10]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[11]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[12]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[12]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[13]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225                ar_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[0]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[0]
                                                                      r  s_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.896    s[0]
                                                                      r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[10]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[10]
                                                                      r  s_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.896    s[10]
                                                                      r  s[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[11]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[11]
                                                                      r  s_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.896    s[11]
                                                                      r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[12]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[12]
                                                                      r  s_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.896    s[12]
                                                                      r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[13]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[13]
                                                                      r  s_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.896    s[13]
                                                                      r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[14]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[14]
                                                                      r  s_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.896    s[14]
                                                                      r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[15]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[15]
                                                                      r  s_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.896    s[15]
                                                                      r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[16]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[16]
                                                                      r  s_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.896    s[16]
                                                                      r  s[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[17]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[17]
                                                                      r  s_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.896    s[17]
                                                                      r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 1.036ns (67.228%)  route 0.505ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.584     3.355    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.432 r  s_reg[1]/Q
                         net (fo=1, unplaced)         0.505     3.937    s_OBUF[1]
                                                                      r  s_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     4.896 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.896    s[1]
                                                                      r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[0]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[0]
                                                                      r  s_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.140    s[0]
                                                                      r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[10]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[10]
                                                                      r  s_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.140    s[10]
                                                                      r  s[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[11]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[11]
                                                                      r  s_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.140    s[11]
                                                                      r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[12]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[12]
                                                                      r  s_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.140    s[12]
                                                                      r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[13]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[13]
                                                                      r  s_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.140    s[13]
                                                                      r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[14]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[14]
                                                                      r  s_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.140    s[14]
                                                                      r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[15]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[15]
                                                                      r  s_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.140    s[15]
                                                                      r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[16]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[16]
                                                                      r  s_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.140    s[16]
                                                                      r  s[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[17]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[17]
                                                                      r  s_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.140    s[17]
                                                                      r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.488ns (67.232%)  route 0.238ns (32.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.114     1.413    clk_IBUF_BUFG
                         FDCE                                         r  s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.451 r  s_reg[1]/Q
                         net (fo=1, unplaced)         0.238     1.689    s_OBUF[1]
                                                                      r  s_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.140 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.140    s[1]
                                                                      r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            ar_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[0]_inst/I
                                                                      r  a_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[0]_inst/OUT
                                                                      r  a_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[0]
                         FDCE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[0]/C

Slack:                    inf
  Source:                 a[10]
                            (input port)
  Destination:            ar_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[10] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[10]_inst/I
                                                                      r  a_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[10]_inst/OUT
                                                                      r  a_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[10]
                         FDCE                                         r  ar_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[10]/C

Slack:                    inf
  Source:                 a[11]
                            (input port)
  Destination:            ar_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[11] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[11]_inst/I
                                                                      r  a_IBUF[11]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[11]_inst/OUT
                                                                      r  a_IBUF[11]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[11]
                         FDCE                                         r  ar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[11]/C

Slack:                    inf
  Source:                 a[12]
                            (input port)
  Destination:            ar_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[12] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[12]_inst/I
                                                                      r  a_IBUF[12]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[12]_inst/OUT
                                                                      r  a_IBUF[12]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[12]
                         FDCE                                         r  ar_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[12]/C

Slack:                    inf
  Source:                 a[13]
                            (input port)
  Destination:            ar_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[13] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[13]_inst/I
                                                                      r  a_IBUF[13]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[13]_inst/OUT
                                                                      r  a_IBUF[13]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[13]
                         FDCE                                         r  ar_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[13]/C

Slack:                    inf
  Source:                 a[14]
                            (input port)
  Destination:            ar_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[14] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[14]_inst/I
                                                                      r  a_IBUF[14]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[14]_inst/OUT
                                                                      r  a_IBUF[14]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[14]
                         FDCE                                         r  ar_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[14]/C

Slack:                    inf
  Source:                 a[15]
                            (input port)
  Destination:            ar_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[15]_inst/I
                                                                      r  a_IBUF[15]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[15]_inst/OUT
                                                                      r  a_IBUF[15]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[15]
                         FDCE                                         r  ar_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[15]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            ar_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
                                                                      r  a_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[1]_inst/OUT
                                                                      r  a_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[1]
                         FDCE                                         r  ar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[1]/C

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            ar_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[2]_inst/I
                                                                      r  a_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[2]_inst/OUT
                                                                      r  a_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[2]
                         FDCE                                         r  ar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[2]/C

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            ar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.582ns (53.688%)  route 0.502ns (46.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[3]_inst/I
                                                                      r  a_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  a_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    a_IBUF[3]_inst/OUT
                                                                      r  a_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  a_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.502     1.084    a_IBUF[3]
                         FDCE                                         r  ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        2.439     2.927    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            ar_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[0]_inst/I
                                                                      r  a_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[0]_inst/OUT
                                                                      r  a_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[0]
                         FDCE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[0]/C

Slack:                    inf
  Source:                 a[10]
                            (input port)
  Destination:            ar_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[10] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[10]_inst/I
                                                                      r  a_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[10]_inst/OUT
                                                                      r  a_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[10]
                         FDCE                                         r  ar_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[10]/C

Slack:                    inf
  Source:                 a[11]
                            (input port)
  Destination:            ar_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[11] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[11]_inst/I
                                                                      r  a_IBUF[11]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[11]_inst/OUT
                                                                      r  a_IBUF[11]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[11]
                         FDCE                                         r  ar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[11]/C

Slack:                    inf
  Source:                 a[12]
                            (input port)
  Destination:            ar_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[12] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[12]_inst/I
                                                                      r  a_IBUF[12]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[12]_inst/OUT
                                                                      r  a_IBUF[12]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[12]
                         FDCE                                         r  ar_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[12]/C

Slack:                    inf
  Source:                 a[13]
                            (input port)
  Destination:            ar_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[13] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[13]_inst/I
                                                                      r  a_IBUF[13]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[13]_inst/OUT
                                                                      r  a_IBUF[13]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[13]
                         FDCE                                         r  ar_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[13]/C

Slack:                    inf
  Source:                 a[14]
                            (input port)
  Destination:            ar_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[14] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[14]_inst/I
                                                                      r  a_IBUF[14]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[14]_inst/OUT
                                                                      r  a_IBUF[14]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[14]
                         FDCE                                         r  ar_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[14]/C

Slack:                    inf
  Source:                 a[15]
                            (input port)
  Destination:            ar_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[15] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[15]_inst/I
                                                                      r  a_IBUF[15]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[15]_inst/OUT
                                                                      r  a_IBUF[15]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[15]
                         FDCE                                         r  ar_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[15]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            ar_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
                                                                      r  a_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[1]_inst/OUT
                                                                      r  a_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[1]
                         FDCE                                         r  ar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[1]/C

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            ar_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[2]_inst/I
                                                                      r  a_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[2]_inst/OUT
                                                                      r  a_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[2]
                         FDCE                                         r  ar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[2]/C

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            ar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.790%)  route 0.246ns (53.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[3]_inst/I
                                                                      r  a_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  a_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    a_IBUF[3]_inst/OUT
                                                                      r  a_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  a_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.246     0.462    a_IBUF[3]
                         FDCE                                         r  ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        1.259     1.763    clk_IBUF_BUFG
                         FDCE                                         r  ar_reg[3]/C





