<div align=center><img src="./Pics/MingfeiYu_pic.jpg" alt="MingfeiYu" title="Profile photo" width="540"/></div>
  
## Biography
Mingfei Yu (郁 明非) is currently a first year master candidate at Electrical Engineering and Information Systems, Graduate School of Engineering, University of Tokyo, Japan, under the supervision of [Prof. Masahiro Fujita](https://www.cad.t.u-tokyo.ac.jp/professor.html). His research interest includes the development of scheduling algorithms for the parallelization of modern deep learning implementations, and CAD(logic synthesis, verification, etc) for VLSI. 

- [Resume (Last Update: Dec. 2020)](https://drive.google.com/file/d/1Ax5tl85T7OW8McrOUcXSJBhkZUUTAhqb/view?usp=sharing)

## Education 
- Mar. 2020 - present: Master candidate at EEIS, Graduate School of Engineering, University of Tokyo
- Sept. 2019 - Feb. 2020: Research student at EEIS, Graduate School of Engineering, University of Tokyo
- Sept. 2015 - June 2019: Bachelor at Department of Electrical Engineering, Zhejiang University, China

## Publications
### [ASPDAC'21] A Decomposition-Based Synthesis Algorithm for Sparse Matrix-Vector Multiplication in Parallel Communication Structure
- __Mingfei Yu__, Ruitao Gao and Masahiro Fujita
### [DATE'21] Logic Synthesis for Generalization and Learning Addition
- Yukio Miyasaka, Xinpei Zhang, __Mingfei Yu__, Qingyang Yi and Masahiro Fujita

## Awards & Scholarships
### 2020
- **Honorable Mention(4th Place)** on **CAD Contest at ICCAD: X-value Equivalence Checking**
- **Best Video Award** at **DAC Young Fellow Program**
- **DAC Young Fellow Member**
- **1st Place** on **Programming Contest at IWLS: Machine Learning & Logic Synthesis**

## Research Experience
### Graduate Research Assistant
Fujita Lab, University of Tokyo, Japan
- Sept. 2020 - present
- Advisor: Prof. Masahiro Fujita
- Construct a cyber phisical system with high reliability and performance for the big data processing of IoT and mobile devices
- Develop parallel scheudling algorithms for the high computing performance of deep learning implementations(CNN, Attention, etc)  
- Deisgn high performance FPGA-based CNN Accelerator

