0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/InstructPhaseControl_tb.vhd,1588216784,vhdl,,,,instructphasecontrol_tb,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/regBank_tb.vhd,1587266977,vhdl,,,,regbank_tb,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/reg_24bit_tb.vhd,1588016492,vhdl,,,,reg_24bit_tb,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructPhaseControl.vhd,1588216923,vhdl,,,,instructphasecontrol,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramMemory_tb.vhd,1588014596,vhdl,,,,programmemory_tb,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/programMemory.vhd,1588012504,vhdl,,,,programmemory,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd,1587266977,vhdl,,,,regbank,,,,,,,,
C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd,1587769411,vhdl,,,,reg_24bit,,,,,,,,
