Source Block: hdl/library/axi_dmac/request_generator.v@230:244@HdlStmProcess
  end else begin
    state <= nx_state;
  end
end

always @(posedge clk) begin
  if (rewind_req_valid == 1'b1) begin
    {rew_transfer_id, rew_req_xlast, rew_id} <= rewind_req_data;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    completion_req_valid <= 1'b0;
  end else begin

Diff Content:
- 236   if (rewind_req_valid == 1'b1) begin
+ 236   if (rewind_req_valid == 1'b1 && rewind_req_ready == 1'b1) begin

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_generator.v@222:238
      nx_state = STATE_IDLE;
    end
  endcase
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    state <= STATE_IDLE;
  end else begin
    state <= nx_state;
  end
end

always @(posedge clk) begin
  if (rewind_req_valid == 1'b1) begin
    {rew_transfer_id, rew_req_xlast, rew_id} <= rewind_req_data;
  end

