

================================================================
== Vitis HLS Report for 'v_hcresampler_core_2'
================================================================
* Date:           Fri Nov 15 11:03:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.738 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073938426|  5.334 ns|  5.728 sec|    1|  1073938426|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180  |v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2  |        5|    32771|  26.670 ns|  0.175 ms|    5|  32771|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_1  |        0|  1073938425|  2 ~ 32775|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      70|     538|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     103|    -|
|Register         |        -|     -|     231|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     301|     727|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+
    |grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180  |v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2  |        0|   0|  70|  538|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                      |                                                |        0|   0|  70|  538|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_233_p2     |         +|   0|  0|  20|          13|          13|
    |y_3_fu_258_p2           |         +|   0|  0|  19|          12|           1|
    |cmp36727_i_fu_239_p2    |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln722_fu_253_p2    |      icmp|   0|  0|  19|          12|          12|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln685_fu_213_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln720_fu_221_p3  |    select|   0|  0|   3|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  86|          53|          30|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |HwReg_height_blk_n          |   9|          2|    1|          2|
    |HwReg_height_c27_blk_n      |   9|          2|    1|          2|
    |HwReg_width_blk_n           |   9|          2|    1|          2|
    |HwReg_width_c21_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_done                     |   9|          2|    1|          2|
    |stream_in_hresampled_write  |   9|          2|    1|          2|
    |stream_in_vresampled_read   |   9|          2|    1|          2|
    |y_2_fu_70                   |   9|          2|   12|         24|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 103|         22|   20|         44|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |HwReg_width_read_reg_411                                                |  12|   0|   12|          0|
    |ap_CS_fsm                                                               |   5|   0|    5|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |cmp36727_i_reg_426                                                      |   1|   0|    1|          0|
    |grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_406                                                      |  12|   0|   12|          0|
    |loopWidth_reg_421                                                       |  13|   0|   13|          0|
    |p_0_0_0480783_lcssa798_i_fu_98                                          |   8|   0|    8|          0|
    |p_0_0_0786_lcssa804_i_fu_102                                            |   8|   0|    8|          0|
    |p_0_0_0_0_0536736_lcssa759_i_fu_74                                      |   8|   0|    8|          0|
    |p_0_0_0_0_0536742_lcssa768_i_fu_86                                      |   8|   0|    8|          0|
    |p_0_1_0_0_0738_lcssa762_i_fu_78                                         |   8|   0|    8|          0|
    |p_0_1_0_0_0744790_lcssa816_i_fu_114                                     |   8|   0|    8|          0|
    |p_0_1_0_0_0744_lcssa771_i_fu_90                                         |   8|   0|    8|          0|
    |p_0_1_0_0_0748793_lcssa819_i_fu_118                                     |   8|   0|    8|          0|
    |p_0_1_0_0_0748_lcssa774_i_fu_94                                         |   8|   0|    8|          0|
    |p_0_2_0_0_0740_lcssa765_i_fu_82                                         |   8|   0|    8|          0|
    |p_lcssa788810_i_fu_106                                                  |   8|   0|    8|          0|
    |p_lcssa789813_i_fu_110                                                  |   8|   0|    8|          0|
    |pixbuf_y_1_fu_126                                                       |   8|   0|    8|          0|
    |pixbuf_y_2_fu_130                                                       |   8|   0|    8|          0|
    |pixbuf_y_2_load_reg_438                                                 |   8|   0|    8|          0|
    |pixbuf_y_3_fu_134                                                       |   8|   0|    8|          0|
    |pixbuf_y_3_load_reg_443                                                 |   8|   0|    8|          0|
    |pixbuf_y_4_fu_138                                                       |   8|   0|    8|          0|
    |pixbuf_y_4_load_reg_448                                                 |   8|   0|    8|          0|
    |pixbuf_y_fu_122                                                         |   8|   0|    8|          0|
    |select_ln685_reg_416                                                    |   2|   0|    3|          1|
    |y_2_fu_70                                                               |  12|   0|   12|          0|
    |y_3_reg_433                                                             |  12|   0|   12|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 231|   0|  232|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.2|  return value|
|stream_in_vresampled_dout            |   in|   24|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_empty_n         |   in|    1|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_read            |  out|    1|     ap_fifo|  stream_in_vresampled|       pointer|
|HwReg_height_dout                    |   in|   12|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_num_data_valid          |   in|    2|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_fifo_cap                |   in|    2|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_empty_n                 |   in|    1|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_read                    |  out|    1|     ap_fifo|          HwReg_height|       pointer|
|HwReg_width_dout                     |   in|   12|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_num_data_valid           |   in|    2|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_fifo_cap                 |   in|    2|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_empty_n                  |   in|    1|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_read                     |  out|    1|     ap_fifo|           HwReg_width|       pointer|
|p_read                               |   in|    1|     ap_none|                p_read|        scalar|
|stream_in_hresampled_din             |  out|   24|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_full_n          |   in|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_write           |  out|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|HwReg_width_c21_din                  |  out|   12|     ap_fifo|       HwReg_width_c21|       pointer|
|HwReg_width_c21_num_data_valid       |   in|    2|     ap_fifo|       HwReg_width_c21|       pointer|
|HwReg_width_c21_fifo_cap             |   in|    2|     ap_fifo|       HwReg_width_c21|       pointer|
|HwReg_width_c21_full_n               |   in|    1|     ap_fifo|       HwReg_width_c21|       pointer|
|HwReg_width_c21_write                |  out|    1|     ap_fifo|       HwReg_width_c21|       pointer|
|HwReg_height_c27_din                 |  out|   12|     ap_fifo|      HwReg_height_c27|       pointer|
|HwReg_height_c27_num_data_valid      |   in|    2|     ap_fifo|      HwReg_height_c27|       pointer|
|HwReg_height_c27_fifo_cap            |   in|    2|     ap_fifo|      HwReg_height_c27|       pointer|
|HwReg_height_c27_full_n              |   in|    1|     ap_fifo|      HwReg_height_c27|       pointer|
|HwReg_height_c27_write               |  out|    1|     ap_fifo|      HwReg_height_c27|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_2 = alloca i32 1"   --->   Operation 6 'alloca' 'y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536736_lcssa759_i = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0_0_0536736_lcssa759_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0738_lcssa762_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_1_0_0_0738_lcssa762_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0740_lcssa765_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_2_0_0_0740_lcssa765_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536742_lcssa768_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0_0_0536742_lcssa768_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0744_lcssa771_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_1_0_0_0744_lcssa771_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0748_lcssa774_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0748_lcssa774_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0480783_lcssa798_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0480783_lcssa798_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0786_lcssa804_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0786_lcssa804_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa788810_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa788810_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa789813_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa789813_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0744790_lcssa816_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_1_0_0_0744790_lcssa816_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0748793_lcssa819_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_1_0_0_0748793_lcssa819_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pixbuf_y = alloca i32 1"   --->   Operation 19 'alloca' 'pixbuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y_1 = alloca i32 1"   --->   Operation 20 'alloca' 'pixbuf_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_2 = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_3 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_4 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 24 'read' 'p_read_6' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixbuf_y_5_loc = alloca i64 1"   --->   Operation 25 'alloca' 'pixbuf_y_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "%loopHeight = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_height"   --->   Operation 27 'read' 'loopHeight' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c27, i12 %loopHeight"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.83ns)   --->   "%HwReg_width_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_width"   --->   Operation 31 'read' 'HwReg_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.83ns)   --->   "%write_ln677 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c21, i12 %HwReg_width_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 33 'write' 'write_ln677' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.20ns)   --->   "%select_ln685 = select i1 %p_read_6, i3 0, i3 5" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 36 'select' 'select_ln685' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln720 = select i1 %p_read_6, i13 0, i13 5" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 37 'select' 'select_ln720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%zext_ln720 = zext i12 %HwReg_width_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 38 'zext' 'zext_ln720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.80ns) (out node of the LUT)   --->   "%loopWidth = add i13 %select_ln720, i13 %zext_ln720" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 39 'add' 'loopWidth' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.82ns)   --->   "%cmp36727_i = icmp_eq  i13 %loopWidth, i13 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 40 'icmp' 'cmp36727_i' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln722 = store i12 0, i12 %y_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 41 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 42 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%y = load i12 %y_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 43 'load' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%icmp_ln722 = icmp_eq  i12 %y, i12 %loopHeight" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 45 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%y_3 = add i12 %y, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 46 'add' 'y_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %VITIS_LOOP_724_2.split.i, void %v_hcresampler_core.2.exit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 47 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln722 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 48 'specloopname' 'specloopname_ln722' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %cmp36727_i, void %for.body37.i.preheader, void %for.inc476.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 49 'br' 'br_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pixbuf_y_2_load = load i8 %pixbuf_y_2"   --->   Operation 50 'load' 'pixbuf_y_2_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%pixbuf_y_3_load = load i8 %pixbuf_y_3"   --->   Operation 51 'load' 'pixbuf_y_3_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pixbuf_y_4_load = load i8 %pixbuf_y_4"   --->   Operation 52 'load' 'pixbuf_y_4_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln415 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 54 'ret' 'ret_ln415' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536742_lcssa768_i_load = load i8 %p_0_0_0_0_0536742_lcssa768_i"   --->   Operation 55 'load' 'p_0_0_0_0_0536742_lcssa768_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%pixbuf_y_load = load i8 %pixbuf_y"   --->   Operation 56 'load' 'pixbuf_y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.24ns)   --->   "%call_ln720 = call void @v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_load, i8 %p_0_0_0_0_0536742_lcssa768_i_load, i13 %loopWidth, i3 %select_ln685, i12 %HwReg_width_read, i24 %stream_in_vresampled, i24 %stream_in_hresampled, i1 %p_read_6, i8 %pixbuf_y_4, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y_5_loc, i8 %p_0_1_0_0_0748793_lcssa819_i, i8 %p_0_1_0_0_0744790_lcssa816_i, i8 %p_lcssa789813_i, i8 %p_lcssa788810_i, i8 %p_0_0_0786_lcssa804_i, i8 %p_0_0_0480783_lcssa798_i, i8 %p_0_1_0_0_0748_lcssa774_i, i8 %p_0_1_0_0_0744_lcssa771_i, i8 %p_0_2_0_0_0740_lcssa765_i, i8 %p_0_1_0_0_0738_lcssa762_i, i8 %p_0_0_0_0_0536736_lcssa759_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 57 'call' 'call_ln720' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln720 = call void @v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_load, i8 %p_0_0_0_0_0536742_lcssa768_i_load, i13 %loopWidth, i3 %select_ln685, i12 %HwReg_width_read, i24 %stream_in_vresampled, i24 %stream_in_hresampled, i1 %p_read_6, i8 %pixbuf_y_4, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y_5_loc, i8 %p_0_1_0_0_0748793_lcssa819_i, i8 %p_0_1_0_0_0744790_lcssa816_i, i8 %p_lcssa789813_i, i8 %p_lcssa788810_i, i8 %p_0_0_0786_lcssa804_i, i8 %p_0_0_0480783_lcssa798_i, i8 %p_0_1_0_0_0748_lcssa774_i, i8 %p_0_1_0_0_0744_lcssa771_i, i8 %p_0_2_0_0_0740_lcssa765_i, i8 %p_0_1_0_0_0738_lcssa762_i, i8 %p_0_0_0_0_0536736_lcssa759_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 58 'call' 'call_ln720' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%pixbuf_y_5_loc_load = load i8 %pixbuf_y_5_loc"   --->   Operation 59 'load' 'pixbuf_y_5_loc_load' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_5_loc_load, i8 %pixbuf_y"   --->   Operation 60 'store' 'store_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_5_loc_load, i8 %p_0_0_0_0_0536742_lcssa768_i"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc476.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln722 = store i12 %y_3, i12 %y_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 63 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 64 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_2                               (alloca           ) [ 011111]
p_0_0_0_0_0536736_lcssa759_i      (alloca           ) [ 001111]
p_0_1_0_0_0738_lcssa762_i         (alloca           ) [ 001111]
p_0_2_0_0_0740_lcssa765_i         (alloca           ) [ 001111]
p_0_0_0_0_0536742_lcssa768_i      (alloca           ) [ 001111]
p_0_1_0_0_0744_lcssa771_i         (alloca           ) [ 001111]
p_0_1_0_0_0748_lcssa774_i         (alloca           ) [ 001111]
p_0_0_0480783_lcssa798_i          (alloca           ) [ 001111]
p_0_0_0786_lcssa804_i             (alloca           ) [ 001111]
p_lcssa788810_i                   (alloca           ) [ 001111]
p_lcssa789813_i                   (alloca           ) [ 001111]
p_0_1_0_0_0744790_lcssa816_i      (alloca           ) [ 001111]
p_0_1_0_0_0748793_lcssa819_i      (alloca           ) [ 001111]
pixbuf_y                          (alloca           ) [ 001111]
pixbuf_y_1                        (alloca           ) [ 001111]
pixbuf_y_2                        (alloca           ) [ 001111]
pixbuf_y_3                        (alloca           ) [ 001111]
pixbuf_y_4                        (alloca           ) [ 001111]
p_read_6                          (read             ) [ 001111]
pixbuf_y_5_loc                    (alloca           ) [ 001111]
specinterface_ln0                 (specinterface    ) [ 000000]
loopHeight                        (read             ) [ 001111]
specinterface_ln0                 (specinterface    ) [ 000000]
write_ln0                         (write            ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
HwReg_width_read                  (read             ) [ 001111]
specinterface_ln0                 (specinterface    ) [ 000000]
write_ln677                       (write            ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
select_ln685                      (select           ) [ 001111]
select_ln720                      (select           ) [ 000000]
zext_ln720                        (zext             ) [ 000000]
loopWidth                         (add              ) [ 001111]
cmp36727_i                        (icmp             ) [ 001111]
store_ln722                       (store            ) [ 000000]
br_ln722                          (br               ) [ 000000]
y                                 (load             ) [ 000000]
speclooptripcount_ln0             (speclooptripcount) [ 000000]
icmp_ln722                        (icmp             ) [ 001111]
y_3                               (add              ) [ 000111]
br_ln722                          (br               ) [ 000000]
specloopname_ln722                (specloopname     ) [ 000000]
br_ln724                          (br               ) [ 000000]
pixbuf_y_2_load                   (load             ) [ 000110]
pixbuf_y_3_load                   (load             ) [ 000110]
pixbuf_y_4_load                   (load             ) [ 000110]
empty                             (wait             ) [ 000000]
ret_ln415                         (ret              ) [ 000000]
p_0_0_0_0_0536742_lcssa768_i_load (load             ) [ 000010]
pixbuf_y_load                     (load             ) [ 000010]
call_ln720                        (call             ) [ 000000]
pixbuf_y_5_loc_load               (load             ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
br_ln0                            (br               ) [ 000000]
store_ln722                       (store            ) [ 000000]
br_ln722                          (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_vresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_vresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_hresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_width_c21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_height_c27">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c27"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="y_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_0_0_0_0_0536736_lcssa759_i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0536736_lcssa759_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_0_1_0_0_0738_lcssa762_i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0738_lcssa762_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_2_0_0_0740_lcssa765_i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0740_lcssa765_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_0_0_0_0_0536742_lcssa768_i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0536742_lcssa768_i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_0_1_0_0_0744_lcssa771_i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0744_lcssa771_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_0_1_0_0_0748_lcssa774_i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0748_lcssa774_i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_0_0_0480783_lcssa798_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0480783_lcssa798_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_0_0_0786_lcssa804_i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0786_lcssa804_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_lcssa788810_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa788810_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_lcssa789813_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa789813_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_0_1_0_0_0744790_lcssa816_i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0744790_lcssa816_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_0_1_0_0_0748793_lcssa819_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0748793_lcssa819_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="pixbuf_y_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pixbuf_y_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pixbuf_y_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="pixbuf_y_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pixbuf_y_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pixbuf_y_5_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_5_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_6_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="loopHeight_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="HwReg_width_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln677_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="12" slack="0"/>
<pin id="175" dir="0" index="2" bw="12" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln677/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="2"/>
<pin id="183" dir="0" index="2" bw="8" slack="2"/>
<pin id="184" dir="0" index="3" bw="8" slack="2"/>
<pin id="185" dir="0" index="4" bw="8" slack="0"/>
<pin id="186" dir="0" index="5" bw="8" slack="0"/>
<pin id="187" dir="0" index="6" bw="13" slack="2"/>
<pin id="188" dir="0" index="7" bw="3" slack="2"/>
<pin id="189" dir="0" index="8" bw="12" slack="2"/>
<pin id="190" dir="0" index="9" bw="24" slack="0"/>
<pin id="191" dir="0" index="10" bw="24" slack="0"/>
<pin id="192" dir="0" index="11" bw="1" slack="2"/>
<pin id="193" dir="0" index="12" bw="8" slack="2"/>
<pin id="194" dir="0" index="13" bw="8" slack="2"/>
<pin id="195" dir="0" index="14" bw="8" slack="2"/>
<pin id="196" dir="0" index="15" bw="8" slack="2"/>
<pin id="197" dir="0" index="16" bw="8" slack="2"/>
<pin id="198" dir="0" index="17" bw="8" slack="2"/>
<pin id="199" dir="0" index="18" bw="8" slack="2"/>
<pin id="200" dir="0" index="19" bw="8" slack="2"/>
<pin id="201" dir="0" index="20" bw="8" slack="2"/>
<pin id="202" dir="0" index="21" bw="8" slack="2"/>
<pin id="203" dir="0" index="22" bw="8" slack="2"/>
<pin id="204" dir="0" index="23" bw="8" slack="2"/>
<pin id="205" dir="0" index="24" bw="8" slack="2"/>
<pin id="206" dir="0" index="25" bw="8" slack="2"/>
<pin id="207" dir="0" index="26" bw="8" slack="2"/>
<pin id="208" dir="0" index="27" bw="8" slack="2"/>
<pin id="209" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln720/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln685_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln720_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="13" slack="0"/>
<pin id="224" dir="0" index="2" bw="13" slack="0"/>
<pin id="225" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln720/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln720_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="loopWidth_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="cmp36727_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="13" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36727_i/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln722_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="y_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="1"/>
<pin id="252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln722_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln722/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="y_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="pixbuf_y_2_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_2_load/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="pixbuf_y_3_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_3_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="pixbuf_y_4_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_4_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_0_0_0_0_0536742_lcssa768_i_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0536742_lcssa768_i_load/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="pixbuf_y_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_load/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pixbuf_y_5_loc_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="4"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_5_loc_load/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="4"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="4"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln722_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="3"/>
<pin id="296" dir="0" index="1" bw="12" slack="4"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="y_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_0_0_0_0_0536736_lcssa759_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2"/>
<pin id="307" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0536736_lcssa759_i "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_0_1_0_0_0738_lcssa762_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="2"/>
<pin id="312" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0738_lcssa762_i "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_0_2_0_0_0740_lcssa765_i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="2"/>
<pin id="317" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0740_lcssa765_i "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_0_0_0_0_0536742_lcssa768_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="2"/>
<pin id="322" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0536742_lcssa768_i "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_0_1_0_0_0744_lcssa771_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="2"/>
<pin id="328" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0744_lcssa771_i "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_0_1_0_0_0748_lcssa774_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="2"/>
<pin id="333" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0748_lcssa774_i "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_0_0_0480783_lcssa798_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="2"/>
<pin id="338" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0480783_lcssa798_i "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_0_0_0786_lcssa804_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="2"/>
<pin id="343" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0786_lcssa804_i "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_lcssa788810_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_lcssa788810_i "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_lcssa789813_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2"/>
<pin id="353" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_lcssa789813_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_0_1_0_0_0744790_lcssa816_i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2"/>
<pin id="358" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0744790_lcssa816_i "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_0_1_0_0_0748793_lcssa819_i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0748793_lcssa819_i "/>
</bind>
</comp>

<comp id="366" class="1005" name="pixbuf_y_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2"/>
<pin id="368" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y "/>
</bind>
</comp>

<comp id="372" class="1005" name="pixbuf_y_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="2"/>
<pin id="374" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="pixbuf_y_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="pixbuf_y_3_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="pixbuf_y_4_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_4 "/>
</bind>
</comp>

<comp id="395" class="1005" name="p_read_6_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="2"/>
<pin id="397" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="400" class="1005" name="pixbuf_y_5_loc_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_5_loc "/>
</bind>
</comp>

<comp id="406" class="1005" name="loopHeight_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="1"/>
<pin id="408" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="411" class="1005" name="HwReg_width_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="2"/>
<pin id="413" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_width_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="select_ln685_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="2"/>
<pin id="418" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln685 "/>
</bind>
</comp>

<comp id="421" class="1005" name="loopWidth_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="2"/>
<pin id="423" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="426" class="1005" name="cmp36727_i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36727_i "/>
</bind>
</comp>

<comp id="433" class="1005" name="y_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="3"/>
<pin id="435" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="pixbuf_y_2_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="2"/>
<pin id="440" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_2_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="pixbuf_y_3_load_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2"/>
<pin id="445" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_3_load "/>
</bind>
</comp>

<comp id="448" class="1005" name="pixbuf_y_4_load_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="2"/>
<pin id="450" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_4_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="180" pin=10"/></net>

<net id="218"><net_src comp="146" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="146" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="166" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="221" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="180" pin=5"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="281" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="70" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="308"><net_src comp="74" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="180" pin=27"/></net>

<net id="313"><net_src comp="78" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="180" pin=26"/></net>

<net id="318"><net_src comp="82" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="180" pin=25"/></net>

<net id="323"><net_src comp="86" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="329"><net_src comp="90" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="180" pin=24"/></net>

<net id="334"><net_src comp="94" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="180" pin=23"/></net>

<net id="339"><net_src comp="98" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="180" pin=22"/></net>

<net id="344"><net_src comp="102" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="180" pin=21"/></net>

<net id="349"><net_src comp="106" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="180" pin=20"/></net>

<net id="354"><net_src comp="110" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="180" pin=19"/></net>

<net id="359"><net_src comp="114" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="180" pin=18"/></net>

<net id="364"><net_src comp="118" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="180" pin=17"/></net>

<net id="369"><net_src comp="122" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="375"><net_src comp="126" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="180" pin=15"/></net>

<net id="380"><net_src comp="130" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="180" pin=14"/></net>

<net id="386"><net_src comp="134" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="180" pin=13"/></net>

<net id="392"><net_src comp="138" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="180" pin=12"/></net>

<net id="398"><net_src comp="146" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="180" pin=11"/></net>

<net id="403"><net_src comp="142" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="409"><net_src comp="152" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="414"><net_src comp="166" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="419"><net_src comp="213" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="424"><net_src comp="233" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="429"><net_src comp="239" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="258" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="441"><net_src comp="264" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="446"><net_src comp="267" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="451"><net_src comp="270" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="180" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_hresampled | {3 4 }
	Port: HwReg_width_c21 | {1 }
	Port: HwReg_height_c27 | {1 }
 - Input state : 
	Port: v_hcresampler_core.2 : stream_in_vresampled | {3 4 }
	Port: v_hcresampler_core.2 : HwReg_height | {1 }
	Port: v_hcresampler_core.2 : HwReg_width | {1 }
	Port: v_hcresampler_core.2 : p_read | {1 }
  - Chain level:
	State 1
		loopWidth : 1
		cmp36727_i : 2
		store_ln722 : 1
	State 2
		icmp_ln722 : 1
		y_3 : 1
		br_ln722 : 2
	State 3
		call_ln720 : 1
	State 4
	State 5
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180 |  0.427  |    60   |   311   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   icmp   |                     cmp36727_i_fu_239                     |    0    |    0    |    20   |
|          |                     icmp_ln722_fu_253                     |    0    |    0    |    19   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    add   |                      loopWidth_fu_233                     |    0    |    0    |    19   |
|          |                         y_3_fu_258                        |    0    |    0    |    19   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|  select  |                    select_ln685_fu_213                    |    0    |    0    |    3    |
|          |                    select_ln720_fu_221                    |    0    |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                    p_read_6_read_fu_146                   |    0    |    0    |    0    |
|   read   |                   loopHeight_read_fu_152                  |    0    |    0    |    0    |
|          |                HwReg_width_read_read_fu_166               |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   write  |                   write_ln0_write_fu_158                  |    0    |    0    |    0    |
|          |                  write_ln677_write_fu_172                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   zext   |                     zext_ln720_fu_229                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |  0.427  |    60   |   403   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|      HwReg_width_read_reg_411      |   12   |
|         cmp36727_i_reg_426         |    1   |
|         loopHeight_reg_406         |   12   |
|          loopWidth_reg_421         |   13   |
|  p_0_0_0480783_lcssa798_i_reg_336  |    8   |
|    p_0_0_0786_lcssa804_i_reg_341   |    8   |
|p_0_0_0_0_0536736_lcssa759_i_reg_305|    8   |
|p_0_0_0_0_0536742_lcssa768_i_reg_320|    8   |
|  p_0_1_0_0_0738_lcssa762_i_reg_310 |    8   |
|p_0_1_0_0_0744790_lcssa816_i_reg_356|    8   |
|  p_0_1_0_0_0744_lcssa771_i_reg_326 |    8   |
|p_0_1_0_0_0748793_lcssa819_i_reg_361|    8   |
|  p_0_1_0_0_0748_lcssa774_i_reg_331 |    8   |
|  p_0_2_0_0_0740_lcssa765_i_reg_315 |    8   |
|       p_lcssa788810_i_reg_346      |    8   |
|       p_lcssa789813_i_reg_351      |    8   |
|          p_read_6_reg_395          |    1   |
|         pixbuf_y_1_reg_372         |    8   |
|       pixbuf_y_2_load_reg_438      |    8   |
|         pixbuf_y_2_reg_377         |    8   |
|       pixbuf_y_3_load_reg_443      |    8   |
|         pixbuf_y_3_reg_383         |    8   |
|       pixbuf_y_4_load_reg_448      |    8   |
|         pixbuf_y_4_reg_389         |    8   |
|       pixbuf_y_5_loc_reg_400       |    8   |
|          pixbuf_y_reg_366          |    8   |
|        select_ln685_reg_416        |    3   |
|             y_2_reg_298            |   12   |
|             y_3_reg_433            |   12   |
+------------------------------------+--------+
|                Total               |   234  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   60   |   403  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   234  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   294  |   403  |
+-----------+--------+--------+--------+
