

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               1 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 182083, -- Miss = 135697, rate = 0.7452, -- PendHits = 23991, rate = 0.1318-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181884, -- Miss = 135690, rate = 0.7460, -- PendHits = 22837, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182179, -- Miss = 135671, rate = 0.7447, -- PendHits = 23233, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181153, -- Miss = 135698, rate = 0.7491, -- PendHits = 21566, rate = 0.1190-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181240, -- Miss = 135679, rate = 0.7486, -- PendHits = 22370, rate = 0.1234-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181757, -- Miss = 135730, rate = 0.7468, -- PendHits = 22827, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182518, -- Miss = 135689, rate = 0.7434, -- PendHits = 23387, rate = 0.1281-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181744, -- Miss = 135674, rate = 0.7465, -- PendHits = 23444, rate = 0.1290-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182105, -- Miss = 135706, rate = 0.7452, -- PendHits = 23214, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177283, -- Miss = 133107, rate = 0.7508, -- PendHits = 22431, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 181577, -- Miss = 135677, rate = 0.7472, -- PendHits = 23709, rate = 0.1306-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182191, -- Miss = 135690, rate = 0.7448, -- PendHits = 23069, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182289, -- Miss = 135697, rate = 0.7444, -- PendHits = 23430, rate = 0.1285-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180853, -- Miss = 135676, rate = 0.7502, -- PendHits = 21446, rate = 0.1186-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181338, -- Miss = 135661, rate = 0.7481, -- PendHits = 22469, rate = 0.1239-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182088, -- Miss = 135717, rate = 0.7453, -- PendHits = 22933, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181980, -- Miss = 135715, rate = 0.7458, -- PendHits = 23341, rate = 0.1283-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182034, -- Miss = 135684, rate = 0.7454, -- PendHits = 23678, rate = 0.1301-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182272, -- Miss = 135676, rate = 0.7444, -- PendHits = 23305, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177325, -- Miss = 133093, rate = 0.7506, -- PendHits = 22448, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 181754, -- Miss = 135706, rate = 0.7466, -- PendHits = 23897, rate = 0.1315-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182329, -- Miss = 135690, rate = 0.7442, -- PendHits = 23160, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181847, -- Miss = 135684, rate = 0.7461, -- PendHits = 23210, rate = 0.1276-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180953, -- Miss = 135675, rate = 0.7498, -- PendHits = 21543, rate = 0.1191-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181583, -- Miss = 135684, rate = 0.7472, -- PendHits = 22512, rate = 0.1240-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181570, -- Miss = 135732, rate = 0.7475, -- PendHits = 22765, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182175, -- Miss = 135690, rate = 0.7448, -- PendHits = 23581, rate = 0.1294-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182200, -- Miss = 135682, rate = 0.7447, -- PendHits = 23785, rate = 0.1305-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181898, -- Miss = 135682, rate = 0.7459, -- PendHits = 22912, rate = 0.1260-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177328, -- Miss = 133100, rate = 0.7506, -- PendHits = 22391, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 182071, -- Miss = 135674, rate = 0.7452, -- PendHits = 24018, rate = 0.1319-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181915, -- Miss = 135658, rate = 0.7457, -- PendHits = 23053, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182133, -- Miss = 135683, rate = 0.7450, -- PendHits = 23374, rate = 0.1283-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181177, -- Miss = 135697, rate = 0.7490, -- PendHits = 21768, rate = 0.1201-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181242, -- Miss = 135678, rate = 0.7486, -- PendHits = 22138, rate = 0.1221-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181747, -- Miss = 135697, rate = 0.7466, -- PendHits = 22727, rate = 0.1250-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182476, -- Miss = 135667, rate = 0.7435, -- PendHits = 23705, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181774, -- Miss = 135696, rate = 0.7465, -- PendHits = 23666, rate = 0.1302-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182227, -- Miss = 135708, rate = 0.7447, -- PendHits = 23098, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177326, -- Miss = 133088, rate = 0.7505, -- PendHits = 22459, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 181562, -- Miss = 135673, rate = 0.7473, -- PendHits = 23512, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182183, -- Miss = 135672, rate = 0.7447, -- PendHits = 23054, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182252, -- Miss = 135707, rate = 0.7446, -- PendHits = 23523, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180831, -- Miss = 135665, rate = 0.7502, -- PendHits = 21718, rate = 0.1201-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181286, -- Miss = 135658, rate = 0.7483, -- PendHits = 22118, rate = 0.1220-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182064, -- Miss = 135693, rate = 0.7453, -- PendHits = 22832, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181935, -- Miss = 135706, rate = 0.7459, -- PendHits = 23409, rate = 0.1287-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182086, -- Miss = 135698, rate = 0.7452, -- PendHits = 23657, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182409, -- Miss = 135691, rate = 0.7439, -- PendHits = 23117, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177311, -- Miss = 133100, rate = 0.7507, -- PendHits = 22471, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 181755, -- Miss = 135702, rate = 0.7466, -- PendHits = 23672, rate = 0.1302-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182325, -- Miss = 135673, rate = 0.7441, -- PendHits = 23202, rate = 0.1273-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181852, -- Miss = 135682, rate = 0.7461, -- PendHits = 23502, rate = 0.1292-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180920, -- Miss = 135656, rate = 0.7498, -- PendHits = 21722, rate = 0.1201-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181494, -- Miss = 135675, rate = 0.7475, -- PendHits = 22250, rate = 0.1226-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181526, -- Miss = 135698, rate = 0.7475, -- PendHits = 22606, rate = 0.1245-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182134, -- Miss = 135699, rate = 0.7451, -- PendHits = 23581, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182171, -- Miss = 135674, rate = 0.7448, -- PendHits = 23681, rate = 0.1300-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182002, -- Miss = 135709, rate = 0.7456, -- PendHits = 23018, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177305, -- Miss = 133112, rate = 0.7508, -- PendHits = 22441, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 182059, -- Miss = 135677, rate = 0.7452, -- PendHits = 23634, rate = 0.1298-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181900, -- Miss = 135653, rate = 0.7458, -- PendHits = 22936, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182159, -- Miss = 135689, rate = 0.7449, -- PendHits = 23393, rate = 0.1284-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181133, -- Miss = 135690, rate = 0.7491, -- PendHits = 21903, rate = 0.1209-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181151, -- Miss = 135675, rate = 0.7490, -- PendHits = 22147, rate = 0.1223-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181716, -- Miss = 135673, rate = 0.7466, -- PendHits = 22685, rate = 0.1248-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182477, -- Miss = 135678, rate = 0.7435, -- PendHits = 23634, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181708, -- Miss = 135682, rate = 0.7467, -- PendHits = 23459, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182298, -- Miss = 135729, rate = 0.7445, -- PendHits = 23115, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177288, -- Miss = 133108, rate = 0.7508, -- PendHits = 22279, rate = 0.1257-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 181491, -- Miss = 135677, rate = 0.7476, -- PendHits = 23340, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182212, -- Miss = 135697, rate = 0.7447, -- PendHits = 23238, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182299, -- Miss = 135711, rate = 0.7444, -- PendHits = 23495, rate = 0.1289-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180862, -- Miss = 135673, rate = 0.7501, -- PendHits = 21688, rate = 0.1199-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181258, -- Miss = 135670, rate = 0.7485, -- PendHits = 22255, rate = 0.1228-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182044, -- Miss = 135690, rate = 0.7454, -- PendHits = 22927, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181974, -- Miss = 135709, rate = 0.7458, -- PendHits = 23563, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181975, -- Miss = 135668, rate = 0.7455, -- PendHits = 23485, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182409, -- Miss = 135714, rate = 0.7440, -- PendHits = 23137, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177272, -- Miss = 133103, rate = 0.7508, -- PendHits = 22226, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 181664, -- Miss = 135710, rate = 0.7470, -- PendHits = 23562, rate = 0.1297-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182331, -- Miss = 135706, rate = 0.7443, -- PendHits = 23185, rate = 0.1272-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181874, -- Miss = 135697, rate = 0.7461, -- PendHits = 23282, rate = 0.1280-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180970, -- Miss = 135644, rate = 0.7495, -- PendHits = 21706, rate = 0.1199-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2712 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181479, -- Miss = 135688, rate = 0.7477, -- PendHits = 22227, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181528, -- Miss = 135709, rate = 0.7476, -- PendHits = 22791, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182188, -- Miss = 135705, rate = 0.7449, -- PendHits = 23579, rate = 0.1294-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182109, -- Miss = 135650, rate = 0.7449, -- PendHits = 23458, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181959, -- Miss = 135716, rate = 0.7459, -- PendHits = 22871, rate = 0.1257-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177276, -- Miss = 133086, rate = 0.7507, -- PendHits = 22107, rate = 0.1247-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 182003, -- Miss = 135688, rate = 0.7455, -- PendHits = 23802, rate = 0.1308-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181900, -- Miss = 135691, rate = 0.7460, -- PendHits = 23028, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182170, -- Miss = 135695, rate = 0.7449, -- PendHits = 23511, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181202, -- Miss = 135678, rate = 0.7488, -- PendHits = 21714, rate = 0.1198-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181191, -- Miss = 135676, rate = 0.7488, -- PendHits = 22074, rate = 0.1218-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181702, -- Miss = 135694, rate = 0.7468, -- PendHits = 22920, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182546, -- Miss = 135716, rate = 0.7435, -- PendHits = 23722, rate = 0.1300-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181707, -- Miss = 135682, rate = 0.7467, -- PendHits = 23295, rate = 0.1282-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182249, -- Miss = 135720, rate = 0.7447, -- PendHits = 23121, rate = 0.1269-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177289, -- Miss = 133084, rate = 0.7507, -- PendHits = 21999, rate = 0.1241-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 181512, -- Miss = 135682, rate = 0.7475, -- PendHits = 23663, rate = 0.1304-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182164, -- Miss = 135707, rate = 0.7450, -- PendHits = 23016, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182303, -- Miss = 135714, rate = 0.7444, -- PendHits = 23539, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180858, -- Miss = 135665, rate = 0.7501, -- PendHits = 21476, rate = 0.1187-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181321, -- Miss = 135652, rate = 0.7481, -- PendHits = 22224, rate = 0.1226-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182014, -- Miss = 135711, rate = 0.7456, -- PendHits = 22991, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182011, -- Miss = 135738, rate = 0.7458, -- PendHits = 23537, rate = 0.1293-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182008, -- Miss = 135694, rate = 0.7455, -- PendHits = 23220, rate = 0.1276-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182379, -- Miss = 135698, rate = 0.7440, -- PendHits = 23173, rate = 0.1271-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177319, -- Miss = 133095, rate = 0.7506, -- PendHits = 21870, rate = 0.1233-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 181698, -- Miss = 135710, rate = 0.7469, -- PendHits = 23818, rate = 0.1311-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182321, -- Miss = 135706, rate = 0.7443, -- PendHits = 23071, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181871, -- Miss = 135694, rate = 0.7461, -- PendHits = 23267, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180905, -- Miss = 135653, rate = 0.7499, -- PendHits = 21682, rate = 0.1199-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181565, -- Miss = 135674, rate = 0.7472, -- PendHits = 22464, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181506, -- Miss = 135731, rate = 0.7478, -- PendHits = 22851, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182179, -- Miss = 135701, rate = 0.7449, -- PendHits = 23432, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182114, -- Miss = 135679, rate = 0.7450, -- PendHits = 23236, rate = 0.1276-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181960, -- Miss = 135676, rate = 0.7456, -- PendHits = 23087, rate = 0.1269-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177327, -- Miss = 133113, rate = 0.7507, -- PendHits = 22063, rate = 0.1244-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 182031, -- Miss = 135699, rate = 0.7455, -- PendHits = 23790, rate = 0.1307-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181906, -- Miss = 135682, rate = 0.7459, -- PendHits = 22853, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182142, -- Miss = 135694, rate = 0.7450, -- PendHits = 23212, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181101, -- Miss = 135694, rate = 0.7493, -- PendHits = 21894, rate = 0.1209-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181273, -- Miss = 135675, rate = 0.7485, -- PendHits = 22215, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181729, -- Miss = 135706, rate = 0.7467, -- PendHits = 22882, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182492, -- Miss = 135689, rate = 0.7435, -- PendHits = 23257, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181698, -- Miss = 135704, rate = 0.7469, -- PendHits = 22926, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182257, -- Miss = 135701, rate = 0.7446, -- PendHits = 23046, rate = 0.1264-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177323, -- Miss = 133089, rate = 0.7505, -- PendHits = 22080, rate = 0.1245-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 181503, -- Miss = 135691, rate = 0.7476, -- PendHits = 23442, rate = 0.1292-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182207, -- Miss = 135700, rate = 0.7448, -- PendHits = 23112, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182273, -- Miss = 135701, rate = 0.7445, -- PendHits = 23441, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180776, -- Miss = 135659, rate = 0.7504, -- PendHits = 21482, rate = 0.1188-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181388, -- Miss = 135650, rate = 0.7478, -- PendHits = 22215, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182127, -- Miss = 135710, rate = 0.7451, -- PendHits = 23071, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181978, -- Miss = 135719, rate = 0.7458, -- PendHits = 22943, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181961, -- Miss = 135696, rate = 0.7457, -- PendHits = 23189, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182387, -- Miss = 135682, rate = 0.7439, -- PendHits = 23158, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177333, -- Miss = 133074, rate = 0.7504, -- PendHits = 22176, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 181714, -- Miss = 135713, rate = 0.7468, -- PendHits = 23598, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182339, -- Miss = 135696, rate = 0.7442, -- PendHits = 23329, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181871, -- Miss = 135646, rate = 0.7458, -- PendHits = 23423, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2712 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180840, -- Miss = 135640, rate = 0.7501, -- PendHits = 21582, rate = 0.1193-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2712 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181619, -- Miss = 135675, rate = 0.7470, -- PendHits = 22328, rate = 0.1229-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181631, -- Miss = 135727, rate = 0.7473, -- PendHits = 22717, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182168, -- Miss = 135710, rate = 0.7450, -- PendHits = 22839, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182108, -- Miss = 135673, rate = 0.7450, -- PendHits = 23460, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181936, -- Miss = 135691, rate = 0.7458, -- PendHits = 22889, rate = 0.1258-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177333, -- Miss = 133092, rate = 0.7505, -- PendHits = 22143, rate = 0.1249-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 182050, -- Miss = 135695, rate = 0.7454, -- PendHits = 23790, rate = 0.1307-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181920, -- Miss = 135664, rate = 0.7457, -- PendHits = 23194, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182163, -- Miss = 135651, rate = 0.7447, -- PendHits = 23652, rate = 0.1298-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181098, -- Miss = 135683, rate = 0.7492, -- PendHits = 21587, rate = 0.1192-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181315, -- Miss = 135676, rate = 0.7483, -- PendHits = 22216, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181817, -- Miss = 135702, rate = 0.7464, -- PendHits = 22785, rate = 0.1253-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182499, -- Miss = 135707, rate = 0.7436, -- PendHits = 22977, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181704, -- Miss = 135691, rate = 0.7468, -- PendHits = 23356, rate = 0.1285-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182223, -- Miss = 135719, rate = 0.7448, -- PendHits = 23068, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177324, -- Miss = 133081, rate = 0.7505, -- PendHits = 22109, rate = 0.1247-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 181521, -- Miss = 135686, rate = 0.7475, -- PendHits = 23541, rate = 0.1297-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182227, -- Miss = 135678, rate = 0.7446, -- PendHits = 23233, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182281, -- Miss = 135687, rate = 0.7444, -- PendHits = 23799, rate = 0.1306-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180827, -- Miss = 135663, rate = 0.7502, -- PendHits = 21489, rate = 0.1188-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181374, -- Miss = 135662, rate = 0.7480, -- PendHits = 22363, rate = 0.1233-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182120, -- Miss = 135701, rate = 0.7451, -- PendHits = 22743, rate = 0.1249-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181983, -- Miss = 135721, rate = 0.7458, -- PendHits = 22748, rate = 0.1250-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181997, -- Miss = 135692, rate = 0.7456, -- PendHits = 23432, rate = 0.1287-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182347, -- Miss = 135685, rate = 0.7441, -- PendHits = 23166, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177311, -- Miss = 133074, rate = 0.7505, -- PendHits = 22175, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 181642, -- Miss = 135716, rate = 0.7472, -- PendHits = 23601, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182364, -- Miss = 135669, rate = 0.7439, -- PendHits = 23404, rate = 0.1283-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181839, -- Miss = 135664, rate = 0.7461, -- PendHits = 23598, rate = 0.1298-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180956, -- Miss = 135659, rate = 0.7497, -- PendHits = 21601, rate = 0.1194-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181595, -- Miss = 135680, rate = 0.7472, -- PendHits = 22485, rate = 0.1238-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181595, -- Miss = 135720, rate = 0.7474, -- PendHits = 22467, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182168, -- Miss = 135680, rate = 0.7448, -- PendHits = 22918, rate = 0.1258-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182127, -- Miss = 135663, rate = 0.7449, -- PendHits = 23586, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181927, -- Miss = 135690, rate = 0.7458, -- PendHits = 23097, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177312, -- Miss = 133112, rate = 0.7507, -- PendHits = 22195, rate = 0.1252-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 181967, -- Miss = 135690, rate = 0.7457, -- PendHits = 23730, rate = 0.1304-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181932, -- Miss = 135651, rate = 0.7456, -- PendHits = 23239, rate = 0.1277-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182134, -- Miss = 135679, rate = 0.7449, -- PendHits = 23589, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181181, -- Miss = 135705, rate = 0.7490, -- PendHits = 21469, rate = 0.1185-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181252, -- Miss = 135683, rate = 0.7486, -- PendHits = 22324, rate = 0.1232-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181791, -- Miss = 135692, rate = 0.7464, -- PendHits = 22645, rate = 0.1246-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182478, -- Miss = 135674, rate = 0.7435, -- PendHits = 22926, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181715, -- Miss = 135692, rate = 0.7467, -- PendHits = 23400, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182216, -- Miss = 135712, rate = 0.7448, -- PendHits = 23152, rate = 0.1271-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177330, -- Miss = 133115, rate = 0.7507, -- PendHits = 22372, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 181461, -- Miss = 135678, rate = 0.7477, -- PendHits = 23714, rate = 0.1307-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182203, -- Miss = 135699, rate = 0.7448, -- PendHits = 23077, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182282, -- Miss = 135703, rate = 0.7445, -- PendHits = 23715, rate = 0.1301-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180835, -- Miss = 135672, rate = 0.7503, -- PendHits = 21118, rate = 0.1168-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181346, -- Miss = 135666, rate = 0.7481, -- PendHits = 22427, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182159, -- Miss = 135692, rate = 0.7449, -- PendHits = 22884, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181943, -- Miss = 135719, rate = 0.7459, -- PendHits = 22847, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182014, -- Miss = 135697, rate = 0.7455, -- PendHits = 23608, rate = 0.1297-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182344, -- Miss = 135691, rate = 0.7441, -- PendHits = 23349, rate = 0.1280-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177292, -- Miss = 133091, rate = 0.7507, -- PendHits = 22358, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 181718, -- Miss = 135710, rate = 0.7468, -- PendHits = 23766, rate = 0.1308-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182331, -- Miss = 135714, rate = 0.7443, -- PendHits = 23129, rate = 0.1269-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181861, -- Miss = 135678, rate = 0.7461, -- PendHits = 23395, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180893, -- Miss = 135656, rate = 0.7499, -- PendHits = 21200, rate = 0.1172-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181557, -- Miss = 135676, rate = 0.7473, -- PendHits = 22535, rate = 0.1241-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181681, -- Miss = 135705, rate = 0.7469, -- PendHits = 22877, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182118, -- Miss = 135696, rate = 0.7451, -- PendHits = 22982, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182186, -- Miss = 135680, rate = 0.7447, -- PendHits = 23592, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181907, -- Miss = 135695, rate = 0.7460, -- PendHits = 23070, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177297, -- Miss = 133097, rate = 0.7507, -- PendHits = 22373, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 182059, -- Miss = 135675, rate = 0.7452, -- PendHits = 23979, rate = 0.1317-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181920, -- Miss = 135691, rate = 0.7459, -- PendHits = 22756, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182168, -- Miss = 135679, rate = 0.7448, -- PendHits = 23502, rate = 0.1290-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181118, -- Miss = 135695, rate = 0.7492, -- PendHits = 21344, rate = 0.1178-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181249, -- Miss = 135656, rate = 0.7485, -- PendHits = 22290, rate = 0.1230-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181865, -- Miss = 135675, rate = 0.7460, -- PendHits = 23149, rate = 0.1273-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182453, -- Miss = 135693, rate = 0.7437, -- PendHits = 23380, rate = 0.1281-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181782, -- Miss = 135709, rate = 0.7465, -- PendHits = 23447, rate = 0.1290-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182176, -- Miss = 135720, rate = 0.7450, -- PendHits = 23069, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177280, -- Miss = 133121, rate = 0.7509, -- PendHits = 22361, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 181535, -- Miss = 135671, rate = 0.7474, -- PendHits = 23802, rate = 0.1311-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182193, -- Miss = 135702, rate = 0.7448, -- PendHits = 22792, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182306, -- Miss = 135702, rate = 0.7444, -- PendHits = 23435, rate = 0.1285-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180801, -- Miss = 135665, rate = 0.7504, -- PendHits = 21197, rate = 0.1172-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181329, -- Miss = 135655, rate = 0.7481, -- PendHits = 22303, rate = 0.1230-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182153, -- Miss = 135694, rate = 0.7449, -- PendHits = 23207, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181958, -- Miss = 135726, rate = 0.7459, -- PendHits = 23275, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182060, -- Miss = 135681, rate = 0.7453, -- PendHits = 23290, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182258, -- Miss = 135696, rate = 0.7445, -- PendHits = 23195, rate = 0.1273-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177276, -- Miss = 133095, rate = 0.7508, -- PendHits = 22461, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 181717, -- Miss = 135716, rate = 0.7469, -- PendHits = 23900, rate = 0.1315-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182327, -- Miss = 135685, rate = 0.7442, -- PendHits = 23026, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181875, -- Miss = 135675, rate = 0.7460, -- PendHits = 23164, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180915, -- Miss = 135654, rate = 0.7498, -- PendHits = 21369, rate = 0.1181-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181542, -- Miss = 135694, rate = 0.7475, -- PendHits = 22463, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181585, -- Miss = 135723, rate = 0.7474, -- PendHits = 22846, rate = 0.1258-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182134, -- Miss = 135700, rate = 0.7451, -- PendHits = 23294, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2714 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182178, -- Miss = 135652, rate = 0.7446, -- PendHits = 23520, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181808, -- Miss = 135694, rate = 0.7464, -- PendHits = 23111, rate = 0.1271-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2713 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177272, -- Miss = 133084, rate = 0.7507, -- PendHits = 22448, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 2661 || slicingInterval = 5000
6a9db41cf3f8496fb5b06301bea99cf4  /home/pars/Documents/expSetups/a8/PathFinder_500000_500_50_L2_50
Extracting PTX file and ptxas options    1: PathFinder_500000_500_50_L2_50.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a8/PathFinder_500000_500_50_L2_50
self exe links to: /home/pars/Documents/expSetups/a8/PathFinder_500000_500_50_L2_50
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a8/PathFinder_500000_500_50_L2_50
Running md5sum using "md5sum /home/pars/Documents/expSetups/a8/PathFinder_500000_500_50_L2_50 "
self exe links to: /home/pars/Documents/expSetups/a8/PathFinder_500000_500_50_L2_50
Extracting specific PTX file named PathFinder_500000_500_50_L2_50.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55ce16d97b8f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing PathFinder_500000_500_50_L2_50.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file PathFinder_500000_500_50_L2_50.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from PathFinder_500000_500_50_L2_50.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=400
pyramidHeight: 50
gridSize: [50000]
border:[50]
blockSize: 256
blockGrid:[321]
targetBlock:[156]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:58) @%p4 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:67) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:71) @%p5 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:112) @%p13 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:127) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x298 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:129) @%p14 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a8 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:132) @%p15 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:138) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:143) @%p16 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x300 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:148) @%p17 bra $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (PathFinder_500000_500_50_L2_50.1.sm_75.ptx:157) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 107434
gpu_sim_insn = 118942352
gpu_ipc =    1107.1202
gpu_tot_sim_cycle = 107434
gpu_tot_sim_insn = 118942352
gpu_tot_ipc =    1107.1202
gpu_tot_issued_cta = 321
gpu_occupancy = 90.0521% 
gpu_tot_occupancy = 90.0521% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1175
partiton_level_parallism_total  =       4.1175
partiton_level_parallism_util =       4.6623
partiton_level_parallism_util_total  =       4.6623
L2_BW  =     179.8506 GB/Sec
L2_BW_total  =     179.8506 GB/Sec
gpu_total_sim_rate=85878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18508, Miss = 14976, Miss_rate = 0.809, Pending_hits = 3477, Reservation_fails = 1231
	L1D_cache_core[1]: Access = 15318, Miss = 12402, Miss_rate = 0.810, Pending_hits = 2871, Reservation_fails = 862
	L1D_cache_core[2]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 724
	L1D_cache_core[3]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 1062
	L1D_cache_core[4]: Access = 20424, Miss = 16536, Miss_rate = 0.810, Pending_hits = 3828, Reservation_fails = 801
	L1D_cache_core[5]: Access = 20424, Miss = 16536, Miss_rate = 0.810, Pending_hits = 3828, Reservation_fails = 613
	L1D_cache_core[6]: Access = 20424, Miss = 16172, Miss_rate = 0.792, Pending_hits = 4192, Reservation_fails = 1003
	L1D_cache_core[7]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 718
	L1D_cache_core[8]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 708
	L1D_cache_core[9]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 776
	L1D_cache_core[10]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 1026
	L1D_cache_core[11]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 1218
	L1D_cache_core[12]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 623
	L1D_cache_core[13]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 314
	L1D_cache_core[14]: Access = 20424, Miss = 16536, Miss_rate = 0.810, Pending_hits = 3828, Reservation_fails = 1300
	L1D_cache_core[15]: Access = 17910, Miss = 14482, Miss_rate = 0.809, Pending_hits = 3375, Reservation_fails = 460
	L1D_cache_core[16]: Access = 20424, Miss = 16536, Miss_rate = 0.810, Pending_hits = 3828, Reservation_fails = 456
	L1D_cache_core[17]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 1183
	L1D_cache_core[18]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 970
	L1D_cache_core[19]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 1441
	L1D_cache_core[20]: Access = 20424, Miss = 16536, Miss_rate = 0.810, Pending_hits = 3828, Reservation_fails = 1129
	L1D_cache_core[21]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 1642
	L1D_cache_core[22]: Access = 13616, Miss = 10660, Miss_rate = 0.783, Pending_hits = 2916, Reservation_fails = 1450
	L1D_cache_core[23]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 1487
	L1D_cache_core[24]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 2652
	L1D_cache_core[25]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 1307
	L1D_cache_core[26]: Access = 20424, Miss = 16536, Miss_rate = 0.810, Pending_hits = 3828, Reservation_fails = 571
	L1D_cache_core[27]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 675
	L1D_cache_core[28]: Access = 17020, Miss = 13780, Miss_rate = 0.810, Pending_hits = 3190, Reservation_fails = 1156
	L1D_cache_core[29]: Access = 18722, Miss = 15158, Miss_rate = 0.810, Pending_hits = 3509, Reservation_fails = 878
	L1D_total_cache_accesses = 545316
	L1D_total_cache_misses = 440752
	L1D_total_cache_miss_rate = 0.8083
	L1D_total_cache_pending_hits = 102961
	L1D_total_cache_reservation_fails = 30436
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 120775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 313567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 102961
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 537303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29843
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 593
ctas_completed 321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3972, 5130, 5130, 5130, 5130, 5130, 5130, 4380, 4380, 5130, 5130, 5130, 5130, 5130, 5130, 4380, 4380, 5130, 5130, 5130, 5130, 5130, 5130, 4380, 2920, 3420, 3420, 3420, 3420, 3420, 3420, 2920, 
gpgpu_n_tot_thrd_icount = 135316736
gpgpu_n_tot_w_icount = 4228648
gpgpu_n_stall_shd_mem = 92264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 434342
gpgpu_n_mem_write_global = 8013
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3366000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 19736000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 575232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:299664	W0_Idle:36960	W0_Scoreboard:7333308	W1:8320	W2:8978	W3:8320	W4:8320	W5:8320	W6:8320	W7:8320	W8:8320	W9:8320	W10:8320	W11:8320	W12:8320	W13:8320	W14:19218	W15:16640	W16:16640	W17:16640	W18:16640	W19:16640	W20:16640	W21:16640	W22:16640	W23:16640	W24:16640	W25:16640	W26:16640	W27:16640	W28:16640	W29:16640	W30:16640	W31:16640	W32:3817732
single_issue_nums: WS0:1017162	WS1:1097162	WS2:1097162	WS3:1017162	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3474736 {8:434342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 320520 {40:8013,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17373680 {40:434342,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64104 {8:8013,}
maxmflatency = 632 
max_icnt2mem_latency = 242 
maxmrqlatency = 152 
max_icnt2sh_latency = 57 
averagemflatency = 343 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:168509 	34415 	36110 	34843 	39950 	5326 	789 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31406 	409575 	1374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	432221 	8482 	1652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	330623 	87039 	21540 	2996 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16476     16476     16889     15547     19257     19269     20145     20146     15180     15169     17570     17581     18824     18820     20610     20609 
dram[1]:     16468     16495     15562     15639     18835     18832     20148     20150     15167     15159     17598     17596     18805     18815     20596     20632 
dram[2]:     16480     16483     15614     15641     18830     18821     20138     20152     15178     15178     17574     17573     20413     20110     20630     20637 
dram[3]:     16483     16428     15644     15623     19205     19182     20192     20216     15177     16442     17572     17558     19090     19097     20635     20640 
dram[4]:     16412     16507     16672     16719     19195     18164     20210     20201     16441     16358     17558     17551     19106     19195     20725     20722 
dram[5]:     16520     16499     16706     16662     18173     18193     20195     20223     16370     16459     17565     17567     19206     17931     20710     20709 
dram[6]:     16513     16516     16656     16675     18126     18247     20223     20253     16448     16477     17574     17517     17925     17928     20711     20718 
dram[7]:     15245     15240     16674     15716     16837     16844     20037     20040     16478     16466     17514     17490     17931     17905     20722     20687 
dram[8]:     15235     15226     15726     15734     16863     16855     20050     21423     16547     16532     17523     17497     20377     20365     20686     20701 
dram[9]:     15214     15268     15735     15719     16992     19389     21428     21149     16502     16525     17471     17474     20375     20251     20707     20695 
dram[10]:     15252     15212     15726     15786     19382     19312     21329     21326     16524     16515     17472     17477     20266     20269     20679     20682 
dram[11]:     15228     15237     15770     16801     19309     19296     21569     21234     16505     16429     17543     17532     20271     20250     20691     20695 
average row accesses per activate:
dram[0]: 35.791668 33.076923 33.230770 32.660378 32.000000 32.603775 34.979591 34.938774 27.965517 28.473684 30.037037 29.436363 30.188679 30.788462 35.688889 34.191490 
dram[1]: 32.415092 32.377357 32.148148 32.092594 31.436363 32.074074 34.938774 34.918365 28.438597 29.490910 31.057692 31.666666 30.788462 30.769230 35.688889 35.043480 
dram[2]: 34.360001 34.360001 32.037037 32.603775 31.490910 31.436363 34.180000 34.897961 27.049999 26.573771 31.725491 33.708332 31.372549 31.431372 34.234043 34.255318 
dram[3]: 32.452831 31.236364 33.250000 32.129631 32.603775 32.018520 34.857143 34.857143 27.033333 28.421053 31.666666 31.666666 31.450981 32.060001 34.170212 37.348839 
dram[4]: 30.245613 34.459999 33.326923 33.307693 30.928572 32.679245 34.816326 36.319149 29.509090 25.359375 32.959183 32.340000 32.000000 31.372549 37.372093 37.348839 
dram[5]: 33.192307 31.981482 33.288460 33.882355 32.622643 32.603775 36.361702 36.340427 26.145161 26.177420 28.875000 31.038462 32.040001 31.450981 37.348839 37.255814 
dram[6]: 30.750000 31.925926 31.490910 32.000000 33.882355 30.928572 36.340427 37.822224 25.777779 27.576271 31.038462 32.259998 32.693878 32.653061 37.255814 37.348839 
dram[7]: 30.803572 32.547169 32.603775 32.055557 31.490910 32.603775 37.844444 37.888889 26.193548 27.948277 32.279999 29.888889 31.372549 31.411764 37.348839 37.348839 
dram[8]: 30.298246 31.290909 31.490910 29.931034 32.603775 33.230770 37.933334 38.818180 27.965517 27.508474 30.415094 31.000000 32.080002 32.040001 36.431820 36.500000 
dram[9]: 32.528301 33.115383 30.910715 31.418182 32.037037 33.882355 38.000000 37.173912 26.655737 27.049999 31.076923 28.385965 32.653061 32.000000 36.522728 36.500000 
dram[10]: 32.528301 33.115383 32.055557 32.754719 33.230770 31.418182 38.750000 38.727272 27.016666 28.438597 28.385965 28.280703 30.788462 33.354168 36.545456 34.191490 
dram[11]: 33.076923 33.725491 28.883333 31.454546 32.000000 32.641510 38.727272 36.297871 28.473684 26.606558 30.415094 29.981482 33.333332 32.000000 34.191490 34.148937 
average row locality = 320060/9944 = 32.186241
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1718      1720      1728      1731      1728      1728      1714      1712      1608      1609      1607      1604      1600      1601      1604      1605 
dram[1]:      1718      1716      1736      1733      1729      1732      1712      1711      1607      1608      1600      1600      1601      1600      1604      1610 
dram[2]:      1718      1718      1730      1728      1732      1729      1709      1710      1608      1606      1603      1603      1600      1603      1607      1608 
dram[3]:      1720      1718      1729      1735      1728      1729      1708      1708      1607      1605      1600      1600      1604      1603      1604      1604 
dram[4]:      1724      1723      1733      1732      1732      1732      1706      1707      1608      1608      1600      1603      1600      1600      1605      1604 
dram[5]:      1726      1727      1731      1728      1729      1728      1709      1708      1606      1608      1603      1600      1602      1604      1604      1600 
dram[6]:      1722      1724      1732      1728      1728      1732      1708      1702      1609      1612      1600      1600      1602      1600      1600      1604 
dram[7]:      1725      1725      1728      1731      1732      1728      1703      1705      1609      1606      1602      1602      1600      1602      1604      1604 
dram[8]:      1727      1721      1732      1736      1728      1728      1707      1708      1607      1608      1600      1600      1604      1602      1601      1604 
dram[9]:      1724      1722      1731      1728      1730      1728      1710      1710      1611      1608      1604      1606      1600      1600      1605      1604 
dram[10]:      1724      1722      1731      1736      1728      1728      1705      1704      1606      1606      1606      1600      1601      1601      1606      1605 
dram[11]:      1720      1720      1733      1730      1728      1730      1704      1706      1608      1608      1600      1607      1600      1600      1606      1604 
total dram reads = 319334
bank skew: 1736/1600 = 1.09
chip skew: 26621/26602 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        56        56        60        60         0         0         8         8 
dram[1]:         0         0         0         0         0         0         0         0        56        56        60        60         0         0         8         8 
dram[2]:         0         0         0         0         0         0         0         0        60        60        60        60         0         0         8         8 
dram[3]:         0         0         0         0         0         0         0         0        60        60        60        60         0         0         8         8 
dram[4]:         0         0         0         0         0         0         0         0        60        60        60        56         0         0         8         8 
dram[5]:         0         0         0         0         0         0         0         0        60        60        56        56         0         0         8         8 
dram[6]:         0         0         0         0         0         0         0         0        60        60        56        52         0         0         8         8 
dram[7]:         0         0         0         0         0         0         0         0        60        60        48        48         0         0         8         8 
dram[8]:         0         0         0         0         0         0         0         0        60        60        48        48         0         0         8         8 
dram[9]:         0         0         0         0         0         0         0         0        60        60        48        48         0         0         8         8 
dram[10]:         0         0         0         0         0         0         0         0        60        60        48        48         0         0         8         8 
dram[11]:         0         0         0         0         0         0         0         0        60        60        48        48         0         0         4         4 
total dram writes = 2904
min_bank_accesses = 0!
chip skew: 256/224 = 1.14
average mf latency per bank:
dram[0]:        487       472       482       497       461       468       470       466       453       469       462       449       491       485       467       475
dram[1]:        463       476       486       469       479       481       464       468       476       466       457       476       469       468       474       470
dram[2]:        487       485       468       488       469       461       476       472       452       456       476       455       482       489       465       467
dram[3]:        470       465       495       482       469       484       465       466       469       477       447       459       480       467       476       474
dram[4]:        474       488       462       467       478       464       471       475       463       451       475       474       469       485       469       467
dram[5]:        481       465       487       493       461       471       473       467       458       469       455       450       489       475       469       474
dram[6]:        464       478       479       466       481       478       466       473       472       459       463       481       467       472       475       469
dram[7]:        486       479       472       490       462       461       475       468       449       458       473       456       486       488       466       472
dram[8]:        465       465       491       474       474       482       465       469       472       470       455       470       474       466       476       472
dram[9]:        482       490       464       478       475       463       472       476       456       450       479       469       474       488       470       467
dram[10]:        474       464       490       490       464       478       470       465       462       473       452       457       486       474       471       478
dram[11]:        469       484       471       464       484       474       470       473       469       457       473       480       467       474       472       468
maximum mf latency per bank:
dram[0]:        539       543       612       623       398       406       411       426       442       445       428       444       411       407       440       422
dram[1]:        536       544       629       630       412       429       405       411       418       419       423       503       395       410       395       413
dram[2]:        533       543       632       626       432       444       403       412       417       421       440       434       404       404       453       452
dram[3]:        544       538       615       623       433       426       400       408       410       418       422       417       406       404       436       421
dram[4]:        542       536       613       621       408       431       404       405       424       483       407       413       418       433       393       395
dram[5]:        548       537       625       629       422       414       415       411       487       455       426       404       404       408       403       408
dram[6]:        536       540       612       617       407       413       401       407       462       444       413       415       394       397       401       406
dram[7]:        534       541       604       624       408       410       398       401       451       434       434       430       408       422       410       417
dram[8]:        543       540       615       614       413       416       406       404       439       419       422       450       430       429       407       426
dram[9]:        549       548       610       608       416       394       399       404       457       453       432       436       406       409       417       402
dram[10]:        540       539       616       623       422       420       407       409       432       408       441       423       425       415       404       418
dram[11]:        536       550       618       617       427       417       401       405       420       420       424       441       401       411       403       405

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247006 n_act=835 n_pre=819 n_ref_event=4572360550251980812 n_req=26679 n_rd=26617 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.39
n_activity=176355 dram_eff=0.6093
bk0: 1718a 264124i bk1: 1720a 263646i bk2: 1728a 263522i bk3: 1731a 263185i bk4: 1728a 263971i bk5: 1728a 263494i bk6: 1714a 264728i bk7: 1712a 264363i bk8: 1608a 263585i bk9: 1609a 263743i bk10: 1607a 263157i bk11: 1604a 262711i bk12: 1600a 264553i bk13: 1601a 264410i bk14: 1604a 265467i bk15: 1605a 265032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968852
Row_Buffer_Locality_read = 0.969343
Row_Buffer_Locality_write = 0.758065
Bank_Level_Parallism = 1.691247
Bank_Level_Parallism_Col = 2.265647
Bank_Level_Parallism_Ready = 1.144133
write_to_read_ratio_blp_rw_average = 0.020492
GrpLevelPara = 1.588011 

BW Util details:
bwutil = 0.390042 
total_CMD = 275509 
util_bw = 107460 
Wasted_Col = 23225 
Wasted_Row = 6860 
Idle = 137964 

BW Util Bottlenecks: 
RCDc_limit = 11912 
RCDWRc_limit = 97 
WTRc_limit = 794 
RTWc_limit = 1248 
CCDLc_limit = 14522 
rwq = 0 
CCDLc_limit_alone = 14412 
WTRc_limit_alone = 770 
RTWc_limit_alone = 1162 

Commands details: 
total_CMD = 275509 
n_nop = 247006 
Read = 26617 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 835 
n_pre = 819 
n_ref = 4572360550251980812 
n_req = 26679 
total_req = 26865 

Dual Bus Interface Util: 
issued_total_row = 1654 
issued_total_col = 26865 
Row_Bus_Util =  0.006003 
CoL_Bus_Util = 0.097510 
Either_Row_CoL_Bus_Util = 0.103456 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000561 
queue_avg = 1.409290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.40929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247005 n_act=835 n_pre=819 n_ref_event=7737782745945290801 n_req=26679 n_rd=26617 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.39
n_activity=176718 dram_eff=0.6081
bk0: 1718a 263504i bk1: 1716a 263210i bk2: 1736a 263272i bk3: 1733a 263114i bk4: 1729a 264263i bk5: 1732a 264020i bk6: 1712a 264565i bk7: 1711a 264628i bk8: 1607a 263543i bk9: 1608a 263147i bk10: 1600a 262963i bk11: 1600a 262439i bk12: 1601a 264869i bk13: 1600a 264757i bk14: 1604a 265208i bk15: 1610a 264803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968852
Row_Buffer_Locality_read = 0.969305
Row_Buffer_Locality_write = 0.774194
Bank_Level_Parallism = 1.688104
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.140742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390042 
total_CMD = 275509 
util_bw = 107460 
Wasted_Col = 23742 
Wasted_Row = 7207 
Idle = 137100 

BW Util Bottlenecks: 
RCDc_limit = 12223 
RCDWRc_limit = 89 
WTRc_limit = 644 
RTWc_limit = 1508 
CCDLc_limit = 14612 
rwq = 0 
CCDLc_limit_alone = 14503 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1414 

Commands details: 
total_CMD = 275509 
n_nop = 247005 
Read = 26617 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 835 
n_pre = 819 
n_ref = 7737782745945290801 
n_req = 26679 
total_req = 26865 

Dual Bus Interface Util: 
issued_total_row = 1654 
issued_total_col = 26865 
Row_Bus_Util =  0.006003 
CoL_Bus_Util = 0.097510 
Either_Row_CoL_Bus_Util = 0.103459 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.000526 
queue_avg = 1.462381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.46238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=246989 n_act=836 n_pre=820 n_ref_event=7737782745945290801 n_req=26676 n_rd=26612 n_rd_L2_A=0 n_write=0 n_wr_bk=256 bw_util=0.3901
n_activity=177040 dram_eff=0.607
bk0: 1718a 264273i bk1: 1718a 263804i bk2: 1730a 263576i bk3: 1728a 263401i bk4: 1732a 263992i bk5: 1729a 263670i bk6: 1709a 264604i bk7: 1710a 264312i bk8: 1608a 263194i bk9: 1606a 262807i bk10: 1603a 263349i bk11: 1603a 263626i bk12: 1600a 264796i bk13: 1603a 264542i bk14: 1607a 264741i bk15: 1608a 264610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968811
Row_Buffer_Locality_read = 0.969337
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.671595
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.125595
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390085 
total_CMD = 275509 
util_bw = 107472 
Wasted_Col = 23827 
Wasted_Row = 7640 
Idle = 136570 

BW Util Bottlenecks: 
RCDc_limit = 12503 
RCDWRc_limit = 107 
WTRc_limit = 762 
RTWc_limit = 1193 
CCDLc_limit = 14385 
rwq = 0 
CCDLc_limit_alone = 14260 
WTRc_limit_alone = 730 
RTWc_limit_alone = 1100 

Commands details: 
total_CMD = 275509 
n_nop = 246989 
Read = 26612 
Write = 0 
L2_Alloc = 0 
L2_WB = 256 
n_act = 836 
n_pre = 820 
n_ref = 7737782745945290801 
n_req = 26676 
total_req = 26868 

Dual Bus Interface Util: 
issued_total_row = 1656 
issued_total_col = 26868 
Row_Bus_Util =  0.006011 
CoL_Bus_Util = 0.097521 
Either_Row_CoL_Bus_Util = 0.103517 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000140 
queue_avg = 1.454381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.45438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247007 n_act=833 n_pre=817 n_ref_event=3255307777713450285 n_req=26666 n_rd=26602 n_rd_L2_A=0 n_write=0 n_wr_bk=256 bw_util=0.3899
n_activity=176781 dram_eff=0.6077
bk0: 1720a 263707i bk1: 1718a 263350i bk2: 1729a 263648i bk3: 1735a 263200i bk4: 1728a 263794i bk5: 1729a 263450i bk6: 1708a 264538i bk7: 1708a 264355i bk8: 1607a 262918i bk9: 1605a 262872i bk10: 1600a 263943i bk11: 1600a 263573i bk12: 1604a 264946i bk13: 1603a 264591i bk14: 1604a 264790i bk15: 1604a 264897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969476
Row_Buffer_Locality_write = 0.734375
Bank_Level_Parallism = 1.685123
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.124958
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389940 
total_CMD = 275509 
util_bw = 107432 
Wasted_Col = 23545 
Wasted_Row = 7414 
Idle = 137118 

BW Util Bottlenecks: 
RCDc_limit = 12355 
RCDWRc_limit = 115 
WTRc_limit = 730 
RTWc_limit = 1423 
CCDLc_limit = 14291 
rwq = 0 
CCDLc_limit_alone = 14125 
WTRc_limit_alone = 708 
RTWc_limit_alone = 1279 

Commands details: 
total_CMD = 275509 
n_nop = 247007 
Read = 26602 
Write = 0 
L2_Alloc = 0 
L2_WB = 256 
n_act = 833 
n_pre = 817 
n_ref = 3255307777713450285 
n_req = 26666 
total_req = 26858 

Dual Bus Interface Util: 
issued_total_row = 1650 
issued_total_col = 26858 
Row_Bus_Util =  0.005989 
CoL_Bus_Util = 0.097485 
Either_Row_CoL_Bus_Util = 0.103452 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000211 
queue_avg = 1.431314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.43131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247011 n_act=825 n_pre=809 n_ref_event=3255307777713450285 n_req=26680 n_rd=26617 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.3901
n_activity=177178 dram_eff=0.6066
bk0: 1724a 263662i bk1: 1723a 263766i bk2: 1733a 264013i bk3: 1732a 263810i bk4: 1732a 263820i bk5: 1732a 263933i bk6: 1706a 264590i bk7: 1707a 264651i bk8: 1608a 263381i bk9: 1608a 262791i bk10: 1600a 263602i bk11: 1603a 263207i bk12: 1600a 264577i bk13: 1600a 264383i bk14: 1605a 265216i bk15: 1604a 264680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969228
Row_Buffer_Locality_read = 0.969756
Row_Buffer_Locality_write = 0.746032
Bank_Level_Parallism = 1.668412
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.120054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390100 
total_CMD = 275509 
util_bw = 107476 
Wasted_Col = 23705 
Wasted_Row = 7478 
Idle = 136850 

BW Util Bottlenecks: 
RCDc_limit = 12097 
RCDWRc_limit = 100 
WTRc_limit = 924 
RTWc_limit = 1090 
CCDLc_limit = 14733 
rwq = 0 
CCDLc_limit_alone = 14611 
WTRc_limit_alone = 887 
RTWc_limit_alone = 1005 

Commands details: 
total_CMD = 275509 
n_nop = 247011 
Read = 26617 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 825 
n_pre = 809 
n_ref = 3255307777713450285 
n_req = 26680 
total_req = 26869 

Dual Bus Interface Util: 
issued_total_row = 1634 
issued_total_col = 26869 
Row_Bus_Util =  0.005931 
CoL_Bus_Util = 0.097525 
Either_Row_CoL_Bus_Util = 0.103438 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000175 
queue_avg = 1.378438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.37844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247007 n_act=832 n_pre=816 n_ref_event=3255307777713450285 n_req=26675 n_rd=26613 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.39
n_activity=177359 dram_eff=0.6058
bk0: 1726a 264276i bk1: 1727a 263885i bk2: 1731a 263872i bk3: 1728a 263611i bk4: 1729a 264667i bk5: 1728a 264724i bk6: 1709a 264714i bk7: 1708a 264407i bk8: 1606a 263021i bk9: 1608a 263004i bk10: 1603a 263598i bk11: 1600a 263477i bk12: 1602a 264809i bk13: 1604a 264335i bk14: 1604a 265701i bk15: 1600a 265414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968960
Row_Buffer_Locality_read = 0.969601
Row_Buffer_Locality_write = 0.693548
Bank_Level_Parallism = 1.647082
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.112293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389984 
total_CMD = 275509 
util_bw = 107444 
Wasted_Col = 23900 
Wasted_Row = 7203 
Idle = 136962 

BW Util Bottlenecks: 
RCDc_limit = 12150 
RCDWRc_limit = 131 
WTRc_limit = 574 
RTWc_limit = 1303 
CCDLc_limit = 14700 
rwq = 0 
CCDLc_limit_alone = 14576 
WTRc_limit_alone = 556 
RTWc_limit_alone = 1197 

Commands details: 
total_CMD = 275509 
n_nop = 247007 
Read = 26613 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 832 
n_pre = 816 
n_ref = 3255307777713450285 
n_req = 26675 
total_req = 26861 

Dual Bus Interface Util: 
issued_total_row = 1648 
issued_total_col = 26861 
Row_Bus_Util =  0.005982 
CoL_Bus_Util = 0.097496 
Either_Row_CoL_Bus_Util = 0.103452 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000246 
queue_avg = 1.330294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.33029
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247026 n_act=830 n_pre=814 n_ref_event=3255307777713450285 n_req=26664 n_rd=26603 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.3898
n_activity=178076 dram_eff=0.603
bk0: 1722a 264067i bk1: 1724a 263810i bk2: 1732a 263587i bk3: 1728a 263253i bk4: 1728a 264539i bk5: 1732a 264022i bk6: 1708a 265015i bk7: 1702a 264864i bk8: 1609a 263063i bk9: 1612a 262890i bk10: 1600a 264095i bk11: 1600a 263803i bk12: 1602a 264800i bk13: 1600a 264771i bk14: 1600a 265137i bk15: 1604a 265005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969022
Row_Buffer_Locality_read = 0.969627
Row_Buffer_Locality_write = 0.704918
Bank_Level_Parallism = 1.646937
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.109659
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389780 
total_CMD = 275509 
util_bw = 107388 
Wasted_Col = 24271 
Wasted_Row = 7433 
Idle = 136417 

BW Util Bottlenecks: 
RCDc_limit = 12196 
RCDWRc_limit = 150 
WTRc_limit = 775 
RTWc_limit = 1265 
CCDLc_limit = 14908 
rwq = 0 
CCDLc_limit_alone = 14798 
WTRc_limit_alone = 757 
RTWc_limit_alone = 1173 

Commands details: 
total_CMD = 275509 
n_nop = 247026 
Read = 26603 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 830 
n_pre = 814 
n_ref = 3255307777713450285 
n_req = 26664 
total_req = 26847 

Dual Bus Interface Util: 
issued_total_row = 1644 
issued_total_col = 26847 
Row_Bus_Util =  0.005967 
CoL_Bus_Util = 0.097445 
Either_Row_CoL_Bus_Util = 0.103383 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000281 
queue_avg = 1.362213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.36221
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247037 n_act=830 n_pre=814 n_ref_event=3255307777713450285 n_req=26664 n_rd=26606 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.3896
n_activity=176429 dram_eff=0.6085
bk0: 1725a 263793i bk1: 1725a 263303i bk2: 1728a 263779i bk3: 1731a 263411i bk4: 1732a 264325i bk5: 1728a 264346i bk6: 1703a 264925i bk7: 1705a 264438i bk8: 1609a 262696i bk9: 1606a 262480i bk10: 1602a 264016i bk11: 1602a 263166i bk12: 1600a 265003i bk13: 1602a 264699i bk14: 1604a 264978i bk15: 1604a 264993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969022
Row_Buffer_Locality_read = 0.969556
Row_Buffer_Locality_write = 0.724138
Bank_Level_Parallism = 1.673647
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.126447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389650 
total_CMD = 275509 
util_bw = 107352 
Wasted_Col = 23743 
Wasted_Row = 7228 
Idle = 137186 

BW Util Bottlenecks: 
RCDc_limit = 12064 
RCDWRc_limit = 142 
WTRc_limit = 859 
RTWc_limit = 1338 
CCDLc_limit = 14614 
rwq = 0 
CCDLc_limit_alone = 14521 
WTRc_limit_alone = 838 
RTWc_limit_alone = 1266 

Commands details: 
total_CMD = 275509 
n_nop = 247037 
Read = 26606 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 830 
n_pre = 814 
n_ref = 3255307777713450285 
n_req = 26664 
total_req = 26838 

Dual Bus Interface Util: 
issued_total_row = 1644 
issued_total_col = 26838 
Row_Bus_Util =  0.005967 
CoL_Bus_Util = 0.097412 
Either_Row_CoL_Bus_Util = 0.103343 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000351 
queue_avg = 1.372322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.37232
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247034 n_act=833 n_pre=817 n_ref_event=3255307777713450285 n_req=26671 n_rd=26613 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.3898
n_activity=175415 dram_eff=0.6121
bk0: 1727a 263630i bk1: 1721a 263741i bk2: 1732a 263451i bk3: 1736a 262819i bk4: 1728a 264752i bk5: 1728a 264427i bk6: 1707a 264759i bk7: 1708a 264599i bk8: 1607a 263084i bk9: 1608a 262893i bk10: 1600a 263749i bk11: 1600a 263631i bk12: 1604a 264936i bk13: 1602a 264607i bk14: 1601a 265147i bk15: 1604a 265037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968918
Row_Buffer_Locality_read = 0.969489
Row_Buffer_Locality_write = 0.706897
Bank_Level_Parallism = 1.666376
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.120980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389751 
total_CMD = 275509 
util_bw = 107380 
Wasted_Col = 23426 
Wasted_Row = 7254 
Idle = 137449 

BW Util Bottlenecks: 
RCDc_limit = 11968 
RCDWRc_limit = 94 
WTRc_limit = 610 
RTWc_limit = 1168 
CCDLc_limit = 14524 
rwq = 0 
CCDLc_limit_alone = 14422 
WTRc_limit_alone = 593 
RTWc_limit_alone = 1083 

Commands details: 
total_CMD = 275509 
n_nop = 247034 
Read = 26613 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 833 
n_pre = 817 
n_ref = 3255307777713450285 
n_req = 26671 
total_req = 26845 

Dual Bus Interface Util: 
issued_total_row = 1650 
issued_total_col = 26845 
Row_Bus_Util =  0.005989 
CoL_Bus_Util = 0.097438 
Either_Row_CoL_Bus_Util = 0.103354 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000702 
queue_avg = 1.414527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.41453
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247022 n_act=833 n_pre=817 n_ref_event=3255307777713450285 n_req=26679 n_rd=26621 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.3899
n_activity=175855 dram_eff=0.6108
bk0: 1724a 263489i bk1: 1722a 263123i bk2: 1731a 263712i bk3: 1728a 263427i bk4: 1730a 264233i bk5: 1728a 264309i bk6: 1710a 264818i bk7: 1710a 264474i bk8: 1611a 263002i bk9: 1608a 262546i bk10: 1604a 263330i bk11: 1606a 263006i bk12: 1600a 265086i bk13: 1600a 264919i bk14: 1605a 264747i bk15: 1604a 264536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968927
Row_Buffer_Locality_read = 0.969498
Row_Buffer_Locality_write = 0.706897
Bank_Level_Parallism = 1.684445
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.132589
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389867 
total_CMD = 275509 
util_bw = 107412 
Wasted_Col = 23499 
Wasted_Row = 7187 
Idle = 137411 

BW Util Bottlenecks: 
RCDc_limit = 11824 
RCDWRc_limit = 140 
WTRc_limit = 512 
RTWc_limit = 1368 
CCDLc_limit = 14580 
rwq = 0 
CCDLc_limit_alone = 14435 
WTRc_limit_alone = 470 
RTWc_limit_alone = 1265 

Commands details: 
total_CMD = 275509 
n_nop = 247022 
Read = 26621 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 833 
n_pre = 817 
n_ref = 3255307777713450285 
n_req = 26679 
total_req = 26853 

Dual Bus Interface Util: 
issued_total_row = 1650 
issued_total_col = 26853 
Row_Bus_Util =  0.005989 
CoL_Bus_Util = 0.097467 
Either_Row_CoL_Bus_Util = 0.103398 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000562 
queue_avg = 1.437075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=1.43707
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247033 n_act=833 n_pre=817 n_ref_event=3255307777713450285 n_req=26667 n_rd=26609 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.3897
n_activity=175340 dram_eff=0.6123
bk0: 1724a 263591i bk1: 1722a 263843i bk2: 1731a 263607i bk3: 1736a 263290i bk4: 1728a 264538i bk5: 1728a 263972i bk6: 1705a 264476i bk7: 1704a 264680i bk8: 1606a 263182i bk9: 1606a 262937i bk10: 1606a 263578i bk11: 1600a 263172i bk12: 1601a 264701i bk13: 1601a 264777i bk14: 1606a 265158i bk15: 1605a 264558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968913
Row_Buffer_Locality_read = 0.969484
Row_Buffer_Locality_write = 0.706897
Bank_Level_Parallism = 1.687481
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.132996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389693 
total_CMD = 275509 
util_bw = 107364 
Wasted_Col = 23117 
Wasted_Row = 6971 
Idle = 138057 

BW Util Bottlenecks: 
RCDc_limit = 11749 
RCDWRc_limit = 134 
WTRc_limit = 531 
RTWc_limit = 1123 
CCDLc_limit = 14566 
rwq = 0 
CCDLc_limit_alone = 14460 
WTRc_limit_alone = 504 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 275509 
n_nop = 247033 
Read = 26609 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 833 
n_pre = 817 
n_ref = 3255307777713450285 
n_req = 26667 
total_req = 26841 

Dual Bus Interface Util: 
issued_total_row = 1650 
issued_total_col = 26841 
Row_Bus_Util =  0.005989 
CoL_Bus_Util = 0.097423 
Either_Row_CoL_Bus_Util = 0.103358 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.000527 
queue_avg = 1.395740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.39574
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=275509 n_nop=247034 n_act=837 n_pre=821 n_ref_event=7310313499448795487 n_req=26660 n_rd=26604 n_rd_L2_A=0 n_write=0 n_wr_bk=224 bw_util=0.3895
n_activity=174466 dram_eff=0.6151
bk0: 1720a 263859i bk1: 1720a 263336i bk2: 1733a 263367i bk3: 1730a 263472i bk4: 1728a 264294i bk5: 1730a 263998i bk6: 1704a 264804i bk7: 1706a 264764i bk8: 1608a 263115i bk9: 1608a 262522i bk10: 1600a 264039i bk11: 1607a 263594i bk12: 1600a 265292i bk13: 1600a 265002i bk14: 1606a 264592i bk15: 1604a 264598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968755
Row_Buffer_Locality_read = 0.969366
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.682215
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.124786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389505 
total_CMD = 275509 
util_bw = 107312 
Wasted_Col = 22865 
Wasted_Row = 7116 
Idle = 138216 

BW Util Bottlenecks: 
RCDc_limit = 11598 
RCDWRc_limit = 126 
WTRc_limit = 544 
RTWc_limit = 1027 
CCDLc_limit = 14555 
rwq = 0 
CCDLc_limit_alone = 14450 
WTRc_limit_alone = 527 
RTWc_limit_alone = 939 

Commands details: 
total_CMD = 275509 
n_nop = 247034 
Read = 26604 
Write = 0 
L2_Alloc = 0 
L2_WB = 224 
n_act = 837 
n_pre = 821 
n_ref = 7310313499448795487 
n_req = 26660 
total_req = 26828 

Dual Bus Interface Util: 
issued_total_row = 1658 
issued_total_col = 26828 
Row_Bus_Util =  0.006018 
CoL_Bus_Util = 0.097376 
Either_Row_CoL_Bus_Util = 0.103354 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000386 
queue_avg = 1.410484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.41048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18427, Miss = 13567, Miss_rate = 0.736, Pending_hits = 3799, Reservation_fails = 0
L2_cache_bank[1]: Access = 18452, Miss = 13570, Miss_rate = 0.735, Pending_hits = 3834, Reservation_fails = 0
L2_cache_bank[2]: Access = 18414, Miss = 13567, Miss_rate = 0.737, Pending_hits = 3798, Reservation_fails = 0
L2_cache_bank[3]: Access = 18423, Miss = 13570, Miss_rate = 0.737, Pending_hits = 3797, Reservation_fails = 0
L2_cache_bank[4]: Access = 18460, Miss = 13571, Miss_rate = 0.735, Pending_hits = 3819, Reservation_fails = 0
L2_cache_bank[5]: Access = 18423, Miss = 13569, Miss_rate = 0.737, Pending_hits = 3746, Reservation_fails = 0
L2_cache_bank[6]: Access = 18429, Miss = 13562, Miss_rate = 0.736, Pending_hits = 3746, Reservation_fails = 0
L2_cache_bank[7]: Access = 18449, Miss = 13562, Miss_rate = 0.735, Pending_hits = 3769, Reservation_fails = 0
L2_cache_bank[8]: Access = 18417, Miss = 13568, Miss_rate = 0.737, Pending_hits = 3754, Reservation_fails = 0
L2_cache_bank[9]: Access = 18428, Miss = 13569, Miss_rate = 0.736, Pending_hits = 3779, Reservation_fails = 0
L2_cache_bank[10]: Access = 18455, Miss = 13570, Miss_rate = 0.735, Pending_hits = 3822, Reservation_fails = 0
L2_cache_bank[11]: Access = 18416, Miss = 13563, Miss_rate = 0.736, Pending_hits = 3785, Reservation_fails = 0
L2_cache_bank[12]: Access = 18432, Miss = 13561, Miss_rate = 0.736, Pending_hits = 3812, Reservation_fails = 0
L2_cache_bank[13]: Access = 18450, Miss = 13562, Miss_rate = 0.735, Pending_hits = 3811, Reservation_fails = 0
L2_cache_bank[14]: Access = 18416, Miss = 13563, Miss_rate = 0.736, Pending_hits = 3781, Reservation_fails = 0
L2_cache_bank[15]: Access = 18425, Miss = 13563, Miss_rate = 0.736, Pending_hits = 3809, Reservation_fails = 0
L2_cache_bank[16]: Access = 18446, Miss = 13566, Miss_rate = 0.735, Pending_hits = 3780, Reservation_fails = 0
L2_cache_bank[17]: Access = 18412, Miss = 13567, Miss_rate = 0.737, Pending_hits = 3781, Reservation_fails = 0
L2_cache_bank[18]: Access = 18425, Miss = 13575, Miss_rate = 0.737, Pending_hits = 3764, Reservation_fails = 0
L2_cache_bank[19]: Access = 18449, Miss = 13566, Miss_rate = 0.735, Pending_hits = 3813, Reservation_fails = 0
L2_cache_bank[20]: Access = 18415, Miss = 13567, Miss_rate = 0.737, Pending_hits = 3804, Reservation_fails = 0
L2_cache_bank[21]: Access = 18424, Miss = 13562, Miss_rate = 0.736, Pending_hits = 3762, Reservation_fails = 0
L2_cache_bank[22]: Access = 18450, Miss = 13559, Miss_rate = 0.735, Pending_hits = 3819, Reservation_fails = 0
L2_cache_bank[23]: Access = 18418, Miss = 13565, Miss_rate = 0.737, Pending_hits = 3782, Reservation_fails = 0
L2_total_cache_accesses = 442355
L2_total_cache_misses = 325584
L2_total_cache_miss_rate = 0.7360
L2_total_cache_pending_hits = 90966
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90966
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 434342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8013
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=442355
icnt_total_pkts_simt_to_mem=442355
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 442355
Req_Network_cycles = 107434
Req_Network_injected_packets_per_cycle =       4.1175 
Req_Network_conflicts_per_cycle =       0.7896
Req_Network_conflicts_per_cycle_util =       0.8941
Req_Bank_Level_Parallism =       4.6623
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3738
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1716

Reply_Network_injected_packets_num = 442355
Reply_Network_cycles = 107434
Reply_Network_injected_packets_per_cycle =        4.1175
Reply_Network_conflicts_per_cycle =        2.2799
Reply_Network_conflicts_per_cycle_util =       2.6095
Reply_Bank_Level_Parallism =       4.7127
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2199
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1372
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 5 sec (1385 sec)
gpgpu_simulation_rate = 85878 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 108126
gpu_sim_insn = 118942352
gpu_ipc =    1100.0347
gpu_tot_sim_cycle = 215560
gpu_tot_sim_insn = 237884704
gpu_tot_ipc =    1103.5660
gpu_tot_issued_cta = 642
gpu_occupancy = 93.0033% 
gpu_tot_occupancy = 91.5093% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9663
partiton_level_parallism_total  =       4.0417
partiton_level_parallism_util =       4.4112
partiton_level_parallism_util_total  =       4.5352
L2_BW  =     173.2495 GB/Sec
L2_BW_total  =     176.5395 GB/Sec
gpu_total_sim_rate=86252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36663, Miss = 29349, Miss_rate = 0.801, Pending_hits = 7203, Reservation_fails = 2486
	L1D_cache_core[1]: Access = 31748, Miss = 25395, Miss_rate = 0.800, Pending_hits = 6251, Reservation_fails = 2665
	L1D_cache_core[2]: Access = 38680, Miss = 31338, Miss_rate = 0.810, Pending_hits = 7227, Reservation_fails = 2023
	L1D_cache_core[3]: Access = 36990, Miss = 29974, Miss_rate = 0.810, Pending_hits = 6906, Reservation_fails = 1992
	L1D_cache_core[4]: Access = 35195, Miss = 28529, Miss_rate = 0.811, Pending_hits = 6561, Reservation_fails = 1167
	L1D_cache_core[5]: Access = 38511, Miss = 31204, Miss_rate = 0.810, Pending_hits = 7192, Reservation_fails = 1587
	L1D_cache_core[6]: Access = 40284, Miss = 32277, Miss_rate = 0.801, Pending_hits = 7887, Reservation_fails = 1764
	L1D_cache_core[7]: Access = 37110, Miss = 30057, Miss_rate = 0.810, Pending_hits = 6943, Reservation_fails = 1665
	L1D_cache_core[8]: Access = 35366, Miss = 28654, Miss_rate = 0.810, Pending_hits = 6607, Reservation_fails = 1303
	L1D_cache_core[9]: Access = 36836, Miss = 29860, Miss_rate = 0.811, Pending_hits = 6866, Reservation_fails = 1376
	L1D_cache_core[10]: Access = 35223, Miss = 28545, Miss_rate = 0.810, Pending_hits = 6573, Reservation_fails = 1853
	L1D_cache_core[11]: Access = 38564, Miss = 31248, Miss_rate = 0.810, Pending_hits = 7201, Reservation_fails = 1964
	L1D_cache_core[12]: Access = 36875, Miss = 29530, Miss_rate = 0.801, Pending_hits = 7226, Reservation_fails = 1188
	L1D_cache_core[13]: Access = 37056, Miss = 30027, Miss_rate = 0.810, Pending_hits = 6919, Reservation_fails = 902
	L1D_cache_core[14]: Access = 36134, Miss = 29256, Miss_rate = 0.810, Pending_hits = 6770, Reservation_fails = 2284
	L1D_cache_core[15]: Access = 36099, Miss = 29233, Miss_rate = 0.810, Pending_hits = 6758, Reservation_fails = 1438
	L1D_cache_core[16]: Access = 38465, Miss = 31161, Miss_rate = 0.810, Pending_hits = 7189, Reservation_fails = 1207
	L1D_cache_core[17]: Access = 30065, Miss = 24369, Miss_rate = 0.811, Pending_hits = 5606, Reservation_fails = 2266
	L1D_cache_core[18]: Access = 29909, Miss = 23929, Miss_rate = 0.800, Pending_hits = 5869, Reservation_fails = 2637
	L1D_cache_core[19]: Access = 31862, Miss = 25478, Miss_rate = 0.800, Pending_hits = 6264, Reservation_fails = 2304
	L1D_cache_core[20]: Access = 40385, Miss = 32714, Miss_rate = 0.810, Pending_hits = 7551, Reservation_fails = 2150
	L1D_cache_core[21]: Access = 35350, Miss = 28637, Miss_rate = 0.810, Pending_hits = 6608, Reservation_fails = 2466
	L1D_cache_core[22]: Access = 30037, Miss = 23977, Miss_rate = 0.798, Pending_hits = 5970, Reservation_fails = 2669
	L1D_cache_core[23]: Access = 35087, Miss = 28440, Miss_rate = 0.811, Pending_hits = 6542, Reservation_fails = 2181
	L1D_cache_core[24]: Access = 36838, Miss = 29861, Miss_rate = 0.811, Pending_hits = 6867, Reservation_fails = 3771
	L1D_cache_core[25]: Access = 35160, Miss = 28497, Miss_rate = 0.810, Pending_hits = 6558, Reservation_fails = 2821
	L1D_cache_core[26]: Access = 40324, Miss = 32313, Miss_rate = 0.801, Pending_hits = 7890, Reservation_fails = 1571
	L1D_cache_core[27]: Access = 30007, Miss = 24334, Miss_rate = 0.811, Pending_hits = 5583, Reservation_fails = 1359
	L1D_cache_core[28]: Access = 36810, Miss = 29838, Miss_rate = 0.811, Pending_hits = 6862, Reservation_fails = 2229
	L1D_cache_core[29]: Access = 36990, Miss = 29984, Miss_rate = 0.811, Pending_hits = 6896, Reservation_fails = 2225
	L1D_total_cache_accesses = 1074623
	L1D_total_cache_misses = 868008
	L1D_total_cache_miss_rate = 0.8077
	L1D_total_cache_pending_hits = 203345
	L1D_total_cache_reservation_fails = 59513
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 616526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 203345
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1058597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16026

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 58547
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 966
ctas_completed 642, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8352, 10260, 10260, 10260, 10260, 10260, 10260, 8760, 8760, 10260, 10260, 10260, 10260, 10260, 10260, 8760, 8760, 10260, 10260, 10260, 10260, 10260, 10260, 8760, 5840, 6840, 6840, 6840, 6840, 6840, 6840, 5840, 
gpgpu_n_tot_thrd_icount = 270633472
gpgpu_n_tot_w_icount = 8457296
gpgpu_n_stall_shd_mem = 180531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 855193
gpgpu_n_mem_write_global = 16026
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6732000
gpgpu_n_store_insn = 100000
gpgpu_n_shmem_insn = 39472000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1150464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 180204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:635919	W0_Idle:72634	W0_Scoreboard:14339083	W1:16640	W2:17956	W3:16640	W4:16640	W5:16640	W6:16640	W7:16640	W8:16640	W9:16640	W10:16640	W11:16640	W12:16640	W13:16640	W14:38436	W15:33280	W16:33280	W17:33280	W18:33280	W19:33280	W20:33280	W21:33280	W22:33280	W23:33280	W24:33280	W25:33280	W26:33280	W27:33280	W28:33280	W29:33280	W30:33280	W31:33280	W32:7635464
single_issue_nums: WS0:2034324	WS1:2194324	WS2:2194324	WS3:2034324	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6841544 {8:855193,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 641040 {40:16026,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34207720 {40:855193,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128208 {8:16026,}
maxmflatency = 632 
max_icnt2mem_latency = 242 
maxmrqlatency = 232 
max_icnt2sh_latency = 57 
averagemflatency = 341 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:336730 	64741 	65640 	64577 	81158 	14382 	2581 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83564 	785059 	2596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	851115 	16931 	3173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	671711 	157633 	36638 	4963 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17583     17752     17363     17568     21548     20109     20145     20146     16547     16530     18262     18428     19874     19878     20610     21076 
dram[1]:     17500     17493     18144     18140     20070     20082     20148     20150     16554     16547     17598     17596     19883     19873     21089     21324 
dram[2]:     17511     17501     18178     18211     20081     21635     20138     20152     16536     16523     17574     17573     20413     20110     21331     20760 
dram[3]:     17472     17229     18180     18181     21317     21273     20192     20216     16526     16535     17572     17558     19090     19097     20760     20811 
dram[4]:     17239     17230     18175     18196     21284     21290     20210     20201     16482     16479     17736     17737     19106     19195     20837     20845 
dram[5]:     17233     17161     18183     18192     21593     21581     20195     20223     16599     16572     17752     17734     20363     20359     20845     21639 
dram[6]:     17162     17155     18202     18187     21579     21605     20223     20253     16575     16593     17755     17755     20360     20373     21633     21661 
dram[7]:     17158     17729     18056     18052     21614     21501     20037     20040     16599     16466     17909     17917     20317     21368     21655     20687 
dram[8]:     17744     17713     18041     18023     21498     21550     20050     21423     16547     17216     17523     17497     21369     21362     20686     20701 
dram[9]:     17707     17699     17982     17574     20212     20217     21428     21149     17175     17171     17471     17474     21017     21014     20707     20695 
dram[10]:     18258     18316     17561     18067     20214     20198     21329     21326     17167     17163     17472     17477     21033     21039     20679     20682 
dram[11]:     18256     18246     17588     17591     20175     20246     21569     21234     17527     17526     17543     17532     21063     21076     20691     20695 
average row accesses per activate:
dram[0]: 24.984734 24.643940 25.045801 25.121212 29.321428 27.462811 32.168316 32.019417 25.153847 25.936001 25.875000 25.635658 23.666666 24.183823 26.611570 27.058332 
dram[1]: 23.579710 24.283583 25.573643 25.968504 27.991596 28.939131 31.295238 32.919998 25.414062 25.367188 24.812031 24.686567 25.007576 23.404255 27.058332 27.302521 
dram[2]: 25.045801 24.422222 26.312000 25.742188 28.663794 28.376068 32.352940 31.961164 25.335938 24.118519 25.835938 27.391666 23.404255 24.167883 25.335938 26.177420 
dram[3]: 24.470150 24.470150 26.723577 26.723577 27.404959 28.135593 31.721153 32.653465 24.428572 24.593985 25.160305 25.384615 24.153284 24.422222 26.884298 27.811966 
dram[4]: 23.553957 24.492537 27.115702 26.166666 29.424778 29.723215 33.050507 33.232323 26.048000 24.428572 26.222221 26.645161 23.111889 24.414814 28.260870 27.709402 
dram[5]: 23.731884 25.068703 25.734375 25.596899 29.210526 28.886957 33.510204 32.495049 24.185184 25.304688 26.166666 25.523077 25.353846 25.000000 28.254387 27.827587 
dram[6]: 23.889706 24.133333 25.632812 25.330769 30.532110 29.353983 32.810001 32.689999 23.611511 25.622047 25.581396 24.392593 25.190840 25.617188 28.919643 27.049999 
dram[7]: 24.073530 24.117647 25.338461 24.714285 29.371681 29.371681 32.445545 34.187500 25.809525 25.232557 25.503876 25.438461 26.368000 25.842520 27.593220 28.394737 
dram[8]: 24.029411 24.854961 24.619404 24.812031 31.102804 29.732143 31.747572 32.900002 26.487804 23.977777 24.611940 24.849625 26.804878 26.000000 27.483051 28.761063 
dram[9]: 25.637794 24.757576 25.757812 24.474073 29.300884 29.945946 32.673267 32.067963 26.573771 25.968000 24.604477 24.916666 26.007936 26.448000 26.752066 26.096775 
dram[10]: 23.536232 24.481203 24.864662 25.835938 29.166666 28.672413 33.561226 31.586538 25.084616 26.487804 24.589552 24.131388 26.451612 26.829268 25.527559 25.650793 
dram[11]: 25.224806 25.215385 24.909090 24.819550 28.791304 29.882883 32.970001 32.421570 24.704546 25.519686 24.240875 23.769785 26.764227 25.781250 25.769842 24.853846 
average row locality = 630297/23741 = 26.548882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3254      3234      3280      3315      3284      3323      3249      3298      3256      3228      3296      3291      3250      3273      3204      3231 
dram[1]:      3235      3235      3298      3297      3331      3328      3286      3292      3239      3233      3284      3292      3285      3284      3231      3233 
dram[2]:      3262      3278      3288      3294      3325      3320      3300      3292      3228      3241      3291      3271      3284      3295      3227      3230 
dram[3]:      3260      3261      3286      3287      3316      3320      3299      3298      3234      3256      3280      3284      3293      3281      3237      3238 
dram[4]:      3256      3264      3280      3296      3325      3329      3272      3290      3241      3234      3288      3288      3289      3280      3234      3226 
dram[5]:      3257      3266      3294      3301      3330      3322      3284      3282      3250      3224      3281      3302      3280      3284      3205      3212 
dram[6]:      3231      3240      3281      3291      3328      3317      3281      3269      3267      3239      3284      3277      3284      3263      3223      3230 
dram[7]:      3256      3262      3292      3285      3319      3319      3277      3282      3237      3240      3274      3291      3280      3266      3240      3221 
dram[8]:      3250      3238      3296      3297      3328      3330      3270      3290      3243      3222      3282      3289      3281      3260      3227      3234 
dram[9]:      3239      3250      3295      3302      3311      3324      3300      3303      3227      3231      3281      3273      3261      3290      3221      3220 
dram[10]:      3230      3238      3305      3305      3325      3326      3289      3285      3246      3243      3279      3290      3264      3284      3226      3216 
dram[11]:      3236      3260      3285      3298      3311      3317      3297      3307      3246      3226      3305      3288      3276      3284      3231      3215 
total dram reads = 628315
bank skew: 3331/3204 = 1.04
chip skew: 52430/52266 = 1.00
number of total write accesses:
dram[0]:        76        76         4         4         0         0         0         0        56        56        64        64        64        64        64        64 
dram[1]:        76        76         4         4         0         0         0         0        56        56        64        64        64        64        64        64 
dram[2]:        76        76         4         4         0         0         0         0        60        60        64        64        64        64        64        64 
dram[3]:        74        72         4         0         0         0         0         0        60        60        64        64        64        64        64        64 
dram[4]:        72        72         4         4         0         0         0         0        60        60        64        64        64        64        64        64 
dram[5]:        72        72         0         4         0         0         0         0        60        60        64        64        64        64        64        64 
dram[6]:        72        72         0         8         0         0         0         0        60        60        64        64        64        64        64        64 
dram[7]:        72        72         8         8         0         0         0         0        60        60        64        64        64        64        64        64 
dram[8]:        72        72        12        12         0         0         0         0        60        60        64        64        64        64        64        64 
dram[9]:        68        72         8         8         0         0         0         0        60        60        64        64        64        64        64        64 
dram[10]:        72        72         8         8         0         0         0         0        60        60        64        64        64        64        64        64 
dram[11]:        72        72        12        12         0         0         0         0        60        60        64        64        64        64        64        64 
total dram writes = 7926
min_bank_accesses = 0!
chip skew: 672/652 = 1.03
average mf latency per bank:
dram[0]:        463       457       479       481       466       472       467       462       467       474       463       465       473       469       456       464
dram[1]:        462       470       473       471       477       474       463       470       468       460       469       474       460       467       460       457
dram[2]:        468       459       475       483       467       468       473       470       460       468       468       463       472       470       454       457
dram[3]:        458       464       482       473       473       479       464       465       471       467       465       472       465       462       464       460
dram[4]:        467       467       468       477       472       466       471       471       460       463       473       468       465       474       456       455
dram[5]:        458       455       483       479       466       475       468       466       469       469       462       466       471       463       457       465
dram[6]:        463       469       472       470       477       473       466       471       463       458       472       476       463       468       461       457
dram[7]:        465       457       478       485       466       468       472       466       462       469       465       462       473       471       455       461
dram[8]:        457       465       477       469       474       476       465       469       469       464       466       472       462       464       462       456
dram[9]:        472       467       470       479       471       466       471       470       457       464       471       464       468       471       456       456
dram[10]:        456       460       480       476       470       477       465       464       472       470       461       468       468       463       460       464
dram[11]:        468       470       469       470       476       471       469       472       462       460       471       471       463       467       456       454
maximum mf latency per bank:
dram[0]:        539       543       612       623       409       426       423       428       511       517       562       604       466       455       472       443
dram[1]:        536       544       629       630       429       429       405       411       519       525       589       609       465       449       440       444
dram[2]:        533       543       632       626       432       444       418       443       514       507       598       612       441       443       496       545
dram[3]:        544       538       615       623       433       426       428       445       529       526       598       615       472       489       437       494
dram[4]:        542       536       613       621       425       431       414       408       516       525       603       615       471       436       489       483
dram[5]:        548       537       625       629       422       416       452       499       520       513       592       618       444       485       513       601
dram[6]:        536       540       612       617       454       422       425       452       528       519       602       626       484       451       556       527
dram[7]:        534       541       604       624       410       413       446       461       513       538       562       613       476       437       476       472
dram[8]:        543       540       615       614       413       416       441       428       524       532       589       606       447       443       450       468
dram[9]:        549       548       610       608       420       408       439       488       529       528       586       604       409       440       456       487
dram[10]:        540       539       616       623       422       420       407       430       524       508       572       603       506       540       494       426
dram[11]:        536       550       618       617       427       424       429       407       518       508       592       601       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495945 n_act=1994 n_pre=1978 n_ref_event=4572360550251980812 n_req=52430 n_rd=52266 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.3829
n_activity=354516 dram_eff=0.5971
bk0: 3254a 527240i bk1: 3234a 526877i bk2: 3280a 528470i bk3: 3315a 527781i bk4: 3284a 529440i bk5: 3323a 528180i bk6: 3249a 531126i bk7: 3298a 529654i bk8: 3256a 528136i bk9: 3228a 528258i bk10: 3296a 526695i bk11: 3291a 526180i bk12: 3250a 526457i bk13: 3273a 525614i bk14: 3204a 528998i bk15: 3231a 528699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962045
Row_Buffer_Locality_read = 0.963303
Row_Buffer_Locality_write = 0.560976
Bank_Level_Parallism = 1.768285
Bank_Level_Parallism_Col = 1.998088
Bank_Level_Parallism_Ready = 1.183319
write_to_read_ratio_blp_rw_average = 0.029562
GrpLevelPara = 1.616469 

BW Util details:
bwutil = 0.382943 
total_CMD = 552793 
util_bw = 211688 
Wasted_Col = 50118 
Wasted_Row = 16257 
Idle = 274730 

BW Util Bottlenecks: 
RCDc_limit = 27092 
RCDWRc_limit = 416 
WTRc_limit = 2063 
RTWc_limit = 3808 
CCDLc_limit = 29591 
rwq = 0 
CCDLc_limit_alone = 29209 
WTRc_limit_alone = 1975 
RTWc_limit_alone = 3514 

Commands details: 
total_CMD = 552793 
n_nop = 495945 
Read = 52266 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 1994 
n_pre = 1978 
n_ref = 4572360550251980812 
n_req = 52430 
total_req = 52922 

Dual Bus Interface Util: 
issued_total_row = 3972 
issued_total_col = 52922 
Row_Bus_Util =  0.007185 
CoL_Bus_Util = 0.095736 
Either_Row_CoL_Bus_Util = 0.102838 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.000809 
queue_avg = 1.453302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.4533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495808 n_act=2006 n_pre=1990 n_ref_event=7737782745945290801 n_req=52547 n_rd=52383 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.3838
n_activity=355550 dram_eff=0.5967
bk0: 3235a 526308i bk1: 3235a 526256i bk2: 3298a 529070i bk3: 3297a 528058i bk4: 3331a 529155i bk5: 3328a 529027i bk6: 3286a 531098i bk7: 3292a 531119i bk8: 3239a 528679i bk9: 3233a 528238i bk10: 3284a 526890i bk11: 3292a 525538i bk12: 3285a 527106i bk13: 3284a 526212i bk14: 3231a 528937i bk15: 3233a 528145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961901
Row_Buffer_Locality_read = 0.963175
Row_Buffer_Locality_write = 0.554878
Bank_Level_Parallism = 1.755547
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.172999
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383789 
total_CMD = 552793 
util_bw = 212156 
Wasted_Col = 50271 
Wasted_Row = 16496 
Idle = 273870 

BW Util Bottlenecks: 
RCDc_limit = 27580 
RCDWRc_limit = 419 
WTRc_limit = 1481 
RTWc_limit = 3920 
CCDLc_limit = 29405 
rwq = 0 
CCDLc_limit_alone = 29139 
WTRc_limit_alone = 1447 
RTWc_limit_alone = 3688 

Commands details: 
total_CMD = 552793 
n_nop = 495808 
Read = 52383 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 2006 
n_pre = 1990 
n_ref = 7737782745945290801 
n_req = 52547 
total_req = 53039 

Dual Bus Interface Util: 
issued_total_row = 3996 
issued_total_col = 53039 
Row_Bus_Util =  0.007229 
CoL_Bus_Util = 0.095947 
Either_Row_CoL_Bus_Util = 0.103086 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.000877 
queue_avg = 1.472776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.47278
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495748 n_act=2002 n_pre=1986 n_ref_event=7737782745945290801 n_req=52592 n_rd=52426 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.3842
n_activity=356297 dram_eff=0.596
bk0: 3262a 527451i bk1: 3278a 526341i bk2: 3288a 529019i bk3: 3294a 527989i bk4: 3325a 529078i bk5: 3320a 528265i bk6: 3300a 530626i bk7: 3292a 529703i bk8: 3228a 528156i bk9: 3241a 527315i bk10: 3291a 527205i bk11: 3271a 527410i bk12: 3284a 527001i bk13: 3295a 526499i bk14: 3227a 527700i bk15: 3230a 527082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962009
Row_Buffer_Locality_read = 0.963453
Row_Buffer_Locality_write = 0.506024
Bank_Level_Parallism = 1.751354
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.172452
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.384158 
total_CMD = 552793 
util_bw = 212360 
Wasted_Col = 51360 
Wasted_Row = 17144 
Idle = 271929 

BW Util Bottlenecks: 
RCDc_limit = 28215 
RCDWRc_limit = 523 
WTRc_limit = 1859 
RTWc_limit = 3786 
CCDLc_limit = 29629 
rwq = 0 
CCDLc_limit_alone = 29246 
WTRc_limit_alone = 1782 
RTWc_limit_alone = 3480 

Commands details: 
total_CMD = 552793 
n_nop = 495748 
Read = 52426 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 2002 
n_pre = 1986 
n_ref = 7737782745945290801 
n_req = 52592 
total_req = 53090 

Dual Bus Interface Util: 
issued_total_row = 3988 
issued_total_col = 53090 
Row_Bus_Util =  0.007214 
CoL_Bus_Util = 0.096040 
Either_Row_CoL_Bus_Util = 0.103194 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000578 
queue_avg = 1.519515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.51951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495768 n_act=1999 n_pre=1983 n_ref_event=3255307777713450285 n_req=52594 n_rd=52430 n_rd_L2_A=0 n_write=0 n_wr_bk=654 bw_util=0.3841
n_activity=354322 dram_eff=0.5993
bk0: 3260a 526613i bk1: 3261a 526457i bk2: 3286a 528642i bk3: 3287a 528344i bk4: 3316a 528699i bk5: 3320a 528237i bk6: 3299a 530482i bk7: 3298a 529737i bk8: 3234a 527843i bk9: 3256a 526705i bk10: 3280a 527575i bk11: 3284a 527023i bk12: 3293a 526671i bk13: 3281a 525954i bk14: 3237a 528155i bk15: 3238a 527650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962068
Row_Buffer_Locality_read = 0.963475
Row_Buffer_Locality_write = 0.512195
Bank_Level_Parallism = 1.772926
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.175386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.384115 
total_CMD = 552793 
util_bw = 212336 
Wasted_Col = 49736 
Wasted_Row = 16646 
Idle = 274075 

BW Util Bottlenecks: 
RCDc_limit = 27674 
RCDWRc_limit = 509 
WTRc_limit = 2119 
RTWc_limit = 3732 
CCDLc_limit = 28779 
rwq = 0 
CCDLc_limit_alone = 28404 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3431 

Commands details: 
total_CMD = 552793 
n_nop = 495768 
Read = 52430 
Write = 0 
L2_Alloc = 0 
L2_WB = 654 
n_act = 1999 
n_pre = 1983 
n_ref = 3255307777713450285 
n_req = 52594 
total_req = 53084 

Dual Bus Interface Util: 
issued_total_row = 3982 
issued_total_col = 53084 
Row_Bus_Util =  0.007203 
CoL_Bus_Util = 0.096029 
Either_Row_CoL_Bus_Util = 0.103158 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.000719 
queue_avg = 1.559276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.55928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495870 n_act=1965 n_pre=1949 n_ref_event=3255307777713450285 n_req=52556 n_rd=52392 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.3839
n_activity=356213 dram_eff=0.5957
bk0: 3256a 527113i bk1: 3264a 526732i bk2: 3280a 529536i bk3: 3296a 528617i bk4: 3325a 529328i bk5: 3329a 528657i bk6: 3272a 530979i bk7: 3290a 530586i bk8: 3241a 527989i bk9: 3234a 527303i bk10: 3288a 527574i bk11: 3288a 526425i bk12: 3289a 526140i bk13: 3280a 525954i bk14: 3234a 528141i bk15: 3226a 527385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.963964
Row_Buffer_Locality_write = 0.554878
Bank_Level_Parallism = 1.760178
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.170401
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383854 
total_CMD = 552793 
util_bw = 212192 
Wasted_Col = 50024 
Wasted_Row = 16637 
Idle = 273940 

BW Util Bottlenecks: 
RCDc_limit = 27076 
RCDWRc_limit = 370 
WTRc_limit = 1789 
RTWc_limit = 3448 
CCDLc_limit = 29586 
rwq = 0 
CCDLc_limit_alone = 29244 
WTRc_limit_alone = 1719 
RTWc_limit_alone = 3176 

Commands details: 
total_CMD = 552793 
n_nop = 495870 
Read = 52392 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 1965 
n_pre = 1949 
n_ref = 3255307777713450285 
n_req = 52556 
total_req = 53048 

Dual Bus Interface Util: 
issued_total_row = 3914 
issued_total_col = 53048 
Row_Bus_Util =  0.007080 
CoL_Bus_Util = 0.095964 
Either_Row_CoL_Bus_Util = 0.102973 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000685 
queue_avg = 1.517407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.51741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495875 n_act=1969 n_pre=1953 n_ref_event=3255307777713450285 n_req=52537 n_rd=52374 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.3837
n_activity=356343 dram_eff=0.5952
bk0: 3257a 527522i bk1: 3266a 527581i bk2: 3294a 528883i bk3: 3301a 528217i bk4: 3330a 529728i bk5: 3322a 529396i bk6: 3284a 530863i bk7: 3282a 530079i bk8: 3250a 528066i bk9: 3224a 528379i bk10: 3281a 527350i bk11: 3302a 526508i bk12: 3280a 527259i bk13: 3284a 526517i bk14: 3205a 528986i bk15: 3212a 528113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962598
Row_Buffer_Locality_read = 0.963913
Row_Buffer_Locality_write = 0.539877
Bank_Level_Parallism = 1.741038
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.161171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383695 
total_CMD = 552793 
util_bw = 212104 
Wasted_Col = 50413 
Wasted_Row = 16682 
Idle = 273594 

BW Util Bottlenecks: 
RCDc_limit = 27223 
RCDWRc_limit = 454 
WTRc_limit = 1528 
RTWc_limit = 3686 
CCDLc_limit = 29823 
rwq = 0 
CCDLc_limit_alone = 29460 
WTRc_limit_alone = 1446 
RTWc_limit_alone = 3405 

Commands details: 
total_CMD = 552793 
n_nop = 495875 
Read = 52374 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 1969 
n_pre = 1953 
n_ref = 3255307777713450285 
n_req = 52537 
total_req = 53026 

Dual Bus Interface Util: 
issued_total_row = 3922 
issued_total_col = 53026 
Row_Bus_Util =  0.007095 
CoL_Bus_Util = 0.095924 
Either_Row_CoL_Bus_Util = 0.102964 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.000527 
queue_avg = 1.494196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.4942
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495932 n_act=1976 n_pre=1960 n_ref_event=3255307777713450285 n_req=52469 n_rd=52305 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.3832
n_activity=356662 dram_eff=0.594
bk0: 3231a 528085i bk1: 3240a 527511i bk2: 3281a 528677i bk3: 3291a 527910i bk4: 3328a 530145i bk5: 3317a 529366i bk6: 3281a 531172i bk7: 3269a 530677i bk8: 3267a 527845i bk9: 3239a 527657i bk10: 3284a 527265i bk11: 3277a 525935i bk12: 3284a 526988i bk13: 3263a 526964i bk14: 3223a 528653i bk15: 3230a 527846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962416
Row_Buffer_Locality_read = 0.963770
Row_Buffer_Locality_write = 0.530488
Bank_Level_Parallism = 1.743538
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.156647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383225 
total_CMD = 552793 
util_bw = 211844 
Wasted_Col = 50814 
Wasted_Row = 16550 
Idle = 273585 

BW Util Bottlenecks: 
RCDc_limit = 27566 
RCDWRc_limit = 470 
WTRc_limit = 2246 
RTWc_limit = 3826 
CCDLc_limit = 29799 
rwq = 0 
CCDLc_limit_alone = 29383 
WTRc_limit_alone = 2137 
RTWc_limit_alone = 3519 

Commands details: 
total_CMD = 552793 
n_nop = 495932 
Read = 52305 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 1976 
n_pre = 1960 
n_ref = 3255307777713450285 
n_req = 52469 
total_req = 52961 

Dual Bus Interface Util: 
issued_total_row = 3936 
issued_total_col = 52961 
Row_Bus_Util =  0.007120 
CoL_Bus_Util = 0.095806 
Either_Row_CoL_Bus_Util = 0.102861 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000633 
queue_avg = 1.490632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.49063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495923 n_act=1960 n_pre=1944 n_ref_event=3255307777713450285 n_req=52507 n_rd=52341 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.3835
n_activity=357391 dram_eff=0.5932
bk0: 3256a 527015i bk1: 3262a 526098i bk2: 3292a 528005i bk3: 3285a 527301i bk4: 3319a 530168i bk5: 3319a 529346i bk6: 3277a 531209i bk7: 3282a 530289i bk8: 3237a 528264i bk9: 3240a 527508i bk10: 3274a 527691i bk11: 3291a 526326i bk12: 3280a 527992i bk13: 3266a 527328i bk14: 3240a 528612i bk15: 3221a 529206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962748
Row_Buffer_Locality_read = 0.964158
Row_Buffer_Locality_write = 0.518072
Bank_Level_Parallism = 1.741990
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.163790
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383543 
total_CMD = 552793 
util_bw = 212020 
Wasted_Col = 50874 
Wasted_Row = 16833 
Idle = 273066 

BW Util Bottlenecks: 
RCDc_limit = 27409 
RCDWRc_limit = 529 
WTRc_limit = 2093 
RTWc_limit = 3866 
CCDLc_limit = 29756 
rwq = 0 
CCDLc_limit_alone = 29433 
WTRc_limit_alone = 2014 
RTWc_limit_alone = 3622 

Commands details: 
total_CMD = 552793 
n_nop = 495923 
Read = 52341 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 1960 
n_pre = 1944 
n_ref = 3255307777713450285 
n_req = 52507 
total_req = 53005 

Dual Bus Interface Util: 
issued_total_row = 3904 
issued_total_col = 53005 
Row_Bus_Util =  0.007062 
CoL_Bus_Util = 0.095886 
Either_Row_CoL_Bus_Util = 0.102878 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000686 
queue_avg = 1.472615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.47261
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495922 n_act=1965 n_pre=1949 n_ref_event=3255307777713450285 n_req=52505 n_rd=52337 n_rd_L2_A=0 n_write=0 n_wr_bk=672 bw_util=0.3836
n_activity=355421 dram_eff=0.5966
bk0: 3250a 527360i bk1: 3238a 527090i bk2: 3296a 528408i bk3: 3297a 527962i bk4: 3328a 530293i bk5: 3330a 529235i bk6: 3270a 530743i bk7: 3290a 530172i bk8: 3243a 528442i bk9: 3222a 527185i bk10: 3282a 526920i bk11: 3289a 526479i bk12: 3281a 528412i bk13: 3260a 527523i bk14: 3227a 528397i bk15: 3234a 528504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962651
Row_Buffer_Locality_read = 0.964003
Row_Buffer_Locality_write = 0.541667
Bank_Level_Parallism = 1.747231
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.163357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383572 
total_CMD = 552793 
util_bw = 212036 
Wasted_Col = 50278 
Wasted_Row = 16370 
Idle = 274109 

BW Util Bottlenecks: 
RCDc_limit = 27382 
RCDWRc_limit = 432 
WTRc_limit = 1949 
RTWc_limit = 3544 
CCDLc_limit = 29576 
rwq = 0 
CCDLc_limit_alone = 29252 
WTRc_limit_alone = 1881 
RTWc_limit_alone = 3288 

Commands details: 
total_CMD = 552793 
n_nop = 495922 
Read = 52337 
Write = 0 
L2_Alloc = 0 
L2_WB = 672 
n_act = 1965 
n_pre = 1949 
n_ref = 3255307777713450285 
n_req = 52505 
total_req = 53009 

Dual Bus Interface Util: 
issued_total_row = 3914 
issued_total_col = 53009 
Row_Bus_Util =  0.007080 
CoL_Bus_Util = 0.095893 
Either_Row_CoL_Bus_Util = 0.102879 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.000914 
queue_avg = 1.471433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.47143
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495939 n_act=1963 n_pre=1947 n_ref_event=3255307777713450285 n_req=52493 n_rd=52328 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.3834
n_activity=354931 dram_eff=0.5972
bk0: 3239a 527378i bk1: 3250a 526402i bk2: 3295a 528984i bk3: 3302a 527284i bk4: 3311a 530093i bk5: 3324a 529691i bk6: 3300a 530261i bk7: 3303a 529994i bk8: 3227a 528336i bk9: 3231a 527447i bk10: 3281a 526874i bk11: 3273a 526316i bk12: 3261a 528366i bk13: 3290a 527907i bk14: 3221a 528814i bk15: 3220a 527485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962681
Row_Buffer_Locality_read = 0.964035
Row_Buffer_Locality_write = 0.533333
Bank_Level_Parallism = 1.754037
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.171165
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383420 
total_CMD = 552793 
util_bw = 211952 
Wasted_Col = 49841 
Wasted_Row = 16322 
Idle = 274678 

BW Util Bottlenecks: 
RCDc_limit = 26759 
RCDWRc_limit = 548 
WTRc_limit = 1821 
RTWc_limit = 3600 
CCDLc_limit = 29362 
rwq = 0 
CCDLc_limit_alone = 29022 
WTRc_limit_alone = 1707 
RTWc_limit_alone = 3374 

Commands details: 
total_CMD = 552793 
n_nop = 495939 
Read = 52328 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 1963 
n_pre = 1947 
n_ref = 3255307777713450285 
n_req = 52493 
total_req = 52988 

Dual Bus Interface Util: 
issued_total_row = 3910 
issued_total_col = 52988 
Row_Bus_Util =  0.007073 
CoL_Bus_Util = 0.095855 
Either_Row_CoL_Bus_Util = 0.102849 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.000774 
queue_avg = 1.448555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=1.44855
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495870 n_act=1992 n_pre=1976 n_ref_event=3255307777713450285 n_req=52517 n_rd=52351 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.3836
n_activity=354555 dram_eff=0.5981
bk0: 3230a 526218i bk1: 3238a 526733i bk2: 3305a 528230i bk3: 3305a 527616i bk4: 3325a 529771i bk5: 3326a 529106i bk6: 3289a 530453i bk7: 3285a 529938i bk8: 3246a 528310i bk9: 3243a 527795i bk10: 3279a 526688i bk11: 3290a 525503i bk12: 3264a 528073i bk13: 3284a 527674i bk14: 3226a 528636i bk15: 3216a 527875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962146
Row_Buffer_Locality_read = 0.963516
Row_Buffer_Locality_write = 0.530120
Bank_Level_Parallism = 1.763271
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.167172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383616 
total_CMD = 552793 
util_bw = 212060 
Wasted_Col = 50407 
Wasted_Row = 16165 
Idle = 274161 

BW Util Bottlenecks: 
RCDc_limit = 27347 
RCDWRc_limit = 541 
WTRc_limit = 2147 
RTWc_limit = 3991 
CCDLc_limit = 29750 
rwq = 0 
CCDLc_limit_alone = 29315 
WTRc_limit_alone = 2052 
RTWc_limit_alone = 3651 

Commands details: 
total_CMD = 552793 
n_nop = 495870 
Read = 52351 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 1992 
n_pre = 1976 
n_ref = 3255307777713450285 
n_req = 52517 
total_req = 53015 

Dual Bus Interface Util: 
issued_total_row = 3968 
issued_total_col = 53015 
Row_Bus_Util =  0.007178 
CoL_Bus_Util = 0.095904 
Either_Row_CoL_Bus_Util = 0.102973 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.001054 
queue_avg = 1.444186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.44419
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=552793 n_nop=495795 n_act=1998 n_pre=1982 n_ref_event=7310313499448795487 n_req=52550 n_rd=52382 n_rd_L2_A=0 n_write=0 n_wr_bk=672 bw_util=0.3839
n_activity=353097 dram_eff=0.601
bk0: 3236a 526969i bk1: 3260a 525656i bk2: 3285a 528449i bk3: 3298a 528032i bk4: 3311a 529961i bk5: 3317a 529363i bk6: 3297a 530898i bk7: 3307a 530540i bk8: 3246a 527614i bk9: 3226a 527358i bk10: 3305a 526517i bk11: 3288a 525749i bk12: 3276a 527946i bk13: 3284a 527318i bk14: 3231a 528054i bk15: 3215a 527464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962055
Row_Buffer_Locality_read = 0.963480
Row_Buffer_Locality_write = 0.517857
Bank_Level_Parallism = 1.765685
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.159888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.383898 
total_CMD = 552793 
util_bw = 212216 
Wasted_Col = 49943 
Wasted_Row = 16212 
Idle = 274422 

BW Util Bottlenecks: 
RCDc_limit = 26479 
RCDWRc_limit = 488 
WTRc_limit = 2083 
RTWc_limit = 3828 
CCDLc_limit = 30058 
rwq = 0 
CCDLc_limit_alone = 29689 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 3573 

Commands details: 
total_CMD = 552793 
n_nop = 495795 
Read = 52382 
Write = 0 
L2_Alloc = 0 
L2_WB = 672 
n_act = 1998 
n_pre = 1982 
n_ref = 7310313499448795487 
n_req = 52550 
total_req = 53054 

Dual Bus Interface Util: 
issued_total_row = 3980 
issued_total_col = 53054 
Row_Bus_Util =  0.007200 
CoL_Bus_Util = 0.095974 
Either_Row_CoL_Bus_Util = 0.103109 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000632 
queue_avg = 1.468827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.46883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36141, Miss = 26597, Miss_rate = 0.736, Pending_hits = 6543, Reservation_fails = 0
L2_cache_bank[1]: Access = 36326, Miss = 26717, Miss_rate = 0.735, Pending_hits = 6608, Reservation_fails = 0
L2_cache_bank[2]: Access = 36281, Miss = 26711, Miss_rate = 0.736, Pending_hits = 6558, Reservation_fails = 0
L2_cache_bank[3]: Access = 36342, Miss = 26714, Miss_rate = 0.735, Pending_hits = 6569, Reservation_fails = 0
L2_cache_bank[4]: Access = 36355, Miss = 26729, Miss_rate = 0.735, Pending_hits = 6621, Reservation_fails = 0
L2_cache_bank[5]: Access = 36294, Miss = 26745, Miss_rate = 0.737, Pending_hits = 6513, Reservation_fails = 0
L2_cache_bank[6]: Access = 36353, Miss = 26727, Miss_rate = 0.735, Pending_hits = 6579, Reservation_fails = 0
L2_cache_bank[7]: Access = 36340, Miss = 26745, Miss_rate = 0.736, Pending_hits = 6560, Reservation_fails = 0
L2_cache_bank[8]: Access = 36294, Miss = 26705, Miss_rate = 0.736, Pending_hits = 6529, Reservation_fails = 0
L2_cache_bank[9]: Access = 36342, Miss = 26727, Miss_rate = 0.735, Pending_hits = 6536, Reservation_fails = 0
L2_cache_bank[10]: Access = 36291, Miss = 26701, Miss_rate = 0.736, Pending_hits = 6512, Reservation_fails = 0
L2_cache_bank[11]: Access = 36307, Miss = 26713, Miss_rate = 0.736, Pending_hits = 6547, Reservation_fails = 0
L2_cache_bank[12]: Access = 36307, Miss = 26699, Miss_rate = 0.735, Pending_hits = 6544, Reservation_fails = 0
L2_cache_bank[13]: Access = 36264, Miss = 26646, Miss_rate = 0.735, Pending_hits = 6559, Reservation_fails = 0
L2_cache_bank[14]: Access = 36309, Miss = 26695, Miss_rate = 0.735, Pending_hits = 6540, Reservation_fails = 0
L2_cache_bank[15]: Access = 36282, Miss = 26686, Miss_rate = 0.736, Pending_hits = 6586, Reservation_fails = 0
L2_cache_bank[16]: Access = 36305, Miss = 26697, Miss_rate = 0.735, Pending_hits = 6515, Reservation_fails = 0
L2_cache_bank[17]: Access = 36254, Miss = 26680, Miss_rate = 0.736, Pending_hits = 6542, Reservation_fails = 0
L2_cache_bank[18]: Access = 36260, Miss = 26655, Miss_rate = 0.735, Pending_hits = 6580, Reservation_fails = 0
L2_cache_bank[19]: Access = 36321, Miss = 26713, Miss_rate = 0.735, Pending_hits = 6569, Reservation_fails = 0
L2_cache_bank[20]: Access = 36265, Miss = 26684, Miss_rate = 0.736, Pending_hits = 6571, Reservation_fails = 0
L2_cache_bank[21]: Access = 36352, Miss = 26707, Miss_rate = 0.735, Pending_hits = 6579, Reservation_fails = 0
L2_cache_bank[22]: Access = 36330, Miss = 26707, Miss_rate = 0.735, Pending_hits = 6582, Reservation_fails = 0
L2_cache_bank[23]: Access = 36304, Miss = 26715, Miss_rate = 0.736, Pending_hits = 6602, Reservation_fails = 0
L2_total_cache_accesses = 871219
L2_total_cache_misses = 640815
L2_total_cache_miss_rate = 0.7355
L2_total_cache_pending_hits = 157444
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 157444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 158367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 469948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 157444
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3126
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 855193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16026
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=871219
icnt_total_pkts_simt_to_mem=871219
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 871219
Req_Network_cycles = 215560
Req_Network_injected_packets_per_cycle =       4.0417 
Req_Network_conflicts_per_cycle =       0.7788
Req_Network_conflicts_per_cycle_util =       0.8739
Req_Bank_Level_Parallism =       4.5352
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3602
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1684

Reply_Network_injected_packets_num = 871219
Reply_Network_cycles = 215560
Reply_Network_injected_packets_per_cycle =        4.0417
Reply_Network_conflicts_per_cycle =        2.0724
Reply_Network_conflicts_per_cycle_util =       2.3390
Reply_Bank_Level_Parallism =       4.5616
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1943
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1347
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 58 sec (2758 sec)
gpgpu_simulation_rate = 86252 (inst/sec)
gpgpu_simulation_rate = 78 (cycle/sec)
gpgpu_silicon_slowdown = 17500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 107821
gpu_sim_insn = 118942352
gpu_ipc =    1103.1465
gpu_tot_sim_cycle = 323381
gpu_tot_sim_insn = 356827056
gpu_tot_ipc =    1103.4263
gpu_tot_issued_cta = 963
gpu_occupancy = 93.1418% 
gpu_tot_occupancy = 92.0510% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0825
partiton_level_parallism_total  =       4.0553
partiton_level_parallism_util =       4.4543
partiton_level_parallism_util_total  =       4.5077
L2_BW  =     178.3227 GB/Sec
L2_BW_total  =     177.1340 GB/Sec
gpu_total_sim_rate=86210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 55385, Miss = 44507, Miss_rate = 0.804, Pending_hits = 10712, Reservation_fails = 3681
	L1D_cache_core[1]: Access = 47066, Miss = 37433, Miss_rate = 0.795, Pending_hits = 9485, Reservation_fails = 4212
	L1D_cache_core[2]: Access = 59104, Miss = 47874, Miss_rate = 0.810, Pending_hits = 11055, Reservation_fails = 3445
	L1D_cache_core[3]: Access = 57414, Miss = 46510, Miss_rate = 0.810, Pending_hits = 10734, Reservation_fails = 3044
	L1D_cache_core[4]: Access = 50513, Miss = 40931, Miss_rate = 0.810, Pending_hits = 9432, Reservation_fails = 2682
	L1D_cache_core[5]: Access = 55531, Miss = 44984, Miss_rate = 0.810, Pending_hits = 10382, Reservation_fails = 2872
	L1D_cache_core[6]: Access = 55602, Miss = 44679, Miss_rate = 0.804, Pending_hits = 10758, Reservation_fails = 2813
	L1D_cache_core[7]: Access = 52428, Miss = 42459, Miss_rate = 0.810, Pending_hits = 9814, Reservation_fails = 3415
	L1D_cache_core[8]: Access = 55790, Miss = 44826, Miss_rate = 0.803, Pending_hits = 10775, Reservation_fails = 3019
	L1D_cache_core[9]: Access = 53856, Miss = 43640, Miss_rate = 0.810, Pending_hits = 10056, Reservation_fails = 2893
	L1D_cache_core[10]: Access = 48839, Miss = 39205, Miss_rate = 0.803, Pending_hits = 9325, Reservation_fails = 2644
	L1D_cache_core[11]: Access = 58988, Miss = 47784, Miss_rate = 0.810, Pending_hits = 11029, Reservation_fails = 3984
	L1D_cache_core[12]: Access = 50491, Miss = 40554, Miss_rate = 0.803, Pending_hits = 9778, Reservation_fails = 2000
	L1D_cache_core[13]: Access = 57480, Miss = 46563, Miss_rate = 0.810, Pending_hits = 10747, Reservation_fails = 1838
	L1D_cache_core[14]: Access = 54856, Miss = 44414, Miss_rate = 0.810, Pending_hits = 10279, Reservation_fails = 3154
	L1D_cache_core[15]: Access = 49501, Miss = 39711, Miss_rate = 0.802, Pending_hits = 9627, Reservation_fails = 2401
	L1D_cache_core[16]: Access = 58889, Miss = 47697, Miss_rate = 0.810, Pending_hits = 11017, Reservation_fails = 3236
	L1D_cache_core[17]: Access = 47085, Miss = 37785, Miss_rate = 0.802, Pending_hits = 9159, Reservation_fails = 3296
	L1D_cache_core[18]: Access = 50333, Miss = 40465, Miss_rate = 0.804, Pending_hits = 9697, Reservation_fails = 3951
	L1D_cache_core[19]: Access = 50584, Miss = 40636, Miss_rate = 0.803, Pending_hits = 9773, Reservation_fails = 4518
	L1D_cache_core[20]: Access = 60809, Miss = 49250, Miss_rate = 0.810, Pending_hits = 11379, Reservation_fails = 3740
	L1D_cache_core[21]: Access = 55774, Miss = 45173, Miss_rate = 0.810, Pending_hits = 10436, Reservation_fails = 4701
	L1D_cache_core[22]: Access = 50461, Miss = 40149, Miss_rate = 0.796, Pending_hits = 10125, Reservation_fails = 3404
	L1D_cache_core[23]: Access = 55511, Miss = 44612, Miss_rate = 0.804, Pending_hits = 10733, Reservation_fails = 3536
	L1D_cache_core[24]: Access = 57262, Miss = 46033, Miss_rate = 0.804, Pending_hits = 10954, Reservation_fails = 5181
	L1D_cache_core[25]: Access = 55584, Miss = 45033, Miss_rate = 0.810, Pending_hits = 10386, Reservation_fails = 3660
	L1D_cache_core[26]: Access = 53940, Miss = 43337, Miss_rate = 0.803, Pending_hits = 10442, Reservation_fails = 3325
	L1D_cache_core[27]: Access = 48729, Miss = 39492, Miss_rate = 0.810, Pending_hits = 9092, Reservation_fails = 2620
	L1D_cache_core[28]: Access = 55532, Miss = 44996, Miss_rate = 0.810, Pending_hits = 10371, Reservation_fails = 3494
	L1D_cache_core[29]: Access = 56602, Miss = 45844, Miss_rate = 0.810, Pending_hits = 10590, Reservation_fails = 3460
	L1D_total_cache_accesses = 1619939
	L1D_total_cache_misses = 1306576
	L1D_total_cache_miss_rate = 0.8066
	L1D_total_cache_pending_hits = 308142
	L1D_total_cache_reservation_fails = 100219
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 308142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 358668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 928689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 308142
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1595900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24039

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 98450
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1769
ctas_completed 963, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
12732, 15390, 15390, 15390, 15390, 15390, 15390, 13140, 11680, 13680, 13680, 13680, 13680, 13680, 13680, 11680, 13140, 15390, 15390, 15390, 15390, 15390, 15390, 13140, 10220, 11970, 11970, 11970, 11970, 11970, 11970, 10220, 
gpgpu_n_tot_thrd_icount = 405950208
gpgpu_n_tot_w_icount = 12685944
gpgpu_n_stall_shd_mem = 272837
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1287357
gpgpu_n_mem_write_global = 24039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10098000
gpgpu_n_store_insn = 150000
gpgpu_n_shmem_insn = 59208000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1725696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 372
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 272465
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:997835	W0_Idle:115406	W0_Scoreboard:21377991	W1:24960	W2:26934	W3:24960	W4:24960	W5:24960	W6:24960	W7:24960	W8:24960	W9:24960	W10:24960	W11:24960	W12:24960	W13:24960	W14:57654	W15:49920	W16:49920	W17:49920	W18:49920	W19:49920	W20:49920	W21:49920	W22:49920	W23:49920	W24:49920	W25:49920	W26:49920	W27:49920	W28:49920	W29:49920	W30:49920	W31:49920	W32:11453196
single_issue_nums: WS0:3051486	WS1:3291486	WS2:3291486	WS3:3051486	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10298856 {8:1287357,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 961560 {40:24039,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51494280 {40:1287357,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192312 {8:24039,}
maxmflatency = 632 
max_icnt2mem_latency = 242 
maxmrqlatency = 242 
max_icnt2sh_latency = 82 
averagemflatency = 340 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:516610 	95313 	94234 	92934 	122313 	23388 	3973 	588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143821 	1164837 	2738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1279628 	26663 	5105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1007791 	233754 	58717 	10108 	995 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17759     17771     19249     19262     21548     20399     20145     20146     16547     17014     18262     18428     20400     20438     20610     21076 
dram[1]:     17761     17764     19224     19381     20391     20382     20148     20150     17022     17031     17598     17596     20181     20122     21089     21324 
dram[2]:     17926     17926     19362     19564     20382     21635     20138     20152     17025     17043     17574     17573     20413     20136     21331     20760 
dram[3]:     17935     17910     19571     19534     21317     21273     20192     20216     17595     17597     17572     17558     21668     21381     20760     20811 
dram[4]:     18618     18620     19526     19517     21284     21290     20210     20201     17095     17096     17736     17737     21349     21372     20837     20845 
dram[5]:     18609     18438     19517     19520     21593     21581     20195     20223     17140     17128     17752     17734     21436     21507     20845     21639 
dram[6]:     18432     18438     19524     19510     21579     21605     20223     20253     17116     16965     17993     17992     21500     21740     21633     21661 
dram[7]:     18515     18546     20311     20305     21614     21501     20037     20040     16964     16986     17970     17954     21741     21769     21655     20687 
dram[8]:     17847     17821     20292     20154     21498     21550     20050     21423     17002     17216     17949     17951     21721     21673     20686     20701 
dram[9]:     17841     17699     20157     20153     20336     20358     21428     21149     17175     17171     17960     20803     21672     21014     20707     20695 
dram[10]:     18258     18316     20139     20449     20540     20524     21329     21326     17290     17262     20702     19961     21033     21039     20679     20682 
dram[11]:     18256     18246     20335     20277     20533     20542     21569     21234     17527     17526     19900     19901     21063     21076     20691     20695 
average row accesses per activate:
dram[0]: 25.385786 24.416666 22.213333 22.243362 26.335106 25.075377 27.564245 28.295454 21.654867 21.723215 24.381187 24.743719 25.610527 25.731579 26.683060 27.751413 
dram[1]: 23.389671 23.389671 23.092165 22.786364 25.901554 27.278688 28.557470 29.099415 21.860987 22.118181 23.990244 23.883495 26.354839 25.148718 26.706522 27.127071 
dram[2]: 24.081730 24.393204 22.867580 22.881279 26.396826 26.247368 29.163742 28.930233 22.104546 20.748936 24.833334 25.388601 24.878172 26.262032 25.962963 26.245989 
dram[3]: 24.424391 24.072115 22.926605 23.580189 25.963541 26.531916 28.947674 29.808384 20.457983 21.451754 23.834951 23.849514 26.122341 26.074469 26.299465 26.594595 
dram[4]: 22.035242 23.194445 23.364487 23.009174 27.135870 26.036459 30.036364 29.963856 21.963964 21.169565 24.206896 25.071428 25.314432 26.203209 27.745762 27.233334 
dram[5]: 23.378504 24.100962 22.967890 23.013762 25.515306 25.701031 30.832298 30.256098 20.269709 20.330544 23.951220 23.711538 27.222221 26.657608 28.555555 28.114943 
dram[6]: 22.336323 22.066372 23.556604 23.110600 27.278688 26.236841 30.066668 30.574074 20.340248 21.566372 23.965853 23.014084 26.797813 27.443821 28.660818 27.717514 
dram[7]: 22.944954 22.763636 23.549295 23.283720 26.673798 27.114130 30.066668 31.605095 21.103895 21.208696 23.897560 23.763285 28.155172 27.761364 28.416185 28.988165 
dram[8]: 23.237209 22.757992 22.612612 23.036697 28.357954 27.899441 30.201220 29.784431 21.116882 20.493671 22.948599 23.084507 28.005714 27.727272 28.364162 27.909090 
dram[9]: 23.495283 23.790476 22.917809 23.055046 27.335165 26.817204 30.230303 29.702381 21.900902 21.820627 23.815535 24.009804 27.273743 27.424582 27.077349 26.630434 
dram[10]: 22.214285 23.846889 23.055046 23.712265 26.391535 25.947916 31.264151 29.571428 21.314411 21.874439 23.141510 23.093897 27.438202 27.706215 25.696335 25.520834 
dram[11]: 23.723810 24.067308 22.280001 22.061403 26.280424 27.153006 30.371952 29.910179 21.790178 21.604445 23.154930 23.284361 27.977142 26.928572 24.939087 25.383419 
average row locality = 949353/38052 = 24.948833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4982      4962      4982      5011      4935      4974      4918      4964      4864      4836      4899      4898      4850      4873      4867      4896 
dram[1]:      4963      4963      4995      4997      4983      4976      4953      4960      4845      4837      4892      4894      4886      4888      4898      4894 
dram[2]:      4990      5006      4992      4995      4973      4971      4971      4960      4832      4845      4891      4874      4885      4895      4891      4892 
dram[3]:      4988      4989      4982      4983      4969      4972      4963      4962      4838      4860      4884      4887      4895      4886      4902      4904 
dram[4]:      4984      4992      4984      5000      4977      4983      4940      4958      4845      4838      4888      4888      4895      4884      4895      4886 
dram[5]:      4985      4995      4991      5001      4985      4970      4948      4946      4854      4828      4884      4906      4884      4889      4867      4876 
dram[6]:      4963      4969      4978      4999      4976      4969      4945      4937      4871      4843      4887      4877      4888      4869      4885      4890 
dram[7]:      4984      4990      5000      4990      4972      4973      4945      4946      4844      4847      4874      4894      4883      4870      4900      4883 
dram[8]:      4978      4966      5004      5006      4975      4978      4937      4958      4847      4826      4886      4892      4885      4864      4891      4896 
dram[9]:      4963      4978      5003      5010      4959      4972      4972      4974      4831      4835      4881      4873      4866      4893      4885      4884 
dram[10]:      4958      4966      5010      5011      4972      4966      4955      4952      4850      4847      4881      4894      4868      4888      4892      4884 
dram[11]:      4964      4988      4997      5014      4951      4953      4965      4979      4850      4830      4907      4888      4880      4885      4897      4883 
total dram reads = 945642
bank skew: 5014/4826 = 1.04
chip skew: 78864/78711 = 1.00
number of total write accesses:
dram[0]:        76        76        64        64        64        64        64        64       120       120       104       104        64        64        64        64 
dram[1]:        76        76        64        64        64        64        64        64       118       116       104       104        64        64        64        64 
dram[2]:        76        76        64        64        64        64        64        64       124       124       104       104        64        64        64        64 
dram[3]:        74        72        64        64        64        64        64        64       124       124       104       104        64        64        64        64 
dram[4]:        72        72        64        64        64        64        64        64       124       124       104       104        64        64        64        64 
dram[5]:        72        72        64        64        64        64        64        64       124       124       104       104        64        64        64        64 
dram[6]:        72        72        64        64        64        64        64        64       124       124       104       100        64        64        64        64 
dram[7]:        72        72        64        64        64        64        64        64       124       124       100       100        64        64        64        64 
dram[8]:        72        72        64        64        64        64        64        64       124       124       100       100        64        64        64        64 
dram[9]:        72        72        64        64        64        64        64        64       124       124       100       100        64        64        64        64 
dram[10]:        72        72        64        64        64        64        64        64       124       124       100       100        64        64        64        64 
dram[11]:        72        72        64        64        64        64        64        64       124       124       100       100        64        64        64        64 
total dram writes = 14840
bank skew: 124/64 = 1.94
chip skew: 1248/1232 = 1.01
average mf latency per bank:
dram[0]:        463       464       469       470       461       466       454       453       464       464       462       464       468       467       464       466
dram[1]:        467       471       469       468       468       466       460       464       460       459       464       465       462       465       459       457
dram[2]:        466       463       469       473       462       463       462       457       462       465       463       464       468       466       460       465
dram[3]:        464       467       471       468       465       468       456       462       461       460       464       467       463       462       465       460
dram[4]:        466       465       466       470       465       461       465       460       460       464       465       463       463       469       458       462
dram[5]:        462       464       471       470       460       468       456       459       464       460       463       465       467       463       464       465
dram[6]:        466       467       468       467       467       465       462       464       457       460       465       468       462       466       459       459
dram[7]:        463       463       470       472       461       462       459       455       463       464       463       463       468       466       462       465
dram[8]:        465       468       468       467       467       467       458       464       459       460       466       466       462       464       462       457
dram[9]:        468       465       465       470       464       461       461       457       459       464       464       463       466       467       458       464
dram[10]:        463       467       469       469       465       469       454       458       465       460       462       465       465       462       464       462
dram[11]:        468       466       466       466       467       464       464       461       458       462       464       464       464       466       455       459
maximum mf latency per bank:
dram[0]:        539       543       612       623       469       453       448       452       511       517       562       604       466       455       472       460
dram[1]:        536       544       629       630       462       482       428       437       519       525       589       609       465       449       458       465
dram[2]:        533       543       632       626       491       588       424       443       514       507       598       612       441       443       496       545
dram[3]:        544       538       615       623       433       428       432       445       529       526       598       615       472       489       467       497
dram[4]:        542       536       613       621       478       491       415       457       516       525       603       615       471       460       489       483
dram[5]:        548       537       625       629       433       459       452       499       520       513       592       618       444       485       513       601
dram[6]:        536       540       612       617       454       439       451       452       528       519       602       626       484       451       556       527
dram[7]:        534       541       604       624       453       429       446       461       513       538       562       613       476       437       476       472
dram[8]:        543       540       615       614       442       443       441       428       524       532       589       606       447       443       465       468
dram[9]:        549       548       610       608       433       484       439       488       529       528       586       604       409       440       462       487
dram[10]:        540       539       616       623       445       431       415       430       524       508       572       603       506       540       494       452
dram[11]:        536       550       618       617       448       497       429       424       518       508       592       601       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=743056 n_act=3189 n_pre=3173 n_ref_event=4572360550251980812 n_req=79021 n_rd=78711 n_rd_L2_A=0 n_write=0 n_wr_bk=1240 bw_util=0.3856
n_activity=539262 dram_eff=0.593
bk0: 4982a 790683i bk1: 4962a 789061i bk2: 4982a 789644i bk3: 5011a 788462i bk4: 4935a 791781i bk5: 4974a 790145i bk6: 4918a 792399i bk7: 4964a 791143i bk8: 4864a 788893i bk9: 4836a 789061i bk10: 4899a 789476i bk11: 4898a 789198i bk12: 4850a 791313i bk13: 4873a 790132i bk14: 4867a 793820i bk15: 4896a 793178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959694
Row_Buffer_Locality_read = 0.961606
Row_Buffer_Locality_write = 0.474194
Bank_Level_Parallism = 1.806223
Bank_Level_Parallism_Col = 1.919301
Bank_Level_Parallism_Ready = 1.208044
write_to_read_ratio_blp_rw_average = 0.036731
GrpLevelPara = 1.633913 

BW Util details:
bwutil = 0.385634 
total_CMD = 829295 
util_bw = 319804 
Wasted_Col = 77840 
Wasted_Row = 25842 
Idle = 405809 

BW Util Bottlenecks: 
RCDc_limit = 42708 
RCDWRc_limit = 1053 
WTRc_limit = 3857 
RTWc_limit = 6993 
CCDLc_limit = 44855 
rwq = 0 
CCDLc_limit_alone = 44179 
WTRc_limit_alone = 3667 
RTWc_limit_alone = 6507 

Commands details: 
total_CMD = 829295 
n_nop = 743056 
Read = 78711 
Write = 0 
L2_Alloc = 0 
L2_WB = 1240 
n_act = 3189 
n_pre = 3173 
n_ref = 4572360550251980812 
n_req = 79021 
total_req = 79951 

Dual Bus Interface Util: 
issued_total_row = 6362 
issued_total_col = 79951 
Row_Bus_Util =  0.007672 
CoL_Bus_Util = 0.096408 
Either_Row_CoL_Bus_Util = 0.103991 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.000858 
queue_avg = 1.450443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.45044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742953 n_act=3188 n_pre=3172 n_ref_event=7737782745945290801 n_req=79133 n_rd=78824 n_rd_L2_A=0 n_write=0 n_wr_bk=1234 bw_util=0.3861
n_activity=539728 dram_eff=0.5933
bk0: 4963a 789170i bk1: 4963a 788166i bk2: 4995a 790165i bk3: 4997a 788545i bk4: 4983a 791288i bk5: 4976a 791461i bk6: 4953a 792959i bk7: 4960a 792414i bk8: 4845a 789984i bk9: 4837a 789171i bk10: 4892a 790358i bk11: 4894a 788347i bk12: 4886a 791827i bk13: 4888a 790619i bk14: 4898a 792900i bk15: 4894a 791707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959764
Row_Buffer_Locality_read = 0.961573
Row_Buffer_Locality_write = 0.498382
Bank_Level_Parallism = 1.801278
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.203914
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386150 
total_CMD = 829295 
util_bw = 320232 
Wasted_Col = 77573 
Wasted_Row = 26256 
Idle = 405234 

BW Util Bottlenecks: 
RCDc_limit = 43054 
RCDWRc_limit = 941 
WTRc_limit = 2782 
RTWc_limit = 7390 
CCDLc_limit = 44351 
rwq = 0 
CCDLc_limit_alone = 43889 
WTRc_limit_alone = 2729 
RTWc_limit_alone = 6981 

Commands details: 
total_CMD = 829295 
n_nop = 742953 
Read = 78824 
Write = 0 
L2_Alloc = 0 
L2_WB = 1234 
n_act = 3188 
n_pre = 3172 
n_ref = 7737782745945290801 
n_req = 79133 
total_req = 80058 

Dual Bus Interface Util: 
issued_total_row = 6360 
issued_total_col = 80058 
Row_Bus_Util =  0.007669 
CoL_Bus_Util = 0.096537 
Either_Row_CoL_Bus_Util = 0.104115 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.000880 
queue_avg = 1.495412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.49541
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742899 n_act=3184 n_pre=3168 n_ref_event=7737782745945290801 n_req=79175 n_rd=78863 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.3864
n_activity=541149 dram_eff=0.5922
bk0: 4990a 790165i bk1: 5006a 789106i bk2: 4992a 789918i bk3: 4995a 788401i bk4: 4973a 791676i bk5: 4971a 789937i bk6: 4971a 792640i bk7: 4960a 791045i bk8: 4832a 789531i bk9: 4845a 787443i bk10: 4891a 790745i bk11: 4874a 790362i bk12: 4885a 791944i bk13: 4895a 790941i bk14: 4891a 791987i bk15: 4892a 790857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959836
Row_Buffer_Locality_read = 0.961794
Row_Buffer_Locality_write = 0.464744
Bank_Level_Parallism = 1.795755
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.203219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386405 
total_CMD = 829295 
util_bw = 320444 
Wasted_Col = 78789 
Wasted_Row = 26849 
Idle = 403213 

BW Util Bottlenecks: 
RCDc_limit = 43641 
RCDWRc_limit = 1113 
WTRc_limit = 3389 
RTWc_limit = 7301 
CCDLc_limit = 44443 
rwq = 0 
CCDLc_limit_alone = 43824 
WTRc_limit_alone = 3260 
RTWc_limit_alone = 6811 

Commands details: 
total_CMD = 829295 
n_nop = 742899 
Read = 78863 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 3184 
n_pre = 3168 
n_ref = 7737782745945290801 
n_req = 79175 
total_req = 80111 

Dual Bus Interface Util: 
issued_total_row = 6352 
issued_total_col = 80111 
Row_Bus_Util =  0.007660 
CoL_Bus_Util = 0.096601 
Either_Row_CoL_Bus_Util = 0.104180 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.000775 
queue_avg = 1.548459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.54846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742896 n_act=3192 n_pre=3176 n_ref_event=3255307777713450285 n_req=79175 n_rd=78864 n_rd_L2_A=0 n_write=0 n_wr_bk=1242 bw_util=0.3864
n_activity=540345 dram_eff=0.593
bk0: 4988a 789684i bk1: 4989a 789133i bk2: 4982a 789985i bk3: 4983a 789766i bk4: 4969a 791572i bk5: 4972a 791100i bk6: 4963a 791991i bk7: 4962a 791062i bk8: 4838a 789127i bk9: 4860a 787410i bk10: 4884a 790066i bk11: 4887a 789390i bk12: 4895a 791532i bk13: 4886a 790807i bk14: 4902a 792411i bk15: 4904a 790999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959735
Row_Buffer_Locality_read = 0.961719
Row_Buffer_Locality_write = 0.456592
Bank_Level_Parallism = 1.804865
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.204402
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386381 
total_CMD = 829295 
util_bw = 320424 
Wasted_Col = 77670 
Wasted_Row = 26602 
Idle = 404599 

BW Util Bottlenecks: 
RCDc_limit = 43052 
RCDWRc_limit = 1229 
WTRc_limit = 3989 
RTWc_limit = 6967 
CCDLc_limit = 44082 
rwq = 0 
CCDLc_limit_alone = 43490 
WTRc_limit_alone = 3835 
RTWc_limit_alone = 6529 

Commands details: 
total_CMD = 829295 
n_nop = 742896 
Read = 78864 
Write = 0 
L2_Alloc = 0 
L2_WB = 1242 
n_act = 3192 
n_pre = 3176 
n_ref = 3255307777713450285 
n_req = 79175 
total_req = 80106 

Dual Bus Interface Util: 
issued_total_row = 6368 
issued_total_col = 80106 
Row_Bus_Util =  0.007679 
CoL_Bus_Util = 0.096595 
Either_Row_CoL_Bus_Util = 0.104184 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.000868 
queue_avg = 1.535764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.53576
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742949 n_act=3175 n_pre=3159 n_ref_event=3255307777713450285 n_req=79147 n_rd=78837 n_rd_L2_A=0 n_write=0 n_wr_bk=1240 bw_util=0.3862
n_activity=542278 dram_eff=0.5907
bk0: 4984a 789450i bk1: 4992a 788926i bk2: 4984a 790751i bk3: 5000a 789587i bk4: 4977a 791989i bk5: 4983a 790388i bk6: 4940a 793415i bk7: 4958a 792727i bk8: 4845a 788768i bk9: 4838a 787794i bk10: 4888a 790596i bk11: 4888a 789131i bk12: 4895a 790852i bk13: 4884a 790263i bk14: 4895a 792396i bk15: 4886a 791316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959935
Row_Buffer_Locality_read = 0.961782
Row_Buffer_Locality_write = 0.490323
Bank_Level_Parallism = 1.798558
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.201963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386241 
total_CMD = 829295 
util_bw = 320308 
Wasted_Col = 78212 
Wasted_Row = 26715 
Idle = 404060 

BW Util Bottlenecks: 
RCDc_limit = 42988 
RCDWRc_limit = 939 
WTRc_limit = 3570 
RTWc_limit = 7084 
CCDLc_limit = 45125 
rwq = 0 
CCDLc_limit_alone = 44437 
WTRc_limit_alone = 3406 
RTWc_limit_alone = 6560 

Commands details: 
total_CMD = 829295 
n_nop = 742949 
Read = 78837 
Write = 0 
L2_Alloc = 0 
L2_WB = 1240 
n_act = 3175 
n_pre = 3159 
n_ref = 3255307777713450285 
n_req = 79147 
total_req = 80077 

Dual Bus Interface Util: 
issued_total_row = 6334 
issued_total_col = 80077 
Row_Bus_Util =  0.007638 
CoL_Bus_Util = 0.096560 
Either_Row_CoL_Bus_Util = 0.104120 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000753 
queue_avg = 1.510689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.51069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742968 n_act=3179 n_pre=3163 n_ref_event=3255307777713450285 n_req=79119 n_rd=78809 n_rd_L2_A=0 n_write=0 n_wr_bk=1240 bw_util=0.3861
n_activity=540516 dram_eff=0.5924
bk0: 4985a 790677i bk1: 4995a 790075i bk2: 4991a 790228i bk3: 5001a 789581i bk4: 4985a 792156i bk5: 4970a 791170i bk6: 4948a 793118i bk7: 4946a 791431i bk8: 4854a 788708i bk9: 4828a 787984i bk10: 4884a 789820i bk11: 4906a 788931i bk12: 4884a 792202i bk13: 4889a 790648i bk14: 4867a 793414i bk15: 4876a 792067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959871
Row_Buffer_Locality_read = 0.961844
Row_Buffer_Locality_write = 0.458065
Bank_Level_Parallism = 1.789001
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.194869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386106 
total_CMD = 829295 
util_bw = 320196 
Wasted_Col = 78401 
Wasted_Row = 26445 
Idle = 404253 

BW Util Bottlenecks: 
RCDc_limit = 42927 
RCDWRc_limit = 1132 
WTRc_limit = 3303 
RTWc_limit = 7655 
CCDLc_limit = 45008 
rwq = 0 
CCDLc_limit_alone = 44309 
WTRc_limit_alone = 3130 
RTWc_limit_alone = 7129 

Commands details: 
total_CMD = 829295 
n_nop = 742968 
Read = 78809 
Write = 0 
L2_Alloc = 0 
L2_WB = 1240 
n_act = 3179 
n_pre = 3163 
n_ref = 3255307777713450285 
n_req = 79119 
total_req = 80049 

Dual Bus Interface Util: 
issued_total_row = 6342 
issued_total_col = 80049 
Row_Bus_Util =  0.007647 
CoL_Bus_Util = 0.096527 
Either_Row_CoL_Bus_Util = 0.104097 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.000741 
queue_avg = 1.479361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.47936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=743043 n_act=3176 n_pre=3160 n_ref_event=3255307777713450285 n_req=79055 n_rd=78746 n_rd_L2_A=0 n_write=0 n_wr_bk=1236 bw_util=0.3858
n_activity=541712 dram_eff=0.5906
bk0: 4963a 789945i bk1: 4969a 789059i bk2: 4978a 790357i bk3: 4999a 788827i bk4: 4976a 793187i bk5: 4969a 791343i bk6: 4945a 793592i bk7: 4937a 792626i bk8: 4871a 789096i bk9: 4843a 788259i bk10: 4887a 790398i bk11: 4877a 788682i bk12: 4888a 791606i bk13: 4869a 791612i bk14: 4885a 793271i bk15: 4890a 792043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959876
Row_Buffer_Locality_read = 0.961725
Row_Buffer_Locality_write = 0.488673
Bank_Level_Parallism = 1.783208
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.190624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.385783 
total_CMD = 829295 
util_bw = 319928 
Wasted_Col = 79044 
Wasted_Row = 26352 
Idle = 403971 

BW Util Bottlenecks: 
RCDc_limit = 43342 
RCDWRc_limit = 1149 
WTRc_limit = 4428 
RTWc_limit = 6963 
CCDLc_limit = 45086 
rwq = 0 
CCDLc_limit_alone = 44346 
WTRc_limit_alone = 4212 
RTWc_limit_alone = 6439 

Commands details: 
total_CMD = 829295 
n_nop = 743043 
Read = 78746 
Write = 0 
L2_Alloc = 0 
L2_WB = 1236 
n_act = 3176 
n_pre = 3160 
n_ref = 3255307777713450285 
n_req = 79055 
total_req = 79982 

Dual Bus Interface Util: 
issued_total_row = 6336 
issued_total_col = 79982 
Row_Bus_Util =  0.007640 
CoL_Bus_Util = 0.096446 
Either_Row_CoL_Bus_Util = 0.104006 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.000765 
queue_avg = 1.494648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.49465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=743106 n_act=3128 n_pre=3112 n_ref_event=3255307777713450285 n_req=79103 n_rd=78795 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.386
n_activity=541618 dram_eff=0.591
bk0: 4984a 789437i bk1: 4990a 788199i bk2: 5000a 789860i bk3: 4990a 788670i bk4: 4972a 792616i bk5: 4973a 791607i bk6: 4945a 793476i bk7: 4946a 792631i bk8: 4844a 789036i bk9: 4847a 787907i bk10: 4874a 790759i bk11: 4894a 788766i bk12: 4883a 793149i bk13: 4870a 792321i bk14: 4900a 793417i bk15: 4883a 793771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960507
Row_Buffer_Locality_read = 0.962320
Row_Buffer_Locality_write = 0.496753
Bank_Level_Parallism = 1.783294
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386000 
total_CMD = 829295 
util_bw = 320108 
Wasted_Col = 78208 
Wasted_Row = 26278 
Idle = 404701 

BW Util Bottlenecks: 
RCDc_limit = 42801 
RCDWRc_limit = 1032 
WTRc_limit = 3469 
RTWc_limit = 7138 
CCDLc_limit = 44963 
rwq = 0 
CCDLc_limit_alone = 44315 
WTRc_limit_alone = 3351 
RTWc_limit_alone = 6608 

Commands details: 
total_CMD = 829295 
n_nop = 743106 
Read = 78795 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 3128 
n_pre = 3112 
n_ref = 3255307777713450285 
n_req = 79103 
total_req = 80027 

Dual Bus Interface Util: 
issued_total_row = 6240 
issued_total_col = 80027 
Row_Bus_Util =  0.007524 
CoL_Bus_Util = 0.096500 
Either_Row_CoL_Bus_Util = 0.103930 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.000905 
queue_avg = 1.471131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.47113
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=743054 n_act=3159 n_pre=3143 n_ref_event=3255307777713450285 n_req=79097 n_rd=78789 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.386
n_activity=540844 dram_eff=0.5918
bk0: 4978a 790126i bk1: 4966a 788182i bk2: 5004a 790481i bk3: 5006a 789310i bk4: 4975a 792549i bk5: 4978a 790882i bk6: 4937a 793358i bk7: 4958a 792299i bk8: 4847a 788915i bk9: 4826a 787212i bk10: 4886a 789193i bk11: 4892a 788707i bk12: 4885a 793692i bk13: 4864a 792543i bk14: 4891a 793267i bk15: 4896a 792458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960112
Row_Buffer_Locality_read = 0.961949
Row_Buffer_Locality_write = 0.490260
Bank_Level_Parallism = 1.789008
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.195962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.385971 
total_CMD = 829295 
util_bw = 320084 
Wasted_Col = 78484 
Wasted_Row = 26353 
Idle = 404374 

BW Util Bottlenecks: 
RCDc_limit = 43282 
RCDWRc_limit = 964 
WTRc_limit = 3611 
RTWc_limit = 6629 
CCDLc_limit = 45311 
rwq = 0 
CCDLc_limit_alone = 44687 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 6144 

Commands details: 
total_CMD = 829295 
n_nop = 743054 
Read = 78789 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 3159 
n_pre = 3143 
n_ref = 3255307777713450285 
n_req = 79097 
total_req = 80021 

Dual Bus Interface Util: 
issued_total_row = 6302 
issued_total_col = 80021 
Row_Bus_Util =  0.007599 
CoL_Bus_Util = 0.096493 
Either_Row_CoL_Bus_Util = 0.103993 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.000951 
queue_avg = 1.474876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.47488
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=743085 n_act=3142 n_pre=3126 n_ref_event=3255307777713450285 n_req=79087 n_rd=78779 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.3859
n_activity=538876 dram_eff=0.5939
bk0: 4963a 788898i bk1: 4978a 788031i bk2: 5003a 790168i bk3: 5010a 788157i bk4: 4959a 792680i bk5: 4972a 791506i bk6: 4972a 792554i bk7: 4974a 791595i bk8: 4831a 789267i bk9: 4835a 787746i bk10: 4881a 790520i bk11: 4873a 789468i bk12: 4866a 793107i bk13: 4893a 792328i bk14: 4885a 792937i bk15: 4884a 791674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960322
Row_Buffer_Locality_read = 0.962097
Row_Buffer_Locality_write = 0.506494
Bank_Level_Parallism = 1.800284
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.206204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.385923 
total_CMD = 829295 
util_bw = 320044 
Wasted_Col = 77384 
Wasted_Row = 25907 
Idle = 405960 

BW Util Bottlenecks: 
RCDc_limit = 42265 
RCDWRc_limit = 982 
WTRc_limit = 3823 
RTWc_limit = 6562 
CCDLc_limit = 44739 
rwq = 0 
CCDLc_limit_alone = 44094 
WTRc_limit_alone = 3632 
RTWc_limit_alone = 6108 

Commands details: 
total_CMD = 829295 
n_nop = 743085 
Read = 78779 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 3142 
n_pre = 3126 
n_ref = 3255307777713450285 
n_req = 79087 
total_req = 80011 

Dual Bus Interface Util: 
issued_total_row = 6268 
issued_total_col = 80011 
Row_Bus_Util =  0.007558 
CoL_Bus_Util = 0.096481 
Either_Row_CoL_Bus_Util = 0.103956 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.000800 
queue_avg = 1.452139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=1.45214
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742996 n_act=3190 n_pre=3174 n_ref_event=3255307777713450285 n_req=79102 n_rd=78794 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.386
n_activity=540551 dram_eff=0.5922
bk0: 4958a 788525i bk1: 4966a 789153i bk2: 5010a 790337i bk3: 5011a 789637i bk4: 4972a 792392i bk5: 4966a 791376i bk6: 4955a 793333i bk7: 4952a 792506i bk8: 4850a 789035i bk9: 4847a 788181i bk10: 4881a 789223i bk11: 4894a 788071i bk12: 4868a 792981i bk13: 4888a 792164i bk14: 4892a 792926i bk15: 4884a 791871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959723
Row_Buffer_Locality_read = 0.961571
Row_Buffer_Locality_write = 0.487013
Bank_Level_Parallism = 1.794531
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.196688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.385995 
total_CMD = 829295 
util_bw = 320104 
Wasted_Col = 78579 
Wasted_Row = 25690 
Idle = 404922 

BW Util Bottlenecks: 
RCDc_limit = 43159 
RCDWRc_limit = 1083 
WTRc_limit = 4143 
RTWc_limit = 6876 
CCDLc_limit = 45021 
rwq = 0 
CCDLc_limit_alone = 44330 
WTRc_limit_alone = 3964 
RTWc_limit_alone = 6364 

Commands details: 
total_CMD = 829295 
n_nop = 742996 
Read = 78794 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 3190 
n_pre = 3174 
n_ref = 3255307777713450285 
n_req = 79102 
total_req = 80026 

Dual Bus Interface Util: 
issued_total_row = 6364 
issued_total_col = 80026 
Row_Bus_Util =  0.007674 
CoL_Bus_Util = 0.096499 
Either_Row_CoL_Bus_Util = 0.104063 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.001054 
queue_avg = 1.450208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.45021
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=829295 n_nop=742914 n_act=3198 n_pre=3182 n_ref_event=7310313499448795487 n_req=79139 n_rd=78831 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.3862
n_activity=539122 dram_eff=0.594
bk0: 4964a 789907i bk1: 4988a 788428i bk2: 4997a 789888i bk3: 5014a 788789i bk4: 4951a 792907i bk5: 4953a 791417i bk6: 4965a 793743i bk7: 4979a 792999i bk8: 4850a 789031i bk9: 4830a 788168i bk10: 4907a 789929i bk11: 4888a 788771i bk12: 4880a 792892i bk13: 4885a 791373i bk14: 4897a 792390i bk15: 4883a 791753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959641
Row_Buffer_Locality_read = 0.961525
Row_Buffer_Locality_write = 0.477273
Bank_Level_Parallism = 1.789933
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.187060
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386174 
total_CMD = 829295 
util_bw = 320252 
Wasted_Col = 78367 
Wasted_Row = 26230 
Idle = 404446 

BW Util Bottlenecks: 
RCDc_limit = 42295 
RCDWRc_limit = 1066 
WTRc_limit = 3616 
RTWc_limit = 7016 
CCDLc_limit = 45671 
rwq = 0 
CCDLc_limit_alone = 45078 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 6567 

Commands details: 
total_CMD = 829295 
n_nop = 742914 
Read = 78831 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 3198 
n_pre = 3182 
n_ref = 7310313499448795487 
n_req = 79139 
total_req = 80063 

Dual Bus Interface Util: 
issued_total_row = 6380 
issued_total_col = 80063 
Row_Bus_Util =  0.007693 
CoL_Bus_Util = 0.096543 
Either_Row_CoL_Bus_Util = 0.104162 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000718 
queue_avg = 1.456159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.45616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54449, Miss = 40081, Miss_rate = 0.736, Pending_hits = 8901, Reservation_fails = 0
L2_cache_bank[1]: Access = 54655, Miss = 40198, Miss_rate = 0.735, Pending_hits = 9003, Reservation_fails = 0
L2_cache_bank[2]: Access = 54645, Miss = 40197, Miss_rate = 0.736, Pending_hits = 8912, Reservation_fails = 0
L2_cache_bank[3]: Access = 54655, Miss = 40189, Miss_rate = 0.735, Pending_hits = 8959, Reservation_fails = 0
L2_cache_bank[4]: Access = 54697, Miss = 40213, Miss_rate = 0.735, Pending_hits = 9019, Reservation_fails = 0
L2_cache_bank[5]: Access = 54667, Miss = 40226, Miss_rate = 0.736, Pending_hits = 8931, Reservation_fails = 0
L2_cache_bank[6]: Access = 54674, Miss = 40205, Miss_rate = 0.735, Pending_hits = 8946, Reservation_fails = 0
L2_cache_bank[7]: Access = 54677, Miss = 40223, Miss_rate = 0.736, Pending_hits = 8944, Reservation_fails = 0
L2_cache_bank[8]: Access = 54672, Miss = 40188, Miss_rate = 0.735, Pending_hits = 8919, Reservation_fails = 0
L2_cache_bank[9]: Access = 54670, Miss = 40209, Miss_rate = 0.735, Pending_hits = 8907, Reservation_fails = 0
L2_cache_bank[10]: Access = 54630, Miss = 40178, Miss_rate = 0.735, Pending_hits = 8949, Reservation_fails = 0
L2_cache_bank[11]: Access = 54686, Miss = 40191, Miss_rate = 0.735, Pending_hits = 8986, Reservation_fails = 0
L2_cache_bank[12]: Access = 54625, Miss = 40173, Miss_rate = 0.735, Pending_hits = 8896, Reservation_fails = 0
L2_cache_bank[13]: Access = 54602, Miss = 40133, Miss_rate = 0.735, Pending_hits = 8972, Reservation_fails = 0
L2_cache_bank[14]: Access = 54688, Miss = 40182, Miss_rate = 0.735, Pending_hits = 8963, Reservation_fails = 0
L2_cache_bank[15]: Access = 54597, Miss = 40173, Miss_rate = 0.736, Pending_hits = 8993, Reservation_fails = 0
L2_cache_bank[16]: Access = 54641, Miss = 40183, Miss_rate = 0.735, Pending_hits = 8929, Reservation_fails = 0
L2_cache_bank[17]: Access = 54617, Miss = 40166, Miss_rate = 0.735, Pending_hits = 8973, Reservation_fails = 0
L2_cache_bank[18]: Access = 54569, Miss = 40140, Miss_rate = 0.736, Pending_hits = 8940, Reservation_fails = 0
L2_cache_bank[19]: Access = 54654, Miss = 40199, Miss_rate = 0.736, Pending_hits = 8960, Reservation_fails = 0
L2_cache_bank[20]: Access = 54629, Miss = 40166, Miss_rate = 0.735, Pending_hits = 8941, Reservation_fails = 0
L2_cache_bank[21]: Access = 54665, Miss = 40188, Miss_rate = 0.735, Pending_hits = 8931, Reservation_fails = 0
L2_cache_bank[22]: Access = 54667, Miss = 40191, Miss_rate = 0.735, Pending_hits = 8980, Reservation_fails = 0
L2_cache_bank[23]: Access = 54665, Miss = 40200, Miss_rate = 0.735, Pending_hits = 9054, Reservation_fails = 0
L2_total_cache_accesses = 1311396
L2_total_cache_misses = 964392
L2_total_cache_miss_rate = 0.7354
L2_total_cache_pending_hits = 214908
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 707873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 214908
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1287357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24039
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=1311396
icnt_total_pkts_simt_to_mem=1311396
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1311396
Req_Network_cycles = 323381
Req_Network_injected_packets_per_cycle =       4.0553 
Req_Network_conflicts_per_cycle =       0.7649
Req_Network_conflicts_per_cycle_util =       0.8502
Req_Bank_Level_Parallism =       4.5077
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3581
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1690

Reply_Network_injected_packets_num = 1311396
Reply_Network_cycles = 323381
Reply_Network_injected_packets_per_cycle =        4.0553
Reply_Network_conflicts_per_cycle =        2.1070
Reply_Network_conflicts_per_cycle_util =       2.3520
Reply_Bank_Level_Parallism =       4.5269
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2074
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1352
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 59 sec (4139 sec)
gpgpu_simulation_rate = 86210 (inst/sec)
gpgpu_simulation_rate = 78 (cycle/sec)
gpgpu_silicon_slowdown = 17500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 105947
gpu_sim_insn = 118942352
gpu_ipc =    1122.6589
gpu_tot_sim_cycle = 429328
gpu_tot_sim_insn = 475769408
gpu_tot_ipc =    1108.1724
gpu_tot_issued_cta = 1284
gpu_occupancy = 89.1254% 
gpu_tot_occupancy = 91.3057% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1821
partiton_level_parallism_total  =       4.0866
partiton_level_parallism_util =       4.8142
partiton_level_parallism_util_total  =       4.5814
L2_BW  =     182.6750 GB/Sec
L2_BW_total  =     178.5014 GB/Sec
gpu_total_sim_rate=86158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 72191, Miss = 58105, Miss_rate = 0.805, Pending_hits = 13870, Reservation_fails = 4673
	L1D_cache_core[1]: Access = 65788, Miss = 52591, Miss_rate = 0.799, Pending_hits = 12994, Reservation_fails = 5576
	L1D_cache_core[2]: Access = 77826, Miss = 63032, Miss_rate = 0.810, Pending_hits = 14564, Reservation_fails = 4580
	L1D_cache_core[3]: Access = 74434, Miss = 60290, Miss_rate = 0.810, Pending_hits = 13924, Reservation_fails = 3744
	L1D_cache_core[4]: Access = 69235, Miss = 56089, Miss_rate = 0.810, Pending_hits = 12941, Reservation_fails = 3421
	L1D_cache_core[5]: Access = 74253, Miss = 60142, Miss_rate = 0.810, Pending_hits = 13891, Reservation_fails = 3658
	L1D_cache_core[6]: Access = 74324, Miss = 59837, Miss_rate = 0.805, Pending_hits = 14267, Reservation_fails = 3695
	L1D_cache_core[7]: Access = 72852, Miss = 58995, Miss_rate = 0.810, Pending_hits = 13642, Reservation_fails = 4432
	L1D_cache_core[8]: Access = 72810, Miss = 58606, Miss_rate = 0.805, Pending_hits = 13965, Reservation_fails = 3898
	L1D_cache_core[9]: Access = 72578, Miss = 58798, Miss_rate = 0.810, Pending_hits = 13565, Reservation_fails = 3693
	L1D_cache_core[10]: Access = 65859, Miss = 52985, Miss_rate = 0.805, Pending_hits = 12515, Reservation_fails = 3727
	L1D_cache_core[11]: Access = 76898, Miss = 62266, Miss_rate = 0.810, Pending_hits = 14404, Reservation_fails = 5180
	L1D_cache_core[12]: Access = 69213, Miss = 55712, Miss_rate = 0.805, Pending_hits = 13287, Reservation_fails = 2797
	L1D_cache_core[13]: Access = 76202, Miss = 61721, Miss_rate = 0.810, Pending_hits = 14256, Reservation_fails = 2496
	L1D_cache_core[14]: Access = 73578, Miss = 59572, Miss_rate = 0.810, Pending_hits = 13788, Reservation_fails = 3580
	L1D_cache_core[15]: Access = 68223, Miss = 54869, Miss_rate = 0.804, Pending_hits = 13136, Reservation_fails = 3353
	L1D_cache_core[16]: Access = 75909, Miss = 61477, Miss_rate = 0.810, Pending_hits = 14207, Reservation_fails = 3892
	L1D_cache_core[17]: Access = 65807, Miss = 52943, Miss_rate = 0.805, Pending_hits = 12668, Reservation_fails = 3924
	L1D_cache_core[18]: Access = 69055, Miss = 55623, Miss_rate = 0.805, Pending_hits = 13206, Reservation_fails = 4447
	L1D_cache_core[19]: Access = 67604, Miss = 54416, Miss_rate = 0.805, Pending_hits = 12963, Reservation_fails = 5489
	L1D_cache_core[20]: Access = 79531, Miss = 64408, Miss_rate = 0.810, Pending_hits = 14888, Reservation_fails = 4529
	L1D_cache_core[21]: Access = 72794, Miss = 58953, Miss_rate = 0.810, Pending_hits = 13626, Reservation_fails = 5638
	L1D_cache_core[22]: Access = 67481, Miss = 53929, Miss_rate = 0.799, Pending_hits = 13315, Reservation_fails = 4610
	L1D_cache_core[23]: Access = 74233, Miss = 59770, Miss_rate = 0.805, Pending_hits = 14242, Reservation_fails = 4459
	L1D_cache_core[24]: Access = 74282, Miss = 59813, Miss_rate = 0.805, Pending_hits = 14144, Reservation_fails = 6005
	L1D_cache_core[25]: Access = 74306, Miss = 60191, Miss_rate = 0.810, Pending_hits = 13895, Reservation_fails = 4912
	L1D_cache_core[26]: Access = 72662, Miss = 58495, Miss_rate = 0.805, Pending_hits = 13951, Reservation_fails = 4179
	L1D_cache_core[27]: Access = 67451, Miss = 54650, Miss_rate = 0.810, Pending_hits = 12601, Reservation_fails = 4463
	L1D_cache_core[28]: Access = 74254, Miss = 60154, Miss_rate = 0.810, Pending_hits = 13880, Reservation_fails = 4306
	L1D_cache_core[29]: Access = 73622, Miss = 59624, Miss_rate = 0.810, Pending_hits = 13780, Reservation_fails = 5275
	L1D_total_cache_accesses = 2165255
	L1D_total_cache_misses = 1748056
	L1D_total_cache_miss_rate = 0.8073
	L1D_total_cache_pending_hits = 410375
	L1D_total_cache_reservation_fails = 128631
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 410375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 479701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 126416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1242726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 410375
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2133203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32052

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126416
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2215
ctas_completed 1284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16704, 20520, 20520, 20520, 20520, 20520, 20520, 17520, 14600, 17100, 17100, 17100, 17100, 17100, 17100, 14600, 17520, 20520, 20520, 20520, 20520, 20520, 20520, 17520, 13140, 15390, 15390, 15390, 15390, 15390, 15390, 13140, 
gpgpu_n_tot_thrd_icount = 541266944
gpgpu_n_tot_w_icount = 16914592
gpgpu_n_stall_shd_mem = 365101
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1722427
gpgpu_n_mem_write_global = 32052
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13464000
gpgpu_n_store_insn = 200000
gpgpu_n_shmem_insn = 78944000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2300928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 372
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 364729
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1292457	W0_Idle:150379	W0_Scoreboard:28843572	W1:33280	W2:35912	W3:33280	W4:33280	W5:33280	W6:33280	W7:33280	W8:33280	W9:33280	W10:33280	W11:33280	W12:33280	W13:33280	W14:76872	W15:66560	W16:66560	W17:66560	W18:66560	W19:66560	W20:66560	W21:66560	W22:66560	W23:66560	W24:66560	W25:66560	W26:66560	W27:66560	W28:66560	W29:66560	W30:66560	W31:66560	W32:15270928
single_issue_nums: WS0:4068648	WS1:4388648	WS2:4388648	WS3:4068648	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13779416 {8:1722427,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1282080 {40:32052,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68897080 {40:1722427,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256416 {8:32052,}
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
maxmflatency = 639 
max_icnt2mem_latency = 243 
maxmrqlatency = 242 
max_icnt2sh_latency = 82 
averagemflatency = 341 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:677834 	129558 	131984 	131779 	163588 	29469 	4965 	944 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	176941 	1573523 	4015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1712407 	35463 	6609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1344427 	316890 	78411 	13279 	1440 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17759     17771     19249     19262     21548     20399     20145     20146     16697     17014     21410     21429     20400     20438     20610     21076 
dram[1]:     17761     17764     19224     19381     20391     20382     20148     20150     17022     17031     21427     21417     20181     20122     21089     21324 
dram[2]:     17926     17926     19362     19564     20382     21635     20138     20152     17025     17043     21417     21436     20413     20136     21331     20760 
dram[3]:     17935     17910     19571     19534     21317     21273     20192     20216     17595     17597     20161     20162     21668     21381     20760     20811 
dram[4]:     18618     18620     19526     19517     21284     21290     20210     20201     17095     17096     20158     20052     21349     21372     20837     20845 
dram[5]:     18609     18438     19517     19520     21593     21581     20195     20223     17140     17128     20057     20055     21436     21507     20845     21639 
dram[6]:     18432     18438     19524     19510     21579     21605     20223     20253     17116     16965     20052     20050     21500     21740     21633     21661 
dram[7]:     18515     18546     20311     20305     21614     21501     20037     20040     16964     16986     20058     20118     21741     21769     21655     20687 
dram[8]:     17847     17821     20292     20154     21498     21550     20050     21423     17002     17216     20111     20126     21721     21673     20686     20701 
dram[9]:     17841     17699     20157     20153     20336     20358     21428     21149     17175     17171     20137     20803     21672     21014     20707     20695 
dram[10]:     18258     18316     20139     20449     20540     20524     21329     21326     17290     17262     20702     20301     21033     21039     20679     20682 
dram[11]:     18256     18246     20335     20277     20533     20542     21569     21234     17527     17526     20808     20127     21063     21076     20691     20695 
average row accesses per activate:
dram[0]: 26.650602 25.832031 24.576208 24.509226 28.634783 27.493776 29.864254 30.477064 24.145985 24.213236 27.195919 27.524794 27.737288 27.843220 28.798246 29.707207 
dram[1]: 24.958490 24.939623 25.282442 24.996227 28.217022 29.440001 30.708334 31.173710 24.343174 24.589552 26.838709 26.738956 28.379311 27.319502 28.799128 29.035242 
dram[2]: 25.538462 25.810078 25.174906 25.186312 28.679653 28.530172 31.225351 31.037384 24.600746 23.328623 27.605808 28.110170 27.082304 28.287554 28.029787 28.274677 
dram[3]: 25.836576 25.621622 25.240458 25.828125 28.277779 28.786957 31.046728 31.799044 23.133333 24.058182 26.462151 26.482071 28.175213 28.136753 28.317596 28.575758 
dram[4]: 23.927797 24.962406 25.525097 25.379311 29.331858 28.358974 31.985508 31.760765 24.550186 23.815884 26.806452 27.593361 27.462500 28.240343 29.560537 29.137169 
dram[5]: 25.049057 25.671814 25.344828 25.383142 27.987341 28.161701 32.490196 32.014492 23.031359 23.105263 26.576000 26.343874 29.128319 28.652174 30.258064 29.872726 
dram[6]: 24.212454 23.960144 25.890196 25.473078 29.708521 28.786957 31.870192 32.282928 23.104530 24.301470 26.587999 25.610039 28.885965 29.439463 30.327188 29.533632 
dram[7]: 24.932331 24.787313 25.875000 25.635658 29.189426 29.575893 31.850962 33.130001 23.844765 23.923914 26.414343 26.400793 30.041096 29.723982 30.132420 30.613953 
dram[8]: 25.216730 24.767790 25.011320 25.402298 30.675926 30.255709 31.966183 31.609524 23.841156 23.108772 25.660233 25.782946 29.662163 29.421524 30.077625 29.693693 
dram[9]: 25.411539 25.682171 25.309160 25.432951 29.779280 29.171806 31.980770 31.685715 24.437037 24.339483 26.454184 26.622490 29.035398 29.154867 29.119469 28.733624 
dram[10]: 24.294117 25.743191 25.347328 26.035294 28.666666 28.282051 33.009949 31.585714 23.848375 24.369003 25.832685 25.790697 29.182222 29.401785 27.927965 27.784811 
dram[11]: 25.415384 25.705427 24.716417 24.600000 28.575758 29.373333 32.276699 31.866028 24.297794 24.142857 25.844961 25.976562 29.621622 28.737991 27.135803 27.642857 
average row locality = 1270121/46715 = 27.188719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6598      6575      6586      6617      6570      6610      6584      6628      6586      6556      6631      6629      6514      6539      6534      6563 
dram[1]:      6576      6571      6599      6599      6615      6608      6617      6624      6567      6561      6624      6626      6552      6552      6563      6559 
dram[2]:      6602      6621      6596      6599      6609      6603      6635      6626      6562      6571      6621      6602      6549      6559      6555      6556 
dram[3]:      6602      6600      6588      6587      6601      6605      6628      6630      6562      6585      6610      6615      6561      6552      6566      6569 
dram[4]:      6592      6604      6586      6600      6613      6620      6605      6622      6573      6566      6616      6618      6559      6548      6560      6553 
dram[5]:      6602      6613      6591      6601      6617      6602      6612      6611      6579      6554      6612      6633      6551      6558      6534      6540 
dram[6]:      6574      6577      6578      6599      6609      6605      6613      6602      6600      6579      6615      6601      6554      6533      6549      6554 
dram[7]:      6596      6607      6600      6590      6610      6609      6609      6610      6574      6572      6598      6621      6547      6537      6567      6550 
dram[8]:      6596      6577      6604      6606      6610      6610      6601      6622      6573      6555      6614      6620      6553      6529      6555      6560 
dram[9]:      6571      6590      6607      6614      6595      6606      6636      6638      6567      6565      6608      6597      6530      6557      6549      6548 
dram[10]:      6572      6580      6617      6615      6606      6602      6619      6617      6575      6573      6607      6622      6534      6554      6559      6553 
dram[11]:      6572      6596      6600      6618      6585      6593      6633      6644      6578      6560      6636      6618      6544      6549      6562      6547 
total dram reads = 1264847
bank skew: 6644/6514 = 1.02
chip skew: 105466/105320 = 1.00
number of total write accesses:
dram[0]:       152       152       100       100        64        64        64        64       120       120       128       128       128       128       128       128 
dram[1]:       152       152       100       100        64        64        64        64       118       116       128       128       128       128       128       128 
dram[2]:       152       152       100       100        64        64        64        64       124       124       128       128       128       128       128       128 
dram[3]:       148       144       100       100        64        64        64        64       124       124       128       128       128       128       128       128 
dram[4]:       144       144       100        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[5]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[6]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[7]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[8]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[9]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[10]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
dram[11]:       144       144        96        96        64        64        64        64       124       124       128       128       128       128       128       128 
total dram writes = 21090
bank skew: 152/64 = 2.38
chip skew: 1776/1752 = 1.01
average mf latency per bank:
dram[0]:        465       464       468       471       466       468       462       464       464       466       465       465       464       465       461       460
dram[1]:        462       466       469       467       468       468       466       466       466       466       464       467       462       463       457       460
dram[2]:        466       464       466       471       466       467       464       464       464       465       466       466       465       463       461       461
dram[3]:        463       463       471       468       467       469       467       468       464       468       465       467       463       463       459       459
dram[4]:        462       465       464       468       467       466       465       464       467       465       467       466       461       464       461       463
dram[5]:        464       462       470       470       465       468       465       469       464       464       465       465       464       463       460       460
dram[6]:        461       464       468       466       468       468       468       466       465       466       465       470       461       463       460       463
dram[7]:        464       464       468       472       465       466       464       465       463       463       466       465       464       463       462       460
dram[8]:        462       463       470       466       468       468       468       468       464       468       465       466       462       463       459       459
dram[9]:        465       467       464       468       467       466       462       462       464       464       466       467       462       463       462       463
dram[10]:        463       463       469       469       468       469       464       468       465       465       463       464       463       462       458       458
dram[11]:        463       464       466       465       467       468       466       463       466       465       465       466       463       463       457       462
maximum mf latency per bank:
dram[0]:        539       543       612       623       469       453       448       457       511       517       601       616       466       455       472       460
dram[1]:        536       544       629       630       462       482       433       451       520       535       607       613       465       449       458       465
dram[2]:        533       543       632       626       491       588       441       461       537       538       634       639       441       443       496       545
dram[3]:        544       538       615       623       435       428       447       454       538       541       625       627       472       489       467       497
dram[4]:        542       536       613       621       478       491       444       467       533       541       616       629       471       460       489       483
dram[5]:        548       537       625       629       433       459       452       499       538       549       611       635       444       485       513       601
dram[6]:        536       540       612       617       454       439       451       458       542       525       638       632       484       451       556       527
dram[7]:        534       541       604       624       453       429       446       461       527       538       598       621       476       437       476       472
dram[8]:        543       540       615       614       442       443       441       443       527       537       611       636       447       445       465       468
dram[9]:        549       548       610       608       433       484       439       488       529       528       608       627       451       446       462       487
dram[10]:        540       539       616       623       445       431       418       439       524       528       618       618       506       540       494       452
dram[11]:        536       550       618       617       448       497       442       465       522       510       613       613       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986170 n_act=3914 n_pre=3898 n_ref_event=4572360550251980812 n_req=105762 n_rd=105320 n_rd_L2_A=0 n_write=0 n_wr_bk=1768 bw_util=0.3891
n_activity=709470 dram_eff=0.6038
bk0: 6598a 1049775i bk1: 6575a 1048120i bk2: 6586a 1049893i bk3: 6617a 1048260i bk4: 6570a 1052397i bk5: 6610a 1050424i bk6: 6584a 1052991i bk7: 6628a 1051128i bk8: 6586a 1048676i bk9: 6556a 1048611i bk10: 6631a 1049056i bk11: 6629a 1048662i bk12: 6514a 1050210i bk13: 6539a 1048211i bk14: 6534a 1052534i bk15: 6563a 1052014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963030
Row_Buffer_Locality_read = 0.964632
Row_Buffer_Locality_write = 0.581448
Bank_Level_Parallism = 1.797333
Bank_Level_Parallism_Col = 1.866723
Bank_Level_Parallism_Ready = 1.195334
write_to_read_ratio_blp_rw_average = 0.038985
GrpLevelPara = 1.639391 

BW Util details:
bwutil = 0.389060 
total_CMD = 1100991 
util_bw = 428352 
Wasted_Col = 99572 
Wasted_Row = 31794 
Idle = 541273 

BW Util Bottlenecks: 
RCDc_limit = 52682 
RCDWRc_limit = 1128 
WTRc_limit = 5554 
RTWc_limit = 9703 
CCDLc_limit = 58518 
rwq = 0 
CCDLc_limit_alone = 57365 
WTRc_limit_alone = 5257 
RTWc_limit_alone = 8847 

Commands details: 
total_CMD = 1100991 
n_nop = 986170 
Read = 105320 
Write = 0 
L2_Alloc = 0 
L2_WB = 1768 
n_act = 3914 
n_pre = 3898 
n_ref = 4572360550251980812 
n_req = 105762 
total_req = 107088 

Dual Bus Interface Util: 
issued_total_row = 7812 
issued_total_col = 107088 
Row_Bus_Util =  0.007095 
CoL_Bus_Util = 0.097265 
Either_Row_CoL_Bus_Util = 0.104289 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.000688 
queue_avg = 1.475052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.47505
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986082 n_act=3915 n_pre=3899 n_ref_event=7737782745945290801 n_req=105854 n_rd=105413 n_rd_L2_A=0 n_write=0 n_wr_bk=1762 bw_util=0.3894
n_activity=710037 dram_eff=0.6038
bk0: 6576a 1048265i bk1: 6571a 1047346i bk2: 6599a 1050387i bk3: 6599a 1048498i bk4: 6615a 1052291i bk5: 6608a 1051935i bk6: 6617a 1053533i bk7: 6624a 1052632i bk8: 6567a 1050011i bk9: 6561a 1048894i bk10: 6624a 1050107i bk11: 6626a 1047842i bk12: 6552a 1050515i bk13: 6552a 1048931i bk14: 6563a 1051879i bk15: 6559a 1050168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963053
Row_Buffer_Locality_read = 0.964577
Row_Buffer_Locality_write = 0.598639
Bank_Level_Parallism = 1.790194
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.189299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389376 
total_CMD = 1100991 
util_bw = 428700 
Wasted_Col = 99394 
Wasted_Row = 32334 
Idle = 540563 

BW Util Bottlenecks: 
RCDc_limit = 52846 
RCDWRc_limit = 1012 
WTRc_limit = 3976 
RTWc_limit = 9971 
CCDLc_limit = 58409 
rwq = 0 
CCDLc_limit_alone = 57554 
WTRc_limit_alone = 3857 
RTWc_limit_alone = 9235 

Commands details: 
total_CMD = 1100991 
n_nop = 986082 
Read = 105413 
Write = 0 
L2_Alloc = 0 
L2_WB = 1762 
n_act = 3915 
n_pre = 3899 
n_ref = 7737782745945290801 
n_req = 105854 
total_req = 107175 

Dual Bus Interface Util: 
issued_total_row = 7814 
issued_total_col = 107175 
Row_Bus_Util =  0.007097 
CoL_Bus_Util = 0.097344 
Either_Row_CoL_Bus_Util = 0.104369 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000696 
queue_avg = 1.512363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.51236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986019 n_act=3910 n_pre=3894 n_ref_event=7737782745945290801 n_req=105910 n_rd=105466 n_rd_L2_A=0 n_write=0 n_wr_bk=1776 bw_util=0.3896
n_activity=710871 dram_eff=0.6034
bk0: 6602a 1049339i bk1: 6621a 1047749i bk2: 6596a 1050063i bk3: 6599a 1048365i bk4: 6609a 1052356i bk5: 6603a 1050260i bk6: 6635a 1053029i bk7: 6626a 1051197i bk8: 6562a 1049887i bk9: 6571a 1047615i bk10: 6621a 1050535i bk11: 6602a 1049461i bk12: 6549a 1050604i bk13: 6559a 1048849i bk14: 6555a 1050928i bk15: 6556a 1049190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963120
Row_Buffer_Locality_read = 0.964756
Row_Buffer_Locality_write = 0.574324
Bank_Level_Parallism = 1.788994
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.190656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389620 
total_CMD = 1100991 
util_bw = 428968 
Wasted_Col = 100537 
Wasted_Row = 32823 
Idle = 538663 

BW Util Bottlenecks: 
RCDc_limit = 53864 
RCDWRc_limit = 1199 
WTRc_limit = 4949 
RTWc_limit = 9810 
CCDLc_limit = 58062 
rwq = 0 
CCDLc_limit_alone = 56981 
WTRc_limit_alone = 4716 
RTWc_limit_alone = 8962 

Commands details: 
total_CMD = 1100991 
n_nop = 986019 
Read = 105466 
Write = 0 
L2_Alloc = 0 
L2_WB = 1776 
n_act = 3910 
n_pre = 3894 
n_ref = 7737782745945290801 
n_req = 105910 
total_req = 107242 

Dual Bus Interface Util: 
issued_total_row = 7804 
issued_total_col = 107242 
Row_Bus_Util =  0.007088 
CoL_Bus_Util = 0.097405 
Either_Row_CoL_Bus_Util = 0.104426 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000644 
queue_avg = 1.551658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986022 n_act=3919 n_pre=3903 n_ref_event=3255307777713450285 n_req=105903 n_rd=105461 n_rd_L2_A=0 n_write=0 n_wr_bk=1764 bw_util=0.3896
n_activity=711032 dram_eff=0.6032
bk0: 6602a 1048789i bk1: 6600a 1048326i bk2: 6588a 1049984i bk3: 6587a 1049528i bk4: 6601a 1052297i bk5: 6605a 1051528i bk6: 6628a 1052094i bk7: 6630a 1051139i bk8: 6562a 1049366i bk9: 6585a 1047246i bk10: 6610a 1049353i bk11: 6615a 1048644i bk12: 6561a 1049940i bk13: 6552a 1048515i bk14: 6566a 1051437i bk15: 6569a 1049709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963032
Row_Buffer_Locality_read = 0.964679
Row_Buffer_Locality_write = 0.570136
Bank_Level_Parallism = 1.797130
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.189397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389558 
total_CMD = 1100991 
util_bw = 428900 
Wasted_Col = 99508 
Wasted_Row = 32615 
Idle = 539968 

BW Util Bottlenecks: 
RCDc_limit = 53246 
RCDWRc_limit = 1310 
WTRc_limit = 5470 
RTWc_limit = 9998 
CCDLc_limit = 57857 
rwq = 0 
CCDLc_limit_alone = 56721 
WTRc_limit_alone = 5234 
RTWc_limit_alone = 9098 

Commands details: 
total_CMD = 1100991 
n_nop = 986022 
Read = 105461 
Write = 0 
L2_Alloc = 0 
L2_WB = 1764 
n_act = 3919 
n_pre = 3903 
n_ref = 3255307777713450285 
n_req = 105903 
total_req = 107225 

Dual Bus Interface Util: 
issued_total_row = 7822 
issued_total_col = 107225 
Row_Bus_Util =  0.007105 
CoL_Bus_Util = 0.097390 
Either_Row_CoL_Bus_Util = 0.104423 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000678 
queue_avg = 1.553260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55326
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986084 n_act=3900 n_pre=3884 n_ref_event=3255307777713450285 n_req=105874 n_rd=105435 n_rd_L2_A=0 n_write=0 n_wr_bk=1756 bw_util=0.3894
n_activity=712926 dram_eff=0.6014
bk0: 6592a 1048716i bk1: 6604a 1047932i bk2: 6586a 1051383i bk3: 6600a 1050067i bk4: 6613a 1052685i bk5: 6620a 1050464i bk6: 6605a 1054162i bk7: 6622a 1052656i bk8: 6573a 1048992i bk9: 6566a 1047919i bk10: 6616a 1050094i bk11: 6618a 1048310i bk12: 6559a 1049157i bk13: 6548a 1048801i bk14: 6560a 1051152i bk15: 6553a 1049704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963202
Row_Buffer_Locality_read = 0.964727
Row_Buffer_Locality_write = 0.596811
Bank_Level_Parallism = 1.788308
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.188727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389435 
total_CMD = 1100991 
util_bw = 428764 
Wasted_Col = 100288 
Wasted_Row = 32850 
Idle = 539089 

BW Util Bottlenecks: 
RCDc_limit = 53128 
RCDWRc_limit = 1002 
WTRc_limit = 4901 
RTWc_limit = 10016 
CCDLc_limit = 59168 
rwq = 0 
CCDLc_limit_alone = 57942 
WTRc_limit_alone = 4643 
RTWc_limit_alone = 9048 

Commands details: 
total_CMD = 1100991 
n_nop = 986084 
Read = 105435 
Write = 0 
L2_Alloc = 0 
L2_WB = 1756 
n_act = 3900 
n_pre = 3884 
n_ref = 3255307777713450285 
n_req = 105874 
total_req = 107191 

Dual Bus Interface Util: 
issued_total_row = 7784 
issued_total_col = 107191 
Row_Bus_Util =  0.007070 
CoL_Bus_Util = 0.097359 
Either_Row_CoL_Bus_Util = 0.104367 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000592 
queue_avg = 1.507879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.50788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986114 n_act=3901 n_pre=3885 n_ref_event=3255307777713450285 n_req=105848 n_rd=105410 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3893
n_activity=711485 dram_eff=0.6025
bk0: 6602a 1049898i bk1: 6613a 1048349i bk2: 6591a 1050980i bk3: 6601a 1049631i bk4: 6617a 1053551i bk5: 6602a 1052068i bk6: 6612a 1053474i bk7: 6611a 1051189i bk8: 6579a 1048932i bk9: 6554a 1047656i bk10: 6612a 1049357i bk11: 6633a 1047764i bk12: 6551a 1051225i bk13: 6558a 1049070i bk14: 6534a 1051965i bk15: 6540a 1050172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963183
Row_Buffer_Locality_read = 0.964795
Row_Buffer_Locality_write = 0.575342
Bank_Level_Parallism = 1.783091
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.185143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389329 
total_CMD = 1100991 
util_bw = 428648 
Wasted_Col = 100217 
Wasted_Row = 32659 
Idle = 539467 

BW Util Bottlenecks: 
RCDc_limit = 52826 
RCDWRc_limit = 1224 
WTRc_limit = 4587 
RTWc_limit = 10455 
CCDLc_limit = 58640 
rwq = 0 
CCDLc_limit_alone = 57512 
WTRc_limit_alone = 4366 
RTWc_limit_alone = 9548 

Commands details: 
total_CMD = 1100991 
n_nop = 986114 
Read = 105410 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3901 
n_pre = 3885 
n_ref = 3255307777713450285 
n_req = 105848 
total_req = 107162 

Dual Bus Interface Util: 
issued_total_row = 7786 
issued_total_col = 107162 
Row_Bus_Util =  0.007072 
CoL_Bus_Util = 0.097332 
Either_Row_CoL_Bus_Util = 0.104340 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000618 
queue_avg = 1.496338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.49634
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986205 n_act=3893 n_pre=3877 n_ref_event=3255307777713450285 n_req=105780 n_rd=105342 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3891
n_activity=712797 dram_eff=0.601
bk0: 6574a 1049631i bk1: 6577a 1048420i bk2: 6578a 1051272i bk3: 6599a 1049206i bk4: 6609a 1054119i bk5: 6605a 1051914i bk6: 6613a 1053708i bk7: 6602a 1052341i bk8: 6600a 1049084i bk9: 6579a 1047712i bk10: 6615a 1050143i bk11: 6601a 1047963i bk12: 6554a 1049878i bk13: 6533a 1050000i bk14: 6549a 1051627i bk15: 6554a 1049943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.964743
Row_Buffer_Locality_write = 0.600457
Bank_Level_Parallism = 1.778622
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.181373
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389082 
total_CMD = 1100991 
util_bw = 428376 
Wasted_Col = 100853 
Wasted_Row = 32681 
Idle = 539081 

BW Util Bottlenecks: 
RCDc_limit = 53331 
RCDWRc_limit = 1221 
WTRc_limit = 5608 
RTWc_limit = 9885 
CCDLc_limit = 58925 
rwq = 0 
CCDLc_limit_alone = 57697 
WTRc_limit_alone = 5331 
RTWc_limit_alone = 8934 

Commands details: 
total_CMD = 1100991 
n_nop = 986205 
Read = 105342 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3893 
n_pre = 3877 
n_ref = 3255307777713450285 
n_req = 105780 
total_req = 107094 

Dual Bus Interface Util: 
issued_total_row = 7770 
issued_total_col = 107094 
Row_Bus_Util =  0.007057 
CoL_Bus_Util = 0.097271 
Either_Row_CoL_Bus_Util = 0.104257 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000680 
queue_avg = 1.511144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986257 n_act=3841 n_pre=3825 n_ref_event=3255307777713450285 n_req=105835 n_rd=105397 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3893
n_activity=712268 dram_eff=0.6017
bk0: 6596a 1048664i bk1: 6607a 1046918i bk2: 6600a 1050664i bk3: 6590a 1049347i bk4: 6610a 1054088i bk5: 6609a 1052743i bk6: 6609a 1053495i bk7: 6610a 1052585i bk8: 6574a 1049143i bk9: 6572a 1047581i bk10: 6598a 1050029i bk11: 6621a 1047255i bk12: 6547a 1052027i bk13: 6537a 1050230i bk14: 6567a 1052492i bk15: 6550a 1052135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963745
Row_Buffer_Locality_read = 0.965208
Row_Buffer_Locality_write = 0.611872
Bank_Level_Parallism = 1.776664
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.183320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389282 
total_CMD = 1100991 
util_bw = 428596 
Wasted_Col = 100259 
Wasted_Row = 32250 
Idle = 539886 

BW Util Bottlenecks: 
RCDc_limit = 52775 
RCDWRc_limit = 1080 
WTRc_limit = 4742 
RTWc_limit = 9943 
CCDLc_limit = 58937 
rwq = 0 
CCDLc_limit_alone = 57780 
WTRc_limit_alone = 4502 
RTWc_limit_alone = 9026 

Commands details: 
total_CMD = 1100991 
n_nop = 986257 
Read = 105397 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3841 
n_pre = 3825 
n_ref = 3255307777713450285 
n_req = 105835 
total_req = 107149 

Dual Bus Interface Util: 
issued_total_row = 7666 
issued_total_col = 107149 
Row_Bus_Util =  0.006963 
CoL_Bus_Util = 0.097321 
Either_Row_CoL_Bus_Util = 0.104210 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.000706 
queue_avg = 1.493468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.49347
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986209 n_act=3877 n_pre=3861 n_ref_event=3255307777713450285 n_req=105823 n_rd=105385 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3892
n_activity=710656 dram_eff=0.603
bk0: 6596a 1049183i bk1: 6577a 1046836i bk2: 6604a 1050900i bk3: 6606a 1049501i bk4: 6610a 1053374i bk5: 6610a 1051190i bk6: 6601a 1053560i bk7: 6622a 1052208i bk8: 6573a 1048856i bk9: 6555a 1046491i bk10: 6614a 1048286i bk11: 6620a 1047496i bk12: 6553a 1052000i bk13: 6529a 1050445i bk14: 6555a 1052412i bk15: 6560a 1050700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963401
Row_Buffer_Locality_read = 0.964891
Row_Buffer_Locality_write = 0.605023
Bank_Level_Parallism = 1.788779
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.186746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389238 
total_CMD = 1100991 
util_bw = 428548 
Wasted_Col = 100032 
Wasted_Row = 32529 
Idle = 539882 

BW Util Bottlenecks: 
RCDc_limit = 53324 
RCDWRc_limit = 1039 
WTRc_limit = 5327 
RTWc_limit = 9288 
CCDLc_limit = 58782 
rwq = 0 
CCDLc_limit_alone = 57677 
WTRc_limit_alone = 5056 
RTWc_limit_alone = 8454 

Commands details: 
total_CMD = 1100991 
n_nop = 986209 
Read = 105385 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3877 
n_pre = 3861 
n_ref = 3255307777713450285 
n_req = 105823 
total_req = 107137 

Dual Bus Interface Util: 
issued_total_row = 7738 
issued_total_col = 107137 
Row_Bus_Util =  0.007028 
CoL_Bus_Util = 0.097310 
Either_Row_CoL_Bus_Util = 0.104253 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.000810 
queue_avg = 1.505466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.50547
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986231 n_act=3860 n_pre=3844 n_ref_event=3255307777713450285 n_req=105816 n_rd=105378 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3892
n_activity=708579 dram_eff=0.6048
bk0: 6571a 1048072i bk1: 6590a 1046563i bk2: 6607a 1050822i bk3: 6614a 1048465i bk4: 6595a 1053803i bk5: 6606a 1052064i bk6: 6636a 1052887i bk7: 6638a 1051605i bk8: 6567a 1049316i bk9: 6565a 1047382i bk10: 6608a 1049900i bk11: 6597a 1048331i bk12: 6530a 1051161i bk13: 6557a 1050002i bk14: 6549a 1051602i bk15: 6548a 1050004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963559
Row_Buffer_Locality_read = 0.964983
Row_Buffer_Locality_write = 0.621005
Bank_Level_Parallism = 1.794885
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.191522
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389213 
total_CMD = 1100991 
util_bw = 428520 
Wasted_Col = 99286 
Wasted_Row = 31877 
Idle = 541308 

BW Util Bottlenecks: 
RCDc_limit = 52535 
RCDWRc_limit = 1007 
WTRc_limit = 5433 
RTWc_limit = 9578 
CCDLc_limit = 58506 
rwq = 0 
CCDLc_limit_alone = 57340 
WTRc_limit_alone = 5148 
RTWc_limit_alone = 8697 

Commands details: 
total_CMD = 1100991 
n_nop = 986231 
Read = 105378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3860 
n_pre = 3844 
n_ref = 3255307777713450285 
n_req = 105816 
total_req = 107130 

Dual Bus Interface Util: 
issued_total_row = 7704 
issued_total_col = 107130 
Row_Bus_Util =  0.006997 
CoL_Bus_Util = 0.097303 
Either_Row_CoL_Bus_Util = 0.104233 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000645 
queue_avg = 1.478122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.47812
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986124 n_act=3911 n_pre=3895 n_ref_event=3255307777713450285 n_req=105843 n_rd=105405 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3893
n_activity=711497 dram_eff=0.6024
bk0: 6572a 1047544i bk1: 6580a 1047333i bk2: 6617a 1050959i bk3: 6615a 1050132i bk4: 6606a 1053656i bk5: 6602a 1052250i bk6: 6619a 1053608i bk7: 6617a 1052375i bk8: 6575a 1049177i bk9: 6573a 1048085i bk10: 6607a 1048260i bk11: 6622a 1046587i bk12: 6534a 1051839i bk13: 6554a 1050689i bk14: 6559a 1051389i bk15: 6553a 1050275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963087
Row_Buffer_Locality_read = 0.964584
Row_Buffer_Locality_write = 0.602740
Bank_Level_Parallism = 1.788589
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.182764
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389311 
total_CMD = 1100991 
util_bw = 428628 
Wasted_Col = 100537 
Wasted_Row = 31800 
Idle = 540026 

BW Util Bottlenecks: 
RCDc_limit = 53148 
RCDWRc_limit = 1164 
WTRc_limit = 5719 
RTWc_limit = 10051 
CCDLc_limit = 58844 
rwq = 0 
CCDLc_limit_alone = 57626 
WTRc_limit_alone = 5436 
RTWc_limit_alone = 9116 

Commands details: 
total_CMD = 1100991 
n_nop = 986124 
Read = 105405 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3911 
n_pre = 3895 
n_ref = 3255307777713450285 
n_req = 105843 
total_req = 107157 

Dual Bus Interface Util: 
issued_total_row = 7806 
issued_total_col = 107157 
Row_Bus_Util =  0.007090 
CoL_Bus_Util = 0.097328 
Either_Row_CoL_Bus_Util = 0.104331 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.000836 
queue_avg = 1.465500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.4655
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1100991 n_nop=986044 n_act=3922 n_pre=3906 n_ref_event=7310313499448795487 n_req=105873 n_rd=105435 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.3894
n_activity=709484 dram_eff=0.6043
bk0: 6572a 1049064i bk1: 6596a 1046924i bk2: 6600a 1050544i bk3: 6618a 1048848i bk4: 6585a 1054159i bk5: 6593a 1052281i bk6: 6633a 1054294i bk7: 6644a 1052939i bk8: 6578a 1049044i bk9: 6560a 1047762i bk10: 6636a 1049445i bk11: 6618a 1047911i bk12: 6544a 1051484i bk13: 6549a 1049614i bk14: 6562a 1051974i bk15: 6547a 1049949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962993
Row_Buffer_Locality_read = 0.964556
Row_Buffer_Locality_write = 0.586758
Bank_Level_Parallism = 1.781359
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.175226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389420 
total_CMD = 1100991 
util_bw = 428748 
Wasted_Col = 100784 
Wasted_Row = 32079 
Idle = 539380 

BW Util Bottlenecks: 
RCDc_limit = 52499 
RCDWRc_limit = 1162 
WTRc_limit = 4992 
RTWc_limit = 10025 
CCDLc_limit = 59956 
rwq = 0 
CCDLc_limit_alone = 58961 
WTRc_limit_alone = 4776 
RTWc_limit_alone = 9246 

Commands details: 
total_CMD = 1100991 
n_nop = 986044 
Read = 105435 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 3922 
n_pre = 3906 
n_ref = 7310313499448795487 
n_req = 105873 
total_req = 107187 

Dual Bus Interface Util: 
issued_total_row = 7828 
issued_total_col = 107187 
Row_Bus_Util =  0.007110 
CoL_Bus_Util = 0.097355 
Either_Row_CoL_Bus_Util = 0.104403 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000592 
queue_avg = 1.467070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=1.46707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72913, Miss = 53651, Miss_rate = 0.736, Pending_hits = 12603, Reservation_fails = 0
L2_cache_bank[1]: Access = 73154, Miss = 53765, Miss_rate = 0.735, Pending_hits = 12763, Reservation_fails = 0
L2_cache_bank[2]: Access = 73087, Miss = 53757, Miss_rate = 0.736, Pending_hits = 12635, Reservation_fails = 0
L2_cache_bank[3]: Access = 73114, Miss = 53740, Miss_rate = 0.735, Pending_hits = 12726, Reservation_fails = 0
L2_cache_bank[4]: Access = 73191, Miss = 53777, Miss_rate = 0.735, Pending_hits = 12770, Reservation_fails = 0
L2_cache_bank[5]: Access = 73106, Miss = 53785, Miss_rate = 0.736, Pending_hits = 12605, Reservation_fails = 0
L2_cache_bank[6]: Access = 73131, Miss = 53762, Miss_rate = 0.735, Pending_hits = 12655, Reservation_fails = 0
L2_cache_bank[7]: Access = 73167, Miss = 53783, Miss_rate = 0.735, Pending_hits = 12667, Reservation_fails = 0
L2_cache_bank[8]: Access = 73107, Miss = 53744, Miss_rate = 0.735, Pending_hits = 12621, Reservation_fails = 0
L2_cache_bank[9]: Access = 73125, Miss = 53771, Miss_rate = 0.735, Pending_hits = 12582, Reservation_fails = 0
L2_cache_bank[10]: Access = 73120, Miss = 53738, Miss_rate = 0.735, Pending_hits = 12667, Reservation_fails = 0
L2_cache_bank[11]: Access = 73121, Miss = 53752, Miss_rate = 0.735, Pending_hits = 12702, Reservation_fails = 0
L2_cache_bank[12]: Access = 73080, Miss = 53732, Miss_rate = 0.735, Pending_hits = 12569, Reservation_fails = 0
L2_cache_bank[13]: Access = 73092, Miss = 53690, Miss_rate = 0.735, Pending_hits = 12717, Reservation_fails = 0
L2_cache_bank[14]: Access = 73123, Miss = 53741, Miss_rate = 0.735, Pending_hits = 12646, Reservation_fails = 0
L2_cache_bank[15]: Access = 73052, Miss = 53736, Miss_rate = 0.736, Pending_hits = 12713, Reservation_fails = 0
L2_cache_bank[16]: Access = 73131, Miss = 53746, Miss_rate = 0.735, Pending_hits = 12674, Reservation_fails = 0
L2_cache_bank[17]: Access = 73052, Miss = 53719, Miss_rate = 0.735, Pending_hits = 12633, Reservation_fails = 0
L2_cache_bank[18]: Access = 73024, Miss = 53703, Miss_rate = 0.735, Pending_hits = 12658, Reservation_fails = 0
L2_cache_bank[19]: Access = 73144, Miss = 53755, Miss_rate = 0.735, Pending_hits = 12690, Reservation_fails = 0
L2_cache_bank[20]: Access = 73064, Miss = 53729, Miss_rate = 0.735, Pending_hits = 12646, Reservation_fails = 0
L2_cache_bank[21]: Access = 73120, Miss = 53756, Miss_rate = 0.735, Pending_hits = 12658, Reservation_fails = 0
L2_cache_bank[22]: Access = 73157, Miss = 53750, Miss_rate = 0.735, Pending_hits = 12672, Reservation_fails = 0
L2_cache_bank[23]: Access = 73104, Miss = 53765, Miss_rate = 0.735, Pending_hits = 12774, Reservation_fails = 0
L2_total_cache_accesses = 1754479
L2_total_cache_misses = 1289847
L2_total_cache_miss_rate = 0.7352
L2_total_cache_pending_hits = 304046
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 304046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 317643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 947204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 304046
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1722427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32052
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=1754479
icnt_total_pkts_simt_to_mem=1754479
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1754479
Req_Network_cycles = 429328
Req_Network_injected_packets_per_cycle =       4.0866 
Req_Network_conflicts_per_cycle =       0.7911
Req_Network_conflicts_per_cycle_util =       0.8869
Req_Bank_Level_Parallism =       4.5814
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3670
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1703

Reply_Network_injected_packets_num = 1754479
Reply_Network_cycles = 429328
Reply_Network_injected_packets_per_cycle =        4.0866
Reply_Network_conflicts_per_cycle =        2.1224
Reply_Network_conflicts_per_cycle_util =       2.3932
Reply_Bank_Level_Parallism =       4.6081
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2100
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1362
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 2 sec (5522 sec)
gpgpu_simulation_rate = 86158 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 106734
gpu_sim_insn = 118942352
gpu_ipc =    1114.3811
gpu_tot_sim_cycle = 536062
gpu_tot_sim_insn = 594711760
gpu_tot_ipc =    1109.4086
gpu_tot_issued_cta = 1605
gpu_occupancy = 90.1185% 
gpu_tot_occupancy = 91.0661% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1411
partiton_level_parallism_total  =       4.0974
partiton_level_parallism_util =       4.5478
partiton_level_parallism_util_total  =       4.5746
L2_BW  =     180.8820 GB/Sec
L2_BW_total  =     178.9754 GB/Sec
gpu_total_sim_rate=86115

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 85807, Miss = 68765, Miss_rate = 0.801, Pending_hits = 16786, Reservation_fails = 5706
	L1D_cache_core[1]: Access = 86212, Miss = 69127, Miss_rate = 0.802, Pending_hits = 16822, Reservation_fails = 6497
	L1D_cache_core[2]: Access = 96548, Miss = 78190, Miss_rate = 0.810, Pending_hits = 18073, Reservation_fails = 5728
	L1D_cache_core[3]: Access = 94858, Miss = 76826, Miss_rate = 0.810, Pending_hits = 17752, Reservation_fails = 4670
	L1D_cache_core[4]: Access = 87957, Miss = 71247, Miss_rate = 0.810, Pending_hits = 16450, Reservation_fails = 4523
	L1D_cache_core[5]: Access = 91273, Miss = 73922, Miss_rate = 0.810, Pending_hits = 17081, Reservation_fails = 4824
	L1D_cache_core[6]: Access = 91344, Miss = 73617, Miss_rate = 0.806, Pending_hits = 17457, Reservation_fails = 5450
	L1D_cache_core[7]: Access = 93276, Miss = 75531, Miss_rate = 0.810, Pending_hits = 17470, Reservation_fails = 5399
	L1D_cache_core[8]: Access = 91532, Miss = 73764, Miss_rate = 0.806, Pending_hits = 17474, Reservation_fails = 4460
	L1D_cache_core[9]: Access = 90488, Miss = 72916, Miss_rate = 0.806, Pending_hits = 17303, Reservation_fails = 4850
	L1D_cache_core[10]: Access = 82879, Miss = 66765, Miss_rate = 0.806, Pending_hits = 15705, Reservation_fails = 4624
	L1D_cache_core[11]: Access = 97322, Miss = 78802, Miss_rate = 0.810, Pending_hits = 18232, Reservation_fails = 6063
	L1D_cache_core[12]: Access = 87721, Miss = 70688, Miss_rate = 0.806, Pending_hits = 16764, Reservation_fails = 4001
	L1D_cache_core[13]: Access = 94924, Miss = 76879, Miss_rate = 0.810, Pending_hits = 17765, Reservation_fails = 3384
	L1D_cache_core[14]: Access = 94002, Miss = 76108, Miss_rate = 0.810, Pending_hits = 17616, Reservation_fails = 4538
	L1D_cache_core[15]: Access = 86945, Miss = 70027, Miss_rate = 0.805, Pending_hits = 16645, Reservation_fails = 4656
	L1D_cache_core[16]: Access = 91227, Miss = 73879, Miss_rate = 0.810, Pending_hits = 17078, Reservation_fails = 5631
	L1D_cache_core[17]: Access = 82827, Miss = 66723, Miss_rate = 0.806, Pending_hits = 15858, Reservation_fails = 5196
	L1D_cache_core[18]: Access = 86075, Miss = 69403, Miss_rate = 0.806, Pending_hits = 16396, Reservation_fails = 5104
	L1D_cache_core[19]: Access = 86326, Miss = 69574, Miss_rate = 0.806, Pending_hits = 16472, Reservation_fails = 6668
	L1D_cache_core[20]: Access = 96551, Miss = 78188, Miss_rate = 0.810, Pending_hits = 18078, Reservation_fails = 5756
	L1D_cache_core[21]: Access = 88112, Miss = 71355, Miss_rate = 0.810, Pending_hits = 16497, Reservation_fails = 6988
	L1D_cache_core[22]: Access = 86203, Miss = 68723, Miss_rate = 0.797, Pending_hits = 17187, Reservation_fails = 5845
	L1D_cache_core[23]: Access = 94657, Miss = 76306, Miss_rate = 0.806, Pending_hits = 18070, Reservation_fails = 5077
	L1D_cache_core[24]: Access = 89600, Miss = 72215, Miss_rate = 0.806, Pending_hits = 17015, Reservation_fails = 7466
	L1D_cache_core[25]: Access = 94730, Miss = 76727, Miss_rate = 0.810, Pending_hits = 17723, Reservation_fails = 5517
	L1D_cache_core[26]: Access = 89682, Miss = 72275, Miss_rate = 0.806, Pending_hits = 17141, Reservation_fails = 4945
	L1D_cache_core[27]: Access = 87875, Miss = 71186, Miss_rate = 0.810, Pending_hits = 16429, Reservation_fails = 5791
	L1D_cache_core[28]: Access = 92976, Miss = 75312, Miss_rate = 0.810, Pending_hits = 17389, Reservation_fails = 5381
	L1D_cache_core[29]: Access = 90642, Miss = 73404, Miss_rate = 0.810, Pending_hits = 16970, Reservation_fails = 6367
	L1D_total_cache_accesses = 2710571
	L1D_total_cache_misses = 2188444
	L1D_total_cache_miss_rate = 0.8074
	L1D_total_cache_pending_hits = 513698
	L1D_total_cache_reservation_fails = 161105
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 513698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 600346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 158322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1556061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 513698
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2670506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40065

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 158322
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2783
ctas_completed 1605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19624, 23940, 23940, 23940, 23940, 23940, 23940, 20440, 17520, 20520, 20520, 20520, 20520, 20520, 20520, 17520, 20440, 23940, 23940, 23940, 23940, 23940, 23940, 20440, 16060, 18810, 18810, 18810, 18810, 18810, 18810, 16060, 
gpgpu_n_tot_thrd_icount = 676583680
gpgpu_n_tot_w_icount = 21143240
gpgpu_n_stall_shd_mem = 457447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2156407
gpgpu_n_mem_write_global = 40065
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16830000
gpgpu_n_store_insn = 250000
gpgpu_n_shmem_insn = 98680000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2876160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 456993
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1609958	W0_Idle:190675	W0_Scoreboard:36192715	W1:41600	W2:44890	W3:41600	W4:41600	W5:41600	W6:41600	W7:41600	W8:41600	W9:41600	W10:41600	W11:41600	W12:41600	W13:41600	W14:96090	W15:83200	W16:83200	W17:83200	W18:83200	W19:83200	W20:83200	W21:83200	W22:83200	W23:83200	W24:83200	W25:83200	W26:83200	W27:83200	W28:83200	W29:83200	W30:83200	W31:83200	W32:19088660
single_issue_nums: WS0:5085810	WS1:5485810	WS2:5485810	WS3:5085810	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17251256 {8:2156407,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1602600 {40:40065,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86256280 {40:2156407,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 320520 {8:40065,}
maxmflatency = 639 
max_icnt2mem_latency = 243 
maxmrqlatency = 242 
max_icnt2sh_latency = 82 
averagemflatency = 340 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:854381 	161930 	163919 	163460 	203381 	36917 	5726 	1274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	224607 	1966572 	5293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2143813 	44511 	8148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1683374 	396268 	98106 	16558 	2092 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     19961     18546     21297     21212     21548     20399     20145     20146     19867     19831     21410     21429     20400     20438     20610     21076 
dram[1]:     18541     19691     21202     21276     20391     20382     20148     20150     19790     19784     21427     21417     20181     20122     21089     21324 
dram[2]:     19967     20126     21285     21277     20382     21635     20138     20152     19803     19799     21417     21436     20413     20136     21331     20760 
dram[3]:     20214     21438     21343     19835     21317     21273     20192     20216     19812     19820     20161     20162     21668     21381     20760     20811 
dram[4]:     21592     21609     19843     19843     21284     21290     20210     20201     19873     19883     20158     20052     21349     21372     20837     20845 
dram[5]:     21616     21649     19843     19907     21593     21581     20195     20223     19724     19711     20057     20055     21436     21507     20845     21639 
dram[6]:     21779     21395     19972     19984     21579     21605     20223     20253     19713     19703     20052     20050     21500     21740     21633     21661 
dram[7]:     20338     20323     20311     20305     21614     21501     20037     20040     19703     19688     20058     20118     21741     21769     21655     20687 
dram[8]:     20318     20323     20292     20154     21498     21550     20050     21423     19672     17216     20111     20126     21721     21673     20686     20701 
dram[9]:     20317     20316     20157     20153     20336     20358     21428     21149     17175     17171     20137     20803     21672     21014     20707     20695 
dram[10]:     19340     19354     20139     20449     20540     20524     21329     21326     17290     17262     20702     20301     21033     21039     20679     20682 
dram[11]:     19363     19348     20335     20277     20533     20542     21569     21234     17527     19841     20808     20127     21063     21076     20691     20695 
average row accesses per activate:
dram[0]: 27.257330 26.737179 25.743034 25.683077 28.405499 27.503311 29.567858 29.831541 25.121952 24.737951 27.882154 27.785234 28.219931 28.105803 28.978872 29.923914 
dram[1]: 25.826626 25.814241 26.354431 26.115988 28.465754 29.767025 30.324818 30.799999 24.993921 25.503105 27.306931 27.403973 28.539793 27.585285 29.187279 29.183746 
dram[2]: 26.327044 26.722929 26.431746 26.351265 29.038462 29.119299 30.970261 30.833334 25.506210 24.397627 28.342466 28.677084 27.575251 28.570934 28.163822 28.954386 
dram[3]: 26.909967 26.643312 26.742765 26.922331 29.010490 29.544483 30.840740 30.951674 24.090910 24.894260 26.931597 26.934853 28.472414 28.441380 28.989473 29.204947 
dram[4]: 25.180723 26.174999 26.673077 26.515924 30.000000 29.178947 30.973881 31.270678 25.546583 24.900000 27.384106 28.044067 28.078232 28.839161 29.605734 28.742161 
dram[5]: 26.000000 26.935692 26.650640 26.431746 28.665518 28.620689 31.350943 30.540442 24.073099 24.152941 27.461794 27.259869 29.672663 29.269503 29.927273 29.424999 
dram[6]: 25.658461 25.598160 26.867313 26.506369 29.884892 29.335690 30.214546 30.507353 23.732759 25.174313 27.370861 26.370607 29.255320 29.494623 29.779783 28.759583 
dram[7]: 25.993790 25.693251 26.673077 26.644230 29.664286 29.767025 29.781363 30.664207 25.076220 25.467493 26.879478 26.863636 30.208792 29.938181 29.627239 30.205128 
dram[8]: 26.372240 26.315458 26.274448 26.613419 30.884758 30.210909 29.763441 30.152174 25.248466 24.301775 26.244444 26.334394 29.887682 29.480288 29.580645 28.881119 
dram[9]: 26.727564 26.636942 26.531847 26.296530 30.054348 29.349823 30.745388 30.527473 25.370371 25.125381 27.171053 27.224422 29.378571 29.273050 28.642361 28.631945 
dram[10]: 25.275757 26.321766 26.560509 27.162867 28.627586 28.617241 31.026119 29.795698 24.861027 25.398148 26.556271 26.607718 29.288256 29.464285 28.465517 28.347078 
dram[11]: 26.053125 26.056074 26.012501 25.588957 28.657440 29.303886 30.962826 30.774908 25.332308 25.342592 26.479233 27.029411 29.428572 28.828671 27.618729 28.037415 
average row locality = 1590988/57451 = 27.692955
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8330      8304      8283      8315      8234      8274      8247      8291      8194      8167      8234      8233      8180      8203      8198      8227 
dram[1]:      8304      8300      8296      8299      8280      8273      8277      8284      8177      8168      8228      8230      8216      8216      8228      8227 
dram[2]:      8334      8353      8294      8295      8273      8267      8299      8293      8166      8175      8230      8213      8213      8225      8220      8220 
dram[3]:      8331      8330      8285      8287      8265      8270      8295      8294      8168      8193      8222      8223      8225      8216      8230      8233 
dram[4]:      8324      8340      8290      8294      8278      8284      8269      8286      8179      8170      8224      8227      8223      8216      8228      8217 
dram[5]:      8336      8341      8283      8294      8281      8268      8276      8275      8186      8165      8220      8241      8217      8222      8198      8207 
dram[6]:      8303      8309      8270      8291      8276      8270      8277      8266      8212      8185      8220      8209      8218      8197      8217      8222 
dram[7]:      8334      8340      8290      8281      8274      8273      8277      8278      8178      8179      8207      8229      8215      8201      8234      8214 
dram[8]:      8324      8306      8297      8298      8276      8276      8272      8290      8184      8167      8222      8225      8217      8193      8221      8228 
dram[9]:      8303      8328      8299      8304      8263      8274      8300      8302      8173      8169      8216      8205      8194      8223      8217      8214 
dram[10]:      8305      8308      8308      8307      8270      8267      8283      8281      8182      8182      8215      8231      8198      8218      8223      8217 
dram[11]:      8301      8328      8292      8310      8250      8261      8297      8308      8186      8164      8244      8228      8208      8213      8226      8211 
total dram reads = 1584061
bank skew: 8353/8164 = 1.02
chip skew: 132070/131914 = 1.00
number of total write accesses:
dram[0]:       152       152       128       128       128       128       128       128       184       184       188       188       128       128       128       128 
dram[1]:       152       152       128       128       128       128       128       128       180       176       184       184       128       128       128       128 
dram[2]:       152       152       128       128       128       128       128       128       188       188       184       184       128       128       128       128 
dram[3]:       148       144       128       128       128       128       128       128       188       188       184       184       128       128       128       128 
dram[4]:       144       144       128       128       128       128       128       128       188       188       184       184       128       128       128       128 
dram[5]:       144       144       128       128       128       128       128       128       188       188       184       184       128       128       128       128 
dram[6]:       144       144       128       128       128       128       128       128       188       188       184       180       128       128       128       128 
dram[7]:       144       144       128       128       128       128       128       128       188       188       180       180       128       128       128       128 
dram[8]:       144       144       128       128       128       128       128       128       188       188       180       176       128       128       128       128 
dram[9]:       144       144       128       128       128       128       128       128       188       188       176       176       128       128       128       128 
dram[10]:       144       144       128       128       128       128       128       128       188       188       176       176       128       128       128       128 
dram[11]:       144       144       128       128       128       128       128       128       188       188       176       172       128       128       128       128 
total dram writes = 27700
bank skew: 188/128 = 1.47
chip skew: 2328/2292 = 1.02
average mf latency per bank:
dram[0]:        467       465       467       471       460       461       462       461       462       465       461       461       468       469       462       464
dram[1]:        463       469       468       466       465       467       461       462       465       463       461       465       463       462       464       464
dram[2]:        469       467       465       470       463       460       463       463       461       463       463       463       465       467       462       462
dram[3]:        464       463       471       468       461       465       462       462       464       466       461       464       466       462       463       465
dram[4]:        465       468       463       467       465       462       462       464       463       462       465       464       460       465       464       463
dram[5]:        466       463       469       469       458       463       463       464       462       463       462       462       468       466       462       465
dram[6]:        462       467       468       465       466       467       462       463       463       462       462       467       461       462       465       465
dram[7]:        467       466       466       470       461       460       463       463       460       462       464       462       466       468       462       463
dram[8]:        463       464       469       465       463       466       462       462       462       465       462       465       465       463       464       464
dram[9]:        468       469       463       468       466       461       461       462       460       461       464       464       462       466       464       463
dram[10]:        465       464       468       469       461       465       462       462       464       464       461       462       469       465       461       464
dram[11]:        465       467       464       463       466       465       461       462       463       462       463       465       462       463       462       463
maximum mf latency per bank:
dram[0]:        539       543       620       637       469       453       448       466       511       517       601       616       466       455       472       460
dram[1]:        541       552       634       636       462       482       439       451       520       535       607       613       465       455       458       487
dram[2]:        543       543       632       630       491       588       451       461       537       538       634       639       464       443       496       545
dram[3]:        544       538       615       630       435       428       447       454       538       541       625       627       472       489       467       497
dram[4]:        543       536       627       621       478       491       444       467       533       541       616       629       471       460       489       483
dram[5]:        548       537       625       629       433       459       461       499       538       549       611       635       444       485       513       601
dram[6]:        542       552       612       617       454       439       489       458       542       525       638       632       484       451       556       527
dram[7]:        534       541       604       624       453       429       446       461       527       538       598       621       476       437       476       472
dram[8]:        543       540       615       614       448       462       441       443       527       537       611       636       447       445       465       468
dram[9]:        549       550       618       620       433       484       439       488       529       528       608       627       451       446       462       487
dram[10]:        540       539       619       623       445       431       539       444       524       528       618       618       506       540       494       471
dram[11]:        536       550       618       623       448       497       442       465       522       510       613       613       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230923 n_act=4822 n_pre=4806 n_ref_event=4572360550251980812 n_req=132496 n_rd=131914 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.3906
n_activity=890601 dram_eff=0.6029
bk0: 8330a 1311149i bk1: 8304a 1309678i bk2: 8283a 1311159i bk3: 8315a 1308957i bk4: 8234a 1312288i bk5: 8274a 1310246i bk6: 8247a 1312481i bk7: 8291a 1309908i bk8: 8194a 1309721i bk9: 8167a 1308704i bk10: 8234a 1310497i bk11: 8233a 1309719i bk12: 8180a 1312400i bk13: 8203a 1309919i bk14: 8198a 1314355i bk15: 8227a 1313758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963637
Row_Buffer_Locality_read = 0.965030
Row_Buffer_Locality_write = 0.647766
Bank_Level_Parallism = 1.793546
Bank_Level_Parallism_Col = 1.834786
Bank_Level_Parallism_Ready = 1.191979
write_to_read_ratio_blp_rw_average = 0.042066
GrpLevelPara = 1.637439 

BW Util details:
bwutil = 0.390606 
total_CMD = 1374705 
util_bw = 536968 
Wasted_Col = 125561 
Wasted_Row = 39745 
Idle = 672431 

BW Util Bottlenecks: 
RCDc_limit = 65580 
RCDWRc_limit = 1232 
WTRc_limit = 7289 
RTWc_limit = 13169 
CCDLc_limit = 73807 
rwq = 0 
CCDLc_limit_alone = 72166 
WTRc_limit_alone = 6920 
RTWc_limit_alone = 11897 

Commands details: 
total_CMD = 1374705 
n_nop = 1230923 
Read = 131914 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 4822 
n_pre = 4806 
n_ref = 4572360550251980812 
n_req = 132496 
total_req = 134242 

Dual Bus Interface Util: 
issued_total_row = 9628 
issued_total_col = 134242 
Row_Bus_Util =  0.007004 
CoL_Bus_Util = 0.097651 
Either_Row_CoL_Bus_Util = 0.104591 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000612 
queue_avg = 1.482698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.4827
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230881 n_act=4810 n_pre=4794 n_ref_event=7737782745945290801 n_req=132581 n_rd=132003 n_rd_L2_A=0 n_write=0 n_wr_bk=2308 bw_util=0.3908
n_activity=890317 dram_eff=0.6034
bk0: 8304a 1309549i bk1: 8300a 1308367i bk2: 8296a 1311488i bk3: 8299a 1309185i bk4: 8280a 1312924i bk5: 8273a 1312755i bk6: 8277a 1313430i bk7: 8284a 1311961i bk8: 8177a 1311149i bk9: 8168a 1309499i bk10: 8228a 1311345i bk11: 8230a 1309031i bk12: 8216a 1312501i bk13: 8216a 1310813i bk14: 8228a 1313705i bk15: 8227a 1311567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963750
Row_Buffer_Locality_read = 0.965069
Row_Buffer_Locality_write = 0.662630
Bank_Level_Parallism = 1.789821
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.189101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390807 
total_CMD = 1374705 
util_bw = 537244 
Wasted_Col = 124190 
Wasted_Row = 40120 
Idle = 673151 

BW Util Bottlenecks: 
RCDc_limit = 65472 
RCDWRc_limit = 1107 
WTRc_limit = 5576 
RTWc_limit = 13010 
CCDLc_limit = 73011 
rwq = 0 
CCDLc_limit_alone = 71737 
WTRc_limit_alone = 5335 
RTWc_limit_alone = 11977 

Commands details: 
total_CMD = 1374705 
n_nop = 1230881 
Read = 132003 
Write = 0 
L2_Alloc = 0 
L2_WB = 2308 
n_act = 4810 
n_pre = 4794 
n_ref = 7737782745945290801 
n_req = 132581 
total_req = 134311 

Dual Bus Interface Util: 
issued_total_row = 9604 
issued_total_col = 134311 
Row_Bus_Util =  0.006986 
CoL_Bus_Util = 0.097702 
Either_Row_CoL_Bus_Util = 0.104622 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000633 
queue_avg = 1.507689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230844 n_act=4782 n_pre=4766 n_ref_event=7737782745945290801 n_req=132652 n_rd=132070 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.3911
n_activity=891489 dram_eff=0.603
bk0: 8334a 1310647i bk1: 8353a 1309054i bk2: 8294a 1310492i bk3: 8295a 1308721i bk4: 8273a 1312995i bk5: 8267a 1310543i bk6: 8299a 1313401i bk7: 8293a 1311301i bk8: 8166a 1310195i bk9: 8175a 1307805i bk10: 8230a 1312235i bk11: 8213a 1310975i bk12: 8213a 1312796i bk13: 8225a 1310627i bk14: 8220a 1312604i bk15: 8220a 1310926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963981
Row_Buffer_Locality_read = 0.965397
Row_Buffer_Locality_write = 0.642612
Bank_Level_Parallism = 1.787937
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.191437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391060 
total_CMD = 1374705 
util_bw = 537592 
Wasted_Col = 125847 
Wasted_Row = 40391 
Idle = 670875 

BW Util Bottlenecks: 
RCDc_limit = 66164 
RCDWRc_limit = 1329 
WTRc_limit = 6998 
RTWc_limit = 13199 
CCDLc_limit = 73142 
rwq = 0 
CCDLc_limit_alone = 71557 
WTRc_limit_alone = 6662 
RTWc_limit_alone = 11950 

Commands details: 
total_CMD = 1374705 
n_nop = 1230844 
Read = 132070 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 4782 
n_pre = 4766 
n_ref = 7737782745945290801 
n_req = 132652 
total_req = 134398 

Dual Bus Interface Util: 
issued_total_row = 9548 
issued_total_col = 134398 
Row_Bus_Util =  0.006945 
CoL_Bus_Util = 0.097765 
Either_Row_CoL_Bus_Util = 0.104649 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000591 
queue_avg = 1.527870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230850 n_act=4789 n_pre=4773 n_ref_event=3255307777713450285 n_req=132647 n_rd=132067 n_rd_L2_A=0 n_write=0 n_wr_bk=2316 bw_util=0.391
n_activity=891046 dram_eff=0.6033
bk0: 8331a 1310446i bk1: 8330a 1309431i bk2: 8285a 1311284i bk3: 8287a 1310340i bk4: 8265a 1313403i bk5: 8270a 1312403i bk6: 8295a 1312623i bk7: 8294a 1310619i bk8: 8168a 1309688i bk9: 8193a 1307059i bk10: 8222a 1310539i bk11: 8223a 1309323i bk12: 8225a 1312185i bk13: 8216a 1310624i bk14: 8230a 1313615i bk15: 8233a 1311454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963927
Row_Buffer_Locality_read = 0.965358
Row_Buffer_Locality_write = 0.637931
Bank_Level_Parallism = 1.793351
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.190892
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391016 
total_CMD = 1374705 
util_bw = 537532 
Wasted_Col = 124742 
Wasted_Row = 40029 
Idle = 672402 

BW Util Bottlenecks: 
RCDc_limit = 65403 
RCDWRc_limit = 1424 
WTRc_limit = 7482 
RTWc_limit = 13612 
CCDLc_limit = 72686 
rwq = 0 
CCDLc_limit_alone = 71083 
WTRc_limit_alone = 7169 
RTWc_limit_alone = 12322 

Commands details: 
total_CMD = 1374705 
n_nop = 1230850 
Read = 132067 
Write = 0 
L2_Alloc = 0 
L2_WB = 2316 
n_act = 4789 
n_pre = 4773 
n_ref = 3255307777713450285 
n_req = 132647 
total_req = 134383 

Dual Bus Interface Util: 
issued_total_row = 9562 
issued_total_col = 134383 
Row_Bus_Util =  0.006956 
CoL_Bus_Util = 0.097754 
Either_Row_CoL_Bus_Util = 0.104644 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000626 
queue_avg = 1.523608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230892 n_act=4773 n_pre=4757 n_ref_event=3255307777713450285 n_req=132627 n_rd=132049 n_rd_L2_A=0 n_write=0 n_wr_bk=2312 bw_util=0.391
n_activity=892523 dram_eff=0.6022
bk0: 8324a 1310081i bk1: 8340a 1309049i bk2: 8290a 1312087i bk3: 8294a 1310147i bk4: 8278a 1313128i bk5: 8284a 1310545i bk6: 8269a 1314288i bk7: 8286a 1312424i bk8: 8179a 1308994i bk9: 8170a 1307793i bk10: 8224a 1311706i bk11: 8227a 1309640i bk12: 8223a 1311693i bk13: 8216a 1310800i bk14: 8228a 1313179i bk15: 8217a 1310848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964042
Row_Buffer_Locality_read = 0.965384
Row_Buffer_Locality_write = 0.657439
Bank_Level_Parallism = 1.791535
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.192055
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390952 
total_CMD = 1374705 
util_bw = 537444 
Wasted_Col = 125096 
Wasted_Row = 40228 
Idle = 671937 

BW Util Bottlenecks: 
RCDc_limit = 64956 
RCDWRc_limit = 1083 
WTRc_limit = 6873 
RTWc_limit = 13526 
CCDLc_limit = 73898 
rwq = 0 
CCDLc_limit_alone = 72142 
WTRc_limit_alone = 6480 
RTWc_limit_alone = 12163 

Commands details: 
total_CMD = 1374705 
n_nop = 1230892 
Read = 132049 
Write = 0 
L2_Alloc = 0 
L2_WB = 2312 
n_act = 4773 
n_pre = 4757 
n_ref = 3255307777713450285 
n_req = 132627 
total_req = 134361 

Dual Bus Interface Util: 
issued_total_row = 9530 
issued_total_col = 134361 
Row_Bus_Util =  0.006932 
CoL_Bus_Util = 0.097738 
Either_Row_CoL_Bus_Util = 0.104614 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000542 
queue_avg = 1.494821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.49482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230914 n_act=4783 n_pre=4767 n_ref_event=3255307777713450285 n_req=132588 n_rd=132010 n_rd_L2_A=0 n_write=0 n_wr_bk=2312 bw_util=0.3908
n_activity=890395 dram_eff=0.6034
bk0: 8336a 1310909i bk1: 8341a 1308953i bk2: 8283a 1312015i bk3: 8294a 1310175i bk4: 8281a 1314166i bk5: 8268a 1312426i bk6: 8276a 1313443i bk7: 8275a 1310229i bk8: 8186a 1308996i bk9: 8165a 1307625i bk10: 8220a 1310622i bk11: 8241a 1309124i bk12: 8217a 1313379i bk13: 8222a 1310711i bk14: 8198a 1313574i bk15: 8207a 1311371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963956
Row_Buffer_Locality_read = 0.965344
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 1.788966
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.189720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390839 
total_CMD = 1374705 
util_bw = 537288 
Wasted_Col = 125294 
Wasted_Row = 39946 
Idle = 672177 

BW Util Bottlenecks: 
RCDc_limit = 64720 
RCDWRc_limit = 1286 
WTRc_limit = 6533 
RTWc_limit = 13916 
CCDLc_limit = 74021 
rwq = 0 
CCDLc_limit_alone = 72279 
WTRc_limit_alone = 6121 
RTWc_limit_alone = 12586 

Commands details: 
total_CMD = 1374705 
n_nop = 1230914 
Read = 132010 
Write = 0 
L2_Alloc = 0 
L2_WB = 2312 
n_act = 4783 
n_pre = 4767 
n_ref = 3255307777713450285 
n_req = 132588 
total_req = 134322 

Dual Bus Interface Util: 
issued_total_row = 9550 
issued_total_col = 134322 
Row_Bus_Util =  0.006947 
CoL_Bus_Util = 0.097710 
Either_Row_CoL_Bus_Util = 0.104598 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000563 
queue_avg = 1.493101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.4931
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230959 n_act=4801 n_pre=4785 n_ref_event=3255307777713450285 n_req=132519 n_rd=131942 n_rd_L2_A=0 n_write=0 n_wr_bk=2308 bw_util=0.3906
n_activity=892273 dram_eff=0.6018
bk0: 8303a 1310958i bk1: 8309a 1309324i bk2: 8270a 1312030i bk3: 8291a 1309582i bk4: 8276a 1314332i bk5: 8270a 1311853i bk6: 8277a 1313840i bk7: 8266a 1311863i bk8: 8212a 1309270i bk9: 8185a 1307549i bk10: 8220a 1311395i bk11: 8209a 1308538i bk12: 8218a 1312012i bk13: 8197a 1311852i bk14: 8217a 1313385i bk15: 8222a 1310922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963801
Row_Buffer_Locality_read = 0.965121
Row_Buffer_Locality_write = 0.662045
Bank_Level_Parallism = 1.787821
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.187794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390629 
total_CMD = 1374705 
util_bw = 537000 
Wasted_Col = 125571 
Wasted_Row = 40163 
Idle = 671971 

BW Util Bottlenecks: 
RCDc_limit = 65454 
RCDWRc_limit = 1392 
WTRc_limit = 7504 
RTWc_limit = 13064 
CCDLc_limit = 73670 
rwq = 0 
CCDLc_limit_alone = 71909 
WTRc_limit_alone = 7052 
RTWc_limit_alone = 11755 

Commands details: 
total_CMD = 1374705 
n_nop = 1230959 
Read = 131942 
Write = 0 
L2_Alloc = 0 
L2_WB = 2308 
n_act = 4801 
n_pre = 4785 
n_ref = 3255307777713450285 
n_req = 132519 
total_req = 134250 

Dual Bus Interface Util: 
issued_total_row = 9586 
issued_total_col = 134250 
Row_Bus_Util =  0.006973 
CoL_Bus_Util = 0.097657 
Either_Row_CoL_Bus_Util = 0.104565 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000626 
queue_avg = 1.505297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5053
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1231006 n_act=4751 n_pre=4735 n_ref_event=3255307777713450285 n_req=132580 n_rd=132004 n_rd_L2_A=0 n_write=0 n_wr_bk=2304 bw_util=0.3908
n_activity=892560 dram_eff=0.6019
bk0: 8334a 1310375i bk1: 8340a 1307755i bk2: 8290a 1311647i bk3: 8281a 1310028i bk4: 8274a 1314827i bk5: 8273a 1312989i bk6: 8277a 1312859i bk7: 8278a 1311884i bk8: 8178a 1310083i bk9: 8179a 1308386i bk10: 8207a 1311479i bk11: 8229a 1307996i bk12: 8215a 1313755i bk13: 8201a 1312250i bk14: 8234a 1314316i bk15: 8214a 1313443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964195
Row_Buffer_Locality_read = 0.965478
Row_Buffer_Locality_write = 0.670139
Bank_Level_Parallism = 1.780432
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.185048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390798 
total_CMD = 1374705 
util_bw = 537232 
Wasted_Col = 125632 
Wasted_Row = 39620 
Idle = 672221 

BW Util Bottlenecks: 
RCDc_limit = 65273 
RCDWRc_limit = 1204 
WTRc_limit = 6669 
RTWc_limit = 13372 
CCDLc_limit = 73936 
rwq = 0 
CCDLc_limit_alone = 72206 
WTRc_limit_alone = 6315 
RTWc_limit_alone = 11996 

Commands details: 
total_CMD = 1374705 
n_nop = 1231006 
Read = 132004 
Write = 0 
L2_Alloc = 0 
L2_WB = 2304 
n_act = 4751 
n_pre = 4735 
n_ref = 3255307777713450285 
n_req = 132580 
total_req = 134308 

Dual Bus Interface Util: 
issued_total_row = 9486 
issued_total_col = 134308 
Row_Bus_Util =  0.006900 
CoL_Bus_Util = 0.097700 
Either_Row_CoL_Bus_Util = 0.104531 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.000661 
queue_avg = 1.477404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.4774
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230972 n_act=4780 n_pre=4764 n_ref_event=3255307777713450285 n_req=132571 n_rd=131996 n_rd_L2_A=0 n_write=0 n_wr_bk=2300 bw_util=0.3908
n_activity=890928 dram_eff=0.6029
bk0: 8324a 1310592i bk1: 8306a 1307841i bk2: 8297a 1312256i bk3: 8298a 1310550i bk4: 8276a 1314245i bk5: 8276a 1311431i bk6: 8272a 1313614i bk7: 8290a 1312235i bk8: 8184a 1310443i bk9: 8167a 1307529i bk10: 8222a 1309774i bk11: 8225a 1308729i bk12: 8217a 1313915i bk13: 8193a 1312152i bk14: 8221a 1313920i bk15: 8228a 1311590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963974
Row_Buffer_Locality_read = 0.965272
Row_Buffer_Locality_write = 0.666087
Bank_Level_Parallism = 1.786242
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.188204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390763 
total_CMD = 1374705 
util_bw = 537184 
Wasted_Col = 125261 
Wasted_Row = 39941 
Idle = 672319 

BW Util Bottlenecks: 
RCDc_limit = 65607 
RCDWRc_limit = 1138 
WTRc_limit = 7293 
RTWc_limit = 12323 
CCDLc_limit = 74236 
rwq = 0 
CCDLc_limit_alone = 72575 
WTRc_limit_alone = 6865 
RTWc_limit_alone = 11090 

Commands details: 
total_CMD = 1374705 
n_nop = 1230972 
Read = 131996 
Write = 0 
L2_Alloc = 0 
L2_WB = 2300 
n_act = 4780 
n_pre = 4764 
n_ref = 3255307777713450285 
n_req = 132571 
total_req = 134296 

Dual Bus Interface Util: 
issued_total_row = 9544 
issued_total_col = 134296 
Row_Bus_Util =  0.006943 
CoL_Bus_Util = 0.097691 
Either_Row_CoL_Bus_Util = 0.104556 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000744 
queue_avg = 1.491492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.49149
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1231006 n_act=4760 n_pre=4744 n_ref_event=3255307777713450285 n_req=132558 n_rd=131984 n_rd_L2_A=0 n_write=0 n_wr_bk=2296 bw_util=0.3907
n_activity=888990 dram_eff=0.6042
bk0: 8303a 1309545i bk1: 8328a 1307591i bk2: 8299a 1311739i bk3: 8304a 1308689i bk4: 8263a 1314221i bk5: 8274a 1311770i bk6: 8300a 1313529i bk7: 8302a 1311809i bk8: 8173a 1310582i bk9: 8169a 1308647i bk10: 8216a 1311545i bk11: 8205a 1309647i bk12: 8194a 1313274i bk13: 8223a 1311356i bk14: 8217a 1313689i bk15: 8214a 1311486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964121
Row_Buffer_Locality_read = 0.965367
Row_Buffer_Locality_write = 0.677700
Bank_Level_Parallism = 1.792501
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.190662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390717 
total_CMD = 1374705 
util_bw = 537120 
Wasted_Col = 124529 
Wasted_Row = 39249 
Idle = 673807 

BW Util Bottlenecks: 
RCDc_limit = 64837 
RCDWRc_limit = 1120 
WTRc_limit = 7505 
RTWc_limit = 12977 
CCDLc_limit = 73727 
rwq = 0 
CCDLc_limit_alone = 72020 
WTRc_limit_alone = 7076 
RTWc_limit_alone = 11699 

Commands details: 
total_CMD = 1374705 
n_nop = 1231006 
Read = 131984 
Write = 0 
L2_Alloc = 0 
L2_WB = 2296 
n_act = 4760 
n_pre = 4744 
n_ref = 3255307777713450285 
n_req = 132558 
total_req = 134280 

Dual Bus Interface Util: 
issued_total_row = 9504 
issued_total_col = 134280 
Row_Bus_Util =  0.006913 
CoL_Bus_Util = 0.097679 
Either_Row_CoL_Bus_Util = 0.104531 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000592 
queue_avg = 1.474660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47466
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230910 n_act=4818 n_pre=4802 n_ref_event=3255307777713450285 n_req=132569 n_rd=131995 n_rd_L2_A=0 n_write=0 n_wr_bk=2296 bw_util=0.3907
n_activity=892389 dram_eff=0.6019
bk0: 8305a 1308932i bk1: 8308a 1308411i bk2: 8308a 1311719i bk3: 8307a 1310427i bk4: 8270a 1314483i bk5: 8267a 1312855i bk6: 8283a 1313600i bk7: 8281a 1311635i bk8: 8182a 1310270i bk9: 8182a 1308297i bk10: 8215a 1309676i bk11: 8231a 1307919i bk12: 8198a 1313816i bk13: 8218a 1312188i bk14: 8223a 1313855i bk15: 8217a 1312491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963687
Row_Buffer_Locality_read = 0.965021
Row_Buffer_Locality_write = 0.656794
Bank_Level_Parallism = 1.786424
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.182419
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390749 
total_CMD = 1374705 
util_bw = 537164 
Wasted_Col = 126297 
Wasted_Row = 39352 
Idle = 671892 

BW Util Bottlenecks: 
RCDc_limit = 65909 
RCDWRc_limit = 1281 
WTRc_limit = 7346 
RTWc_limit = 13869 
CCDLc_limit = 74096 
rwq = 0 
CCDLc_limit_alone = 72322 
WTRc_limit_alone = 6984 
RTWc_limit_alone = 12457 

Commands details: 
total_CMD = 1374705 
n_nop = 1230910 
Read = 131995 
Write = 0 
L2_Alloc = 0 
L2_WB = 2296 
n_act = 4818 
n_pre = 4802 
n_ref = 3255307777713450285 
n_req = 132569 
total_req = 134291 

Dual Bus Interface Util: 
issued_total_row = 9620 
issued_total_col = 134291 
Row_Bus_Util =  0.006998 
CoL_Bus_Util = 0.097687 
Either_Row_CoL_Bus_Util = 0.104601 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.000807 
queue_avg = 1.467997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.468
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1374705 n_nop=1230824 n_act=4830 n_pre=4814 n_ref_event=7310313499448795487 n_req=132600 n_rd=132027 n_rd_L2_A=0 n_write=0 n_wr_bk=2292 bw_util=0.3908
n_activity=890829 dram_eff=0.6031
bk0: 8301a 1310458i bk1: 8328a 1307663i bk2: 8292a 1311500i bk3: 8310a 1309385i bk4: 8250a 1314436i bk5: 8261a 1312175i bk6: 8297a 1314354i bk7: 8308a 1312887i bk8: 8186a 1310731i bk9: 8164a 1309486i bk10: 8244a 1310670i bk11: 8228a 1309374i bk12: 8208a 1313647i bk13: 8213a 1311678i bk14: 8226a 1313999i bk15: 8211a 1311546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963605
Row_Buffer_Locality_read = 0.964969
Row_Buffer_Locality_write = 0.649215
Bank_Level_Parallism = 1.777159
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.174123
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.390830 
total_CMD = 1374705 
util_bw = 537276 
Wasted_Col = 126349 
Wasted_Row = 40112 
Idle = 670968 

BW Util Bottlenecks: 
RCDc_limit = 65293 
RCDWRc_limit = 1245 
WTRc_limit = 6440 
RTWc_limit = 13597 
CCDLc_limit = 75232 
rwq = 0 
CCDLc_limit_alone = 73706 
WTRc_limit_alone = 6126 
RTWc_limit_alone = 12385 

Commands details: 
total_CMD = 1374705 
n_nop = 1230824 
Read = 132027 
Write = 0 
L2_Alloc = 0 
L2_WB = 2292 
n_act = 4830 
n_pre = 4814 
n_ref = 7310313499448795487 
n_req = 132600 
total_req = 134319 

Dual Bus Interface Util: 
issued_total_row = 9644 
issued_total_col = 134319 
Row_Bus_Util =  0.007015 
CoL_Bus_Util = 0.097708 
Either_Row_CoL_Bus_Util = 0.104663 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000570 
queue_avg = 1.466937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.46694

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91355, Miss = 67208, Miss_rate = 0.736, Pending_hits = 15629, Reservation_fails = 0
L2_cache_bank[1]: Access = 91544, Miss = 67322, Miss_rate = 0.735, Pending_hits = 15783, Reservation_fails = 0
L2_cache_bank[2]: Access = 91512, Miss = 67310, Miss_rate = 0.736, Pending_hits = 15699, Reservation_fails = 0
L2_cache_bank[3]: Access = 91548, Miss = 67297, Miss_rate = 0.735, Pending_hits = 15770, Reservation_fails = 0
L2_cache_bank[4]: Access = 91588, Miss = 67341, Miss_rate = 0.735, Pending_hits = 15785, Reservation_fails = 0
L2_cache_bank[5]: Access = 91535, Miss = 67353, Miss_rate = 0.736, Pending_hits = 15631, Reservation_fails = 0
L2_cache_bank[6]: Access = 91566, Miss = 67327, Miss_rate = 0.735, Pending_hits = 15692, Reservation_fails = 0
L2_cache_bank[7]: Access = 91561, Miss = 67346, Miss_rate = 0.736, Pending_hits = 15694, Reservation_fails = 0
L2_cache_bank[8]: Access = 91527, Miss = 67315, Miss_rate = 0.735, Pending_hits = 15666, Reservation_fails = 0
L2_cache_bank[9]: Access = 91560, Miss = 67334, Miss_rate = 0.735, Pending_hits = 15671, Reservation_fails = 0
L2_cache_bank[10]: Access = 91509, Miss = 67297, Miss_rate = 0.735, Pending_hits = 15733, Reservation_fails = 0
L2_cache_bank[11]: Access = 91539, Miss = 67313, Miss_rate = 0.735, Pending_hits = 15741, Reservation_fails = 0
L2_cache_bank[12]: Access = 91516, Miss = 67293, Miss_rate = 0.735, Pending_hits = 15684, Reservation_fails = 0
L2_cache_bank[13]: Access = 91478, Miss = 67249, Miss_rate = 0.735, Pending_hits = 15804, Reservation_fails = 0
L2_cache_bank[14]: Access = 91545, Miss = 67309, Miss_rate = 0.735, Pending_hits = 15741, Reservation_fails = 0
L2_cache_bank[15]: Access = 91485, Miss = 67295, Miss_rate = 0.736, Pending_hits = 15834, Reservation_fails = 0
L2_cache_bank[16]: Access = 91523, Miss = 67313, Miss_rate = 0.735, Pending_hits = 15742, Reservation_fails = 0
L2_cache_bank[17]: Access = 91477, Miss = 67283, Miss_rate = 0.736, Pending_hits = 15703, Reservation_fails = 0
L2_cache_bank[18]: Access = 91457, Miss = 67265, Miss_rate = 0.735, Pending_hits = 15733, Reservation_fails = 0
L2_cache_bank[19]: Access = 91540, Miss = 67319, Miss_rate = 0.735, Pending_hits = 15716, Reservation_fails = 0
L2_cache_bank[20]: Access = 91484, Miss = 67284, Miss_rate = 0.735, Pending_hits = 15733, Reservation_fails = 0
L2_cache_bank[21]: Access = 91556, Miss = 67311, Miss_rate = 0.735, Pending_hits = 15770, Reservation_fails = 0
L2_cache_bank[22]: Access = 91550, Miss = 67304, Miss_rate = 0.735, Pending_hits = 15748, Reservation_fails = 0
L2_cache_bank[23]: Access = 91517, Miss = 67323, Miss_rate = 0.736, Pending_hits = 15813, Reservation_fails = 0
L2_total_cache_accesses = 2196472
L2_total_cache_misses = 1615311
L2_total_cache_miss_rate = 0.7354
L2_total_cache_pending_hits = 377515
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 377515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 397524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1186537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 377515
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2156407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40065
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=2196472
icnt_total_pkts_simt_to_mem=2196472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2196472
Req_Network_cycles = 536062
Req_Network_injected_packets_per_cycle =       4.0974 
Req_Network_conflicts_per_cycle =       0.7846
Req_Network_conflicts_per_cycle_util =       0.8760
Req_Bank_Level_Parallism =       4.5746
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3639
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1707

Reply_Network_injected_packets_num = 2196472
Reply_Network_cycles = 536062
Reply_Network_injected_packets_per_cycle =        4.0974
Reply_Network_conflicts_per_cycle =        2.1298
Reply_Network_conflicts_per_cycle_util =       2.3910
Reply_Bank_Level_Parallism =       4.5999
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2116
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1366
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 6 sec (6906 sec)
gpgpu_simulation_rate = 86115 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 5 is = 10000
Simulation cycle for kernel 5 is = 15000
Simulation cycle for kernel 5 is = 20000
Simulation cycle for kernel 5 is = 25000
Simulation cycle for kernel 5 is = 30000
Simulation cycle for kernel 5 is = 35000
Simulation cycle for kernel 5 is = 40000
Simulation cycle for kernel 5 is = 45000
Simulation cycle for kernel 5 is = 50000
Simulation cycle for kernel 5 is = 55000
Simulation cycle for kernel 5 is = 60000
Simulation cycle for kernel 5 is = 65000
Simulation cycle for kernel 5 is = 70000
Simulation cycle for kernel 5 is = 75000
Simulation cycle for kernel 5 is = 80000
Simulation cycle for kernel 5 is = 85000
Simulation cycle for kernel 5 is = 90000
Simulation cycle for kernel 5 is = 95000
Simulation cycle for kernel 5 is = 100000
Simulation cycle for kernel 5 is = 105000
Destroy streams for kernel 6: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 106875
gpu_sim_insn = 118942352
gpu_ipc =    1112.9109
gpu_tot_sim_cycle = 642937
gpu_tot_sim_insn = 713654112
gpu_tot_ipc =    1109.9907
gpu_tot_issued_cta = 1926
gpu_occupancy = 94.1290% 
gpu_tot_occupancy = 91.5632% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1288
partiton_level_parallism_total  =       4.1026
partiton_level_parallism_util =       4.5149
partiton_level_parallism_util_total  =       4.5645
L2_BW  =     180.3458 GB/Sec
L2_BW_total  =     179.2032 GB/Sec
gpu_total_sim_rate=86242

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 105419, Miss = 84625, Miss_rate = 0.803, Pending_hits = 20480, Reservation_fails = 6742
	L1D_cache_core[1]: Access = 106636, Miss = 85299, Miss_rate = 0.800, Pending_hits = 21014, Reservation_fails = 7577
	L1D_cache_core[2]: Access = 116972, Miss = 94726, Miss_rate = 0.810, Pending_hits = 21901, Reservation_fails = 6254
	L1D_cache_core[3]: Access = 108474, Miss = 87486, Miss_rate = 0.807, Pending_hits = 20646, Reservation_fails = 5746
	L1D_cache_core[4]: Access = 101573, Miss = 82271, Miss_rate = 0.810, Pending_hits = 19002, Reservation_fails = 5404
	L1D_cache_core[5]: Access = 104889, Miss = 84946, Miss_rate = 0.810, Pending_hits = 19633, Reservation_fails = 5645
	L1D_cache_core[6]: Access = 110066, Miss = 88775, Miss_rate = 0.807, Pending_hits = 20966, Reservation_fails = 6530
	L1D_cache_core[7]: Access = 111998, Miss = 90689, Miss_rate = 0.810, Pending_hits = 20979, Reservation_fails = 6193
	L1D_cache_core[8]: Access = 110254, Miss = 88922, Miss_rate = 0.807, Pending_hits = 20983, Reservation_fails = 5446
	L1D_cache_core[9]: Access = 110912, Miss = 89452, Miss_rate = 0.807, Pending_hits = 21131, Reservation_fails = 6272
	L1D_cache_core[10]: Access = 103089, Miss = 83119, Miss_rate = 0.806, Pending_hits = 19501, Reservation_fails = 6227
	L1D_cache_core[11]: Access = 114342, Miss = 92582, Miss_rate = 0.810, Pending_hits = 21422, Reservation_fails = 6862
	L1D_cache_core[12]: Access = 108145, Miss = 87224, Miss_rate = 0.807, Pending_hits = 20592, Reservation_fails = 4894
	L1D_cache_core[13]: Access = 110242, Miss = 89281, Miss_rate = 0.810, Pending_hits = 20636, Reservation_fails = 4756
	L1D_cache_core[14]: Access = 111022, Miss = 89888, Miss_rate = 0.810, Pending_hits = 20806, Reservation_fails = 5034
	L1D_cache_core[15]: Access = 107369, Miss = 86563, Miss_rate = 0.806, Pending_hits = 20473, Reservation_fails = 5147
	L1D_cache_core[16]: Access = 109949, Miss = 89037, Miss_rate = 0.810, Pending_hits = 20587, Reservation_fails = 6883
	L1D_cache_core[17]: Access = 103251, Miss = 83259, Miss_rate = 0.806, Pending_hits = 19686, Reservation_fails = 5754
	L1D_cache_core[18]: Access = 104797, Miss = 84561, Miss_rate = 0.807, Pending_hits = 19905, Reservation_fails = 5961
	L1D_cache_core[19]: Access = 99942, Miss = 80234, Miss_rate = 0.803, Pending_hits = 19388, Reservation_fails = 7119
	L1D_cache_core[20]: Access = 110167, Miss = 88484, Miss_rate = 0.803, Pending_hits = 20918, Reservation_fails = 6962
	L1D_cache_core[21]: Access = 108536, Miss = 87891, Miss_rate = 0.810, Pending_hits = 20325, Reservation_fails = 7970
	L1D_cache_core[22]: Access = 106627, Miss = 85259, Miss_rate = 0.800, Pending_hits = 21015, Reservation_fails = 7101
	L1D_cache_core[23]: Access = 111677, Miss = 90086, Miss_rate = 0.807, Pending_hits = 21260, Reservation_fails = 6473
	L1D_cache_core[24]: Access = 106620, Miss = 85995, Miss_rate = 0.807, Pending_hits = 20205, Reservation_fails = 8828
	L1D_cache_core[25]: Access = 113452, Miss = 91885, Miss_rate = 0.810, Pending_hits = 21232, Reservation_fails = 6304
	L1D_cache_core[26]: Access = 110106, Miss = 88811, Miss_rate = 0.807, Pending_hits = 20969, Reservation_fails = 6586
	L1D_cache_core[27]: Access = 108299, Miss = 87722, Miss_rate = 0.810, Pending_hits = 20257, Reservation_fails = 6627
	L1D_cache_core[28]: Access = 111698, Miss = 90470, Miss_rate = 0.810, Pending_hits = 20898, Reservation_fails = 5924
	L1D_cache_core[29]: Access = 109364, Miss = 88562, Miss_rate = 0.810, Pending_hits = 20479, Reservation_fails = 7442
	L1D_total_cache_accesses = 3255887
	L1D_total_cache_misses = 2628104
	L1D_total_cache_miss_rate = 0.8072
	L1D_total_cache_pending_hits = 617289
	L1D_total_cache_reservation_fails = 190663
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.147
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 617289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1868926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 617289
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3207809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 187622
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3041
ctas_completed 1926, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24004, 29070, 29070, 29070, 29070, 29070, 29070, 24820, 21900, 25650, 25650, 25650, 25650, 25650, 25650, 21900, 24820, 29070, 29070, 29070, 29070, 29070, 29070, 24820, 20440, 23940, 23940, 23940, 23940, 23282, 23282, 20032, 
gpgpu_n_tot_thrd_icount = 811900416
gpgpu_n_tot_w_icount = 25371888
gpgpu_n_stall_shd_mem = 549711
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2589659
gpgpu_n_mem_write_global = 48078
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20196000
gpgpu_n_store_insn = 300000
gpgpu_n_shmem_insn = 118416000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3451392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 549257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1935641	W0_Idle:225922	W0_Scoreboard:43059949	W1:49920	W2:53868	W3:49920	W4:49920	W5:49920	W6:49920	W7:49920	W8:49920	W9:49920	W10:49920	W11:49920	W12:49920	W13:49920	W14:115308	W15:99840	W16:99840	W17:99840	W18:99840	W19:99840	W20:99840	W21:99840	W22:99840	W23:99840	W24:99840	W25:99840	W26:99840	W27:99840	W28:99840	W29:99840	W30:99840	W31:99840	W32:22906392
single_issue_nums: WS0:6102972	WS1:6582972	WS2:6582972	WS3:6102972	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20717272 {8:2589659,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1923120 {40:48078,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103586360 {40:2589659,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 384624 {8:48078,}
maxmflatency = 644 
max_icnt2mem_latency = 246 
maxmrqlatency = 252 
max_icnt2sh_latency = 82 
averagemflatency = 340 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:1027815 	194584 	196831 	196260 	243299 	44199 	7239 	1773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	268733 	2362363 	6641 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2574538 	53582 	9617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2022645 	476047 	117770 	19070 	2131 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        64        64        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        64        64        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     20244     20231     21297     21212     21548     20399     20145     20146     20395     20408     21410     21429     20400     20438     20610     21076 
dram[1]:     20235     20204     21202     21276     20391     20382     20148     20150     20392     20395     21427     21417     20181     20122     21089     21324 
dram[2]:     20380     20380     21285     21277     20382     21635     20138     20152     20404     20253     21417     21436     20413     20136     21331     20760 
dram[3]:     20372     21438     21343     19835     21317     21273     20192     20216     20142     20160     20161     20162     21668     21381     20760     20811 
dram[4]:     21592     21609     19843     19843     21284     21290     20210     20201     21574     21317     20158     20052     21349     21372     20837     20845 
dram[5]:     21616     21649     19843     19907     21593     21581     20195     20223     21316     21307     20057     20055     21436     21507     20845     21639 
dram[6]:     21779     21395     19972     19984     21579     21605     20223     20253     21283     21301     20052     20050     21500     21740     21633     21661 
dram[7]:     20880     20868     20311     20305     21614     21501     20037     20040     21308     21529     20058     20118     21741     21769     21655     20687 
dram[8]:     20870     20323     20292     20154     21498     21550     20050     21423     22386     22400     20111     20126     21721     21673     20686     20701 
dram[9]:     20317     20316     20157     20153     20336     20358     21428     21149     22401     21529     20137     20803     21672     21014     20707     20695 
dram[10]:     20295     20288     20139     20449     20540     20524     21329     21326     21515     20174     20702     20301     21033     21039     20679     20682 
dram[11]:     20295     20365     20335     20277     20533     20542     21569     21234     20172     20177     20808     20127     21063     21076     20691     20695 
average row accesses per activate:
dram[0]: 27.621548 26.881401 26.383598 26.254593 29.465876 28.649426 30.332317 30.732307 26.338625 25.730570 28.828985 28.834784 28.433908 28.337143 28.005650 28.834784 
dram[1]: 25.841969 25.703608 26.764074 26.550531 29.517752 30.686153 30.787037 31.203125 25.815584 26.264551 28.333334 28.420000 28.860466 28.045198 28.186970 28.324787 
dram[2]: 26.065104 26.807487 26.833334 26.268421 29.850300 30.099697 31.174456 31.040373 26.136843 25.297710 29.252941 29.366863 28.116148 28.979591 27.360882 28.147308 
dram[3]: 27.105692 26.862904 26.665775 26.668449 30.003012 30.294832 30.839506 31.127726 24.899750 25.726099 27.988733 27.837536 28.728323 28.693642 27.952248 28.442858 
dram[4]: 25.615385 26.265091 26.739946 26.844086 30.513762 29.617210 31.153126 31.607595 26.374004 25.815584 28.158640 28.736994 28.467049 29.114370 28.820290 28.368572 
dram[5]: 26.251968 26.978437 27.177113 26.989189 29.517752 29.398230 31.463722 30.774691 25.078085 25.277353 27.901686 27.963484 29.736526 29.055555 29.331362 29.102640 
dram[6]: 25.896105 26.255262 27.215847 27.043360 30.507645 29.856287 30.504587 30.759260 24.947500 26.258575 28.224432 27.255495 28.869186 29.319527 29.046783 28.382856 
dram[7]: 26.527851 26.262466 27.347944 27.462811 30.212122 30.306992 30.331306 31.077881 26.165789 26.520000 27.862360 27.770950 29.912651 29.876507 28.997084 29.550594 
dram[8]: 26.860214 26.809139 27.133152 27.284153 31.272728 30.707693 30.297873 30.729231 26.598930 25.725389 27.371901 27.531857 29.294985 29.482143 29.058479 28.574713 
dram[9]: 27.021681 26.940701 27.361645 27.163044 30.576687 30.313070 31.152649 30.781538 26.854053 26.490667 28.204546 28.253561 29.310652 29.327435 28.449856 28.441261 
dram[10]: 25.764858 26.889488 27.386301 27.763889 29.660715 29.654762 31.582279 30.417683 26.178947 26.593582 27.498615 27.701950 29.173529 29.483679 28.081921 27.915730 
dram[11]: 26.937838 26.788204 26.615999 26.530504 29.701492 30.006023 31.427673 31.471699 26.530666 26.261906 27.584488 28.079096 29.700600 29.020468 27.174864 27.649025 
average row locality = 1912000/67912 = 28.154081
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9942      9916      9925      9955      9898      9938      9917      9956      9910      9886      9898      9900      9847      9870      9866      9900 
dram[1]:      9918      9916      9935      9935      9945      9941      9943      9953      9893      9884      9897      9899      9880      9880      9902      9894 
dram[2]:      9952      9969      9934      9934      9938      9931      9975      9963      9885      9895      9898      9878      9877      9892      9884      9888 
dram[3]:      9945      9939      9925      9926      9929      9935      9960      9960      9888      9909      9888      9890      9892      9880      9903      9907 
dram[4]:      9936      9953      9926      9938      9946      9949      9937      9956      9896      9892      9892      9895      9887      9880      9895      9881 
dram[5]:      9948      9955      9926      9938      9945      9934      9942      9939      9909      9887      9885      9907      9884      9889      9866      9876 
dram[6]:      9916      9923      9913      9931      9944      9940      9943      9934      9932      9905      9887      9873      9883      9862      9886      9886 
dram[7]:      9947      9952      9934      9921      9938      9939      9947      9944      9896      9898      9871      9894      9883      9871      9898      9881 
dram[8]:      9938      9919      9937      9938      9944      9948      9936      9955      9901      9883      9888      9891      9883      9858      9890      9896 
dram[9]:      9917      9941      9939      9948      9936      9941      9968      9972      9889      9887      9880      9869      9859      9894      9881      9878 
dram[10]:      9917      9922      9948      9947      9934      9932      9948      9945      9901      9899      9879      9897      9871      9888      9893      9890 
dram[11]:      9913      9938      9933      9954      9918      9930      9962      9976      9902      9880      9910      9892      9872      9877      9898      9878 
total dram reads = 1903417
bank skew: 9976/9847 = 1.01
chip skew: 158693/158524 = 1.00
number of total write accesses:
dram[0]:       228       228       192       192       128       128       128       128       184       184       192       192       192       192       192       192 
dram[1]:       228       228       192       192       128       128       128       128       180       176       192       192       192       192       192       192 
dram[2]:       228       228       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[3]:       222       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[4]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[5]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[6]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[7]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[8]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[9]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[10]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
dram[11]:       216       216       192       192       128       128       128       128       188       188       192       192       192       192       192       192 
total dram writes = 34322
bank skew: 228/128 = 1.78
chip skew: 2880/2856 = 1.01
average mf latency per bank:
dram[0]:        463       463       465       467       462       466       462       462       464       465       462       463       466       465       461       463
dram[1]:        463       466       464       463       469       468       463       466       464       464       464       466       460       461       461       460
dram[2]:        465       463       463       468       463       463       465       464       463       465       464       464       465       465       460       462
dram[3]:        462       463       467       464       465       469       462       465       464       466       463       466       461       459       462       461
dram[4]:        463       464       460       465       466       462       466       466       464       464       467       464       460       465       460       460
dram[5]:        463       462       467       466       461       468       463       465       464       463       462       464       466       462       462       464
dram[6]:        462       464       464       462       469       467       466       467       463       463       464       468       459       462       461       461
dram[7]:        463       463       464       468       462       463       465       464       463       464       464       462       466       465       460       462
dram[8]:        461       463       465       462       467       468       463       466       463       465       463       466       460       460       462       460
dram[9]:        465       465       461       465       465       462       465       464       463       464       464       463       462       465       460       462
dram[10]:        462       463       465       464       464       470       462       463       465       464       461       463       464       460       461       462
dram[11]:        463       464       461       461       468       465       465       465       463       464       464       465       460       464       459       460
maximum mf latency per bank:
dram[0]:        539       543       620       637       469       458       448       466       542       549       601       625       466       455       472       465
dram[1]:        541       552       634       636       462       482       439       451       520       535       607       627       465       455       472       487
dram[2]:        543       543       632       630       491       588       451       461       537       538       634       644       464       452       496       545
dram[3]:        544       538       615       630       439       445       447       454       538       541       626       636       472       615       467       497
dram[4]:        543       536       627       621       478       491       444       467       533       541       616       632       484       497       489       483
dram[5]:        548       537       625       629       443       494       461       499       538       549       629       635       533       485       513       601
dram[6]:        542       552       612       617       456       460       489       458       542       531       638       632       490       515       556       527
dram[7]:        534       541       604       624       453       450       446       461       527       538       609       621       488       462       476       472
dram[8]:        543       540       615       614       448       474       441       456       541       537       611       636       447       445       465       468
dram[9]:        549       550       618       620       450       484       450       488       529       528       608       627       451       446       462       487
dram[10]:        540       539       619       623       462       462       539       444       529       528       618       626       506       540       516       518
dram[11]:        536       550       618       623       448       497       442       465       529       519       617       617       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476143 n_act=5685 n_pre=5669 n_ref_event=4572360550251980812 n_req=159242 n_rd=158524 n_rd_L2_A=0 n_write=0 n_wr_bk=2872 bw_util=0.3916
n_activity=1067540 dram_eff=0.6047
bk0: 9942a 1572051i bk1: 9916a 1569680i bk2: 9925a 1572631i bk3: 9955a 1569441i bk4: 9898a 1574898i bk5: 9938a 1572716i bk6: 9917a 1574858i bk7: 9956a 1572125i bk8: 9910a 1571945i bk9: 9886a 1570050i bk10: 9898a 1572546i bk11: 9900a 1571337i bk12: 9847a 1573730i bk13: 9870a 1570687i bk14: 9866a 1574168i bk15: 9900a 1573059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964325
Row_Buffer_Locality_read = 0.965860
Row_Buffer_Locality_write = 0.625348
Bank_Level_Parallism = 1.794731
Bank_Level_Parallism_Col = 1.817532
Bank_Level_Parallism_Ready = 1.193797
write_to_read_ratio_blp_rw_average = 0.042374
GrpLevelPara = 1.642302 

BW Util details:
bwutil = 0.391552 
total_CMD = 1648781 
util_bw = 645584 
Wasted_Col = 149508 
Wasted_Row = 47436 
Idle = 806253 

BW Util Bottlenecks: 
RCDc_limit = 77112 
RCDWRc_limit = 1593 
WTRc_limit = 8713 
RTWc_limit = 15968 
CCDLc_limit = 88094 
rwq = 0 
CCDLc_limit_alone = 86283 
WTRc_limit_alone = 8298 
RTWc_limit_alone = 14572 

Commands details: 
total_CMD = 1648781 
n_nop = 1476143 
Read = 158524 
Write = 0 
L2_Alloc = 0 
L2_WB = 2872 
n_act = 5685 
n_pre = 5669 
n_ref = 4572360550251980812 
n_req = 159242 
total_req = 161396 

Dual Bus Interface Util: 
issued_total_row = 11354 
issued_total_col = 161396 
Row_Bus_Util =  0.006886 
CoL_Bus_Util = 0.097888 
Either_Row_CoL_Bus_Util = 0.104706 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000649 
queue_avg = 1.492307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.49231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476030 n_act=5700 n_pre=5684 n_ref_event=7737782745945290801 n_req=159331 n_rd=158615 n_rd_L2_A=0 n_write=0 n_wr_bk=2860 bw_util=0.3917
n_activity=1068395 dram_eff=0.6046
bk0: 9918a 1570693i bk1: 9916a 1568832i bk2: 9935a 1572858i bk3: 9935a 1570171i bk4: 9945a 1575422i bk5: 9941a 1574911i bk6: 9943a 1576311i bk7: 9953a 1574472i bk8: 9893a 1573003i bk9: 9884a 1570668i bk10: 9897a 1572919i bk11: 9899a 1570674i bk12: 9880a 1573313i bk13: 9880a 1571522i bk14: 9902a 1573607i bk15: 9894a 1571211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964251
Row_Buffer_Locality_read = 0.965703
Row_Buffer_Locality_write = 0.642458
Bank_Level_Parallism = 1.791662
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.191325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391744 
total_CMD = 1648781 
util_bw = 645900 
Wasted_Col = 148139 
Wasted_Row = 47689 
Idle = 807053 

BW Util Bottlenecks: 
RCDc_limit = 77180 
RCDWRc_limit = 1515 
WTRc_limit = 7159 
RTWc_limit = 15672 
CCDLc_limit = 87367 
rwq = 0 
CCDLc_limit_alone = 85850 
WTRc_limit_alone = 6861 
RTWc_limit_alone = 14453 

Commands details: 
total_CMD = 1648781 
n_nop = 1476030 
Read = 158615 
Write = 0 
L2_Alloc = 0 
L2_WB = 2860 
n_act = 5700 
n_pre = 5684 
n_ref = 7737782745945290801 
n_req = 159331 
total_req = 161475 

Dual Bus Interface Util: 
issued_total_row = 11384 
issued_total_col = 161475 
Row_Bus_Util =  0.006904 
CoL_Bus_Util = 0.097936 
Either_Row_CoL_Bus_Util = 0.104775 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000625 
queue_avg = 1.513609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51361
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1475960 n_act=5685 n_pre=5669 n_ref_event=7737782745945290801 n_req=159413 n_rd=158693 n_rd_L2_A=0 n_write=0 n_wr_bk=2880 bw_util=0.392
n_activity=1069614 dram_eff=0.6042
bk0: 9952a 1571161i bk1: 9969a 1569399i bk2: 9934a 1571433i bk3: 9934a 1568801i bk4: 9938a 1575650i bk5: 9931a 1573078i bk6: 9975a 1575459i bk7: 9963a 1573002i bk8: 9885a 1571902i bk9: 9895a 1568889i bk10: 9898a 1573662i bk11: 9878a 1572407i bk12: 9877a 1573584i bk13: 9892a 1571084i bk14: 9884a 1573014i bk15: 9888a 1571062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964363
Row_Buffer_Locality_read = 0.965922
Row_Buffer_Locality_write = 0.620833
Bank_Level_Parallism = 1.791792
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.194480
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391982 
total_CMD = 1648781 
util_bw = 646292 
Wasted_Col = 150174 
Wasted_Row = 48381 
Idle = 803934 

BW Util Bottlenecks: 
RCDc_limit = 78227 
RCDWRc_limit = 1849 
WTRc_limit = 8593 
RTWc_limit = 15846 
CCDLc_limit = 87557 
rwq = 0 
CCDLc_limit_alone = 85731 
WTRc_limit_alone = 8204 
RTWc_limit_alone = 14409 

Commands details: 
total_CMD = 1648781 
n_nop = 1475960 
Read = 158693 
Write = 0 
L2_Alloc = 0 
L2_WB = 2880 
n_act = 5685 
n_pre = 5669 
n_ref = 7737782745945290801 
n_req = 159413 
total_req = 161573 

Dual Bus Interface Util: 
issued_total_row = 11354 
issued_total_col = 161573 
Row_Bus_Util =  0.006886 
CoL_Bus_Util = 0.097995 
Either_Row_CoL_Bus_Util = 0.104817 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000613 
queue_avg = 1.547736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1475980 n_act=5695 n_pre=5679 n_ref_event=3255307777713450285 n_req=159393 n_rd=158676 n_rd_L2_A=0 n_write=0 n_wr_bk=2862 bw_util=0.3919
n_activity=1069410 dram_eff=0.6042
bk0: 9945a 1571413i bk1: 9939a 1570172i bk2: 9925a 1572287i bk3: 9926a 1570384i bk4: 9929a 1576572i bk5: 9935a 1574597i bk6: 9960a 1575091i bk7: 9960a 1573315i bk8: 9888a 1571317i bk9: 9909a 1568489i bk10: 9888a 1572403i bk11: 9890a 1571295i bk12: 9892a 1572611i bk13: 9880a 1570326i bk14: 9903a 1573844i bk15: 9907a 1571530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964296
Row_Buffer_Locality_read = 0.965861
Row_Buffer_Locality_write = 0.617852
Bank_Level_Parallism = 1.794239
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.191302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391897 
total_CMD = 1648781 
util_bw = 646152 
Wasted_Col = 149376 
Wasted_Row = 47584 
Idle = 805669 

BW Util Bottlenecks: 
RCDc_limit = 77297 
RCDWRc_limit = 1856 
WTRc_limit = 8747 
RTWc_limit = 16540 
CCDLc_limit = 87648 
rwq = 0 
CCDLc_limit_alone = 85790 
WTRc_limit_alone = 8383 
RTWc_limit_alone = 15046 

Commands details: 
total_CMD = 1648781 
n_nop = 1475980 
Read = 158676 
Write = 0 
L2_Alloc = 0 
L2_WB = 2862 
n_act = 5695 
n_pre = 5679 
n_ref = 3255307777713450285 
n_req = 159393 
total_req = 161538 

Dual Bus Interface Util: 
issued_total_row = 11374 
issued_total_col = 161538 
Row_Bus_Util =  0.006898 
CoL_Bus_Util = 0.097974 
Either_Row_CoL_Bus_Util = 0.104805 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000642 
queue_avg = 1.533072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476042 n_act=5666 n_pre=5650 n_ref_event=3255307777713450285 n_req=159373 n_rd=158659 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3918
n_activity=1070743 dram_eff=0.6034
bk0: 9936a 1571176i bk1: 9953a 1569891i bk2: 9926a 1573054i bk3: 9938a 1570996i bk4: 9946a 1575767i bk5: 9949a 1572930i bk6: 9937a 1577036i bk7: 9956a 1574898i bk8: 9896a 1570775i bk9: 9892a 1569494i bk10: 9892a 1573775i bk11: 9895a 1571451i bk12: 9887a 1572147i bk13: 9880a 1571071i bk14: 9895a 1573880i bk15: 9881a 1571266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964473
Row_Buffer_Locality_read = 0.965914
Row_Buffer_Locality_write = 0.644258
Bank_Level_Parallism = 1.792640
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.191001
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391841 
total_CMD = 1648781 
util_bw = 646060 
Wasted_Col = 149169 
Wasted_Row = 47255 
Idle = 806297 

BW Util Bottlenecks: 
RCDc_limit = 76667 
RCDWRc_limit = 1437 
WTRc_limit = 8471 
RTWc_limit = 15990 
CCDLc_limit = 88501 
rwq = 0 
CCDLc_limit_alone = 86478 
WTRc_limit_alone = 7995 
RTWc_limit_alone = 14443 

Commands details: 
total_CMD = 1648781 
n_nop = 1476042 
Read = 158659 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5666 
n_pre = 5650 
n_ref = 3255307777713450285 
n_req = 159373 
total_req = 161515 

Dual Bus Interface Util: 
issued_total_row = 11316 
issued_total_col = 161515 
Row_Bus_Util =  0.006863 
CoL_Bus_Util = 0.097960 
Either_Row_CoL_Bus_Util = 0.104768 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000533 
queue_avg = 1.495419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476070 n_act=5668 n_pre=5652 n_ref_event=3255307777713450285 n_req=159344 n_rd=158630 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3918
n_activity=1068585 dram_eff=0.6045
bk0: 9948a 1571691i bk1: 9955a 1569587i bk2: 9926a 1572960i bk3: 9938a 1570666i bk4: 9945a 1576975i bk5: 9934a 1575003i bk6: 9942a 1575833i bk7: 9939a 1572399i bk8: 9909a 1570602i bk9: 9887a 1569102i bk10: 9885a 1572675i bk11: 9907a 1570577i bk12: 9884a 1573606i bk13: 9889a 1570603i bk14: 9866a 1573847i bk15: 9876a 1571314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964454
Row_Buffer_Locality_read = 0.965889
Row_Buffer_Locality_write = 0.645658
Bank_Level_Parallism = 1.791786
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.192223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391771 
total_CMD = 1648781 
util_bw = 645944 
Wasted_Col = 149936 
Wasted_Row = 47359 
Idle = 805542 

BW Util Bottlenecks: 
RCDc_limit = 76516 
RCDWRc_limit = 1557 
WTRc_limit = 7893 
RTWc_limit = 17162 
CCDLc_limit = 88785 
rwq = 0 
CCDLc_limit_alone = 86795 
WTRc_limit_alone = 7450 
RTWc_limit_alone = 15615 

Commands details: 
total_CMD = 1648781 
n_nop = 1476070 
Read = 158630 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5668 
n_pre = 5652 
n_ref = 3255307777713450285 
n_req = 159344 
total_req = 161486 

Dual Bus Interface Util: 
issued_total_row = 11320 
issued_total_col = 161486 
Row_Bus_Util =  0.006866 
CoL_Bus_Util = 0.097943 
Either_Row_CoL_Bus_Util = 0.104751 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000550 
queue_avg = 1.511312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476121 n_act=5685 n_pre=5669 n_ref_event=3255307777713450285 n_req=159272 n_rd=158558 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3916
n_activity=1071054 dram_eff=0.6028
bk0: 9916a 1571661i bk1: 9923a 1570069i bk2: 9913a 1572941i bk3: 9931a 1570241i bk4: 9944a 1576982i bk5: 9940a 1574070i bk6: 9943a 1576603i bk7: 9934a 1574022i bk8: 9932a 1571390i bk9: 9905a 1569549i bk10: 9887a 1573295i bk11: 9873a 1569634i bk12: 9883a 1572261i bk13: 9862a 1571557i bk14: 9886a 1573992i bk15: 9886a 1571203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964331
Row_Buffer_Locality_read = 0.965735
Row_Buffer_Locality_write = 0.652661
Bank_Level_Parallism = 1.790769
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.190301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391596 
total_CMD = 1648781 
util_bw = 645656 
Wasted_Col = 149866 
Wasted_Row = 47554 
Idle = 805705 

BW Util Bottlenecks: 
RCDc_limit = 77152 
RCDWRc_limit = 1729 
WTRc_limit = 8837 
RTWc_limit = 15568 
CCDLc_limit = 88346 
rwq = 0 
CCDLc_limit_alone = 86395 
WTRc_limit_alone = 8357 
RTWc_limit_alone = 14097 

Commands details: 
total_CMD = 1648781 
n_nop = 1476121 
Read = 158558 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5685 
n_pre = 5669 
n_ref = 3255307777713450285 
n_req = 159272 
total_req = 161414 

Dual Bus Interface Util: 
issued_total_row = 11354 
issued_total_col = 161414 
Row_Bus_Util =  0.006886 
CoL_Bus_Util = 0.097899 
Either_Row_CoL_Bus_Util = 0.104720 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000626 
queue_avg = 1.514686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51469
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476215 n_act=5611 n_pre=5595 n_ref_event=3255307777713450285 n_req=159328 n_rd=158614 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3917
n_activity=1070967 dram_eff=0.6031
bk0: 9947a 1571461i bk1: 9952a 1568433i bk2: 9934a 1572974i bk3: 9921a 1571245i bk4: 9938a 1576999i bk5: 9939a 1574978i bk6: 9947a 1575322i bk7: 9944a 1574114i bk8: 9896a 1572023i bk9: 9898a 1569399i bk10: 9871a 1573392i bk11: 9894a 1569013i bk12: 9883a 1573765i bk13: 9871a 1572036i bk14: 9898a 1574800i bk15: 9881a 1573892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964808
Row_Buffer_Locality_read = 0.966125
Row_Buffer_Locality_write = 0.672269
Bank_Level_Parallism = 1.787063
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.188695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391732 
total_CMD = 1648781 
util_bw = 645880 
Wasted_Col = 149453 
Wasted_Row = 46824 
Idle = 806624 

BW Util Bottlenecks: 
RCDc_limit = 76846 
RCDWRc_limit = 1462 
WTRc_limit = 8457 
RTWc_limit = 16226 
CCDLc_limit = 88257 
rwq = 0 
CCDLc_limit_alone = 86245 
WTRc_limit_alone = 7981 
RTWc_limit_alone = 14690 

Commands details: 
total_CMD = 1648781 
n_nop = 1476215 
Read = 158614 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5611 
n_pre = 5595 
n_ref = 3255307777713450285 
n_req = 159328 
total_req = 161470 

Dual Bus Interface Util: 
issued_total_row = 11206 
issued_total_col = 161470 
Row_Bus_Util =  0.006797 
CoL_Bus_Util = 0.097933 
Either_Row_CoL_Bus_Util = 0.104663 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000637 
queue_avg = 1.480288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.48029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476204 n_act=5629 n_pre=5613 n_ref_event=3255307777713450285 n_req=159319 n_rd=158605 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3917
n_activity=1068576 dram_eff=0.6044
bk0: 9938a 1572006i bk1: 9919a 1568861i bk2: 9937a 1573890i bk3: 9938a 1571681i bk4: 9944a 1576568i bk5: 9948a 1573592i bk6: 9936a 1576700i bk7: 9955a 1574390i bk8: 9901a 1572302i bk9: 9883a 1568826i bk10: 9888a 1570968i bk11: 9891a 1570090i bk12: 9883a 1574321i bk13: 9858a 1572439i bk14: 9890a 1574395i bk15: 9896a 1571234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964693
Row_Buffer_Locality_read = 0.966041
Row_Buffer_Locality_write = 0.665266
Bank_Level_Parallism = 1.788189
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.191414
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391710 
total_CMD = 1648781 
util_bw = 645844 
Wasted_Col = 149565 
Wasted_Row = 47102 
Idle = 806270 

BW Util Bottlenecks: 
RCDc_limit = 77152 
RCDWRc_limit = 1419 
WTRc_limit = 8734 
RTWc_limit = 15305 
CCDLc_limit = 88838 
rwq = 0 
CCDLc_limit_alone = 86939 
WTRc_limit_alone = 8253 
RTWc_limit_alone = 13887 

Commands details: 
total_CMD = 1648781 
n_nop = 1476204 
Read = 158605 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5629 
n_pre = 5613 
n_ref = 3255307777713450285 
n_req = 159319 
total_req = 161461 

Dual Bus Interface Util: 
issued_total_row = 11242 
issued_total_col = 161461 
Row_Bus_Util =  0.006818 
CoL_Bus_Util = 0.097927 
Either_Row_CoL_Bus_Util = 0.104669 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.000730 
queue_avg = 1.485187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476241 n_act=5601 n_pre=5585 n_ref_event=3255307777713450285 n_req=159313 n_rd=158599 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3917
n_activity=1067917 dram_eff=0.6047
bk0: 9917a 1570261i bk1: 9941a 1567449i bk2: 9939a 1572965i bk3: 9948a 1569321i bk4: 9936a 1577113i bk5: 9941a 1574166i bk6: 9968a 1575740i bk7: 9972a 1573447i bk8: 9889a 1573087i bk9: 9887a 1570898i bk10: 9880a 1573712i bk11: 9869a 1571321i bk12: 9859a 1574078i bk13: 9894a 1571864i bk14: 9881a 1574339i bk15: 9878a 1571479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964868
Row_Buffer_Locality_read = 0.966179
Row_Buffer_Locality_write = 0.673669
Bank_Level_Parallism = 1.794258
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.192302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391695 
total_CMD = 1648781 
util_bw = 645820 
Wasted_Col = 148500 
Wasted_Row = 46653 
Idle = 807808 

BW Util Bottlenecks: 
RCDc_limit = 76448 
RCDWRc_limit = 1408 
WTRc_limit = 9355 
RTWc_limit = 15758 
CCDLc_limit = 88224 
rwq = 0 
CCDLc_limit_alone = 86159 
WTRc_limit_alone = 8794 
RTWc_limit_alone = 14254 

Commands details: 
total_CMD = 1648781 
n_nop = 1476241 
Read = 158599 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5601 
n_pre = 5585 
n_ref = 3255307777713450285 
n_req = 159313 
total_req = 161455 

Dual Bus Interface Util: 
issued_total_row = 11186 
issued_total_col = 161455 
Row_Bus_Util =  0.006784 
CoL_Bus_Util = 0.097924 
Either_Row_CoL_Bus_Util = 0.104647 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000585 
queue_avg = 1.479229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47923
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476131 n_act=5664 n_pre=5648 n_ref_event=3255307777713450285 n_req=159325 n_rd=158611 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3917
n_activity=1070383 dram_eff=0.6034
bk0: 9917a 1570469i bk1: 9922a 1569420i bk2: 9948a 1573231i bk3: 9947a 1571472i bk4: 9934a 1577402i bk5: 9932a 1575395i bk6: 9948a 1576427i bk7: 9945a 1574015i bk8: 9901a 1572489i bk9: 9899a 1570143i bk10: 9879a 1571649i bk11: 9897a 1569353i bk12: 9871a 1574682i bk13: 9888a 1572568i bk14: 9893a 1574040i bk15: 9890a 1572124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964475
Row_Buffer_Locality_read = 0.965885
Row_Buffer_Locality_write = 0.651260
Bank_Level_Parallism = 1.788301
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.182776
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391725 
total_CMD = 1648781 
util_bw = 645868 
Wasted_Col = 149468 
Wasted_Row = 46846 
Idle = 806599 

BW Util Bottlenecks: 
RCDc_limit = 77041 
RCDWRc_limit = 1608 
WTRc_limit = 8557 
RTWc_limit = 16520 
CCDLc_limit = 88223 
rwq = 0 
CCDLc_limit_alone = 86229 
WTRc_limit_alone = 8132 
RTWc_limit_alone = 14951 

Commands details: 
total_CMD = 1648781 
n_nop = 1476131 
Read = 158611 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5664 
n_pre = 5648 
n_ref = 3255307777713450285 
n_req = 159325 
total_req = 161467 

Dual Bus Interface Util: 
issued_total_row = 11312 
issued_total_col = 161467 
Row_Bus_Util =  0.006861 
CoL_Bus_Util = 0.097931 
Either_Row_CoL_Bus_Util = 0.104714 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000747 
queue_avg = 1.481558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.48156
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1648781 n_nop=1476056 n_act=5671 n_pre=5655 n_ref_event=7310313499448795487 n_req=159347 n_rd=158633 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.3918
n_activity=1068131 dram_eff=0.6048
bk0: 9913a 1571108i bk1: 9938a 1567716i bk2: 9933a 1572344i bk3: 9954a 1570510i bk4: 9918a 1577510i bk5: 9930a 1574557i bk6: 9962a 1576720i bk7: 9976a 1574897i bk8: 9902a 1572991i bk9: 9880a 1571051i bk10: 9910a 1572491i bk11: 9892a 1570745i bk12: 9872a 1575026i bk13: 9877a 1572909i bk14: 9898a 1574705i bk15: 9878a 1571419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964436
Row_Buffer_Locality_read = 0.965865
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 1.780918
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.177361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391778 
total_CMD = 1648781 
util_bw = 645956 
Wasted_Col = 149931 
Wasted_Row = 47349 
Idle = 805545 

BW Util Bottlenecks: 
RCDc_limit = 76494 
RCDWRc_limit = 1583 
WTRc_limit = 8019 
RTWc_limit = 16313 
CCDLc_limit = 89615 
rwq = 0 
CCDLc_limit_alone = 87856 
WTRc_limit_alone = 7624 
RTWc_limit_alone = 14949 

Commands details: 
total_CMD = 1648781 
n_nop = 1476056 
Read = 158633 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 5671 
n_pre = 5655 
n_ref = 7310313499448795487 
n_req = 159347 
total_req = 161489 

Dual Bus Interface Util: 
issued_total_row = 11326 
issued_total_col = 161489 
Row_Bus_Util =  0.006869 
CoL_Bus_Util = 0.097944 
Either_Row_CoL_Bus_Util = 0.104759 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000521 
queue_avg = 1.476340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.47634

========= L2 cache stats =========
L2_cache_bank[0]: Access = 109722, Miss = 80775, Miss_rate = 0.736, Pending_hits = 18853, Reservation_fails = 0
L2_cache_bank[1]: Access = 109939, Miss = 80893, Miss_rate = 0.736, Pending_hits = 19013, Reservation_fails = 0
L2_cache_bank[2]: Access = 109921, Miss = 80879, Miss_rate = 0.736, Pending_hits = 18940, Reservation_fails = 0
L2_cache_bank[3]: Access = 109913, Miss = 80862, Miss_rate = 0.736, Pending_hits = 19019, Reservation_fails = 0
L2_cache_bank[4]: Access = 109982, Miss = 80915, Miss_rate = 0.736, Pending_hits = 19051, Reservation_fails = 0
L2_cache_bank[5]: Access = 109942, Miss = 80922, Miss_rate = 0.736, Pending_hits = 18890, Reservation_fails = 0
L2_cache_bank[6]: Access = 109920, Miss = 80896, Miss_rate = 0.736, Pending_hits = 18938, Reservation_fails = 0
L2_cache_bank[7]: Access = 109948, Miss = 80906, Miss_rate = 0.736, Pending_hits = 18958, Reservation_fails = 0
L2_cache_bank[8]: Access = 109936, Miss = 80875, Miss_rate = 0.736, Pending_hits = 18913, Reservation_fails = 0
L2_cache_bank[9]: Access = 109928, Miss = 80904, Miss_rate = 0.736, Pending_hits = 18889, Reservation_fails = 0
L2_cache_bank[10]: Access = 109906, Miss = 80865, Miss_rate = 0.736, Pending_hits = 18954, Reservation_fails = 0
L2_cache_bank[11]: Access = 109946, Miss = 80885, Miss_rate = 0.736, Pending_hits = 19008, Reservation_fails = 0
L2_cache_bank[12]: Access = 109876, Miss = 80864, Miss_rate = 0.736, Pending_hits = 18907, Reservation_fails = 0
L2_cache_bank[13]: Access = 109869, Miss = 80814, Miss_rate = 0.736, Pending_hits = 19066, Reservation_fails = 0
L2_cache_bank[14]: Access = 109950, Miss = 80874, Miss_rate = 0.736, Pending_hits = 18996, Reservation_fails = 0
L2_cache_bank[15]: Access = 109841, Miss = 80860, Miss_rate = 0.736, Pending_hits = 19030, Reservation_fails = 0
L2_cache_bank[16]: Access = 109909, Miss = 80877, Miss_rate = 0.736, Pending_hits = 18961, Reservation_fails = 0
L2_cache_bank[17]: Access = 109876, Miss = 80848, Miss_rate = 0.736, Pending_hits = 18925, Reservation_fails = 0
L2_cache_bank[18]: Access = 109815, Miss = 80829, Miss_rate = 0.736, Pending_hits = 18946, Reservation_fails = 0
L2_cache_bank[19]: Access = 109934, Miss = 80890, Miss_rate = 0.736, Pending_hits = 18961, Reservation_fails = 0
L2_cache_bank[20]: Access = 109889, Miss = 80851, Miss_rate = 0.736, Pending_hits = 18957, Reservation_fails = 0
L2_cache_bank[21]: Access = 109919, Miss = 80880, Miss_rate = 0.736, Pending_hits = 18978, Reservation_fails = 0
L2_cache_bank[22]: Access = 109938, Miss = 80868, Miss_rate = 0.736, Pending_hits = 18992, Reservation_fails = 0
L2_cache_bank[23]: Access = 109918, Miss = 80885, Miss_rate = 0.736, Pending_hits = 19055, Reservation_fails = 0
L2_total_cache_accesses = 2637737
L2_total_cache_misses = 1940917
L2_total_cache_miss_rate = 0.7358
L2_total_cache_pending_hits = 455200
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 231042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 455200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 477452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1425965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 455200
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2589659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48078
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=2637737
icnt_total_pkts_simt_to_mem=2637737
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2637737
Req_Network_cycles = 642937
Req_Network_injected_packets_per_cycle =       4.1026 
Req_Network_conflicts_per_cycle =       0.7873
Req_Network_conflicts_per_cycle_util =       0.8759
Req_Bank_Level_Parallism =       4.5645
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3653
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1709

Reply_Network_injected_packets_num = 2637737
Reply_Network_cycles = 642937
Reply_Network_injected_packets_per_cycle =        4.1026
Reply_Network_conflicts_per_cycle =        2.1230
Reply_Network_conflicts_per_cycle_util =       2.3765
Reply_Bank_Level_Parallism =       4.5924
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2097
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1368
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 55 sec (8275 sec)
gpgpu_simulation_rate = 86242 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 6 is = 10000
Simulation cycle for kernel 6 is = 15000
Simulation cycle for kernel 6 is = 20000
Simulation cycle for kernel 6 is = 25000
Simulation cycle for kernel 6 is = 30000
Simulation cycle for kernel 6 is = 35000
Simulation cycle for kernel 6 is = 40000
Simulation cycle for kernel 6 is = 45000
Simulation cycle for kernel 6 is = 50000
Simulation cycle for kernel 6 is = 55000
Simulation cycle for kernel 6 is = 60000
Simulation cycle for kernel 6 is = 65000
Simulation cycle for kernel 6 is = 70000
Simulation cycle for kernel 6 is = 75000
Simulation cycle for kernel 6 is = 80000
Simulation cycle for kernel 6 is = 85000
Simulation cycle for kernel 6 is = 90000
Simulation cycle for kernel 6 is = 95000
Simulation cycle for kernel 6 is = 100000
Simulation cycle for kernel 6 is = 105000
Destroy streams for kernel 7: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 108716
gpu_sim_insn = 118942352
gpu_ipc =    1094.0648
gpu_tot_sim_cycle = 751653
gpu_tot_sim_insn = 832596464
gpu_tot_ipc =    1107.6873
gpu_tot_issued_cta = 2247
gpu_occupancy = 90.0964% 
gpu_tot_occupancy = 91.3499% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0589
partiton_level_parallism_total  =       4.0963
partiton_level_parallism_util =       4.5076
partiton_level_parallism_util_total  =       4.5562
L2_BW  =     177.2922 GB/Sec
L2_BW_total  =     178.9268 GB/Sec
gpu_total_sim_rate=86154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 125843, Miss = 100797, Miss_rate = 0.801, Pending_hits = 24671, Reservation_fails = 8426
	L1D_cache_core[1]: Access = 125144, Miss = 100275, Miss_rate = 0.801, Pending_hits = 24491, Reservation_fails = 8923
	L1D_cache_core[2]: Access = 135694, Miss = 109884, Miss_rate = 0.810, Pending_hits = 25410, Reservation_fails = 7620
	L1D_cache_core[3]: Access = 127196, Miss = 102644, Miss_rate = 0.807, Pending_hits = 24155, Reservation_fails = 6845
	L1D_cache_core[4]: Access = 118593, Miss = 96051, Miss_rate = 0.810, Pending_hits = 22192, Reservation_fails = 7298
	L1D_cache_core[5]: Access = 125313, Miss = 101482, Miss_rate = 0.810, Pending_hits = 23461, Reservation_fails = 6448
	L1D_cache_core[6]: Access = 125384, Miss = 101177, Miss_rate = 0.807, Pending_hits = 23837, Reservation_fails = 7585
	L1D_cache_core[7]: Access = 132422, Miss = 107225, Miss_rate = 0.810, Pending_hits = 24807, Reservation_fails = 7682
	L1D_cache_core[8]: Access = 130678, Miss = 105094, Miss_rate = 0.804, Pending_hits = 25160, Reservation_fails = 6524
	L1D_cache_core[9]: Access = 131336, Miss = 105988, Miss_rate = 0.807, Pending_hits = 24959, Reservation_fails = 7609
	L1D_cache_core[10]: Access = 121811, Miss = 98277, Miss_rate = 0.807, Pending_hits = 23010, Reservation_fails = 7481
	L1D_cache_core[11]: Access = 134766, Miss = 109118, Miss_rate = 0.810, Pending_hits = 25250, Reservation_fails = 7528
	L1D_cache_core[12]: Access = 125165, Miss = 101004, Miss_rate = 0.807, Pending_hits = 23782, Reservation_fails = 6105
	L1D_cache_core[13]: Access = 123858, Miss = 99577, Miss_rate = 0.804, Pending_hits = 23737, Reservation_fails = 6141
	L1D_cache_core[14]: Access = 128042, Miss = 103668, Miss_rate = 0.810, Pending_hits = 23996, Reservation_fails = 6125
	L1D_cache_core[15]: Access = 122687, Miss = 98965, Miss_rate = 0.807, Pending_hits = 23344, Reservation_fails = 6237
	L1D_cache_core[16]: Access = 127859, Miss = 103519, Miss_rate = 0.810, Pending_hits = 23962, Reservation_fails = 8062
	L1D_cache_core[17]: Access = 120271, Miss = 97039, Miss_rate = 0.807, Pending_hits = 22876, Reservation_fails = 7342
	L1D_cache_core[18]: Access = 120115, Miss = 96963, Miss_rate = 0.807, Pending_hits = 22776, Reservation_fails = 6970
	L1D_cache_core[19]: Access = 116962, Miss = 94014, Miss_rate = 0.804, Pending_hits = 22578, Reservation_fails = 8419
	L1D_cache_core[20]: Access = 128889, Miss = 103642, Miss_rate = 0.804, Pending_hits = 24427, Reservation_fails = 7542
	L1D_cache_core[21]: Access = 127258, Miss = 103049, Miss_rate = 0.810, Pending_hits = 23834, Reservation_fails = 9017
	L1D_cache_core[22]: Access = 127051, Miss = 101795, Miss_rate = 0.801, Pending_hits = 24843, Reservation_fails = 7650
	L1D_cache_core[23]: Access = 130399, Miss = 105244, Miss_rate = 0.807, Pending_hits = 24769, Reservation_fails = 8118
	L1D_cache_core[24]: Access = 121938, Miss = 98397, Miss_rate = 0.807, Pending_hits = 23076, Reservation_fails = 10188
	L1D_cache_core[25]: Access = 132174, Miss = 107043, Miss_rate = 0.810, Pending_hits = 24741, Reservation_fails = 7203
	L1D_cache_core[26]: Access = 130530, Miss = 105347, Miss_rate = 0.807, Pending_hits = 24797, Reservation_fails = 7947
	L1D_cache_core[27]: Access = 125319, Miss = 101502, Miss_rate = 0.810, Pending_hits = 23447, Reservation_fails = 8243
	L1D_cache_core[28]: Access = 128718, Miss = 104250, Miss_rate = 0.810, Pending_hits = 24088, Reservation_fails = 6740
	L1D_cache_core[29]: Access = 129788, Miss = 104734, Miss_rate = 0.807, Pending_hits = 24671, Reservation_fails = 8920
	L1D_total_cache_accesses = 3801203
	L1D_total_cache_misses = 3067764
	L1D_total_cache_miss_rate = 0.8071
	L1D_total_cache_pending_hits = 721147
	L1D_total_cache_reservation_fails = 226938
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 841121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 223450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2181791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 721147
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3745112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56091

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 223450
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3488
ctas_completed 2247, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
28384, 34200, 34200, 34200, 34200, 34200, 34200, 29200, 26280, 30780, 30780, 30780, 30780, 30780, 30780, 26280, 29200, 34200, 34200, 34200, 34200, 34200, 34200, 29200, 24820, 29070, 29070, 29070, 29070, 28412, 28412, 24412, 
gpgpu_n_tot_thrd_icount = 947217152
gpgpu_n_tot_w_icount = 29600536
gpgpu_n_stall_shd_mem = 641975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3022912
gpgpu_n_mem_write_global = 56091
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23562000
gpgpu_n_store_insn = 350000
gpgpu_n_shmem_insn = 138152000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4026624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 641521
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2261525	W0_Idle:268954	W0_Scoreboard:50476789	W1:58240	W2:62846	W3:58240	W4:58240	W5:58240	W6:58240	W7:58240	W8:58240	W9:58240	W10:58240	W11:58240	W12:58240	W13:58240	W14:134526	W15:116480	W16:116480	W17:116480	W18:116480	W19:116480	W20:116480	W21:116480	W22:116480	W23:116480	W24:116480	W25:116480	W26:116480	W27:116480	W28:116480	W29:116480	W30:116480	W31:116480	W32:26724124
single_issue_nums: WS0:7120134	WS1:7680134	WS2:7680134	WS3:7120134	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24183296 {8:3022912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2243640 {40:56091,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120916480 {40:3022912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 448728 {8:56091,}
maxmflatency = 644 
max_icnt2mem_latency = 246 
maxmrqlatency = 252 
max_icnt2sh_latency = 82 
averagemflatency = 340 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:1196690 	225452 	228341 	229298 	288041 	53657 	9035 	2292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	317026 	2754041 	7936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3004456 	63325 	11222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2358735 	555476 	139097 	22944 	2675 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        71        72        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        72        72        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        72        73        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        73        74        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        75        74        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     20750     20231     21297     21212     21548     20399     20584     20977     20395     20408     21410     21429     20400     20438     20610     21076 
dram[1]:     20235     20204     21202     21276     20391     20382     20955     20963     20392     20395     21427     21417     20181     20122     21089     21324 
dram[2]:     20380     20380     21285     21277     20382     21635     20779     20778     20404     20253     21417     21436     20413     20136     21331     20760 
dram[3]:     20372     21438     21343     19835     21317     21273     20781     20766     20142     20160     20161     20162     21668     21381     20925     20937 
dram[4]:     21592     21609     19843     19843     21284     21290     20816     21851     21574     21317     20158     20052     21349     21372     20938     20858 
dram[5]:     21616     21649     19843     19907     21593     21581     21858     21829     21316     21307     20057     20055     21436     21507     20845     21639 
dram[6]:     21779     21395     19972     19984     21579     21605     20412     20385     21283     21301     20052     20050     21500     21740     21633     21661 
dram[7]:     22666     21414     20311     20305     21614     21501     20406     20419     21308     21529     20058     20118     21741     21769     21655     20687 
dram[8]:     21412     21409     20292     20154     21498     21550     20340     21423     22386     22400     20111     20126     21721     21673     20686     20701 
dram[9]:     21407     21395     20157     20153     20336     20358     21428     21149     22401     21529     20137     20803     21672     21014     20707     20695 
dram[10]:     21416     21202     20139     20449     20540     20524     21329     21326     21515     20783     20702     20301     21033     21039     20679     20682 
dram[11]:     20295     20365     20335     20277     20533     20542     21569     21234     20788     20627     20808     20127     21063     21076     21316     21310 
average row accesses per activate:
dram[0]: 28.361650 27.828163 26.645309 26.226967 27.851318 27.620853 28.713581 28.465853 26.228506 25.706667 28.218447 28.495098 27.463182 27.708134 27.590477 28.128330 
dram[1]: 27.000000 26.868664 26.841013 26.779310 28.036058 28.987562 28.583334 28.822222 26.065315 26.263636 27.680952 27.424528 27.937349 27.478674 27.784689 27.834532 
dram[2]: 27.202326 27.622641 27.030163 26.062639 28.208233 28.338200 29.004963 28.756157 25.928251 25.326040 28.142857 28.511057 27.159250 27.699284 26.789839 27.511848 
dram[3]: 27.897375 27.680096 26.328054 26.694954 27.997597 27.811457 28.615196 28.837036 25.091106 25.634956 27.009302 27.018604 27.562946 27.803358 27.470449 27.796650 
dram[4]: 26.540909 27.071760 26.573059 26.914549 28.503668 27.830549 28.997513 30.000000 26.119638 25.543047 27.079254 27.535545 27.692123 27.619047 27.836931 27.810551 
dram[5]: 26.866667 27.453053 27.011600 26.720184 27.964029 27.611374 29.281406 28.775309 24.971983 25.034632 27.065268 27.055815 28.150486 27.887020 28.317848 28.614815 
dram[6]: 26.553532 26.939955 27.037209 26.891455 28.305826 28.144928 28.930521 29.268845 24.545454 25.562914 27.331764 26.182844 27.946987 27.975845 28.287806 27.882212 
dram[7]: 27.120649 26.570454 27.347418 27.316902 28.276699 28.573530 28.646193 28.851484 25.731112 26.022472 27.154566 27.279343 28.160194 28.464373 28.465687 29.138191 
dram[8]: 27.612293 27.574469 26.965279 27.285715 29.306532 28.731527 28.345499 28.817284 26.447489 25.643015 26.824480 26.529680 28.143204 28.572840 28.720297 28.243309 
dram[9]: 27.835321 27.614656 27.288055 27.000000 28.689655 28.421951 29.351759 28.992556 26.839907 26.304546 27.055944 27.473934 27.901205 27.581947 28.070217 28.347189 
dram[10]: 26.488636 27.835321 26.937645 27.562647 28.279127 28.074699 29.370277 28.716749 26.096848 26.272108 26.930395 27.030233 27.649164 27.824940 27.973494 27.822542 
dram[11]: 27.813843 27.743467 26.711010 26.820690 28.237864 28.257282 29.268171 29.594936 26.329546 26.101580 26.694954 26.769585 28.332518 28.079903 27.320000 27.408983 
average row locality = 2232806/81168 = 27.508451
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11628     11603     11596     11623     11566     11608     11581     11623     11531     11506     11566     11566     11514     11534     11540     11569 
dram[1]:     11607     11604     11601     11601     11615     11605     11614     11625     11511     11497     11566     11569     11546     11548     11566     11559 
dram[2]:     11640     11655     11602     11602     11602     11599     11641     11627     11501     11511     11563     11544     11549     11558     11552     11562 
dram[3]:     11632     11627     11589     11591     11599     11605     11627     11631     11504     11524     11554     11558     11556     11546     11572     11571 
dram[4]:     11624     11641     11591     11606     11610     11613     11609     11622     11508     11508     11558     11559     11555     11552     11560     11549 
dram[5]:     11633     11641     11594     11602     11613     11604     11606     11606     11524     11503     11551     11573     11550     11553     11534     11541 
dram[6]:     11603     11611     11578     11596     11614     11604     11611     11601     11547     11517     11555     11539     11550     11534     11550     11551 
dram[7]:     11635     11637     11602     11589     11602     11610     11611     11608     11516     11517     11535     11560     11554     11537     11566     11549 
dram[8]:     11626     11610     11601     11603     11616     11617     11602     11623     11521     11502     11554     11559     11547     11524     11555     11560 
dram[9]:     11609     11627     11604     11616     11600     11605     11634     11636     11505     11511     11546     11533     11531     11564     11545     11546 
dram[10]:     11601     11609     11616     11611     11603     11603     11612     11611     11524     11523     11545     11562     11537     11555     11561     11554 
dram[11]:     11600     11626     11598     11619     11586     11594     11630     11642     11522     11500     11578     11557     11540     11549     11563     11546 
total dram reads = 2222773
bank skew: 11655/11497 = 1.01
chip skew: 185308/185154 = 1.00
number of total write accesses:
dram[0]:       228       228       192       192       192       192       192       192       248       248       240       240       192       192       192       192 
dram[1]:       228       228       192       192       192       192       192       192       242       236       240       236       192       192       192       192 
dram[2]:       228       228       192       192       192       192       192       192       252       252       240       240       192       192       192       192 
dram[3]:       222       216       192       192       192       192       192       192       252       252       240       240       192       192       192       192 
dram[4]:       216       216       192       192       192       192       192       192       252       252       236       244       192       192       192       192 
dram[5]:       216       216       192       192       192       192       192       192       252       252       240       244       192       192       192       192 
dram[6]:       216       216       192       192       192       192       192       192       252       252       244       240       192       192       192       192 
dram[7]:       216       216       192       192       192       192       192       192       252       252       240       244       192       192       192       192 
dram[8]:       216       216       192       192       192       192       192       192       252       252       244       244       192       192       192       192 
dram[9]:       216       216       192       192       192       192       192       192       252       252       244       244       192       192       192       192 
dram[10]:       216       216       192       192       192       192       192       192       252       252       248       244       192       192       192       192 
dram[11]:       216       216       192       192       192       192       192       192       252       252       244       244       192       192       192       192 
total dram writes = 40120
bank skew: 252/192 = 1.31
chip skew: 3360/3330 = 1.01
average mf latency per bank:
dram[0]:        464       464       466       466       461       464       460       460       463       463       462       465       466       465       463       465
dram[1]:        464       467       465       466       465       464       462       464       461       462       464       464       463       464       462       462
dram[2]:        466       464       466       468       461       462       462       461       462       463       462       464       466       465       462       464
dram[3]:        464       465       466       465       463       465       460       463       462       464       465       465       463       463       463       463
dram[4]:        465       465       463       466       462       461       463       463       463       462       464       463       463       466       462       463
dram[5]:        464       464       466       465       461       465       461       463       462       461       463       465       465       464       464       465
dram[6]:        464       466       465       465       464       463       464       465       461       462       463       465       462       465       462       464
dram[7]:        464       465       466       467       460       462       462       461       461       462       463       464       466       465       463       464
dram[8]:        463       464       465       464       464       464       462       464       461       463       464       464       462       464       463       462
dram[9]:        466       466       464       467       462       461       462       461       461       462       462       462       464       465       462       464
dram[10]:        464       465       464       464       462       466       460       462       463       462       463       464       465       463       463       463
dram[11]:        465       465       464       464       464       462       463       462       462       463       462       462       463       465       460       462
maximum mf latency per bank:
dram[0]:        539       549       634       637       469       458       461       466       542       549       601       625       466       488       472       465
dram[1]:        546       552       634       636       462       482       443       465       520       535       607       627       479       477       472       487
dram[2]:        543       543       632       632       491       588       457       461       537       538       634       644       464       460       496       545
dram[3]:        544       544       632       630       552       531       447       520       538       541       626       636       472       615       467       497
dram[4]:        543       536       627       621       533       544       480       497       533       541       616       632       484       497       489       483
dram[5]:        548       542       625       629       443       494       461       499       538       549       629       635       533       485       513       601
dram[6]:        542       552       615       617       456       460       497       468       542       531       638       632       490       515       556       527
dram[7]:        534       541       610       624       453       450       480       461       527       538       609       621       488       462       476       472
dram[8]:        543       540       615       616       448       474       477       501       541       537       611       636       457       461       465       468
dram[9]:        557       550       621       620       450       484       450       488       529       528       608       627       458       476       462       487
dram[10]:        540       545       622       623       462       462       539       449       529       528       618       626       506       540       516       518
dram[11]:        550       550       626       625       454       497       481       465       529       519       617       617       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725728 n_act=6755 n_pre=6739 n_ref_event=4572360550251980812 n_req=185992 n_rd=185154 n_rd_L2_A=0 n_write=0 n_wr_bk=3352 bw_util=0.3912
n_activity=1249378 dram_eff=0.6035
bk0: 11628a 1838764i bk1: 11603a 1836290i bk2: 11596a 1839379i bk3: 11623a 1835179i bk4: 11566a 1838907i bk5: 11608a 1836679i bk6: 11581a 1839452i bk7: 11623a 1836091i bk8: 11531a 1836366i bk9: 11506a 1834343i bk10: 11566a 1838500i bk11: 11566a 1836817i bk12: 11514a 1839843i bk13: 11534a 1836571i bk14: 11540a 1840148i bk15: 11569a 1838777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963703
Row_Buffer_Locality_read = 0.965332
Row_Buffer_Locality_write = 0.603819
Bank_Level_Parallism = 1.800547
Bank_Level_Parallism_Col = 1.806890
Bank_Level_Parallism_Ready = 1.198277
write_to_read_ratio_blp_rw_average = 0.041804
GrpLevelPara = 1.645377 

BW Util details:
bwutil = 0.391177 
total_CMD = 1927578 
util_bw = 754024 
Wasted_Col = 175422 
Wasted_Row = 56510 
Idle = 941622 

BW Util Bottlenecks: 
RCDc_limit = 91408 
RCDWRc_limit = 2025 
WTRc_limit = 10176 
RTWc_limit = 18360 
CCDLc_limit = 102634 
rwq = 0 
CCDLc_limit_alone = 100559 
WTRc_limit_alone = 9670 
RTWc_limit_alone = 16791 

Commands details: 
total_CMD = 1927578 
n_nop = 1725728 
Read = 185154 
Write = 0 
L2_Alloc = 0 
L2_WB = 3352 
n_act = 6755 
n_pre = 6739 
n_ref = 4572360550251980812 
n_req = 185992 
total_req = 188506 

Dual Bus Interface Util: 
issued_total_row = 13494 
issued_total_col = 188506 
Row_Bus_Util =  0.007000 
CoL_Bus_Util = 0.097794 
Either_Row_CoL_Bus_Util = 0.104717 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000743 
queue_avg = 1.519053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.51905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725631 n_act=6770 n_pre=6754 n_ref_event=7737782745945290801 n_req=186068 n_rd=185234 n_rd_L2_A=0 n_write=0 n_wr_bk=3330 bw_util=0.3913
n_activity=1250485 dram_eff=0.6032
bk0: 11607a 1837209i bk1: 11604a 1835413i bk2: 11601a 1839462i bk3: 11601a 1836497i bk4: 11615a 1839589i bk5: 11605a 1838623i bk6: 11614a 1840496i bk7: 11625a 1838146i bk8: 11511a 1839038i bk9: 11497a 1836069i bk10: 11566a 1838699i bk11: 11569a 1835548i bk12: 11546a 1839448i bk13: 11548a 1837156i bk14: 11566a 1839506i bk15: 11559a 1837098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963637
Row_Buffer_Locality_read = 0.965195
Row_Buffer_Locality_write = 0.617506
Bank_Level_Parallism = 1.795349
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.195462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391297 
total_CMD = 1927578 
util_bw = 754256 
Wasted_Col = 174534 
Wasted_Row = 56865 
Idle = 941923 

BW Util Bottlenecks: 
RCDc_limit = 92081 
RCDWRc_limit = 1920 
WTRc_limit = 8287 
RTWc_limit = 17806 
CCDLc_limit = 102486 
rwq = 0 
CCDLc_limit_alone = 100781 
WTRc_limit_alone = 7932 
RTWc_limit_alone = 16456 

Commands details: 
total_CMD = 1927578 
n_nop = 1725631 
Read = 185234 
Write = 0 
L2_Alloc = 0 
L2_WB = 3330 
n_act = 6770 
n_pre = 6754 
n_ref = 7737782745945290801 
n_req = 186068 
total_req = 188564 

Dual Bus Interface Util: 
issued_total_row = 13524 
issued_total_col = 188564 
Row_Bus_Util =  0.007016 
CoL_Bus_Util = 0.097824 
Either_Row_CoL_Bus_Util = 0.104767 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000698 
queue_avg = 1.525216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725477 n_act=6793 n_pre=6777 n_ref_event=7737782745945290801 n_req=186148 n_rd=185308 n_rd_L2_A=0 n_write=0 n_wr_bk=3360 bw_util=0.3915
n_activity=1250635 dram_eff=0.6034
bk0: 11640a 1838497i bk1: 11655a 1836080i bk2: 11602a 1838271i bk3: 11602a 1834928i bk4: 11602a 1840083i bk5: 11599a 1836887i bk6: 11641a 1839371i bk7: 11627a 1836750i bk8: 11501a 1837561i bk9: 11511a 1833944i bk10: 11563a 1839309i bk11: 11544a 1837991i bk12: 11549a 1839694i bk13: 11558a 1836857i bk14: 11552a 1839196i bk15: 11562a 1836704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963529
Row_Buffer_Locality_read = 0.965182
Row_Buffer_Locality_write = 0.598810
Bank_Level_Parallism = 1.794055
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.194418
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391513 
total_CMD = 1927578 
util_bw = 754672 
Wasted_Col = 176744 
Wasted_Row = 57290 
Idle = 938872 

BW Util Bottlenecks: 
RCDc_limit = 92914 
RCDWRc_limit = 2247 
WTRc_limit = 9822 
RTWc_limit = 18164 
CCDLc_limit = 102960 
rwq = 0 
CCDLc_limit_alone = 100913 
WTRc_limit_alone = 9403 
RTWc_limit_alone = 16536 

Commands details: 
total_CMD = 1927578 
n_nop = 1725477 
Read = 185308 
Write = 0 
L2_Alloc = 0 
L2_WB = 3360 
n_act = 6793 
n_pre = 6777 
n_ref = 7737782745945290801 
n_req = 186148 
total_req = 188668 

Dual Bus Interface Util: 
issued_total_row = 13570 
issued_total_col = 188668 
Row_Bus_Util =  0.007040 
CoL_Bus_Util = 0.097878 
Either_Row_CoL_Bus_Util = 0.104847 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000678 
queue_avg = 1.555570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55557
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725449 n_act=6823 n_pre=6807 n_ref_event=3255307777713450285 n_req=186123 n_rd=185286 n_rd_L2_A=0 n_write=0 n_wr_bk=3342 bw_util=0.3914
n_activity=1250946 dram_eff=0.6032
bk0: 11632a 1838608i bk1: 11627a 1836565i bk2: 11589a 1838423i bk3: 11591a 1836432i bk4: 11599a 1840221i bk5: 11605a 1837668i bk6: 11627a 1839252i bk7: 11631a 1837021i bk8: 11504a 1836856i bk9: 11524a 1833524i bk10: 11554a 1837683i bk11: 11558a 1836545i bk12: 11556a 1838837i bk13: 11546a 1836056i bk14: 11572a 1839730i bk15: 11571a 1836990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963363
Row_Buffer_Locality_read = 0.965027
Row_Buffer_Locality_write = 0.594982
Bank_Level_Parallism = 1.800138
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391430 
total_CMD = 1927578 
util_bw = 754512 
Wasted_Col = 175927 
Wasted_Row = 56590 
Idle = 940549 

BW Util Bottlenecks: 
RCDc_limit = 92568 
RCDWRc_limit = 2229 
WTRc_limit = 9935 
RTWc_limit = 19015 
CCDLc_limit = 102625 
rwq = 0 
CCDLc_limit_alone = 100490 
WTRc_limit_alone = 9471 
RTWc_limit_alone = 17344 

Commands details: 
total_CMD = 1927578 
n_nop = 1725449 
Read = 185286 
Write = 0 
L2_Alloc = 0 
L2_WB = 3342 
n_act = 6823 
n_pre = 6807 
n_ref = 3255307777713450285 
n_req = 186123 
total_req = 188628 

Dual Bus Interface Util: 
issued_total_row = 13630 
issued_total_col = 188628 
Row_Bus_Util =  0.007071 
CoL_Bus_Util = 0.097858 
Either_Row_CoL_Bus_Util = 0.104862 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000638 
queue_avg = 1.553474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55347
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725538 n_act=6786 n_pre=6770 n_ref_event=3255307777713450285 n_req=186099 n_rd=185265 n_rd_L2_A=0 n_write=0 n_wr_bk=3336 bw_util=0.3914
n_activity=1251350 dram_eff=0.6029
bk0: 11624a 1837416i bk1: 11641a 1835678i bk2: 11591a 1839390i bk3: 11606a 1837230i bk4: 11610a 1840054i bk5: 11613a 1836818i bk6: 11609a 1840650i bk7: 11622a 1838763i bk8: 11508a 1835629i bk9: 11508a 1833985i bk10: 11558a 1839015i bk11: 11559a 1836003i bk12: 11555a 1838005i bk13: 11552a 1836054i bk14: 11560a 1839720i bk15: 11549a 1836875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963557
Row_Buffer_Locality_read = 0.965093
Row_Buffer_Locality_write = 0.622302
Bank_Level_Parallism = 1.801625
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.196432
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391374 
total_CMD = 1927578 
util_bw = 754404 
Wasted_Col = 175656 
Wasted_Row = 56264 
Idle = 941254 

BW Util Bottlenecks: 
RCDc_limit = 91651 
RCDWRc_limit = 1845 
WTRc_limit = 9727 
RTWc_limit = 18551 
CCDLc_limit = 103437 
rwq = 0 
CCDLc_limit_alone = 101191 
WTRc_limit_alone = 9214 
RTWc_limit_alone = 16818 

Commands details: 
total_CMD = 1927578 
n_nop = 1725538 
Read = 185265 
Write = 0 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 6786 
n_pre = 6770 
n_ref = 3255307777713450285 
n_req = 186099 
total_req = 188601 

Dual Bus Interface Util: 
issued_total_row = 13556 
issued_total_col = 188601 
Row_Bus_Util =  0.007033 
CoL_Bus_Util = 0.097844 
Either_Row_CoL_Bus_Util = 0.104815 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000579 
queue_avg = 1.531991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53199
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725546 n_act=6801 n_pre=6785 n_ref_event=3255307777713450285 n_req=186063 n_rd=185228 n_rd_L2_A=0 n_write=0 n_wr_bk=3340 bw_util=0.3913
n_activity=1249465 dram_eff=0.6037
bk0: 11633a 1838011i bk1: 11641a 1836025i bk2: 11594a 1839627i bk3: 11602a 1836852i bk4: 11613a 1840935i bk5: 11604a 1838574i bk6: 11606a 1839675i bk7: 11606a 1835753i bk8: 11524a 1835559i bk9: 11503a 1833390i bk10: 11551a 1837756i bk11: 11573a 1835402i bk12: 11550a 1839325i bk13: 11553a 1835905i bk14: 11534a 1839652i bk15: 11541a 1836843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963469
Row_Buffer_Locality_read = 0.965021
Row_Buffer_Locality_write = 0.619162
Bank_Level_Parallism = 1.800555
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.196369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391306 
total_CMD = 1927578 
util_bw = 754272 
Wasted_Col = 176054 
Wasted_Row = 56670 
Idle = 940582 

BW Util Bottlenecks: 
RCDc_limit = 91799 
RCDWRc_limit = 1970 
WTRc_limit = 9374 
RTWc_limit = 19487 
CCDLc_limit = 103308 
rwq = 0 
CCDLc_limit_alone = 101067 
WTRc_limit_alone = 8893 
RTWc_limit_alone = 17727 

Commands details: 
total_CMD = 1927578 
n_nop = 1725546 
Read = 185228 
Write = 0 
L2_Alloc = 0 
L2_WB = 3340 
n_act = 6801 
n_pre = 6785 
n_ref = 3255307777713450285 
n_req = 186063 
total_req = 188568 

Dual Bus Interface Util: 
issued_total_row = 13586 
issued_total_col = 188568 
Row_Bus_Util =  0.007048 
CoL_Bus_Util = 0.097826 
Either_Row_CoL_Bus_Util = 0.104811 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.000604 
queue_avg = 1.540527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54053
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725604 n_act=6815 n_pre=6799 n_ref_event=3255307777713450285 n_req=185996 n_rd=185161 n_rd_L2_A=0 n_write=0 n_wr_bk=3340 bw_util=0.3912
n_activity=1252446 dram_eff=0.602
bk0: 11603a 1838105i bk1: 11611a 1836334i bk2: 11578a 1839437i bk3: 11596a 1836689i bk4: 11614a 1840763i bk5: 11604a 1837992i bk6: 11611a 1841315i bk7: 11601a 1838572i bk8: 11547a 1836368i bk9: 11517a 1834373i bk10: 11555a 1839183i bk11: 11539a 1834731i bk12: 11550a 1838196i bk13: 11534a 1836900i bk14: 11550a 1839622i bk15: 11551a 1836502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963381
Row_Buffer_Locality_read = 0.964890
Row_Buffer_Locality_write = 0.628743
Bank_Level_Parallism = 1.795534
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391167 
total_CMD = 1927578 
util_bw = 754004 
Wasted_Col = 176421 
Wasted_Row = 56875 
Idle = 940278 

BW Util Bottlenecks: 
RCDc_limit = 92633 
RCDWRc_limit = 2135 
WTRc_limit = 9980 
RTWc_limit = 17492 
CCDLc_limit = 102964 
rwq = 0 
CCDLc_limit_alone = 100822 
WTRc_limit_alone = 9453 
RTWc_limit_alone = 15877 

Commands details: 
total_CMD = 1927578 
n_nop = 1725604 
Read = 185161 
Write = 0 
L2_Alloc = 0 
L2_WB = 3340 
n_act = 6815 
n_pre = 6799 
n_ref = 3255307777713450285 
n_req = 185996 
total_req = 188501 

Dual Bus Interface Util: 
issued_total_row = 13614 
issued_total_col = 188501 
Row_Bus_Util =  0.007063 
CoL_Bus_Util = 0.097792 
Either_Row_CoL_Bus_Util = 0.104781 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000698 
queue_avg = 1.543942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725709 n_act=6731 n_pre=6715 n_ref_event=3255307777713450285 n_req=186063 n_rd=185228 n_rd_L2_A=0 n_write=0 n_wr_bk=3340 bw_util=0.3913
n_activity=1251232 dram_eff=0.6028
bk0: 11635a 1837642i bk1: 11637a 1833652i bk2: 11602a 1839419i bk3: 11589a 1837561i bk4: 11602a 1841437i bk5: 11610a 1839128i bk6: 11611a 1839871i bk7: 11608a 1838093i bk8: 11516a 1836758i bk9: 11517a 1833614i bk10: 11535a 1838904i bk11: 11560a 1834099i bk12: 11554a 1839368i bk13: 11537a 1837522i bk14: 11566a 1840974i bk15: 11549a 1839762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963846
Row_Buffer_Locality_read = 0.965275
Row_Buffer_Locality_write = 0.646707
Bank_Level_Parallism = 1.793743
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193487
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391306 
total_CMD = 1927578 
util_bw = 754272 
Wasted_Col = 176252 
Wasted_Row = 55800 
Idle = 941254 

BW Util Bottlenecks: 
RCDc_limit = 92055 
RCDWRc_limit = 1807 
WTRc_limit = 9707 
RTWc_limit = 18797 
CCDLc_limit = 103229 
rwq = 0 
CCDLc_limit_alone = 100931 
WTRc_limit_alone = 9162 
RTWc_limit_alone = 17044 

Commands details: 
total_CMD = 1927578 
n_nop = 1725709 
Read = 185228 
Write = 0 
L2_Alloc = 0 
L2_WB = 3340 
n_act = 6731 
n_pre = 6715 
n_ref = 3255307777713450285 
n_req = 186063 
total_req = 188568 

Dual Bus Interface Util: 
issued_total_row = 13446 
issued_total_col = 188568 
Row_Bus_Util =  0.006976 
CoL_Bus_Util = 0.097826 
Either_Row_CoL_Bus_Util = 0.104727 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000718 
queue_avg = 1.513658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.51366
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725754 n_act=6721 n_pre=6705 n_ref_event=3255307777713450285 n_req=186056 n_rd=185220 n_rd_L2_A=0 n_write=0 n_wr_bk=3344 bw_util=0.3913
n_activity=1249816 dram_eff=0.6035
bk0: 11626a 1838845i bk1: 11610a 1835245i bk2: 11601a 1840045i bk3: 11603a 1837993i bk4: 11616a 1840623i bk5: 11617a 1837018i bk6: 11602a 1841133i bk7: 11623a 1838326i bk8: 11521a 1836856i bk9: 11502a 1832886i bk10: 11554a 1836705i bk11: 11559a 1834653i bk12: 11547a 1839956i bk13: 11524a 1838528i bk14: 11555a 1840652i bk15: 11560a 1837383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963898
Row_Buffer_Locality_read = 0.965349
Row_Buffer_Locality_write = 0.642344
Bank_Level_Parallism = 1.794461
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.195268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391297 
total_CMD = 1927578 
util_bw = 754256 
Wasted_Col = 176175 
Wasted_Row = 56271 
Idle = 940876 

BW Util Bottlenecks: 
RCDc_limit = 92671 
RCDWRc_limit = 1789 
WTRc_limit = 9741 
RTWc_limit = 18334 
CCDLc_limit = 103581 
rwq = 0 
CCDLc_limit_alone = 101451 
WTRc_limit_alone = 9223 
RTWc_limit_alone = 16722 

Commands details: 
total_CMD = 1927578 
n_nop = 1725754 
Read = 185220 
Write = 0 
L2_Alloc = 0 
L2_WB = 3344 
n_act = 6721 
n_pre = 6705 
n_ref = 3255307777713450285 
n_req = 186056 
total_req = 188564 

Dual Bus Interface Util: 
issued_total_row = 13426 
issued_total_col = 188564 
Row_Bus_Util =  0.006965 
CoL_Bus_Util = 0.097824 
Either_Row_CoL_Bus_Util = 0.104703 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.000822 
queue_avg = 1.515841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51584
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725764 n_act=6702 n_pre=6686 n_ref_event=3255307777713450285 n_req=186048 n_rd=185212 n_rd_L2_A=0 n_write=0 n_wr_bk=3344 bw_util=0.3913
n_activity=1248193 dram_eff=0.6043
bk0: 11609a 1837113i bk1: 11627a 1833924i bk2: 11604a 1839185i bk3: 11616a 1835092i bk4: 11600a 1840915i bk5: 11605a 1837528i bk6: 11634a 1840097i bk7: 11636a 1837811i bk8: 11505a 1838675i bk9: 11511a 1835586i bk10: 11546a 1838675i bk11: 11533a 1835877i bk12: 11531a 1839588i bk13: 11564a 1836893i bk14: 11545a 1840395i bk15: 11546a 1837597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963999
Row_Buffer_Locality_read = 0.965434
Row_Buffer_Locality_write = 0.645933
Bank_Level_Parallism = 1.801116
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.195320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391281 
total_CMD = 1927578 
util_bw = 754224 
Wasted_Col = 174390 
Wasted_Row = 56001 
Idle = 942963 

BW Util Bottlenecks: 
RCDc_limit = 91209 
RCDWRc_limit = 1830 
WTRc_limit = 10337 
RTWc_limit = 18476 
CCDLc_limit = 102907 
rwq = 0 
CCDLc_limit_alone = 100530 
WTRc_limit_alone = 9743 
RTWc_limit_alone = 16693 

Commands details: 
total_CMD = 1927578 
n_nop = 1725764 
Read = 185212 
Write = 0 
L2_Alloc = 0 
L2_WB = 3344 
n_act = 6702 
n_pre = 6686 
n_ref = 3255307777713450285 
n_req = 186048 
total_req = 188556 

Dual Bus Interface Util: 
issued_total_row = 13388 
issued_total_col = 188556 
Row_Bus_Util =  0.006946 
CoL_Bus_Util = 0.097820 
Either_Row_CoL_Bus_Util = 0.104698 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000644 
queue_avg = 1.507045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50704
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725656 n_act=6763 n_pre=6747 n_ref_event=3255307777713450285 n_req=186064 n_rd=185227 n_rd_L2_A=0 n_write=0 n_wr_bk=3348 bw_util=0.3913
n_activity=1251921 dram_eff=0.6025
bk0: 11601a 1836865i bk1: 11609a 1835839i bk2: 11616a 1838977i bk3: 11611a 1837119i bk4: 11603a 1841673i bk5: 11603a 1839684i bk6: 11612a 1840810i bk7: 11611a 1838231i bk8: 11524a 1837635i bk9: 11523a 1834772i bk10: 11545a 1836718i bk11: 11562a 1834692i bk12: 11537a 1840247i bk13: 11555a 1838075i bk14: 11561a 1840405i bk15: 11554a 1837841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963674
Row_Buffer_Locality_read = 0.965199
Row_Buffer_Locality_write = 0.626045
Bank_Level_Parallism = 1.793888
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.187925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391320 
total_CMD = 1927578 
util_bw = 754300 
Wasted_Col = 176496 
Wasted_Row = 55888 
Idle = 940894 

BW Util Bottlenecks: 
RCDc_limit = 92052 
RCDWRc_limit = 2000 
WTRc_limit = 10058 
RTWc_limit = 19129 
CCDLc_limit = 103419 
rwq = 0 
CCDLc_limit_alone = 101196 
WTRc_limit_alone = 9539 
RTWc_limit_alone = 17425 

Commands details: 
total_CMD = 1927578 
n_nop = 1725656 
Read = 185227 
Write = 0 
L2_Alloc = 0 
L2_WB = 3348 
n_act = 6763 
n_pre = 6747 
n_ref = 3255307777713450285 
n_req = 186064 
total_req = 188575 

Dual Bus Interface Util: 
issued_total_row = 13510 
issued_total_col = 188575 
Row_Bus_Util =  0.007009 
CoL_Bus_Util = 0.097830 
Either_Row_CoL_Bus_Util = 0.104754 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.000807 
queue_avg = 1.512746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.51275
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1927578 n_nop=1725606 n_act=6756 n_pre=6740 n_ref_event=7310313499448795487 n_req=186086 n_rd=185250 n_rd_L2_A=0 n_write=0 n_wr_bk=3344 bw_util=0.3914
n_activity=1248432 dram_eff=0.6043
bk0: 11600a 1837676i bk1: 11626a 1834039i bk2: 11598a 1838369i bk3: 11619a 1836139i bk4: 11586a 1841325i bk5: 11594a 1838209i bk6: 11630a 1841223i bk7: 11642a 1839174i bk8: 11522a 1838379i bk9: 11500a 1836029i bk10: 11578a 1837184i bk11: 11557a 1834843i bk12: 11540a 1840724i bk13: 11549a 1838879i bk14: 11563a 1841401i bk15: 11546a 1837276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963716
Row_Buffer_Locality_read = 0.965274
Row_Buffer_Locality_write = 0.618421
Bank_Level_Parallism = 1.790420
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.185496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391360 
total_CMD = 1927578 
util_bw = 754376 
Wasted_Col = 175688 
Wasted_Row = 56555 
Idle = 940959 

BW Util Bottlenecks: 
RCDc_limit = 90981 
RCDWRc_limit = 2009 
WTRc_limit = 9158 
RTWc_limit = 19057 
CCDLc_limit = 104254 
rwq = 0 
CCDLc_limit_alone = 102266 
WTRc_limit_alone = 8719 
RTWc_limit_alone = 17508 

Commands details: 
total_CMD = 1927578 
n_nop = 1725606 
Read = 185250 
Write = 0 
L2_Alloc = 0 
L2_WB = 3344 
n_act = 6756 
n_pre = 6740 
n_ref = 7310313499448795487 
n_req = 186086 
total_req = 188594 

Dual Bus Interface Util: 
issued_total_row = 13496 
issued_total_col = 188594 
Row_Bus_Util =  0.007002 
CoL_Bus_Util = 0.097840 
Either_Row_CoL_Bus_Util = 0.104780 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000584 
queue_avg = 1.506046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128109, Miss = 94354, Miss_rate = 0.737, Pending_hits = 21836, Reservation_fails = 0
L2_cache_bank[1]: Access = 128349, Miss = 94464, Miss_rate = 0.736, Pending_hits = 22024, Reservation_fails = 0
L2_cache_bank[2]: Access = 128297, Miss = 94452, Miss_rate = 0.736, Pending_hits = 21950, Reservation_fails = 0
L2_cache_bank[3]: Access = 128300, Miss = 94428, Miss_rate = 0.736, Pending_hits = 22036, Reservation_fails = 0
L2_cache_bank[4]: Access = 128390, Miss = 94486, Miss_rate = 0.736, Pending_hits = 22041, Reservation_fails = 0
L2_cache_bank[5]: Access = 128319, Miss = 94494, Miss_rate = 0.736, Pending_hits = 21869, Reservation_fails = 0
L2_cache_bank[6]: Access = 128297, Miss = 94461, Miss_rate = 0.736, Pending_hits = 21885, Reservation_fails = 0
L2_cache_bank[7]: Access = 128348, Miss = 94473, Miss_rate = 0.736, Pending_hits = 21956, Reservation_fails = 0
L2_cache_bank[8]: Access = 128301, Miss = 94435, Miss_rate = 0.736, Pending_hits = 21861, Reservation_fails = 0
L2_cache_bank[9]: Access = 128296, Miss = 94470, Miss_rate = 0.736, Pending_hits = 21825, Reservation_fails = 0
L2_cache_bank[10]: Access = 128311, Miss = 94425, Miss_rate = 0.736, Pending_hits = 21938, Reservation_fails = 0
L2_cache_bank[11]: Access = 128314, Miss = 94443, Miss_rate = 0.736, Pending_hits = 21957, Reservation_fails = 0
L2_cache_bank[12]: Access = 128255, Miss = 94428, Miss_rate = 0.736, Pending_hits = 21935, Reservation_fails = 0
L2_cache_bank[13]: Access = 128273, Miss = 94373, Miss_rate = 0.736, Pending_hits = 22027, Reservation_fails = 0
L2_cache_bank[14]: Access = 128319, Miss = 94441, Miss_rate = 0.736, Pending_hits = 21949, Reservation_fails = 0
L2_cache_bank[15]: Access = 128226, Miss = 94427, Miss_rate = 0.736, Pending_hits = 22029, Reservation_fails = 0
L2_cache_bank[16]: Access = 128317, Miss = 94442, Miss_rate = 0.736, Pending_hits = 21911, Reservation_fails = 0
L2_cache_bank[17]: Access = 128255, Miss = 94418, Miss_rate = 0.736, Pending_hits = 21915, Reservation_fails = 0
L2_cache_bank[18]: Access = 128203, Miss = 94394, Miss_rate = 0.736, Pending_hits = 21924, Reservation_fails = 0
L2_cache_bank[19]: Access = 128336, Miss = 94458, Miss_rate = 0.736, Pending_hits = 21976, Reservation_fails = 0
L2_cache_bank[20]: Access = 128260, Miss = 94419, Miss_rate = 0.736, Pending_hits = 21922, Reservation_fails = 0
L2_cache_bank[21]: Access = 128297, Miss = 94448, Miss_rate = 0.736, Pending_hits = 21949, Reservation_fails = 0
L2_cache_bank[22]: Access = 128345, Miss = 94437, Miss_rate = 0.736, Pending_hits = 21965, Reservation_fails = 0
L2_cache_bank[23]: Access = 128286, Miss = 94453, Miss_rate = 0.736, Pending_hits = 22006, Reservation_fails = 0
L2_total_cache_accesses = 3079003
L2_total_cache_misses = 2266523
L2_total_cache_miss_rate = 0.7361
L2_total_cache_pending_hits = 526686
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 273453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 557383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1665390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 526686
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 32809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3022912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56091
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=3079003
icnt_total_pkts_simt_to_mem=3079003
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3079003
Req_Network_cycles = 751653
Req_Network_injected_packets_per_cycle =       4.0963 
Req_Network_conflicts_per_cycle =       0.7873
Req_Network_conflicts_per_cycle_util =       0.8757
Req_Bank_Level_Parallism =       4.5562
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3662
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1707

Reply_Network_injected_packets_num = 3079003
Reply_Network_cycles = 751653
Reply_Network_injected_packets_per_cycle =        4.0963
Reply_Network_conflicts_per_cycle =        2.1276
Reply_Network_conflicts_per_cycle_util =       2.3811
Reply_Bank_Level_Parallism =       4.5842
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2112
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1365
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 4 sec (9664 sec)
gpgpu_simulation_rate = 86154 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 7 is = 10000
Simulation cycle for kernel 7 is = 15000
Simulation cycle for kernel 7 is = 20000
Simulation cycle for kernel 7 is = 25000
Simulation cycle for kernel 7 is = 30000
Simulation cycle for kernel 7 is = 35000
Simulation cycle for kernel 7 is = 40000
Simulation cycle for kernel 7 is = 45000
Simulation cycle for kernel 7 is = 50000
Simulation cycle for kernel 7 is = 55000
Simulation cycle for kernel 7 is = 60000
Simulation cycle for kernel 7 is = 65000
Simulation cycle for kernel 7 is = 70000
Simulation cycle for kernel 7 is = 75000
Simulation cycle for kernel 7 is = 80000
Simulation cycle for kernel 7 is = 85000
Simulation cycle for kernel 7 is = 90000
Simulation cycle for kernel 7 is = 95000
Simulation cycle for kernel 7 is = 100000
Simulation cycle for kernel 7 is = 105000
Destroy streams for kernel 8: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 107005
gpu_sim_insn = 118942352
gpu_ipc =    1111.5588
gpu_tot_sim_cycle = 858658
gpu_tot_sim_insn = 951538816
gpu_tot_ipc =    1108.1698
gpu_tot_issued_cta = 2568
gpu_occupancy = 91.0981% 
gpu_tot_occupancy = 91.3184% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1272
partiton_level_parallism_total  =       4.1002
partiton_level_parallism_util =       4.6453
partiton_level_parallism_util_total  =       4.5672
L2_BW  =     180.2757 GB/Sec
L2_BW_total  =     179.0949 GB/Sec
gpu_total_sim_rate=86166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144565, Miss = 115955, Miss_rate = 0.802, Pending_hits = 28180, Reservation_fails = 9728
	L1D_cache_core[1]: Access = 145568, Miss = 116811, Miss_rate = 0.802, Pending_hits = 28319, Reservation_fails = 9620
	L1D_cache_core[2]: Access = 156118, Miss = 126420, Miss_rate = 0.810, Pending_hits = 29238, Reservation_fails = 8271
	L1D_cache_core[3]: Access = 142514, Miss = 115046, Miss_rate = 0.807, Pending_hits = 27026, Reservation_fails = 8622
	L1D_cache_core[4]: Access = 135613, Miss = 109831, Miss_rate = 0.810, Pending_hits = 25382, Reservation_fails = 8226
	L1D_cache_core[5]: Access = 144035, Miss = 116640, Miss_rate = 0.810, Pending_hits = 26970, Reservation_fails = 7697
	L1D_cache_core[6]: Access = 142404, Miss = 114957, Miss_rate = 0.807, Pending_hits = 27027, Reservation_fails = 8213
	L1D_cache_core[7]: Access = 152846, Miss = 123761, Miss_rate = 0.810, Pending_hits = 28635, Reservation_fails = 8253
	L1D_cache_core[8]: Access = 147698, Miss = 118874, Miss_rate = 0.805, Pending_hits = 28350, Reservation_fails = 7561
	L1D_cache_core[9]: Access = 148356, Miss = 119768, Miss_rate = 0.807, Pending_hits = 28149, Reservation_fails = 9213
	L1D_cache_core[10]: Access = 142235, Miss = 114813, Miss_rate = 0.807, Pending_hits = 26838, Reservation_fails = 7981
	L1D_cache_core[11]: Access = 153488, Miss = 124276, Miss_rate = 0.810, Pending_hits = 28759, Reservation_fails = 8118
	L1D_cache_core[12]: Access = 143887, Miss = 116162, Miss_rate = 0.807, Pending_hits = 27291, Reservation_fails = 7478
	L1D_cache_core[13]: Access = 143470, Miss = 115437, Miss_rate = 0.805, Pending_hits = 27431, Reservation_fails = 7104
	L1D_cache_core[14]: Access = 145062, Miss = 117448, Miss_rate = 0.810, Pending_hits = 27186, Reservation_fails = 6876
	L1D_cache_core[15]: Access = 143111, Miss = 115501, Miss_rate = 0.807, Pending_hits = 27172, Reservation_fails = 6817
	L1D_cache_core[16]: Access = 144879, Miss = 117299, Miss_rate = 0.810, Pending_hits = 27152, Reservation_fails = 9335
	L1D_cache_core[17]: Access = 138779, Miss = 112015, Miss_rate = 0.807, Pending_hits = 26353, Reservation_fails = 8380
	L1D_cache_core[18]: Access = 133731, Miss = 106895, Miss_rate = 0.799, Pending_hits = 26216, Reservation_fails = 8035
	L1D_cache_core[19]: Access = 133982, Miss = 107794, Miss_rate = 0.805, Pending_hits = 25768, Reservation_fails = 9418
	L1D_cache_core[20]: Access = 147611, Miss = 118800, Miss_rate = 0.805, Pending_hits = 27936, Reservation_fails = 8705
	L1D_cache_core[21]: Access = 147682, Miss = 119585, Miss_rate = 0.810, Pending_hits = 27662, Reservation_fails = 9977
	L1D_cache_core[22]: Access = 144071, Miss = 115575, Miss_rate = 0.802, Pending_hits = 28033, Reservation_fails = 8719
	L1D_cache_core[23]: Access = 150823, Miss = 121780, Miss_rate = 0.807, Pending_hits = 28597, Reservation_fails = 8455
	L1D_cache_core[24]: Access = 137256, Miss = 110799, Miss_rate = 0.807, Pending_hits = 25947, Reservation_fails = 10985
	L1D_cache_core[25]: Access = 150896, Miss = 122201, Miss_rate = 0.810, Pending_hits = 28250, Reservation_fails = 8074
	L1D_cache_core[26]: Access = 150954, Miss = 121883, Miss_rate = 0.807, Pending_hits = 28625, Reservation_fails = 8830
	L1D_cache_core[27]: Access = 142339, Miss = 115282, Miss_rate = 0.810, Pending_hits = 26637, Reservation_fails = 9335
	L1D_cache_core[28]: Access = 142334, Miss = 114910, Miss_rate = 0.807, Pending_hits = 26896, Reservation_fails = 7212
	L1D_cache_core[29]: Access = 150212, Miss = 121270, Miss_rate = 0.807, Pending_hits = 28499, Reservation_fails = 10114
	L1D_total_cache_accesses = 4346519
	L1D_total_cache_misses = 3507788
	L1D_total_cache_miss_rate = 0.8070
	L1D_total_cache_pending_hits = 824524
	L1D_total_cache_reservation_fails = 255352
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 824524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 961638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2494891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 824524
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 36546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4282415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64104

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 251651
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3701
ctas_completed 2568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32764, 39330, 39330, 39330, 39330, 39330, 39330, 33580, 30660, 35910, 35910, 35910, 35910, 35910, 35910, 30660, 32120, 37620, 37620, 37620, 37620, 37620, 37620, 32120, 29200, 34200, 34200, 34200, 34200, 33542, 33542, 28792, 
gpgpu_n_tot_thrd_icount = 1082533888
gpgpu_n_tot_w_icount = 33829184
gpgpu_n_stall_shd_mem = 734313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3456529
gpgpu_n_mem_write_global = 64104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26928000
gpgpu_n_store_insn = 400000
gpgpu_n_shmem_insn = 157888000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4601856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733783
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2570942	W0_Idle:306367	W0_Scoreboard:57709555	W1:66560	W2:71824	W3:66560	W4:66560	W5:66560	W6:66560	W7:66560	W8:66560	W9:66560	W10:66560	W11:66560	W12:66560	W13:66560	W14:153744	W15:133120	W16:133120	W17:133120	W18:133120	W19:133120	W20:133120	W21:133120	W22:133120	W23:133120	W24:133120	W25:133120	W26:133120	W27:133120	W28:133120	W29:133120	W30:133120	W31:133120	W32:30541856
single_issue_nums: WS0:8137296	WS1:8777296	WS2:8777296	WS3:8137296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27652232 {8:3456529,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2564160 {40:64104,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138261160 {40:3456529,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512832 {8:64104,}
maxmflatency = 644 
max_icnt2mem_latency = 246 
maxmrqlatency = 252 
max_icnt2sh_latency = 82 
averagemflatency = 341 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:1359412 	258611 	264191 	265979 	329978 	61574 	10910 	2918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	354380 	3157001 	9252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3436609 	71312 	12712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2695344 	636358 	159580 	26428 	2846 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        71        72        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        72        72        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        72        73        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        73        74        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        75        74        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     20750     20231     21297     21212     21548     20399     20584     20977     20395     20408     21410     21429     20400     20438     21365     21376 
dram[1]:     20235     20204     21202     21276     20391     20382     20955     20963     20392     20395     21427     21417     20181     20122     21374     21354 
dram[2]:     20380     20380     21285     21277     20382     21635     20779     20778     20404     20253     21417     21436     20413     20136     21355     21492 
dram[3]:     20372     21438     21343     19835     21317     21273     20781     20766     20142     20160     20161     20162     21668     21381     21499     21502 
dram[4]:     21592     21609     19843     19843     21284     21290     20816     21851     21574     21317     20158     20052     21349     21372     21488     21634 
dram[5]:     21616     21649     19843     19907     21593     21581     21858     21829     21316     21307     20057     20055     21436     21507     20845     21639 
dram[6]:     21779     21395     19972     19984     21579     21605     20412     20395     21283     21301     20052     20050     21500     21740     21633     21661 
dram[7]:     22666     21414     20311     20305     21614     21501     20406     20419     21308     21529     20058     20118     21741     21769     21655     20687 
dram[8]:     21412     21409     20292     20154     21498     21550     20340     21423     22386     22400     20111     20126     21721     21673     20686     20701 
dram[9]:     21407     21395     20157     20153     20336     20358     21428     21149     22401     21529     20137     20803     21672     21014     20707     20695 
dram[10]:     21416     21202     20139     20449     20540     20524     21329     21326     21515     20783     20702     20301     21033     21039     20679     20682 
dram[11]:     20295     20365     20335     20277     20533     20542     21569     21514     20788     20627     20808     20127     21063     21076     21316     21310 
average row accesses per activate:
dram[0]: 28.253700 27.897490 26.794769 26.691999 28.195330 27.924528 29.649553 29.417219 27.205339 26.715151 28.597849 28.845987 26.969450 27.288065 28.361111 28.852495 
dram[1]: 27.278118 27.271984 27.140530 27.148676 28.415779 29.399559 29.263737 29.480089 27.057261 27.245361 27.811716 27.995789 27.598753 27.318930 28.540773 28.584946 
dram[2]: 27.345604 27.889584 27.255623 26.545816 28.579399 28.700432 29.646667 29.423841 26.932791 26.362551 28.523605 28.867392 27.151329 27.794979 27.621622 28.287233 
dram[3]: 28.253700 27.997904 26.673347 26.736948 28.444445 28.334044 29.556541 29.626667 26.037401 26.657948 27.627859 27.067209 27.452478 27.897058 28.246284 28.551502 
dram[4]: 26.753508 27.331289 26.854839 27.095528 28.963043 28.359575 29.774050 30.695852 27.116804 26.469999 27.393814 27.739040 27.855347 27.724426 28.648706 28.627155 
dram[5]: 26.825302 27.391394 27.231083 26.804829 28.424307 28.154333 30.040632 29.707590 25.931507 25.990177 27.442148 27.659044 28.191082 27.849056 29.028446 29.300220 
dram[6]: 26.715431 26.781124 27.252048 27.128309 28.844156 28.700432 29.845291 30.160997 25.526922 26.541082 27.730688 26.686117 27.788702 27.928421 29.002184 28.627155 
dram[7]: 27.097363 26.781563 27.301229 27.272541 28.826839 29.223684 29.577778 29.771812 26.600401 26.866125 27.796646 27.517599 27.962105 28.344017 29.166666 29.778027 
dram[8]: 27.709543 27.507217 26.856855 27.303278 29.752232 29.294506 29.303965 29.738840 27.307217 26.560242 27.223360 27.171780 28.071882 28.568966 29.526667 28.952070 
dram[9]: 27.839249 27.650103 27.311476 26.889112 29.259340 29.026144 30.235828 29.896860 27.684101 27.190966 27.539419 27.917894 28.038055 27.406185 28.800434 28.930283 
dram[10]: 26.658001 27.905857 27.271984 27.715178 28.704741 28.392324 30.252274 29.648108 26.989817 27.255144 27.429752 27.184050 27.520746 27.621622 28.841648 28.580645 
dram[11]: 27.832985 27.652174 26.959515 27.002024 28.597849 28.615053 30.158371 30.530893 27.309278 27.040899 27.322382 27.335390 27.884455 27.722338 28.109936 28.317698 
average row locality = 2553573/91345 = 27.955257
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13288     13259     13260     13289     13232     13272     13235     13278     13187     13162     13234     13234     13178     13198     13209     13237 
dram[1]:     13263     13260     13269     13273     13279     13270     13267     13277     13169     13155     13230     13234     13211     13213     13236     13228 
dram[2]:     13296     13311     13271     13269     13270     13269     13293     13281     13161     13171     13228     13215     13213     13222     13222     13231 
dram[3]:     13288     13283     13253     13258     13264     13269     13282     13284     13164     13186     13225     13226     13223     13215     13240     13241 
dram[4]:     13278     13293     13263     13275     13275     13281     13261     13274     13170     13172     13222     13223     13223     13216     13229     13219 
dram[5]:     13287     13295     13260     13266     13283     13269     13260     13261     13188     13166     13218     13240     13214     13220     13202     13209 
dram[6]:     13259     13265     13243     13264     13278     13269     13263     13253     13211     13181     13219     13199     13219     13202     13219     13219 
dram[7]:     13287     13292     13267     13253     13270     13278     13262     13260     13184     13182     13195     13227     13218     13201     13236     13217 
dram[8]:     13284     13269     13265     13268     13281     13281     13256     13275     13181     13164     13221     13223     13214     13192     13223     13225 
dram[9]:     13263     13283     13272     13281     13265     13275     13286     13286     13170     13179     13210     13197     13198     13228     13213     13215 
dram[10]:     13257     13267     13280     13275     13271     13268     13263     13264     13189     13183     13212     13229     13201     13222     13232     13226 
dram[11]:     13260     13284     13262     13283     13250     13258     13282     13294     13182     13160     13242     13221     13209     13215     13232     13217 
total dram reads = 2542047
bank skew: 13311/13155 = 1.01
chip skew: 211923/211752 = 1.00
number of total write accesses:
dram[0]:       304       304       228       228       192       192       192       192       248       248       256       256       256       256       256       256 
dram[1]:       304       304       228       228       192       192       192       192       242       236       256       256       256       256       256       256 
dram[2]:       304       304       228       228       192       192       192       192       252       252       256       256       256       256       256       256 
dram[3]:       296       288       228       228       192       192       192       192       252       252       256       256       256       256       256       256 
dram[4]:       288       288       228       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[5]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[6]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[7]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[8]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[9]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[10]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
dram[11]:       288       288       224       224       192       192       192       192       252       252       256       256       256       256       256       256 
total dram writes = 46090
bank skew: 304/192 = 1.58
chip skew: 3872/3832 = 1.01
average mf latency per bank:
dram[0]:        464       464       464       467       463       465       462       462       464       463       465       466       464       466       460       461
dram[1]:        463       464       467       467       465       467       462       464       463       465       463       464       463       462       461       461
dram[2]:        464       464       465       466       465       464       464       463       463       463       465       467       462       464       460       461
dram[3]:        463       462       467       468       464       466       462       464       462       465       466       464       464       463       460       461
dram[4]:        462       464       464       465       465       464       464       464       465       464       465       467       460       463       460       460
dram[5]:        464       463       466       467       462       464       463       464       462       462       466       466       464       464       460       462
dram[6]:        462       464       467       466       465       466       464       465       464       465       463       466       462       462       460       461
dram[7]:        463       465       465       466       463       463       463       464       462       462       466       467       463       465       460       461
dram[8]:        462       462       467       467       464       465       463       465       462       466       465       464       463       463       461       461
dram[9]:        463       465       464       465       465       463       463       463       464       463       464       466       461       463       461       461
dram[10]:        464       463       464       467       463       466       462       464       463       463       465       464       465       464       460       461
dram[11]:        462       463       466       464       466       466       464       463       465       465       462       465       461       462       459       460
maximum mf latency per bank:
dram[0]:        539       549       634       637       469       458       461       466       542       549       608       625       484       488       472       465
dram[1]:        546       552       634       636       462       482       443       465       522       535       612       627       479       477       472       487
dram[2]:        543       543       632       632       491       588       457       461       537       538       634       644       473       484       496       545
dram[3]:        544       544       632       630       552       531       447       520       538       546       632       636       490       615       509       497
dram[4]:        543       536       627       621       533       544       480       497       533       541       618       634       484       497       489       483
dram[5]:        548       542       625       629       487       494       461       499       538       549       629       635       533       485       513       601
dram[6]:        542       552       615       617       485       460       497       468       550       543       638       632       490       515       556       527
dram[7]:        556       559       610       624       478       478       480       461       527       538       609       633       493       477       476       472
dram[8]:        543       540       615       616       448       474       477       501       541       537       611       636       462       461       465       468
dram[9]:        557       550       621       620       450       484       450       488       529       528       608       627       458       476       462       487
dram[10]:        540       545       622       623       462       462       539       449       533       528       618       626       506       540       516       518
dram[11]:        550       550       626       625       454       497       481       465       541       524       617       617       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971321 n_act=7615 n_pre=7599 n_ref_event=4572360550251980812 n_req=212718 n_rd=211752 n_rd_L2_A=0 n_write=0 n_wr_bk=3864 bw_util=0.3917
n_activity=1422041 dram_eff=0.6065
bk0: 13288a 2098990i bk1: 13259a 2096244i bk2: 13260a 2100089i bk3: 13289a 2095525i bk4: 13232a 2101476i bk5: 13272a 2099151i bk6: 13235a 2103070i bk7: 13278a 2099222i bk8: 13187a 2099307i bk9: 13162a 2096946i bk10: 13234a 2099772i bk11: 13234a 2098003i bk12: 13178a 2100349i bk13: 13198a 2096617i bk14: 13209a 2102116i bk15: 13237a 2100054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964220
Row_Buffer_Locality_read = 0.965913
Row_Buffer_Locality_write = 0.593168
Bank_Level_Parallism = 1.805347
Bank_Level_Parallism_Col = 1.800792
Bank_Level_Parallism_Ready = 1.197476
write_to_read_ratio_blp_rw_average = 0.042055
GrpLevelPara = 1.653822 

BW Util details:
bwutil = 0.391675 
total_CMD = 2201987 
util_bw = 862464 
Wasted_Col = 197909 
Wasted_Row = 63333 
Idle = 1078281 

BW Util Bottlenecks: 
RCDc_limit = 102681 
RCDWRc_limit = 2325 
WTRc_limit = 11568 
RTWc_limit = 21053 
CCDLc_limit = 116296 
rwq = 0 
CCDLc_limit_alone = 113999 
WTRc_limit_alone = 11030 
RTWc_limit_alone = 19294 

Commands details: 
total_CMD = 2201987 
n_nop = 1971321 
Read = 211752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3864 
n_act = 7615 
n_pre = 7599 
n_ref = 4572360550251980812 
n_req = 212718 
total_req = 215616 

Dual Bus Interface Util: 
issued_total_row = 15214 
issued_total_col = 215616 
Row_Bus_Util =  0.006909 
CoL_Bus_Util = 0.097919 
Either_Row_CoL_Bus_Util = 0.104754 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.000711 
queue_avg = 1.539015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.53901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971240 n_act=7618 n_pre=7602 n_ref_event=7737782745945290801 n_req=212797 n_rd=211834 n_rd_L2_A=0 n_write=0 n_wr_bk=3846 bw_util=0.3918
n_activity=1425050 dram_eff=0.6054
bk0: 13263a 2098276i bk1: 13260a 2096704i bk2: 13269a 2100497i bk3: 13273a 2096962i bk4: 13279a 2102583i bk5: 13270a 2101428i bk6: 13267a 2104183i bk7: 13277a 2101170i bk8: 13169a 2102066i bk9: 13155a 2098465i bk10: 13230a 2100029i bk11: 13234a 2096913i bk12: 13211a 2100128i bk13: 13213a 2098018i bk14: 13236a 2101021i bk15: 13228a 2098366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964219
Row_Buffer_Locality_read = 0.965822
Row_Buffer_Locality_write = 0.611630
Bank_Level_Parallism = 1.794974
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.193332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391792 
total_CMD = 2201987 
util_bw = 862720 
Wasted_Col = 197862 
Wasted_Row = 64019 
Idle = 1077386 

BW Util Bottlenecks: 
RCDc_limit = 103665 
RCDWRc_limit = 2214 
WTRc_limit = 9354 
RTWc_limit = 20138 
CCDLc_limit = 116583 
rwq = 0 
CCDLc_limit_alone = 114668 
WTRc_limit_alone = 8944 
RTWc_limit_alone = 18633 

Commands details: 
total_CMD = 2201987 
n_nop = 1971240 
Read = 211834 
Write = 0 
L2_Alloc = 0 
L2_WB = 3846 
n_act = 7618 
n_pre = 7602 
n_ref = 7737782745945290801 
n_req = 212797 
total_req = 215680 

Dual Bus Interface Util: 
issued_total_row = 15220 
issued_total_col = 215680 
Row_Bus_Util =  0.006912 
CoL_Bus_Util = 0.097948 
Either_Row_CoL_Bus_Util = 0.104790 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.000663 
queue_avg = 1.542346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971090 n_act=7634 n_pre=7618 n_ref_event=7737782745945290801 n_req=212891 n_rd=211923 n_rd_L2_A=0 n_write=0 n_wr_bk=3872 bw_util=0.392
n_activity=1426498 dram_eff=0.6051
bk0: 13296a 2099512i bk1: 13311a 2096520i bk2: 13271a 2099686i bk3: 13269a 2096027i bk4: 13270a 2103028i bk5: 13269a 2099736i bk6: 13293a 2102792i bk7: 13281a 2100103i bk8: 13161a 2100926i bk9: 13171a 2096996i bk10: 13228a 2101010i bk11: 13215a 2099086i bk12: 13213a 2101084i bk13: 13222a 2097494i bk14: 13222a 2101132i bk15: 13231a 2098347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964160
Row_Buffer_Locality_read = 0.965837
Row_Buffer_Locality_write = 0.597107
Bank_Level_Parallism = 1.791709
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.190991
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392000 
total_CMD = 2201987 
util_bw = 863180 
Wasted_Col = 200251 
Wasted_Row = 64473 
Idle = 1074083 

BW Util Bottlenecks: 
RCDc_limit = 104524 
RCDWRc_limit = 2598 
WTRc_limit = 10972 
RTWc_limit = 20498 
CCDLc_limit = 117330 
rwq = 0 
CCDLc_limit_alone = 115131 
WTRc_limit_alone = 10512 
RTWc_limit_alone = 18759 

Commands details: 
total_CMD = 2201987 
n_nop = 1971090 
Read = 211923 
Write = 0 
L2_Alloc = 0 
L2_WB = 3872 
n_act = 7634 
n_pre = 7618 
n_ref = 7737782745945290801 
n_req = 212891 
total_req = 215795 

Dual Bus Interface Util: 
issued_total_row = 15252 
issued_total_col = 215795 
Row_Bus_Util =  0.006926 
CoL_Bus_Util = 0.098000 
Either_Row_CoL_Bus_Util = 0.104858 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000650 
queue_avg = 1.571609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971068 n_act=7664 n_pre=7648 n_ref_event=3255307777713450285 n_req=212865 n_rd=211901 n_rd_L2_A=0 n_write=0 n_wr_bk=3848 bw_util=0.3919
n_activity=1426023 dram_eff=0.6052
bk0: 13288a 2099955i bk1: 13283a 2097698i bk2: 13253a 2099959i bk3: 13258a 2096986i bk4: 13264a 2103287i bk5: 13269a 2100047i bk6: 13282a 2102917i bk7: 13284a 2099915i bk8: 13164a 2099762i bk9: 13186a 2096186i bk10: 13225a 2099667i bk11: 13226a 2097469i bk12: 13223a 2099324i bk13: 13215a 2096115i bk14: 13240a 2101533i bk15: 13241a 2098481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964015
Row_Buffer_Locality_read = 0.965701
Row_Buffer_Locality_write = 0.593361
Bank_Level_Parallism = 1.798603
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.190260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391917 
total_CMD = 2201987 
util_bw = 862996 
Wasted_Col = 199493 
Wasted_Row = 63849 
Idle = 1075649 

BW Util Bottlenecks: 
RCDc_limit = 104361 
RCDWRc_limit = 2501 
WTRc_limit = 11288 
RTWc_limit = 21588 
CCDLc_limit = 116875 
rwq = 0 
CCDLc_limit_alone = 114483 
WTRc_limit_alone = 10742 
RTWc_limit_alone = 19742 

Commands details: 
total_CMD = 2201987 
n_nop = 1971068 
Read = 211901 
Write = 0 
L2_Alloc = 0 
L2_WB = 3848 
n_act = 7664 
n_pre = 7648 
n_ref = 3255307777713450285 
n_req = 212865 
total_req = 215749 

Dual Bus Interface Util: 
issued_total_row = 15312 
issued_total_col = 215749 
Row_Bus_Util =  0.006954 
CoL_Bus_Util = 0.097979 
Either_Row_CoL_Bus_Util = 0.104868 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000615 
queue_avg = 1.568248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971168 n_act=7627 n_pre=7611 n_ref_event=3255307777713450285 n_req=212833 n_rd=211874 n_rd_L2_A=0 n_write=0 n_wr_bk=3836 bw_util=0.3918
n_activity=1426416 dram_eff=0.6049
bk0: 13278a 2098924i bk1: 13293a 2096545i bk2: 13263a 2101283i bk3: 13275a 2098637i bk4: 13275a 2102901i bk5: 13281a 2099307i bk6: 13261a 2104216i bk7: 13274a 2101683i bk8: 13170a 2098602i bk9: 13172a 2096528i bk10: 13222a 2100150i bk11: 13223a 2097065i bk12: 13223a 2099456i bk13: 13216a 2097249i bk14: 13229a 2101273i bk15: 13219a 2098038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964183
Row_Buffer_Locality_read = 0.965758
Row_Buffer_Locality_write = 0.616267
Bank_Level_Parallism = 1.798656
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391846 
total_CMD = 2201987 
util_bw = 862840 
Wasted_Col = 198766 
Wasted_Row = 63756 
Idle = 1076625 

BW Util Bottlenecks: 
RCDc_limit = 103351 
RCDWRc_limit = 2182 
WTRc_limit = 10740 
RTWc_limit = 20712 
CCDLc_limit = 117433 
rwq = 0 
CCDLc_limit_alone = 115029 
WTRc_limit_alone = 10199 
RTWc_limit_alone = 18849 

Commands details: 
total_CMD = 2201987 
n_nop = 1971168 
Read = 211874 
Write = 0 
L2_Alloc = 0 
L2_WB = 3836 
n_act = 7627 
n_pre = 7611 
n_ref = 3255307777713450285 
n_req = 212833 
total_req = 215710 

Dual Bus Interface Util: 
issued_total_row = 15238 
issued_total_col = 215710 
Row_Bus_Util =  0.006920 
CoL_Bus_Util = 0.097962 
Either_Row_CoL_Bus_Util = 0.104823 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000559 
queue_avg = 1.546654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54665
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971162 n_act=7652 n_pre=7636 n_ref_event=3255307777713450285 n_req=212796 n_rd=211838 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3918
n_activity=1424732 dram_eff=0.6055
bk0: 13287a 2099171i bk1: 13295a 2096385i bk2: 13260a 2100598i bk3: 13266a 2097404i bk4: 13283a 2103724i bk5: 13269a 2100845i bk6: 13260a 2103333i bk7: 13261a 2099331i bk8: 13188a 2098601i bk9: 13166a 2096094i bk10: 13218a 2099003i bk11: 13240a 2097157i bk12: 13214a 2100352i bk13: 13220a 2096698i bk14: 13202a 2101374i bk15: 13209a 2098205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964059
Row_Buffer_Locality_read = 0.965672
Row_Buffer_Locality_write = 0.607516
Bank_Level_Parallism = 1.799108
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193133
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391773 
total_CMD = 2201987 
util_bw = 862680 
Wasted_Col = 199774 
Wasted_Row = 63887 
Idle = 1075646 

BW Util Bottlenecks: 
RCDc_limit = 103486 
RCDWRc_limit = 2290 
WTRc_limit = 10840 
RTWc_limit = 21827 
CCDLc_limit = 117652 
rwq = 0 
CCDLc_limit_alone = 115143 
WTRc_limit_alone = 10275 
RTWc_limit_alone = 19883 

Commands details: 
total_CMD = 2201987 
n_nop = 1971162 
Read = 211838 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7652 
n_pre = 7636 
n_ref = 3255307777713450285 
n_req = 212796 
total_req = 215670 

Dual Bus Interface Util: 
issued_total_row = 15288 
issued_total_col = 215670 
Row_Bus_Util =  0.006943 
CoL_Bus_Util = 0.097943 
Either_Row_CoL_Bus_Util = 0.104826 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000576 
queue_avg = 1.561817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971240 n_act=7663 n_pre=7647 n_ref_event=3255307777713450285 n_req=212721 n_rd=211763 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3916
n_activity=1426811 dram_eff=0.6044
bk0: 13259a 2098660i bk1: 13265a 2096598i bk2: 13243a 2101029i bk3: 13264a 2097571i bk4: 13278a 2103354i bk5: 13269a 2100447i bk6: 13263a 2104852i bk7: 13253a 2101800i bk8: 13211a 2098832i bk9: 13181a 2096654i bk10: 13219a 2100827i bk11: 13199a 2095885i bk12: 13219a 2098528i bk13: 13202a 2097466i bk14: 13219a 2101390i bk15: 13219a 2098012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963995
Row_Buffer_Locality_read = 0.965556
Row_Buffer_Locality_write = 0.618998
Bank_Level_Parallism = 1.796823
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.191483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391637 
total_CMD = 2201987 
util_bw = 862380 
Wasted_Col = 199752 
Wasted_Row = 64186 
Idle = 1075669 

BW Util Bottlenecks: 
RCDc_limit = 104261 
RCDWRc_limit = 2434 
WTRc_limit = 11024 
RTWc_limit = 20132 
CCDLc_limit = 116935 
rwq = 0 
CCDLc_limit_alone = 114538 
WTRc_limit_alone = 10467 
RTWc_limit_alone = 18292 

Commands details: 
total_CMD = 2201987 
n_nop = 1971240 
Read = 211763 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7663 
n_pre = 7647 
n_ref = 3255307777713450285 
n_req = 212721 
total_req = 215595 

Dual Bus Interface Util: 
issued_total_row = 15310 
issued_total_col = 215595 
Row_Bus_Util =  0.006953 
CoL_Bus_Util = 0.097909 
Either_Row_CoL_Bus_Util = 0.104790 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.000685 
queue_avg = 1.562714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56271
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971340 n_act=7583 n_pre=7567 n_ref_event=3255307777713450285 n_req=212787 n_rd=211829 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3918
n_activity=1424662 dram_eff=0.6055
bk0: 13287a 2098707i bk1: 13292a 2093664i bk2: 13267a 2100320i bk3: 13253a 2098265i bk4: 13270a 2103708i bk5: 13278a 2101249i bk6: 13262a 2103410i bk7: 13260a 2101539i bk8: 13184a 2099560i bk9: 13182a 2095945i bk10: 13195a 2100650i bk11: 13227a 2094952i bk12: 13218a 2099369i bk13: 13201a 2097011i bk14: 13236a 2103049i bk15: 13217a 2101611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964382
Row_Buffer_Locality_read = 0.965906
Row_Buffer_Locality_write = 0.627349
Bank_Level_Parallism = 1.796320
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.192696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391757 
total_CMD = 2201987 
util_bw = 862644 
Wasted_Col = 199432 
Wasted_Row = 63176 
Idle = 1076735 

BW Util Bottlenecks: 
RCDc_limit = 103668 
RCDWRc_limit = 2145 
WTRc_limit = 11041 
RTWc_limit = 21234 
CCDLc_limit = 116846 
rwq = 0 
CCDLc_limit_alone = 114371 
WTRc_limit_alone = 10460 
RTWc_limit_alone = 19340 

Commands details: 
total_CMD = 2201987 
n_nop = 1971340 
Read = 211829 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7583 
n_pre = 7567 
n_ref = 3255307777713450285 
n_req = 212787 
total_req = 215661 

Dual Bus Interface Util: 
issued_total_row = 15150 
issued_total_col = 215661 
Row_Bus_Util =  0.006880 
CoL_Bus_Util = 0.097939 
Either_Row_CoL_Bus_Util = 0.104745 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.000711 
queue_avg = 1.536980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.53698
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971391 n_act=7566 n_pre=7550 n_ref_event=3255307777713450285 n_req=212780 n_rd=211822 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3917
n_activity=1423159 dram_eff=0.6061
bk0: 13284a 2099703i bk1: 13269a 2095626i bk2: 13265a 2101504i bk3: 13268a 2098835i bk4: 13281a 2103449i bk5: 13281a 2099525i bk6: 13256a 2104970i bk7: 13275a 2101616i bk8: 13181a 2100062i bk9: 13164a 2095187i bk10: 13221a 2098632i bk11: 13223a 2096749i bk12: 13214a 2100349i bk13: 13192a 2099066i bk14: 13223a 2102543i bk15: 13225a 2099310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964461
Row_Buffer_Locality_read = 0.965976
Row_Buffer_Locality_write = 0.629436
Bank_Level_Parallism = 1.793762
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.192635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391744 
total_CMD = 2201987 
util_bw = 862616 
Wasted_Col = 199094 
Wasted_Row = 63294 
Idle = 1076983 

BW Util Bottlenecks: 
RCDc_limit = 103963 
RCDWRc_limit = 2058 
WTRc_limit = 10966 
RTWc_limit = 20586 
CCDLc_limit = 117402 
rwq = 0 
CCDLc_limit_alone = 115098 
WTRc_limit_alone = 10399 
RTWc_limit_alone = 18849 

Commands details: 
total_CMD = 2201987 
n_nop = 1971391 
Read = 211822 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7566 
n_pre = 7550 
n_ref = 3255307777713450285 
n_req = 212780 
total_req = 215654 

Dual Bus Interface Util: 
issued_total_row = 15116 
issued_total_col = 215654 
Row_Bus_Util =  0.006865 
CoL_Bus_Util = 0.097936 
Either_Row_CoL_Bus_Util = 0.104722 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.000755 
queue_avg = 1.533926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53393
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971397 n_act=7551 n_pre=7535 n_ref_event=3255307777713450285 n_req=212779 n_rd=211821 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3917
n_activity=1421700 dram_eff=0.6067
bk0: 13263a 2097455i bk1: 13283a 2094121i bk2: 13272a 2100353i bk3: 13281a 2095910i bk4: 13265a 2104202i bk5: 13275a 2100239i bk6: 13286a 2103625i bk7: 13286a 2100962i bk8: 13170a 2101164i bk9: 13179a 2097783i bk10: 13210a 2100712i bk11: 13197a 2097344i bk12: 13198a 2099984i bk13: 13228a 2096958i bk14: 13213a 2102572i bk15: 13215a 2099251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964531
Row_Buffer_Locality_read = 0.966033
Row_Buffer_Locality_write = 0.632568
Bank_Level_Parallism = 1.801545
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391743 
total_CMD = 2201987 
util_bw = 862612 
Wasted_Col = 197100 
Wasted_Row = 63497 
Idle = 1078778 

BW Util Bottlenecks: 
RCDc_limit = 102783 
RCDWRc_limit = 2107 
WTRc_limit = 11147 
RTWc_limit = 20854 
CCDLc_limit = 116513 
rwq = 0 
CCDLc_limit_alone = 113975 
WTRc_limit_alone = 10518 
RTWc_limit_alone = 18945 

Commands details: 
total_CMD = 2201987 
n_nop = 1971397 
Read = 211821 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7551 
n_pre = 7535 
n_ref = 3255307777713450285 
n_req = 212779 
total_req = 215653 

Dual Bus Interface Util: 
issued_total_row = 15086 
issued_total_col = 215653 
Row_Bus_Util =  0.006851 
CoL_Bus_Util = 0.097936 
Either_Row_CoL_Bus_Util = 0.104719 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000646 
queue_avg = 1.522494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52249
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971285 n_act=7613 n_pre=7597 n_ref_event=3255307777713450285 n_req=212797 n_rd=211839 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3918
n_activity=1426266 dram_eff=0.6049
bk0: 13257a 2097341i bk1: 13267a 2095735i bk2: 13280a 2100194i bk3: 13275a 2098126i bk4: 13271a 2104578i bk5: 13268a 2101969i bk6: 13263a 2104070i bk7: 13264a 2101306i bk8: 13189a 2100452i bk9: 13183a 2096748i bk10: 13212a 2098674i bk11: 13229a 2095834i bk12: 13201a 2100658i bk13: 13222a 2097833i bk14: 13232a 2102035i bk15: 13226a 2099074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964243
Row_Buffer_Locality_read = 0.965823
Row_Buffer_Locality_write = 0.614823
Bank_Level_Parallism = 1.797321
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.188308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391775 
total_CMD = 2201987 
util_bw = 862684 
Wasted_Col = 199952 
Wasted_Row = 62916 
Idle = 1076435 

BW Util Bottlenecks: 
RCDc_limit = 103533 
RCDWRc_limit = 2280 
WTRc_limit = 10946 
RTWc_limit = 21834 
CCDLc_limit = 117678 
rwq = 0 
CCDLc_limit_alone = 115228 
WTRc_limit_alone = 10401 
RTWc_limit_alone = 19929 

Commands details: 
total_CMD = 2201987 
n_nop = 1971285 
Read = 211839 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7613 
n_pre = 7597 
n_ref = 3255307777713450285 
n_req = 212797 
total_req = 215671 

Dual Bus Interface Util: 
issued_total_row = 15210 
issued_total_col = 215671 
Row_Bus_Util =  0.006907 
CoL_Bus_Util = 0.097944 
Either_Row_CoL_Bus_Util = 0.104770 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.000776 
queue_avg = 1.533779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.53378
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2201987 n_nop=1971246 n_act=7607 n_pre=7591 n_ref_event=7310313499448795487 n_req=212809 n_rd=211851 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.3918
n_activity=1421221 dram_eff=0.607
bk0: 13260a 2098661i bk1: 13284a 2094052i bk2: 13262a 2099272i bk3: 13283a 2096730i bk4: 13250a 2104227i bk5: 13258a 2100601i bk6: 13282a 2104438i bk7: 13294a 2102298i bk8: 13182a 2100722i bk9: 13160a 2098075i bk10: 13242a 2099238i bk11: 13221a 2096252i bk12: 13209a 2100726i bk13: 13215a 2098797i bk14: 13232a 2102842i bk15: 13217a 2098983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964273
Row_Buffer_Locality_read = 0.965886
Row_Buffer_Locality_write = 0.607516
Bank_Level_Parallism = 1.795515
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.184433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391797 
total_CMD = 2201987 
util_bw = 862732 
Wasted_Col = 198277 
Wasted_Row = 63446 
Idle = 1077532 

BW Util Bottlenecks: 
RCDc_limit = 102568 
RCDWRc_limit = 2327 
WTRc_limit = 10064 
RTWc_limit = 21438 
CCDLc_limit = 117902 
rwq = 0 
CCDLc_limit_alone = 115735 
WTRc_limit_alone = 9601 
RTWc_limit_alone = 19734 

Commands details: 
total_CMD = 2201987 
n_nop = 1971246 
Read = 211851 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 7607 
n_pre = 7591 
n_ref = 7310313499448795487 
n_req = 212809 
total_req = 215683 

Dual Bus Interface Util: 
issued_total_row = 15198 
issued_total_col = 215683 
Row_Bus_Util =  0.006902 
CoL_Bus_Util = 0.097949 
Either_Row_CoL_Bus_Util = 0.104788 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000607 
queue_avg = 1.529463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146536, Miss = 107919, Miss_rate = 0.736, Pending_hits = 25404, Reservation_fails = 0
L2_cache_bank[1]: Access = 146744, Miss = 108025, Miss_rate = 0.736, Pending_hits = 25517, Reservation_fails = 0
L2_cache_bank[2]: Access = 146694, Miss = 108012, Miss_rate = 0.736, Pending_hits = 25455, Reservation_fails = 0
L2_cache_bank[3]: Access = 146723, Miss = 107990, Miss_rate = 0.736, Pending_hits = 25565, Reservation_fails = 0
L2_cache_bank[4]: Access = 146777, Miss = 108050, Miss_rate = 0.736, Pending_hits = 25542, Reservation_fails = 0
L2_cache_bank[5]: Access = 146723, Miss = 108065, Miss_rate = 0.737, Pending_hits = 25415, Reservation_fails = 0
L2_cache_bank[6]: Access = 146717, Miss = 108027, Miss_rate = 0.736, Pending_hits = 25412, Reservation_fails = 0
L2_cache_bank[7]: Access = 146727, Miss = 108042, Miss_rate = 0.736, Pending_hits = 25484, Reservation_fails = 0
L2_cache_bank[8]: Access = 146696, Miss = 108001, Miss_rate = 0.736, Pending_hits = 25366, Reservation_fails = 0
L2_cache_bank[9]: Access = 146712, Miss = 108033, Miss_rate = 0.736, Pending_hits = 25368, Reservation_fails = 0
L2_cache_bank[10]: Access = 146699, Miss = 107992, Miss_rate = 0.736, Pending_hits = 25445, Reservation_fails = 0
L2_cache_bank[11]: Access = 146704, Miss = 108006, Miss_rate = 0.736, Pending_hits = 25486, Reservation_fails = 0
L2_cache_bank[12]: Access = 146668, Miss = 107991, Miss_rate = 0.736, Pending_hits = 25491, Reservation_fails = 0
L2_cache_bank[13]: Access = 146656, Miss = 107932, Miss_rate = 0.736, Pending_hits = 25526, Reservation_fails = 0
L2_cache_bank[14]: Access = 146710, Miss = 107999, Miss_rate = 0.736, Pending_hits = 25460, Reservation_fails = 0
L2_cache_bank[15]: Access = 146649, Miss = 107990, Miss_rate = 0.736, Pending_hits = 25564, Reservation_fails = 0
L2_cache_bank[16]: Access = 146699, Miss = 108005, Miss_rate = 0.736, Pending_hits = 25417, Reservation_fails = 0
L2_cache_bank[17]: Access = 146648, Miss = 107977, Miss_rate = 0.736, Pending_hits = 25477, Reservation_fails = 0
L2_cache_bank[18]: Access = 146626, Miss = 107957, Miss_rate = 0.736, Pending_hits = 25463, Reservation_fails = 0
L2_cache_bank[19]: Access = 146725, Miss = 108024, Miss_rate = 0.736, Pending_hits = 25490, Reservation_fails = 0
L2_cache_bank[20]: Access = 146664, Miss = 107985, Miss_rate = 0.736, Pending_hits = 25424, Reservation_fails = 0
L2_cache_bank[21]: Access = 146717, Miss = 108014, Miss_rate = 0.736, Pending_hits = 25501, Reservation_fails = 0
L2_cache_bank[22]: Access = 146733, Miss = 107999, Miss_rate = 0.736, Pending_hits = 25525, Reservation_fails = 0
L2_cache_bank[23]: Access = 146686, Miss = 108012, Miss_rate = 0.736, Pending_hits = 25527, Reservation_fails = 0
L2_total_cache_accesses = 3520633
L2_total_cache_misses = 2592047
L2_total_cache_miss_rate = 0.7362
L2_total_cache_pending_hits = 611324
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 611324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 637283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1904764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 611324
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3456529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=3520633
icnt_total_pkts_simt_to_mem=3520633
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3520633
Req_Network_cycles = 858658
Req_Network_injected_packets_per_cycle =       4.1002 
Req_Network_conflicts_per_cycle =       0.7911
Req_Network_conflicts_per_cycle_util =       0.8812
Req_Bank_Level_Parallism =       4.5672
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3658
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1708

Reply_Network_injected_packets_num = 3520633
Reply_Network_cycles = 858658
Reply_Network_injected_packets_per_cycle =        4.1002
Reply_Network_conflicts_per_cycle =        2.1269
Reply_Network_conflicts_per_cycle_util =       2.3860
Reply_Bank_Level_Parallism =       4.5996
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2115
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1367
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 4 min, 3 sec (11043 sec)
gpgpu_simulation_rate = 86166 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 8 is = 10000
Simulation cycle for kernel 8 is = 15000
Simulation cycle for kernel 8 is = 20000
Simulation cycle for kernel 8 is = 25000
Simulation cycle for kernel 8 is = 30000
Simulation cycle for kernel 8 is = 35000
Simulation cycle for kernel 8 is = 40000
Simulation cycle for kernel 8 is = 45000
Simulation cycle for kernel 8 is = 50000
Simulation cycle for kernel 8 is = 55000
Simulation cycle for kernel 8 is = 60000
Simulation cycle for kernel 8 is = 65000
Simulation cycle for kernel 8 is = 70000
Simulation cycle for kernel 8 is = 75000
Simulation cycle for kernel 8 is = 80000
Simulation cycle for kernel 8 is = 85000
Simulation cycle for kernel 8 is = 90000
Simulation cycle for kernel 8 is = 95000
Simulation cycle for kernel 8 is = 100000
Simulation cycle for kernel 8 is = 105000
Destroy streams for kernel 9: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 106903
gpu_sim_insn = 118942352
gpu_ipc =    1112.6194
gpu_tot_sim_cycle = 965561
gpu_tot_sim_insn = 1070481168
gpu_tot_ipc =    1108.6624
gpu_tot_issued_cta = 2889
gpu_occupancy = 92.1260% 
gpu_tot_occupancy = 91.4074% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1345
partiton_level_parallism_total  =       4.1040
partiton_level_parallism_util =       4.5960
partiton_level_parallism_util_total  =       4.5704
L2_BW  =     180.5956 GB/Sec
L2_BW_total  =     179.2610 GB/Sec
gpu_total_sim_rate=86197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 164989, Miss = 132491, Miss_rate = 0.803, Pending_hits = 32008, Reservation_fails = 10843
	L1D_cache_core[1]: Access = 165992, Miss = 133347, Miss_rate = 0.803, Pending_hits = 32147, Reservation_fails = 10349
	L1D_cache_core[2]: Access = 176542, Miss = 142956, Miss_rate = 0.810, Pending_hits = 33066, Reservation_fails = 9361
	L1D_cache_core[3]: Access = 162938, Miss = 131218, Miss_rate = 0.805, Pending_hits = 31217, Reservation_fails = 9857
	L1D_cache_core[4]: Access = 156037, Miss = 126367, Miss_rate = 0.810, Pending_hits = 29210, Reservation_fails = 9238
	L1D_cache_core[5]: Access = 164459, Miss = 133176, Miss_rate = 0.810, Pending_hits = 30798, Reservation_fails = 8887
	L1D_cache_core[6]: Access = 158612, Miss = 128061, Miss_rate = 0.807, Pending_hits = 30083, Reservation_fails = 9322
	L1D_cache_core[7]: Access = 168164, Miss = 135799, Miss_rate = 0.808, Pending_hits = 31870, Reservation_fails = 9210
	L1D_cache_core[8]: Access = 168122, Miss = 135410, Miss_rate = 0.805, Pending_hits = 32178, Reservation_fails = 9209
	L1D_cache_core[9]: Access = 165376, Miss = 133548, Miss_rate = 0.808, Pending_hits = 31339, Reservation_fails = 10361
	L1D_cache_core[10]: Access = 160957, Miss = 129971, Miss_rate = 0.807, Pending_hits = 30347, Reservation_fails = 9478
	L1D_cache_core[11]: Access = 170508, Miss = 138056, Miss_rate = 0.810, Pending_hits = 31949, Reservation_fails = 8801
	L1D_cache_core[12]: Access = 157503, Miss = 127186, Miss_rate = 0.808, Pending_hits = 29843, Reservation_fails = 8210
	L1D_cache_core[13]: Access = 157086, Miss = 126461, Miss_rate = 0.805, Pending_hits = 29983, Reservation_fails = 7984
	L1D_cache_core[14]: Access = 165272, Miss = 133802, Miss_rate = 0.810, Pending_hits = 30982, Reservation_fails = 8247
	L1D_cache_core[15]: Access = 158429, Miss = 127903, Miss_rate = 0.807, Pending_hits = 30043, Reservation_fails = 8460
	L1D_cache_core[16]: Access = 165303, Miss = 133835, Miss_rate = 0.810, Pending_hits = 30980, Reservation_fails = 10432
	L1D_cache_core[17]: Access = 159203, Miss = 128551, Miss_rate = 0.807, Pending_hits = 30181, Reservation_fails = 9175
	L1D_cache_core[18]: Access = 152453, Miss = 122053, Miss_rate = 0.801, Pending_hits = 29725, Reservation_fails = 9894
	L1D_cache_core[19]: Access = 152704, Miss = 122952, Miss_rate = 0.805, Pending_hits = 29277, Reservation_fails = 10137
	L1D_cache_core[20]: Access = 168035, Miss = 134972, Miss_rate = 0.803, Pending_hits = 32116, Reservation_fails = 10005
	L1D_cache_core[21]: Access = 166404, Miss = 134743, Miss_rate = 0.810, Pending_hits = 31171, Reservation_fails = 11486
	L1D_cache_core[22]: Access = 162793, Miss = 130733, Miss_rate = 0.803, Pending_hits = 31542, Reservation_fails = 9265
	L1D_cache_core[23]: Access = 169545, Miss = 136938, Miss_rate = 0.808, Pending_hits = 32106, Reservation_fails = 10282
	L1D_cache_core[24]: Access = 152574, Miss = 123201, Miss_rate = 0.807, Pending_hits = 28818, Reservation_fails = 11965
	L1D_cache_core[25]: Access = 171320, Miss = 138737, Miss_rate = 0.810, Pending_hits = 32078, Reservation_fails = 9118
	L1D_cache_core[26]: Access = 164570, Miss = 132907, Miss_rate = 0.808, Pending_hits = 31177, Reservation_fails = 9932
	L1D_cache_core[27]: Access = 161061, Miss = 130440, Miss_rate = 0.810, Pending_hits = 30146, Reservation_fails = 9923
	L1D_cache_core[28]: Access = 159354, Miss = 128690, Miss_rate = 0.808, Pending_hits = 30086, Reservation_fails = 8799
	L1D_cache_core[29]: Access = 165530, Miss = 133672, Miss_rate = 0.808, Pending_hits = 31370, Reservation_fails = 10831
	L1D_total_cache_accesses = 4891835
	L1D_total_cache_misses = 3948176
	L1D_total_cache_miss_rate = 0.8071
	L1D_total_cache_pending_hits = 927836
	L1D_total_cache_reservation_fails = 289061
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.147
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 927836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1082284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2808224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 927836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 41115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4819718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72117

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 284716
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4345
ctas_completed 2889, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
37144, 44460, 44460, 44460, 44460, 44460, 44460, 37960, 35040, 41040, 41040, 41040, 41040, 41040, 41040, 35040, 36500, 42750, 42750, 42750, 42750, 42750, 42750, 36500, 33580, 39330, 39330, 39330, 39330, 38672, 38672, 33172, 
gpgpu_n_tot_thrd_icount = 1217850624
gpgpu_n_tot_w_icount = 38057832
gpgpu_n_stall_shd_mem = 826577
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3890508
gpgpu_n_mem_write_global = 72117
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30294000
gpgpu_n_store_insn = 450000
gpgpu_n_shmem_insn = 177624000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 826047
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2884993	W0_Idle:348681	W0_Scoreboard:64825974	W1:74880	W2:80802	W3:74880	W4:74880	W5:74880	W6:74880	W7:74880	W8:74880	W9:74880	W10:74880	W11:74880	W12:74880	W13:74880	W14:172962	W15:149760	W16:149760	W17:149760	W18:149760	W19:149760	W20:149760	W21:149760	W22:149760	W23:149760	W24:149760	W25:149760	W26:149760	W27:149760	W28:149760	W29:149760	W30:149760	W31:149760	W32:34359588
single_issue_nums: WS0:9154458	WS1:9874458	WS2:9874458	WS3:9154458	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31124064 {8:3890508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2884680 {40:72117,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 155620320 {40:3890508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 576936 {8:72117,}
maxmflatency = 644 
max_icnt2mem_latency = 246 
maxmrqlatency = 252 
max_icnt2sh_latency = 82 
averagemflatency = 341 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:1533190 	290417 	295666 	297289 	371445 	70247 	12266 	3285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	401576 	3550525 	10524 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3867615 	80783 	14227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3033968 	717199 	179055 	29280 	3046 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        71        72        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        72        72        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        72        73        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        73        74        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        75        74        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     20750     20231     21297     21212     21548     20399     21118     21109     20395     20408     21410     21429     20400     20438     21365     21376 
dram[1]:     20235     20204     21202     21276     20391     20382     21109     21459     20392     20395     21427     21417     20181     20122     21374     21354 
dram[2]:     20380     20380     21285     21277     20382     21635     21113     20992     20404     20253     21417     21436     20413     20136     21355     21492 
dram[3]:     20372     21438     21343     19835     21317     21273     20993     20990     20142     20160     20161     20162     21668     21381     21499     21502 
dram[4]:     21592     21609     19843     19843     21284     21290     21011     21851     21574     21317     20158     20052     21349     21372     21488     21634 
dram[5]:     21616     21649     19843     19907     21593     21581     21858     21829     21316     21307     20057     20055     21436     21507     20845     21639 
dram[6]:     21779     21395     19972     19984     21579     21605     20412     20395     21283     21301     20052     20050     21500     21740     21633     21661 
dram[7]:     22666     21414     20311     20305     21614     21501     20406     20419     21308     21529     20058     20118     21741     21769     21655     20687 
dram[8]:     21412     21409     20292     20154     21498     21550     20340     21423     22386     22400     20111     20126     21721     21673     20686     20701 
dram[9]:     21407     21395     20157     20153     21263     21298     21428     21149     22401     21529     20137     20803     21672     21014     20707     20695 
dram[10]:     21416     21202     20139     20449     21307     21318     21329     21326     21515     20783     20702     20301     21033     21039     20679     20682 
dram[11]:     20295     20365     20335     20277     21288     21510     21569     21514     20788     20627     20808     20127     21063     21076     21316     21310 
average row accesses per activate:
dram[0]: 28.044777 27.886618 26.438162 26.362040 28.769230 28.517111 29.328768 29.125969 26.392225 26.119089 28.101313 28.467680 27.556377 27.847015 28.153120 28.523901 
dram[1]: 27.377737 27.374088 26.656584 26.808586 28.859615 29.996000 28.994209 29.174757 26.312170 26.188049 27.514706 27.678373 28.133711 27.875000 28.469465 28.405714 
dram[2]: 27.340000 27.879629 27.086800 26.461130 29.009670 29.120388 29.550098 29.478432 26.066433 25.809689 27.729630 28.331440 27.515654 28.154425 27.765364 28.244318 
dram[3]: 28.149813 28.072897 26.302284 26.454063 28.775433 28.785028 29.709486 29.774258 25.492308 25.659794 27.308393 26.967567 27.687037 28.088346 28.204159 28.644913 
dram[4]: 26.764706 27.129965 26.598579 27.177858 29.475443 28.919075 29.545275 30.657143 25.904514 25.460751 27.110508 27.174229 28.156309 27.828678 28.621881 28.714836 
dram[5]: 26.689165 27.186256 27.200001 26.586145 28.978764 28.680689 30.078156 29.902390 25.100840 25.148397 27.358318 27.534927 28.139360 27.940187 28.957199 29.424902 
dram[6]: 26.543364 26.507067 27.025316 26.906475 29.316406 29.069767 30.090179 30.364372 24.684818 25.481228 27.650646 26.726297 27.990637 28.224953 29.158512 29.042885 
dram[7]: 26.778967 26.370176 27.255009 27.236794 29.122330 29.597633 29.960079 29.896414 25.612350 25.921875 27.564575 27.260473 28.048780 28.228733 29.536634 29.969818 
dram[8]: 27.364298 27.433273 26.490265 26.876122 29.964071 29.557087 29.710892 29.984032 26.189474 25.534246 26.902878 26.958559 28.041275 28.644913 29.744511 29.111328 
dram[9]: 27.624310 27.557798 26.872532 26.602131 29.411764 29.314453 30.425100 30.128256 26.269365 26.141857 27.134302 27.466911 28.065790 27.607012 29.201962 29.091797 
dram[10]: 26.826475 27.635359 26.750000 27.380257 29.019342 28.680689 30.384615 29.904383 25.889082 26.101398 27.085144 26.820789 27.971910 28.114662 28.893412 28.883720 
dram[11]: 27.669743 27.410583 26.352112 26.518583 28.916988 29.050388 30.361616 30.565041 26.331570 26.068182 26.992792 26.958559 28.243856 27.990637 28.347908 28.538315 
average row locality = 2873805/103276 = 27.826456
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14956     14927     14900     14936     14896     14936     14923     14965     14860     14836     14904     14900     14844     14862     14829     14854 
dram[1]:     14927     14925     14917     14922     14943     14934     14955     14961     14841     14827     14894     14900     14875     14877     14854     14849 
dram[2]:     14961     14979     14915     14913     14934     14933     14977     14970     14831     14839     14900     14885     14877     14886     14846     14849 
dram[3]:     14956     14947     14902     14909     14928     14933     14969     14972     14834     14855     14891     14893     14887     14879     14856     14860 
dram[4]:     14943     14958     14911     14911     14939     14945     14945     14958     14842     14841     14891     14899     14887     14880     14848     14839 
dram[5]:     14954     14962     14896     14904     14947     14936     14945     14947     14856     14834     14891     14905     14878     14884     14820     14825 
dram[6]:     14925     14931     14881     14896     14946     14936     14951     14936     14880     14853     14885     14867     14883     14867     14836     14835 
dram[7]:     14951     14959     14899     14889     14934     14942     14946     14944     14853     14852     14867     14893     14886     14869     14852     14831 
dram[8]:     14951     14934     14903     14906     14948     14951     14940     14958     14849     14833     14885     14889     14882     14860     14838     14841 
dram[9]:     14928     14947     14904     14913     14936     14945     14966     14970     14842     14848     14878     14869     14867     14899     14829     14831 
dram[10]:     14924     14934     14916     14913     14939     14936     14946     14948     14859     14851     14878     14893     14873     14893     14845     14840 
dram[11]:     14925     14949     14904     14919     14915     14926     14965     14974     14851     14832     14908     14889     14877     14883     14847     14833 
total dram reads = 2860716
bank skew: 14979/14820 = 1.01
chip skew: 238495/238308 = 1.00
number of total write accesses:
dram[0]:       304       304       256       256       256       256       256       256       312       312       296       296       256       256       256       256 
dram[1]:       304       304       256       256       256       256       256       256       304       296       296       296       256       256       256       256 
dram[2]:       304       304       256       256       256       256       256       256       316       316       296       296       256       256       256       256 
dram[3]:       296       288       256       256       256       256       256       256       316       316       296       296       256       256       256       256 
dram[4]:       288       288       256       256       256       256       256       256       316       316       296       296       256       256       256       256 
dram[5]:       288       288       256       256       256       256       256       256       316       316       296       296       256       256       256       256 
dram[6]:       288       288       256       256       256       256       256       256       316       316       296       292       256       256       256       256 
dram[7]:       288       288       256       256       256       256       256       256       316       316       292       292       256       256       256       256 
dram[8]:       288       288       256       256       256       256       256       256       316       316       292       292       256       256       256       256 
dram[9]:       288       288       256       256       256       256       256       256       316       316       292       292       256       256       256       256 
dram[10]:       288       288       256       256       256       256       256       256       316       316       292       292       256       256       256       256 
dram[11]:       288       288       256       256       256       256       256       256       316       316       292       292       256       256       256       256 
total dram writes = 52340
bank skew: 316/256 = 1.23
chip skew: 4392/4352 = 1.01
average mf latency per bank:
dram[0]:        465       464       466       468       461       463       460       460       463       464       464       465       466       466       462       463
dram[1]:        463       466       467       466       464       465       460       462       464       464       463       465       464       463       463       462
dram[2]:        467       466       465       468       462       461       462       461       461       462       465       466       464       465       461       462
dram[3]:        463       463       468       468       462       464       460       462       463       466       465       465       465       464       462       462
dram[4]:        464       466       464       466       463       462       461       462       464       462       466       467       462       464       462       462
dram[5]:        465       463       467       468       460       463       461       462       462       463       465       466       466       465       462       464
dram[6]:        462       465       468       466       464       464       462       463       464       463       464       467       462       463       462       463
dram[7]:        466       465       465       468       461       460       461       462       461       462       466       466       465       466       462       462
dram[8]:        462       463       468       467       463       464       461       462       463       465       464       465       463       463       462       463
dram[9]:        465       467       464       466       463       461       461       461       462       462       465       465       462       465       462       462
dram[10]:        464       463       466       467       461       464       460       461       463       464       464       464       466       464       461       462
dram[11]:        463       466       465       464       464       463       461       461       464       463       463       466       462       464       461       462
maximum mf latency per bank:
dram[0]:        539       549       634       637       469       458       467       466       542       549       608       625       484       488       472       465
dram[1]:        546       552       634       636       462       482       443       465       557       562       612       627       479       477       472       487
dram[2]:        552       543       632       635       491       588       457       461       537       538       634       644       473       484       496       545
dram[3]:        544       546       632       634       552       531       447       520       538       546       632       636       490       615       509       497
dram[4]:        543       536       627       631       533       544       480       497       533       541       618       634       484       497       489       483
dram[5]:        548       542       625       629       487       494       461       499       538       549       629       635       533       485       513       601
dram[6]:        551       552       617       626       485       460       497       468       550       543       638       632       490       515       556       527
dram[7]:        556       559       610       624       478       478       480       461       527       538       609       633       493       477       476       472
dram[8]:        543       553       615       638       448       474       477       501       541       537       611       636       462       461       465       468
dram[9]:        557       550       621       620       450       484       450       488       529       528       608       627       458       476       462       487
dram[10]:        540       545       622       633       462       462       539       449       533       528       618       626       506       540       516       518
dram[11]:        550       550       626       625       454       497       481       465       541       524       617       617       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216402 n_act=8611 n_pre=8595 n_ref_event=4572360550251980812 n_req=239424 n_rd=238328 n_rd_L2_A=0 n_write=0 n_wr_bk=4384 bw_util=0.3921
n_activity=1602853 dram_eff=0.6057
bk0: 14956a 2360452i bk1: 14927a 2357572i bk2: 14900a 2359895i bk3: 14936a 2354959i bk4: 14896a 2362918i bk5: 14936a 2360374i bk6: 14923a 2363145i bk7: 14965a 2359041i bk8: 14860a 2358627i bk9: 14836a 2355283i bk10: 14904a 2359371i bk11: 14900a 2357630i bk12: 14844a 2363344i bk13: 14862a 2359096i bk14: 14829a 2364356i bk15: 14854a 2361920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964051
Row_Buffer_Locality_read = 0.965682
Row_Buffer_Locality_write = 0.609489
Bank_Level_Parallism = 1.811828
Bank_Level_Parallism_Col = 1.799016
Bank_Level_Parallism_Ready = 1.201384
write_to_read_ratio_blp_rw_average = 0.042491
GrpLevelPara = 1.656841 

BW Util details:
bwutil = 0.392082 
total_CMD = 2476134 
util_bw = 970848 
Wasted_Col = 223065 
Wasted_Row = 71867 
Idle = 1210354 

BW Util Bottlenecks: 
RCDc_limit = 116367 
RCDWRc_limit = 2491 
WTRc_limit = 13054 
RTWc_limit = 24159 
CCDLc_limit = 130902 
rwq = 0 
CCDLc_limit_alone = 128187 
WTRc_limit_alone = 12447 
RTWc_limit_alone = 22051 

Commands details: 
total_CMD = 2476134 
n_nop = 2216402 
Read = 238328 
Write = 0 
L2_Alloc = 0 
L2_WB = 4384 
n_act = 8611 
n_pre = 8595 
n_ref = 4572360550251980812 
n_req = 239424 
total_req = 242712 

Dual Bus Interface Util: 
issued_total_row = 17206 
issued_total_col = 242712 
Row_Bus_Util =  0.006949 
CoL_Bus_Util = 0.098021 
Either_Row_CoL_Bus_Util = 0.104894 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000716 
queue_avg = 1.539163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.53916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216339 n_act=8611 n_pre=8595 n_ref_event=7737782745945290801 n_req=239493 n_rd=238401 n_rd_L2_A=0 n_write=0 n_wr_bk=4360 bw_util=0.3922
n_activity=1606245 dram_eff=0.6045
bk0: 14927a 2359972i bk1: 14925a 2358326i bk2: 14917a 2360877i bk3: 14922a 2356888i bk4: 14943a 2363961i bk5: 14934a 2361835i bk6: 14955a 2364810i bk7: 14961a 2361465i bk8: 14841a 2361790i bk9: 14827a 2356872i bk10: 14894a 2360532i bk11: 14900a 2356715i bk12: 14875a 2362865i bk13: 14877a 2360499i bk14: 14854a 2363380i bk15: 14849a 2359970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964062
Row_Buffer_Locality_read = 0.965613
Row_Buffer_Locality_write = 0.625458
Bank_Level_Parallism = 1.799508
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.195241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392161 
total_CMD = 2476134 
util_bw = 971044 
Wasted_Col = 223592 
Wasted_Row = 72467 
Idle = 1209031 

BW Util Bottlenecks: 
RCDc_limit = 117466 
RCDWRc_limit = 2405 
WTRc_limit = 10944 
RTWc_limit = 23237 
CCDLc_limit = 131540 
rwq = 0 
CCDLc_limit_alone = 129238 
WTRc_limit_alone = 10462 
RTWc_limit_alone = 21417 

Commands details: 
total_CMD = 2476134 
n_nop = 2216339 
Read = 238401 
Write = 0 
L2_Alloc = 0 
L2_WB = 4360 
n_act = 8611 
n_pre = 8595 
n_ref = 7737782745945290801 
n_req = 239493 
total_req = 242761 

Dual Bus Interface Util: 
issued_total_row = 17206 
issued_total_col = 242761 
Row_Bus_Util =  0.006949 
CoL_Bus_Util = 0.098040 
Either_Row_CoL_Bus_Util = 0.104920 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.000662 
queue_avg = 1.547545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216188 n_act=8621 n_pre=8605 n_ref_event=7737782745945290801 n_req=239593 n_rd=238495 n_rd_L2_A=0 n_write=0 n_wr_bk=4392 bw_util=0.3924
n_activity=1607940 dram_eff=0.6042
bk0: 14961a 2361268i bk1: 14979a 2358432i bk2: 14915a 2359796i bk3: 14913a 2355514i bk4: 14934a 2364263i bk5: 14933a 2360250i bk6: 14977a 2363629i bk7: 14970a 2360496i bk8: 14831a 2359725i bk9: 14839a 2355460i bk10: 14900a 2360994i bk11: 14885a 2358644i bk12: 14877a 2364253i bk13: 14886a 2360199i bk14: 14846a 2363298i bk15: 14849a 2360401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964035
Row_Buffer_Locality_read = 0.965664
Row_Buffer_Locality_write = 0.610200
Bank_Level_Parallism = 1.797079
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.193155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392365 
total_CMD = 2476134 
util_bw = 971548 
Wasted_Col = 226117 
Wasted_Row = 73052 
Idle = 1205417 

BW Util Bottlenecks: 
RCDc_limit = 118551 
RCDWRc_limit = 2727 
WTRc_limit = 12552 
RTWc_limit = 23489 
CCDLc_limit = 132451 
rwq = 0 
CCDLc_limit_alone = 129745 
WTRc_limit_alone = 12002 
RTWc_limit_alone = 21333 

Commands details: 
total_CMD = 2476134 
n_nop = 2216188 
Read = 238495 
Write = 0 
L2_Alloc = 0 
L2_WB = 4392 
n_act = 8621 
n_pre = 8605 
n_ref = 7737782745945290801 
n_req = 239593 
total_req = 242887 

Dual Bus Interface Util: 
issued_total_row = 17226 
issued_total_col = 242887 
Row_Bus_Util =  0.006957 
CoL_Bus_Util = 0.098091 
Either_Row_CoL_Bus_Util = 0.104981 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000642 
queue_avg = 1.569499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216159 n_act=8653 n_pre=8637 n_ref_event=3255307777713450285 n_req=239565 n_rd=238471 n_rd_L2_A=0 n_write=0 n_wr_bk=4368 bw_util=0.3923
n_activity=1605875 dram_eff=0.6049
bk0: 14956a 2361584i bk1: 14947a 2359066i bk2: 14902a 2359937i bk3: 14909a 2356854i bk4: 14928a 2363944i bk5: 14933a 2360615i bk6: 14969a 2363596i bk7: 14972a 2360257i bk8: 14834a 2359212i bk9: 14855a 2355090i bk10: 14891a 2359988i bk11: 14893a 2357816i bk12: 14887a 2361677i bk13: 14879a 2358018i bk14: 14856a 2363888i bk15: 14860a 2360638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963897
Row_Buffer_Locality_read = 0.965526
Row_Buffer_Locality_write = 0.608775
Bank_Level_Parallism = 1.803527
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.193497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392287 
total_CMD = 2476134 
util_bw = 971356 
Wasted_Col = 225025 
Wasted_Row = 72327 
Idle = 1207426 

BW Util Bottlenecks: 
RCDc_limit = 117952 
RCDWRc_limit = 2686 
WTRc_limit = 12842 
RTWc_limit = 24536 
CCDLc_limit = 131893 
rwq = 0 
CCDLc_limit_alone = 129162 
WTRc_limit_alone = 12225 
RTWc_limit_alone = 22422 

Commands details: 
total_CMD = 2476134 
n_nop = 2216159 
Read = 238471 
Write = 0 
L2_Alloc = 0 
L2_WB = 4368 
n_act = 8653 
n_pre = 8637 
n_ref = 3255307777713450285 
n_req = 239565 
total_req = 242839 

Dual Bus Interface Util: 
issued_total_row = 17290 
issued_total_col = 242839 
Row_Bus_Util =  0.006983 
CoL_Bus_Util = 0.098072 
Either_Row_CoL_Bus_Util = 0.104992 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000592 
queue_avg = 1.576933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216239 n_act=8632 n_pre=8616 n_ref_event=3255307777713450285 n_req=239527 n_rd=238437 n_rd_L2_A=0 n_write=0 n_wr_bk=4360 bw_util=0.3922
n_activity=1605083 dram_eff=0.6051
bk0: 14943a 2360419i bk1: 14958a 2357755i bk2: 14911a 2361651i bk3: 14911a 2358832i bk4: 14939a 2364001i bk5: 14945a 2360179i bk6: 14945a 2364450i bk7: 14958a 2361793i bk8: 14842a 2357794i bk9: 14841a 2355130i bk10: 14891a 2360511i bk11: 14899a 2356741i bk12: 14887a 2361842i bk13: 14880a 2358716i bk14: 14848a 2363578i bk15: 14839a 2360384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963979
Row_Buffer_Locality_read = 0.965542
Row_Buffer_Locality_write = 0.622018
Bank_Level_Parallism = 1.804572
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.196792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392219 
total_CMD = 2476134 
util_bw = 971188 
Wasted_Col = 223490 
Wasted_Row = 72473 
Idle = 1208983 

BW Util Bottlenecks: 
RCDc_limit = 116912 
RCDWRc_limit = 2397 
WTRc_limit = 11916 
RTWc_limit = 23585 
CCDLc_limit = 131890 
rwq = 0 
CCDLc_limit_alone = 129172 
WTRc_limit_alone = 11339 
RTWc_limit_alone = 21444 

Commands details: 
total_CMD = 2476134 
n_nop = 2216239 
Read = 238437 
Write = 0 
L2_Alloc = 0 
L2_WB = 4360 
n_act = 8632 
n_pre = 8616 
n_ref = 3255307777713450285 
n_req = 239527 
total_req = 242797 

Dual Bus Interface Util: 
issued_total_row = 17248 
issued_total_col = 242797 
Row_Bus_Util =  0.006966 
CoL_Bus_Util = 0.098055 
Either_Row_CoL_Bus_Util = 0.104960 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000577 
queue_avg = 1.549177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216286 n_act=8640 n_pre=8624 n_ref_event=3255307777713450285 n_req=239474 n_rd=238384 n_rd_L2_A=0 n_write=0 n_wr_bk=4360 bw_util=0.3921
n_activity=1603949 dram_eff=0.6054
bk0: 14954a 2360883i bk1: 14962a 2357449i bk2: 14896a 2360942i bk3: 14904a 2356700i bk4: 14947a 2365043i bk5: 14936a 2361466i bk6: 14945a 2363710i bk7: 14947a 2359011i bk8: 14856a 2357822i bk9: 14834a 2354122i bk10: 14891a 2359514i bk11: 14905a 2357146i bk12: 14878a 2362245i bk13: 14884a 2358436i bk14: 14820a 2363791i bk15: 14825a 2360466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963938
Row_Buffer_Locality_read = 0.965505
Row_Buffer_Locality_write = 0.621101
Bank_Level_Parallism = 1.805458
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.197012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392134 
total_CMD = 2476134 
util_bw = 970976 
Wasted_Col = 225305 
Wasted_Row = 72311 
Idle = 1207542 

BW Util Bottlenecks: 
RCDc_limit = 117276 
RCDWRc_limit = 2481 
WTRc_limit = 12509 
RTWc_limit = 24934 
CCDLc_limit = 132579 
rwq = 0 
CCDLc_limit_alone = 129631 
WTRc_limit_alone = 11821 
RTWc_limit_alone = 22674 

Commands details: 
total_CMD = 2476134 
n_nop = 2216286 
Read = 238384 
Write = 0 
L2_Alloc = 0 
L2_WB = 4360 
n_act = 8640 
n_pre = 8624 
n_ref = 3255307777713450285 
n_req = 239474 
total_req = 242744 

Dual Bus Interface Util: 
issued_total_row = 17264 
issued_total_col = 242744 
Row_Bus_Util =  0.006972 
CoL_Bus_Util = 0.098033 
Either_Row_CoL_Bus_Util = 0.104941 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000616 
queue_avg = 1.564579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56458
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216373 n_act=8644 n_pre=8628 n_ref_event=3255307777713450285 n_req=239397 n_rd=238308 n_rd_L2_A=0 n_write=0 n_wr_bk=4356 bw_util=0.392
n_activity=1606622 dram_eff=0.6042
bk0: 14925a 2360428i bk1: 14931a 2358035i bk2: 14881a 2360915i bk3: 14896a 2357008i bk4: 14946a 2364363i bk5: 14936a 2360703i bk6: 14951a 2365347i bk7: 14936a 2361922i bk8: 14880a 2358507i bk9: 14853a 2355709i bk10: 14885a 2361190i bk11: 14867a 2355885i bk12: 14883a 2361034i bk13: 14867a 2359936i bk14: 14836a 2364259i bk15: 14835a 2360537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963909
Row_Buffer_Locality_read = 0.965423
Row_Buffer_Locality_write = 0.632691
Bank_Level_Parallism = 1.801883
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.194495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392005 
total_CMD = 2476134 
util_bw = 970656 
Wasted_Col = 225300 
Wasted_Row = 72410 
Idle = 1207768 

BW Util Bottlenecks: 
RCDc_limit = 117987 
RCDWRc_limit = 2563 
WTRc_limit = 12646 
RTWc_limit = 23479 
CCDLc_limit = 131763 
rwq = 0 
CCDLc_limit_alone = 128931 
WTRc_limit_alone = 11992 
RTWc_limit_alone = 21301 

Commands details: 
total_CMD = 2476134 
n_nop = 2216373 
Read = 238308 
Write = 0 
L2_Alloc = 0 
L2_WB = 4356 
n_act = 8644 
n_pre = 8628 
n_ref = 3255307777713450285 
n_req = 239397 
total_req = 242664 

Dual Bus Interface Util: 
issued_total_row = 17272 
issued_total_col = 242664 
Row_Bus_Util =  0.006975 
CoL_Bus_Util = 0.098001 
Either_Row_CoL_Bus_Util = 0.104906 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000674 
queue_avg = 1.562576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56258
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216463 n_act=8572 n_pre=8556 n_ref_event=3255307777713450285 n_req=239455 n_rd=238367 n_rd_L2_A=0 n_write=0 n_wr_bk=4352 bw_util=0.3921
n_activity=1603461 dram_eff=0.6055
bk0: 14951a 2359942i bk1: 14959a 2354759i bk2: 14899a 2360984i bk3: 14889a 2358216i bk4: 14934a 2364471i bk5: 14942a 2361730i bk6: 14946a 2364327i bk7: 14944a 2361252i bk8: 14853a 2359027i bk9: 14852a 2354364i bk10: 14867a 2361176i bk11: 14893a 2354884i bk12: 14886a 2361667i bk13: 14869a 2359200i bk14: 14852a 2365937i bk15: 14831a 2363825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964219
Row_Buffer_Locality_read = 0.965679
Row_Buffer_Locality_write = 0.644301
Bank_Level_Parallism = 1.802316
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.195512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392093 
total_CMD = 2476134 
util_bw = 970876 
Wasted_Col = 224845 
Wasted_Row = 71294 
Idle = 1209119 

BW Util Bottlenecks: 
RCDc_limit = 117450 
RCDWRc_limit = 2268 
WTRc_limit = 12475 
RTWc_limit = 24703 
CCDLc_limit = 131807 
rwq = 0 
CCDLc_limit_alone = 128891 
WTRc_limit_alone = 11813 
RTWc_limit_alone = 22449 

Commands details: 
total_CMD = 2476134 
n_nop = 2216463 
Read = 238367 
Write = 0 
L2_Alloc = 0 
L2_WB = 4352 
n_act = 8572 
n_pre = 8556 
n_ref = 3255307777713450285 
n_req = 239455 
total_req = 242719 

Dual Bus Interface Util: 
issued_total_row = 17128 
issued_total_col = 242719 
Row_Bus_Util =  0.006917 
CoL_Bus_Util = 0.098023 
Either_Row_CoL_Bus_Util = 0.104870 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000678 
queue_avg = 1.536053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.53605
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216491 n_act=8569 n_pre=8553 n_ref_event=3255307777713450285 n_req=239456 n_rd=238368 n_rd_L2_A=0 n_write=0 n_wr_bk=4352 bw_util=0.3921
n_activity=1601795 dram_eff=0.6061
bk0: 14951a 2361691i bk1: 14934a 2357489i bk2: 14903a 2361620i bk3: 14906a 2358148i bk4: 14948a 2364363i bk5: 14951a 2359685i bk6: 14940a 2365814i bk7: 14958a 2361881i bk8: 14849a 2359444i bk9: 14833a 2354254i bk10: 14885a 2358911i bk11: 14889a 2356631i bk12: 14882a 2362346i bk13: 14860a 2360901i bk14: 14838a 2365279i bk15: 14841a 2361347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964231
Row_Buffer_Locality_read = 0.965692
Row_Buffer_Locality_write = 0.644301
Bank_Level_Parallism = 1.799322
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.195393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392095 
total_CMD = 2476134 
util_bw = 970880 
Wasted_Col = 224722 
Wasted_Row = 71343 
Idle = 1209189 

BW Util Bottlenecks: 
RCDc_limit = 117748 
RCDWRc_limit = 2183 
WTRc_limit = 12403 
RTWc_limit = 23398 
CCDLc_limit = 132505 
rwq = 0 
CCDLc_limit_alone = 129812 
WTRc_limit_alone = 11750 
RTWc_limit_alone = 21358 

Commands details: 
total_CMD = 2476134 
n_nop = 2216491 
Read = 238368 
Write = 0 
L2_Alloc = 0 
L2_WB = 4352 
n_act = 8569 
n_pre = 8553 
n_ref = 3255307777713450285 
n_req = 239456 
total_req = 242720 

Dual Bus Interface Util: 
issued_total_row = 17122 
issued_total_col = 242720 
Row_Bus_Util =  0.006915 
CoL_Bus_Util = 0.098024 
Either_Row_CoL_Bus_Util = 0.104858 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.000766 
queue_avg = 1.532018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216488 n_act=8557 n_pre=8541 n_ref_event=3255307777713450285 n_req=239460 n_rd=238372 n_rd_L2_A=0 n_write=0 n_wr_bk=4352 bw_util=0.3921
n_activity=1600570 dram_eff=0.6066
bk0: 14928a 2358894i bk1: 14947a 2355337i bk2: 14904a 2360137i bk3: 14913a 2355382i bk4: 14936a 2364204i bk5: 14945a 2360043i bk6: 14966a 2365077i bk7: 14970a 2361638i bk8: 14842a 2360206i bk9: 14848a 2356905i bk10: 14878a 2360976i bk11: 14869a 2357191i bk12: 14867a 2362050i bk13: 14899a 2358769i bk14: 14829a 2365501i bk15: 14831a 2361457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964282
Row_Buffer_Locality_read = 0.965730
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 1.809865
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.198807
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392102 
total_CMD = 2476134 
util_bw = 970896 
Wasted_Col = 221877 
Wasted_Row = 71421 
Idle = 1211940 

BW Util Bottlenecks: 
RCDc_limit = 116384 
RCDWRc_limit = 2251 
WTRc_limit = 12730 
RTWc_limit = 23399 
CCDLc_limit = 131181 
rwq = 0 
CCDLc_limit_alone = 128292 
WTRc_limit_alone = 12009 
RTWc_limit_alone = 21231 

Commands details: 
total_CMD = 2476134 
n_nop = 2216488 
Read = 238372 
Write = 0 
L2_Alloc = 0 
L2_WB = 4352 
n_act = 8557 
n_pre = 8541 
n_ref = 3255307777713450285 
n_req = 239460 
total_req = 242724 

Dual Bus Interface Util: 
issued_total_row = 17098 
issued_total_col = 242724 
Row_Bus_Util =  0.006905 
CoL_Bus_Util = 0.098025 
Either_Row_CoL_Bus_Util = 0.104859 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000678 
queue_avg = 1.531539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53154
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216400 n_act=8606 n_pre=8590 n_ref_event=3255307777713450285 n_req=239476 n_rd=238388 n_rd_L2_A=0 n_write=0 n_wr_bk=4352 bw_util=0.3921
n_activity=1605598 dram_eff=0.6047
bk0: 14924a 2359373i bk1: 14934a 2356924i bk2: 14916a 2360960i bk3: 14913a 2358418i bk4: 14939a 2365210i bk5: 14936a 2362031i bk6: 14946a 2364674i bk7: 14948a 2361555i bk8: 14859a 2359433i bk9: 14851a 2355636i bk10: 14878a 2359078i bk11: 14893a 2356149i bk12: 14873a 2363002i bk13: 14893a 2359840i bk14: 14845a 2364620i bk15: 14840a 2361919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964080
Row_Buffer_Locality_read = 0.965602
Row_Buffer_Locality_write = 0.630515
Bank_Level_Parallism = 1.802103
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.191575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392127 
total_CMD = 2476134 
util_bw = 970960 
Wasted_Col = 225057 
Wasted_Row = 71225 
Idle = 1208892 

BW Util Bottlenecks: 
RCDc_limit = 117179 
RCDWRc_limit = 2404 
WTRc_limit = 12446 
RTWc_limit = 24635 
CCDLc_limit = 132292 
rwq = 0 
CCDLc_limit_alone = 129440 
WTRc_limit_alone = 11800 
RTWc_limit_alone = 22429 

Commands details: 
total_CMD = 2476134 
n_nop = 2216400 
Read = 238388 
Write = 0 
L2_Alloc = 0 
L2_WB = 4352 
n_act = 8606 
n_pre = 8590 
n_ref = 3255307777713450285 
n_req = 239476 
total_req = 242740 

Dual Bus Interface Util: 
issued_total_row = 17196 
issued_total_col = 242740 
Row_Bus_Util =  0.006945 
CoL_Bus_Util = 0.098032 
Either_Row_CoL_Bus_Util = 0.104895 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.000778 
queue_avg = 1.532917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.53292
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2476134 n_nop=2216340 n_act=8608 n_pre=8592 n_ref_event=7310313499448795487 n_req=239485 n_rd=238397 n_rd_L2_A=0 n_write=0 n_wr_bk=4352 bw_util=0.3921
n_activity=1601882 dram_eff=0.6062
bk0: 14925a 2360223i bk1: 14949a 2355533i bk2: 14904a 2359418i bk3: 14919a 2356854i bk4: 14915a 2364418i bk5: 14926a 2360394i bk6: 14965a 2365759i bk7: 14974a 2363141i bk8: 14851a 2360217i bk9: 14832a 2356791i bk10: 14908a 2359507i bk11: 14889a 2356057i bk12: 14877a 2363046i bk13: 14883a 2360615i bk14: 14847a 2364890i bk15: 14833a 2360999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964073
Row_Buffer_Locality_read = 0.965625
Row_Buffer_Locality_write = 0.624081
Bank_Level_Parallism = 1.803550
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.190236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.392142 
total_CMD = 2476134 
util_bw = 970996 
Wasted_Col = 223269 
Wasted_Row = 71647 
Idle = 1210222 

BW Util Bottlenecks: 
RCDc_limit = 116299 
RCDWRc_limit = 2505 
WTRc_limit = 11369 
RTWc_limit = 24178 
CCDLc_limit = 132512 
rwq = 0 
CCDLc_limit_alone = 130026 
WTRc_limit_alone = 10829 
RTWc_limit_alone = 22232 

Commands details: 
total_CMD = 2476134 
n_nop = 2216340 
Read = 238397 
Write = 0 
L2_Alloc = 0 
L2_WB = 4352 
n_act = 8608 
n_pre = 8592 
n_ref = 7310313499448795487 
n_req = 239485 
total_req = 242749 

Dual Bus Interface Util: 
issued_total_row = 17200 
issued_total_col = 242749 
Row_Bus_Util =  0.006946 
CoL_Bus_Util = 0.098035 
Either_Row_CoL_Bus_Util = 0.104919 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.000597 
queue_avg = 1.535216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164930, Miss = 121468, Miss_rate = 0.736, Pending_hits = 28452, Reservation_fails = 0
L2_cache_bank[1]: Access = 165152, Miss = 121572, Miss_rate = 0.736, Pending_hits = 28538, Reservation_fails = 0
L2_cache_bank[2]: Access = 165131, Miss = 121554, Miss_rate = 0.736, Pending_hits = 28541, Reservation_fails = 0
L2_cache_bank[3]: Access = 165101, Miss = 121535, Miss_rate = 0.736, Pending_hits = 28646, Reservation_fails = 0
L2_cache_bank[4]: Access = 165197, Miss = 121601, Miss_rate = 0.736, Pending_hits = 28630, Reservation_fails = 0
L2_cache_bank[5]: Access = 165169, Miss = 121614, Miss_rate = 0.736, Pending_hits = 28525, Reservation_fails = 0
L2_cache_bank[6]: Access = 165109, Miss = 121573, Miss_rate = 0.736, Pending_hits = 28467, Reservation_fails = 0
L2_cache_bank[7]: Access = 165135, Miss = 121588, Miss_rate = 0.736, Pending_hits = 28525, Reservation_fails = 0
L2_cache_bank[8]: Access = 165139, Miss = 121546, Miss_rate = 0.736, Pending_hits = 28444, Reservation_fails = 0
L2_cache_bank[9]: Access = 165106, Miss = 121571, Miss_rate = 0.736, Pending_hits = 28435, Reservation_fails = 0
L2_cache_bank[10]: Access = 165107, Miss = 121527, Miss_rate = 0.736, Pending_hits = 28522, Reservation_fails = 0
L2_cache_bank[11]: Access = 165151, Miss = 121537, Miss_rate = 0.736, Pending_hits = 28605, Reservation_fails = 0
L2_cache_bank[12]: Access = 165060, Miss = 121527, Miss_rate = 0.736, Pending_hits = 28577, Reservation_fails = 0
L2_cache_bank[13]: Access = 165066, Miss = 121461, Miss_rate = 0.736, Pending_hits = 28639, Reservation_fails = 0
L2_cache_bank[14]: Access = 165161, Miss = 121528, Miss_rate = 0.736, Pending_hits = 28573, Reservation_fails = 0
L2_cache_bank[15]: Access = 165044, Miss = 121519, Miss_rate = 0.736, Pending_hits = 28631, Reservation_fails = 0
L2_cache_bank[16]: Access = 165111, Miss = 121536, Miss_rate = 0.736, Pending_hits = 28527, Reservation_fails = 0
L2_cache_bank[17]: Access = 165098, Miss = 121512, Miss_rate = 0.736, Pending_hits = 28619, Reservation_fails = 0
L2_cache_bank[18]: Access = 165020, Miss = 121490, Miss_rate = 0.736, Pending_hits = 28541, Reservation_fails = 0
L2_cache_bank[19]: Access = 165144, Miss = 121562, Miss_rate = 0.736, Pending_hits = 28566, Reservation_fails = 0
L2_cache_bank[20]: Access = 165116, Miss = 121520, Miss_rate = 0.736, Pending_hits = 28499, Reservation_fails = 0
L2_cache_bank[21]: Access = 165106, Miss = 121548, Miss_rate = 0.736, Pending_hits = 28550, Reservation_fails = 0
L2_cache_bank[22]: Access = 165144, Miss = 121532, Miss_rate = 0.736, Pending_hits = 28588, Reservation_fails = 0
L2_cache_bank[23]: Access = 165128, Miss = 121545, Miss_rate = 0.736, Pending_hits = 28571, Reservation_fails = 0
L2_total_cache_accesses = 3962625
L2_total_cache_misses = 2916966
L2_total_cache_miss_rate = 0.7361
L2_total_cache_pending_hits = 685211
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 344581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 685211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 717036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2143680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 685211
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3890508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72117
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=3962625
icnt_total_pkts_simt_to_mem=3962625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3962625
Req_Network_cycles = 965561
Req_Network_injected_packets_per_cycle =       4.1040 
Req_Network_conflicts_per_cycle =       0.7919
Req_Network_conflicts_per_cycle_util =       0.8819
Req_Bank_Level_Parallism =       4.5704
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3670
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1710

Reply_Network_injected_packets_num = 3962625
Reply_Network_cycles = 965561
Reply_Network_injected_packets_per_cycle =        4.1040
Reply_Network_conflicts_per_cycle =        2.1318
Reply_Network_conflicts_per_cycle_util =       2.3905
Reply_Bank_Level_Parallism =       4.6019
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2109
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1368
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 26 min, 59 sec (12419 sec)
gpgpu_simulation_rate = 86197 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4e4a3b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4e4a3c08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce16d97b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (321,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 9 is = 10000
Simulation cycle for kernel 9 is = 15000
Simulation cycle for kernel 9 is = 20000
Simulation cycle for kernel 9 is = 25000
Simulation cycle for kernel 9 is = 30000
Simulation cycle for kernel 9 is = 35000
Simulation cycle for kernel 9 is = 40000
Simulation cycle for kernel 9 is = 45000
Simulation cycle for kernel 9 is = 50000
Simulation cycle for kernel 9 is = 55000
Simulation cycle for kernel 9 is = 60000
Simulation cycle for kernel 9 is = 65000
Simulation cycle for kernel 9 is = 70000
Simulation cycle for kernel 9 is = 75000
Simulation cycle for kernel 9 is = 80000
Simulation cycle for kernel 9 is = 85000
Simulation cycle for kernel 9 is = 90000
Simulation cycle for kernel 9 is = 95000
Simulation cycle for kernel 9 is = 100000
Simulation cycle for kernel 9 is = 105000
Destroy streams for kernel 10: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 106777
gpu_sim_insn = 116378432
gpu_ipc =    1089.9204
gpu_tot_sim_cycle = 1072338
gpu_tot_sim_insn = 1186859600
gpu_tot_ipc =    1106.7963
gpu_tot_issued_cta = 3210
gpu_occupancy = 92.2369% 
gpu_tot_occupancy = 91.4881% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0154
partiton_level_parallism_total  =       4.0951
partiton_level_parallism_util =       4.4582
partiton_level_parallism_util_total  =       4.5592
L2_BW  =     175.3929 GB/Sec
L2_BW_total  =     178.8759 GB/Sec
gpu_total_sim_rate=86216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 178223, Miss = 143996, Miss_rate = 0.808, Pending_hits = 33710, Reservation_fails = 12074
	L1D_cache_core[1]: Access = 178772, Miss = 144213, Miss_rate = 0.807, Pending_hits = 34031, Reservation_fails = 11464
	L1D_cache_core[2]: Access = 193712, Miss = 157893, Miss_rate = 0.815, Pending_hits = 35264, Reservation_fails = 10175
	L1D_cache_core[3]: Access = 182752, Miss = 147172, Miss_rate = 0.805, Pending_hits = 35021, Reservation_fails = 10794
	L1D_cache_core[4]: Access = 173207, Miss = 141304, Miss_rate = 0.816, Pending_hits = 31408, Reservation_fails = 10596
	L1D_cache_core[5]: Access = 182917, Miss = 148125, Miss_rate = 0.810, Pending_hits = 34252, Reservation_fails = 10191
	L1D_cache_core[6]: Access = 171392, Miss = 138576, Miss_rate = 0.809, Pending_hits = 32317, Reservation_fails = 10450
	L1D_cache_core[7]: Access = 187763, Miss = 151921, Miss_rate = 0.809, Pending_hits = 35292, Reservation_fails = 10048
	L1D_cache_core[8]: Access = 186970, Miss = 151706, Miss_rate = 0.811, Pending_hits = 34690, Reservation_fails = 10240
	L1D_cache_core[9]: Access = 181190, Miss = 147129, Miss_rate = 0.812, Pending_hits = 33537, Reservation_fails = 11734
	L1D_cache_core[10]: Access = 178449, Miss = 144911, Miss_rate = 0.812, Pending_hits = 32859, Reservation_fails = 11244
	L1D_cache_core[11]: Access = 188000, Miss = 152996, Miss_rate = 0.814, Pending_hits = 34461, Reservation_fails = 9940
	L1D_cache_core[12]: Access = 176673, Miss = 143485, Miss_rate = 0.812, Pending_hits = 32669, Reservation_fails = 9868
	L1D_cache_core[13]: Access = 176578, Miss = 142763, Miss_rate = 0.808, Pending_hits = 33123, Reservation_fails = 9072
	L1D_cache_core[14]: Access = 183476, Miss = 150092, Miss_rate = 0.818, Pending_hits = 32866, Reservation_fails = 9516
	L1D_cache_core[15]: Access = 175921, Miss = 142843, Miss_rate = 0.812, Pending_hits = 32555, Reservation_fails = 9640
	L1D_cache_core[16]: Access = 181439, Miss = 147419, Miss_rate = 0.812, Pending_hits = 33492, Reservation_fails = 11163
	L1D_cache_core[17]: Access = 179017, Miss = 144856, Miss_rate = 0.809, Pending_hits = 33635, Reservation_fails = 10298
	L1D_cache_core[18]: Access = 171301, Miss = 137998, Miss_rate = 0.806, Pending_hits = 32491, Reservation_fails = 10833
	L1D_cache_core[19]: Access = 170840, Miss = 137898, Miss_rate = 0.807, Pending_hits = 32417, Reservation_fails = 10577
	L1D_cache_core[20]: Access = 185205, Miss = 149909, Miss_rate = 0.809, Pending_hits = 34314, Reservation_fails = 11714
	L1D_cache_core[21]: Access = 183896, Miss = 149683, Miss_rate = 0.814, Pending_hits = 33683, Reservation_fails = 12970
	L1D_cache_core[22]: Access = 176929, Miss = 142955, Miss_rate = 0.808, Pending_hits = 33426, Reservation_fails = 10383
	L1D_cache_core[23]: Access = 185359, Miss = 150519, Miss_rate = 0.812, Pending_hits = 34304, Reservation_fails = 11638
	L1D_cache_core[24]: Access = 169744, Miss = 137787, Miss_rate = 0.812, Pending_hits = 31366, Reservation_fails = 13242
	L1D_cache_core[25]: Access = 189134, Miss = 153680, Miss_rate = 0.813, Pending_hits = 34904, Reservation_fails = 9930
	L1D_cache_core[26]: Access = 177350, Miss = 143071, Miss_rate = 0.807, Pending_hits = 33554, Reservation_fails = 11230
	L1D_cache_core[27]: Access = 177841, Miss = 144030, Miss_rate = 0.810, Pending_hits = 33286, Reservation_fails = 10991
	L1D_cache_core[28]: Access = 174846, Miss = 142268, Miss_rate = 0.814, Pending_hits = 31970, Reservation_fails = 10160
	L1D_cache_core[29]: Access = 178310, Miss = 144538, Miss_rate = 0.811, Pending_hits = 33254, Reservation_fails = 12077
	L1D_total_cache_accesses = 5397206
	L1D_total_cache_misses = 4375736
	L1D_total_cache_miss_rate = 0.8107
	L1D_total_cache_pending_hits = 1004151
	L1D_total_cache_reservation_fails = 324252
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.147
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1004151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1199184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3112324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1004151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 45802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5317336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 79870

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 319207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5045
ctas_completed 3210, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41464, 49491, 49491, 49491, 48846, 48846, 48846, 41872, 37920, 44394, 44394, 44394, 44394, 44394, 44394, 37920, 39380, 46104, 46104, 46104, 46104, 46104, 46104, 39380, 36460, 42684, 42684, 42684, 42684, 42026, 42026, 36052, 
gpgpu_n_tot_thrd_icount = 1350103008
gpgpu_n_tot_w_icount = 42190719
gpgpu_n_stall_shd_mem = 894231
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4311508
gpgpu_n_mem_write_global = 79870
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 33568200
gpgpu_n_store_insn = 500000
gpgpu_n_shmem_insn = 196814360
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5752320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 830
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 893401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3235317	W0_Idle:394192	W0_Scoreboard:71726780	W1:83096	W2:89018	W3:83096	W4:83096	W5:83096	W6:83096	W7:83096	W8:83096	W9:83096	W10:83096	W11:83096	W12:83096	W13:83096	W14:181823	W15:168088	W16:166192	W17:166192	W18:166192	W19:166192	W20:166192	W21:166192	W22:166192	W23:166192	W24:166192	W25:166192	W26:166837	W27:166192	W28:166192	W29:166192	W30:166192	W31:166192	W32:38094921
single_issue_nums: WS0:10149750	WS1:10945287	WS2:10945287	WS3:10150395	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34492064 {8:4311508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3194800 {40:79870,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172460320 {40:4311508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 638960 {8:79870,}
maxmflatency = 644 
max_icnt2mem_latency = 250 
maxmrqlatency = 254 
max_icnt2sh_latency = 82 
averagemflatency = 341 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:1704464 	319675 	324173 	326958 	414574 	80200 	13876 	3895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	456631 	3922888 	11859 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4286199 	89374 	15805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3367110 	791111 	197677 	32148 	3255 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        72        64        64        71        72        64        64        65        65        64        64        64        64        64        64 
dram[1]:        72        72        64        64        72        72        64        64        65        65        64        64        64        64        64        64 
dram[2]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[3]:        72        72        64        64        72        72        64        64        70        70        64        64        64        64        64        64 
dram[4]:        72        72        64        64        72        73        64        64        70        70        64        64        64        64        64        64 
dram[5]:        72        72        64        64        73        74        64        64        70        70        64        64        64        64        64        64 
dram[6]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[7]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[8]:        73        73        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[9]:        68        73        64        64        75        74        64        64        70        70        64        64        64        64        64        64 
dram[10]:        73        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
dram[11]:        72        72        64        64        74        74        64        64        70        70        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     20750     20231     21297     21212     21548     21521     21118     21109     20395     20408     21410     21429     20768     20775     21365     21376 
dram[1]:     20235     20204     21202     21276     21518     21507     21109     21459     20392     20395     21427     21417     20908     20888     21374     21354 
dram[2]:     20380     20380     21285     21277     21510     21635     21113     20992     20404     20253     21417     21436     20413     20158     21355     21492 
dram[3]:     20372     21438     21343     19835     21435     21305     20993     20990     20142     20160     20161     20162     21668     21381     21499     21502 
dram[4]:     21592     21609     19843     19843     21372     21393     21011     21851     21574     21317     20158     20052     21349     21372     21488     21634 
dram[5]:     21616     21649     19843     19907     21593     21581     21858     21829     21316     21307     20057     20055     21436     21507     20845     21639 
dram[6]:     21779     21395     19972     19984     21579     21605     20412     20395     21283     21301     20052     20050     21500     21740     21633     21661 
dram[7]:     22666     21414     20311     20305     21614     21501     20406     20419     21308     21529     20058     20118     21741     21769     21655     20687 
dram[8]:     21412     21409     20292     20154     21498     21550     20340     21423     22386     22400     20111     20126     21721     21673     20686     20701 
dram[9]:     21407     21395     20157     20153     21263     21298     21428     21149     22401     21529     20137     20803     21672     21244     20707     20695 
dram[10]:     21416     21202     20139     20449     21307     21318     21329     21326     21515     20783     20702     20301     21247     21235     20679     20682 
dram[11]:     20295     20365     20335     20277     21288     21510     21569     21514     20788     20627     20808     20127     21238     21857     21316     21310 
average row accesses per activate:
dram[0]: 26.035938 26.403175 26.189573 25.758139 28.864111 28.527491 28.803820 28.684483 25.529230 25.182371 27.259016 27.614618 27.698997 27.835571 27.233553 27.962900 
dram[1]: 25.950077 25.826086 25.496161 26.065933 28.982548 29.856115 28.126904 28.713299 25.075644 25.124432 27.104404 26.851374 28.241497 27.810720 27.687813 27.451986 
dram[2]: 26.166405 26.200941 26.299524 25.681114 28.975567 29.285715 29.094406 28.636833 25.144157 24.929323 26.983767 27.407591 27.615641 28.241497 26.352942 27.048939 
dram[3]: 26.786173 26.674679 25.395100 25.371559 28.809029 28.965096 28.883680 28.535164 24.698957 24.659733 26.331221 26.246445 27.737896 28.142372 26.972357 27.162029 
dram[4]: 25.406107 25.943926 25.494623 26.334921 29.602495 29.152632 28.294720 29.110332 24.974398 24.599407 26.121069 26.220819 28.193548 28.033783 27.013029 27.438742 
dram[5]: 25.351599 26.194969 26.099213 25.554699 28.998255 28.821180 28.600689 28.353243 24.226278 24.300587 26.337559 26.356577 28.414383 28.241497 27.771812 27.920742 
dram[6]: 25.456356 25.157337 25.840874 25.785381 29.398230 29.228872 28.696028 29.071804 23.812321 24.767164 26.610577 25.556240 28.241497 28.255537 27.666111 27.529900 
dram[7]: 25.340944 24.713650 26.523199 26.210443 29.184534 29.400000 28.786829 28.747404 24.912912 25.252665 26.454546 26.209780 28.282793 28.545610 28.016891 28.805218 
dram[8]: 25.653313 25.826086 25.750000 25.957747 29.719141 29.616756 28.833334 29.264084 25.325191 24.660715 25.866043 26.026646 28.475128 28.933681 28.524958 27.770519 
dram[9]: 26.018780 25.766254 25.996864 25.921875 29.591801 29.351589 29.539965 29.138353 25.548536 25.323664 26.092768 26.627609 28.395548 27.877518 27.845379 27.981419 
dram[10]: 25.415903 26.109890 25.923437 26.462521 28.578314 28.620689 29.264084 28.949478 24.996988 25.061934 26.472090 26.281645 28.116949 28.348124 28.049068 28.045685 
dram[11]: 25.973438 25.929907 25.632149 25.974960 28.840000 29.019230 29.588968 29.659536 25.289635 25.145676 26.138365 26.110064 28.320820 28.133898 27.236454 27.393389 
average row locality = 3187815/117897 = 27.038982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16568     16539     16500     16536     16504     16539     16527     16573     16516     16492     16548     16544     16484     16510     16478     16502 
dram[1]:     16539     16537     16520     16526     16543     16536     16559     16561     16497     16483     16535     16541     16526     16523     16505     16501 
dram[2]:     16573     16595     16518     16513     16539     16541     16578     16574     16491     16499     16542     16529     16517     16526     16496     16501 
dram[3]:     16566     16555     16506     16516     16530     16533     16573     16572     16494     16517     16535     16534     16535     16524     16508     16516 
dram[4]:     16551     16566     16519     16514     16543     16553     16545     16558     16504     16501     16533     16544     16526     16516     16506     16493 
dram[5]:     16566     16570     16496     16508     16552     16537     16553     16551     16516     16494     16539     16551     16514     16526     16472     16477 
dram[6]:     16533     16539     16488     16504     16546     16538     16551     16536     16542     16515     16525     16506     16526     16506     16492     16493 
dram[7]:     16559     16567     16501     16489     16542     16547     16546     16552     16513     16512     16507     16537     16522     16505     16506     16483 
dram[8]:     16559     16542     16507     16512     16549     16551     16544     16558     16509     16493     16526     16525     16521     16499     16493     16499 
dram[9]:     16536     16555     16511     16515     16537     16549     16567     16574     16502     16508     16515     16509     16503     16535     16488     16485 
dram[10]:     16532     16542     16516     16516     16540     16536     16558     16553     16519     16512     16518     16530     16509     16532     16497     16495 
dram[11]:     16533     16557     16508     16522     16519     16535     16565     16575     16511     16492     16544     16526     16516     16519     16507     16493 
total dram reads = 3173063
bank skew: 16595/16472 = 1.01
chip skew: 264532/264340 = 1.00
number of total write accesses:
dram[0]:       380       380       312       312       256       256       256       256       312       312       320       320       320       320       320       320 
dram[1]:       380       380       312       312       256       256       256       256       304       296       320       320       320       320       320       320 
dram[2]:       380       380       308       308       256       256       256       256       316       316       320       320       320       320       320       320 
dram[3]:       370       360       308       308       256       256       256       256       316       316       320       320       320       320       320       320 
dram[4]:       360       360       312       308       256       256       256       256       316       316       320       320       320       320       320       320 
dram[5]:       360       360       308       308       256       256       256       256       316       316       320       320       320       320       320       320 
dram[6]:       360       360       304       304       256       256       256       256       316       316       320       320       320       320       320       320 
dram[7]:       360       360       304       304       256       256       256       256       316       316       320       320       320       320       320       320 
dram[8]:       360       360       302       300       256       256       256       256       316       316       320       320       320       320       320       320 
dram[9]:       360       360       300       300       256       256       256       256       316       316       320       320       320       320       320       320 
dram[10]:       360       360       300       304       256       256       256       256       316       316       320       320       320       320       320       320 
dram[11]:       360       360       304       304       256       256       256       256       316       316       320       320       320       320       320       320 
total dram writes = 58988
bank skew: 380/256 = 1.48
chip skew: 4952/4896 = 1.01
average mf latency per bank:
dram[0]:        463       463       465       467       461       463       460       460       464       464       464       465       463       463       460       461
dram[1]:        462       465       466       465       465       464       460       463       464       464       463       465       461       460       460       459
dram[2]:        466       464       464       467       462       461       462       461       462       463       465       465       461       463       459       460
dram[3]:        462       462       467       466       462       464       460       462       463       466       465       465       462       461       460       460
dram[4]:        464       465       463       465       463       462       462       462       464       463       466       466       459       462       459       459
dram[5]:        463       462       466       467       460       463       461       461       463       463       465       466       463       462       460       462
dram[6]:        462       465       466       465       464       464       462       464       463       463       464       467       460       460       460       460
dram[7]:        465       464       465       467       461       461       462       462       461       463       466       465       462       463       459       461
dram[8]:        461       463       466       465       463       464       461       463       463       465       464       465       460       461       461       461
dram[9]:        464       466       463       466       463       461       462       462       462       463       465       465       460       462       460       460
dram[10]:        463       463       466       466       462       465       461       461       464       463       464       464       463       461       459       460
dram[11]:        463       465       464       463       464       463       462       462       464       463       463       465       459       461       459       459
maximum mf latency per bank:
dram[0]:        539       549       634       637       469       458       467       466       542       549       610       625       484       488       472       465
dram[1]:        546       552       634       636       462       482       443       465       557       562       612       628       479       477       472       487
dram[2]:        552       543       632       635       491       588       457       461       537       543       634       644       473       484       496       545
dram[3]:        544       546       632       634       552       531       447       520       538       550       632       636       490       615       509       497
dram[4]:        543       536       627       631       533       544       480       497       558       550       627       641       484       497       489       483
dram[5]:        548       542       625       629       487       494       461       499       553       549       633       635       533       485       513       601
dram[6]:        595       552       617       626       485       460       497       468       550       543       638       632       490       515       556       527
dram[7]:        615       559       610       624       478       478       480       461       531       542       614       633       493       477       503       500
dram[8]:        543       553       615       638       448       474       477       501       547       539       624       636       462       461       465       474
dram[9]:        557       550       621       620       450       484       494       488       535       528       629       627       458       476       539       538
dram[10]:        540       545       622       633       462       462       539       449       533       528       618       626       506       540       516       518
dram[11]:        550       550       626       625       454       497       481       465       541       524       637       625       495       512       474       471

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461322 n_act=9779 n_pre=9763 n_ref_event=4572360550251980812 n_req=265598 n_rd=264360 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.3917
n_activity=1784430 dram_eff=0.6037
bk0: 16568a 2617963i bk1: 16539a 2615407i bk2: 16500a 2620370i bk3: 16536a 2614562i bk4: 16504a 2624607i bk5: 16539a 2621902i bk6: 16527a 2624362i bk7: 16573a 2619984i bk8: 16516a 2618680i bk9: 16492a 2614768i bk10: 16548a 2619008i bk11: 16544a 2616924i bk12: 16484a 2623535i bk13: 16510a 2618240i bk14: 16478a 2623546i bk15: 16502a 2620677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963196
Row_Buffer_Locality_read = 0.964802
Row_Buffer_Locality_write = 0.620355
Bank_Level_Parallism = 1.821339
Bank_Level_Parallism_Col = 1.800239
Bank_Level_Parallism_Ready = 1.206606
write_to_read_ratio_blp_rw_average = 0.043311
GrpLevelPara = 1.659459 

BW Util details:
bwutil = 0.391733 
total_CMD = 2749958 
util_bw = 1077248 
Wasted_Col = 250322 
Wasted_Row = 81380 
Idle = 1341008 

BW Util Bottlenecks: 
RCDc_limit = 132656 
RCDWRc_limit = 2716 
WTRc_limit = 14590 
RTWc_limit = 27665 
CCDLc_limit = 145596 
rwq = 0 
CCDLc_limit_alone = 142448 
WTRc_limit_alone = 13908 
RTWc_limit_alone = 25199 

Commands details: 
total_CMD = 2749958 
n_nop = 2461322 
Read = 264360 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 9779 
n_pre = 9763 
n_ref = 4572360550251980812 
n_req = 265598 
total_req = 269312 

Dual Bus Interface Util: 
issued_total_row = 19542 
issued_total_col = 269312 
Row_Bus_Util =  0.007106 
CoL_Bus_Util = 0.097933 
Either_Row_CoL_Bus_Util = 0.104960 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.000755 
queue_avg = 1.539461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461185 n_act=9816 n_pre=9800 n_ref_event=7737782745945290801 n_req=265666 n_rd=264432 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.3918
n_activity=1787638 dram_eff=0.6027
bk0: 16539a 2618076i bk1: 16537a 2615732i bk2: 16520a 2620336i bk3: 16526a 2616781i bk4: 16543a 2625850i bk5: 16536a 2623092i bk6: 16559a 2626301i bk7: 16561a 2623312i bk8: 16497a 2620845i bk9: 16483a 2616117i bk10: 16535a 2620489i bk11: 16541a 2615714i bk12: 16526a 2623343i bk13: 16523a 2620325i bk14: 16505a 2622534i bk15: 16501a 2618577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963066
Row_Buffer_Locality_read = 0.964596
Row_Buffer_Locality_write = 0.635332
Bank_Level_Parallism = 1.809000
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.199940
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391802 
total_CMD = 2749958 
util_bw = 1077440 
Wasted_Col = 251189 
Wasted_Row = 82305 
Idle = 1339024 

BW Util Bottlenecks: 
RCDc_limit = 133673 
RCDWRc_limit = 2621 
WTRc_limit = 12809 
RTWc_limit = 26306 
CCDLc_limit = 146987 
rwq = 0 
CCDLc_limit_alone = 144269 
WTRc_limit_alone = 12203 
RTWc_limit_alone = 24194 

Commands details: 
total_CMD = 2749958 
n_nop = 2461185 
Read = 264432 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 9816 
n_pre = 9800 
n_ref = 7737782745945290801 
n_req = 265666 
total_req = 269360 

Dual Bus Interface Util: 
issued_total_row = 19616 
issued_total_col = 269360 
Row_Bus_Util =  0.007133 
CoL_Bus_Util = 0.097951 
Either_Row_CoL_Bus_Util = 0.105010 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.000703 
queue_avg = 1.551695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461034 n_act=9825 n_pre=9809 n_ref_event=7737782745945290801 n_req=265770 n_rd=264532 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.392
n_activity=1789915 dram_eff=0.6022
bk0: 16573a 2619319i bk1: 16595a 2615435i bk2: 16518a 2619443i bk3: 16513a 2614765i bk4: 16539a 2626468i bk5: 16541a 2622223i bk6: 16578a 2625721i bk7: 16574a 2621693i bk8: 16491a 2619754i bk9: 16499a 2614665i bk10: 16542a 2621429i bk11: 16529a 2618663i bk12: 16517a 2624429i bk13: 16526a 2620122i bk14: 16496a 2621973i bk15: 16501a 2618830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963047
Row_Buffer_Locality_read = 0.964639
Row_Buffer_Locality_write = 0.622779
Bank_Level_Parallism = 1.805969
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.198323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391983 
total_CMD = 2749958 
util_bw = 1077936 
Wasted_Col = 253593 
Wasted_Row = 83083 
Idle = 1335346 

BW Util Bottlenecks: 
RCDc_limit = 134773 
RCDWRc_limit = 2926 
WTRc_limit = 14238 
RTWc_limit = 26291 
CCDLc_limit = 147447 
rwq = 0 
CCDLc_limit_alone = 144417 
WTRc_limit_alone = 13595 
RTWc_limit_alone = 23904 

Commands details: 
total_CMD = 2749958 
n_nop = 2461034 
Read = 264532 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 9825 
n_pre = 9809 
n_ref = 7737782745945290801 
n_req = 265770 
total_req = 269484 

Dual Bus Interface Util: 
issued_total_row = 19634 
issued_total_col = 269484 
Row_Bus_Util =  0.007140 
CoL_Bus_Util = 0.097996 
Either_Row_CoL_Bus_Util = 0.105065 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.000671 
queue_avg = 1.577720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2460943 n_act=9888 n_pre=9872 n_ref_event=3255307777713450285 n_req=265747 n_rd=264514 n_rd_L2_A=0 n_write=0 n_wr_bk=4922 bw_util=0.3919
n_activity=1790207 dram_eff=0.602
bk0: 16566a 2620321i bk1: 16555a 2617376i bk2: 16506a 2619701i bk3: 16516a 2616248i bk4: 16530a 2626212i bk5: 16533a 2622652i bk6: 16573a 2625126i bk7: 16572a 2620941i bk8: 16494a 2619403i bk9: 16517a 2614577i bk10: 16535a 2619522i bk11: 16534a 2617455i bk12: 16535a 2621253i bk13: 16524a 2617087i bk14: 16508a 2623121i bk15: 16516a 2618646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962807
Row_Buffer_Locality_read = 0.964410
Row_Buffer_Locality_write = 0.618816
Bank_Level_Parallism = 1.810891
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.198863
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391913 
total_CMD = 2749958 
util_bw = 1077744 
Wasted_Col = 253289 
Wasted_Row = 82802 
Idle = 1336123 

BW Util Bottlenecks: 
RCDc_limit = 134735 
RCDWRc_limit = 2966 
WTRc_limit = 14952 
RTWc_limit = 26939 
CCDLc_limit = 147480 
rwq = 0 
CCDLc_limit_alone = 144379 
WTRc_limit_alone = 14188 
RTWc_limit_alone = 24602 

Commands details: 
total_CMD = 2749958 
n_nop = 2460943 
Read = 264514 
Write = 0 
L2_Alloc = 0 
L2_WB = 4922 
n_act = 9888 
n_pre = 9872 
n_ref = 3255307777713450285 
n_req = 265747 
total_req = 269436 

Dual Bus Interface Util: 
issued_total_row = 19760 
issued_total_col = 269436 
Row_Bus_Util =  0.007186 
CoL_Bus_Util = 0.097978 
Either_Row_CoL_Bus_Util = 0.105098 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000626 
queue_avg = 1.584139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461012 n_act=9878 n_pre=9862 n_ref_event=3255307777713450285 n_req=265701 n_rd=264472 n_rd_L2_A=0 n_write=0 n_wr_bk=4916 bw_util=0.3918
n_activity=1787421 dram_eff=0.6029
bk0: 16551a 2618762i bk1: 16566a 2616090i bk2: 16519a 2621515i bk3: 16514a 2618509i bk4: 16543a 2626436i bk5: 16553a 2622305i bk6: 16545a 2625495i bk7: 16558a 2622293i bk8: 16504a 2617701i bk9: 16501a 2614582i bk10: 16533a 2620519i bk11: 16544a 2616435i bk12: 16526a 2621850i bk13: 16516a 2618838i bk14: 16506a 2621847i bk15: 16493a 2618167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962838
Row_Buffer_Locality_read = 0.964374
Row_Buffer_Locality_write = 0.632221
Bank_Level_Parallism = 1.812669
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.201299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391843 
total_CMD = 2749958 
util_bw = 1077552 
Wasted_Col = 251239 
Wasted_Row = 82502 
Idle = 1338665 

BW Util Bottlenecks: 
RCDc_limit = 133755 
RCDWRc_limit = 2693 
WTRc_limit = 14033 
RTWc_limit = 26388 
CCDLc_limit = 146928 
rwq = 0 
CCDLc_limit_alone = 143885 
WTRc_limit_alone = 13348 
RTWc_limit_alone = 24030 

Commands details: 
total_CMD = 2749958 
n_nop = 2461012 
Read = 264472 
Write = 0 
L2_Alloc = 0 
L2_WB = 4916 
n_act = 9878 
n_pre = 9862 
n_ref = 3255307777713450285 
n_req = 265701 
total_req = 269388 

Dual Bus Interface Util: 
issued_total_row = 19740 
issued_total_col = 269388 
Row_Bus_Util =  0.007178 
CoL_Bus_Util = 0.097961 
Either_Row_CoL_Bus_Util = 0.105073 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000630 
queue_avg = 1.552386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55239
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461067 n_act=9887 n_pre=9871 n_ref_event=3255307777713450285 n_req=265650 n_rd=264422 n_rd_L2_A=0 n_write=0 n_wr_bk=4912 bw_util=0.3918
n_activity=1786456 dram_eff=0.6031
bk0: 16566a 2619407i bk1: 16570a 2616780i bk2: 16496a 2620329i bk3: 16508a 2615436i bk4: 16552a 2627376i bk5: 16537a 2623328i bk6: 16553a 2624168i bk7: 16551a 2618959i bk8: 16516a 2617590i bk9: 16494a 2613790i bk10: 16539a 2619023i bk11: 16551a 2615508i bk12: 16514a 2623075i bk13: 16526a 2618467i bk14: 16472a 2622060i bk15: 16477a 2617954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962797
Row_Buffer_Locality_read = 0.964341
Row_Buffer_Locality_write = 0.630293
Bank_Level_Parallism = 1.816936
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.201858
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391765 
total_CMD = 2749958 
util_bw = 1077336 
Wasted_Col = 253216 
Wasted_Row = 81639 
Idle = 1337767 

BW Util Bottlenecks: 
RCDc_limit = 134143 
RCDWRc_limit = 2732 
WTRc_limit = 15042 
RTWc_limit = 27902 
CCDLc_limit = 147567 
rwq = 0 
CCDLc_limit_alone = 144145 
WTRc_limit_alone = 14191 
RTWc_limit_alone = 25331 

Commands details: 
total_CMD = 2749958 
n_nop = 2461067 
Read = 264422 
Write = 0 
L2_Alloc = 0 
L2_WB = 4912 
n_act = 9887 
n_pre = 9871 
n_ref = 3255307777713450285 
n_req = 265650 
total_req = 269334 

Dual Bus Interface Util: 
issued_total_row = 19758 
issued_total_col = 269334 
Row_Bus_Util =  0.007185 
CoL_Bus_Util = 0.097941 
Either_Row_CoL_Bus_Util = 0.105053 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000696 
queue_avg = 1.571658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461141 n_act=9902 n_pre=9886 n_ref_event=3255307777713450285 n_req=265566 n_rd=264340 n_rd_L2_A=0 n_write=0 n_wr_bk=4904 bw_util=0.3916
n_activity=1789278 dram_eff=0.6019
bk0: 16533a 2618619i bk1: 16539a 2615634i bk2: 16488a 2620701i bk3: 16504a 2616551i bk4: 16546a 2626289i bk5: 16538a 2622537i bk6: 16551a 2625697i bk7: 16536a 2621854i bk8: 16542a 2618213i bk9: 16515a 2615663i bk10: 16525a 2620630i bk11: 16506a 2614493i bk12: 16526a 2621216i bk13: 16506a 2619773i bk14: 16492a 2622163i bk15: 16493a 2618146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962729
Row_Buffer_Locality_read = 0.964239
Row_Buffer_Locality_write = 0.637031
Bank_Level_Parallism = 1.812618
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.200688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391634 
total_CMD = 2749958 
util_bw = 1076976 
Wasted_Col = 254059 
Wasted_Row = 82505 
Idle = 1336418 

BW Util Bottlenecks: 
RCDc_limit = 135162 
RCDWRc_limit = 2895 
WTRc_limit = 14723 
RTWc_limit = 26529 
CCDLc_limit = 147094 
rwq = 0 
CCDLc_limit_alone = 143808 
WTRc_limit_alone = 13931 
RTWc_limit_alone = 24035 

Commands details: 
total_CMD = 2749958 
n_nop = 2461141 
Read = 264340 
Write = 0 
L2_Alloc = 0 
L2_WB = 4904 
n_act = 9902 
n_pre = 9886 
n_ref = 3255307777713450285 
n_req = 265566 
total_req = 269244 

Dual Bus Interface Util: 
issued_total_row = 19788 
issued_total_col = 269244 
Row_Bus_Util =  0.007196 
CoL_Bus_Util = 0.097908 
Either_Row_CoL_Bus_Util = 0.105026 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000744 
queue_avg = 1.584994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58499
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461286 n_act=9800 n_pre=9784 n_ref_event=3255307777713450285 n_req=265614 n_rd=264388 n_rd_L2_A=0 n_write=0 n_wr_bk=4904 bw_util=0.3917
n_activity=1785276 dram_eff=0.6034
bk0: 16559a 2617704i bk1: 16567a 2612068i bk2: 16501a 2620732i bk3: 16489a 2617238i bk4: 16542a 2626427i bk5: 16547a 2622990i bk6: 16546a 2624960i bk7: 16552a 2621441i bk8: 16513a 2618787i bk9: 16512a 2613776i bk10: 16507a 2620428i bk11: 16537a 2613971i bk12: 16522a 2621399i bk13: 16505a 2618496i bk14: 16506a 2624633i bk15: 16483a 2622530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963119
Row_Buffer_Locality_read = 0.964590
Row_Buffer_Locality_write = 0.646003
Bank_Level_Parallism = 1.816200
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.202210
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391703 
total_CMD = 2749958 
util_bw = 1077168 
Wasted_Col = 252085 
Wasted_Row = 80991 
Idle = 1339714 

BW Util Bottlenecks: 
RCDc_limit = 133578 
RCDWRc_limit = 2512 
WTRc_limit = 14317 
RTWc_limit = 27533 
CCDLc_limit = 146553 
rwq = 0 
CCDLc_limit_alone = 143230 
WTRc_limit_alone = 13554 
RTWc_limit_alone = 24973 

Commands details: 
total_CMD = 2749958 
n_nop = 2461286 
Read = 264388 
Write = 0 
L2_Alloc = 0 
L2_WB = 4904 
n_act = 9800 
n_pre = 9784 
n_ref = 3255307777713450285 
n_req = 265614 
total_req = 269292 

Dual Bus Interface Util: 
issued_total_row = 19584 
issued_total_col = 269292 
Row_Bus_Util =  0.007122 
CoL_Bus_Util = 0.097926 
Either_Row_CoL_Bus_Util = 0.104973 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.000707 
queue_avg = 1.562931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56293
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461366 n_act=9785 n_pre=9769 n_ref_event=3255307777713450285 n_req=265612 n_rd=264387 n_rd_L2_A=0 n_write=0 n_wr_bk=4898 bw_util=0.3917
n_activity=1781455 dram_eff=0.6046
bk0: 16559a 2618577i bk1: 16542a 2614222i bk2: 16507a 2621523i bk3: 16512a 2617994i bk4: 16549a 2626375i bk5: 16551a 2620883i bk6: 16544a 2626982i bk7: 16558a 2622293i bk8: 16509a 2619224i bk9: 16493a 2613654i bk10: 16526a 2618752i bk11: 16525a 2616119i bk12: 16521a 2622259i bk13: 16499a 2620655i bk14: 16493a 2623124i bk15: 16499a 2618707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963176
Row_Buffer_Locality_read = 0.964639
Row_Buffer_Locality_write = 0.647347
Bank_Level_Parallism = 1.813567
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.201923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391693 
total_CMD = 2749958 
util_bw = 1077140 
Wasted_Col = 251850 
Wasted_Row = 80861 
Idle = 1340107 

BW Util Bottlenecks: 
RCDc_limit = 133958 
RCDWRc_limit = 2464 
WTRc_limit = 14289 
RTWc_limit = 26662 
CCDLc_limit = 147115 
rwq = 0 
CCDLc_limit_alone = 144038 
WTRc_limit_alone = 13528 
RTWc_limit_alone = 24346 

Commands details: 
total_CMD = 2749958 
n_nop = 2461366 
Read = 264387 
Write = 0 
L2_Alloc = 0 
L2_WB = 4898 
n_act = 9785 
n_pre = 9769 
n_ref = 3255307777713450285 
n_req = 265612 
total_req = 269285 

Dual Bus Interface Util: 
issued_total_row = 19554 
issued_total_col = 269285 
Row_Bus_Util =  0.007111 
CoL_Bus_Util = 0.097923 
Either_Row_CoL_Bus_Util = 0.104944 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.000856 
queue_avg = 1.542110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461393 n_act=9758 n_pre=9742 n_ref_event=3255307777713450285 n_req=265613 n_rd=264389 n_rd_L2_A=0 n_write=0 n_wr_bk=4896 bw_util=0.3917
n_activity=1780765 dram_eff=0.6049
bk0: 16536a 2617035i bk1: 16555a 2612492i bk2: 16511a 2620405i bk3: 16515a 2615712i bk4: 16537a 2626494i bk5: 16549a 2621849i bk6: 16567a 2625871i bk7: 16574a 2621905i bk8: 16502a 2620444i bk9: 16508a 2616074i bk10: 16515a 2620479i bk11: 16509a 2616295i bk12: 16503a 2622413i bk13: 16535a 2618541i bk14: 16488a 2622818i bk15: 16485a 2618684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963277
Row_Buffer_Locality_read = 0.964719
Row_Buffer_Locality_write = 0.651961
Bank_Level_Parallism = 1.821264
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.205449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391693 
total_CMD = 2749958 
util_bw = 1077140 
Wasted_Col = 249158 
Wasted_Row = 80923 
Idle = 1342737 

BW Util Bottlenecks: 
RCDc_limit = 132255 
RCDWRc_limit = 2509 
WTRc_limit = 14332 
RTWc_limit = 26511 
CCDLc_limit = 145985 
rwq = 0 
CCDLc_limit_alone = 142751 
WTRc_limit_alone = 13512 
RTWc_limit_alone = 24097 

Commands details: 
total_CMD = 2749958 
n_nop = 2461393 
Read = 264389 
Write = 0 
L2_Alloc = 0 
L2_WB = 4896 
n_act = 9758 
n_pre = 9742 
n_ref = 3255307777713450285 
n_req = 265613 
total_req = 269285 

Dual Bus Interface Util: 
issued_total_row = 19500 
issued_total_col = 269285 
Row_Bus_Util =  0.007091 
CoL_Bus_Util = 0.097923 
Either_Row_CoL_Bus_Util = 0.104934 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.000762 
queue_avg = 1.552085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55209
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461289 n_act=9808 n_pre=9792 n_ref_event=3255307777713450285 n_req=265630 n_rd=264405 n_rd_L2_A=0 n_write=0 n_wr_bk=4900 bw_util=0.3917
n_activity=1785370 dram_eff=0.6034
bk0: 16532a 2617002i bk1: 16542a 2614156i bk2: 16516a 2621623i bk3: 16516a 2618960i bk4: 16540a 2626105i bk5: 16536a 2622743i bk6: 16558a 2624825i bk7: 16553a 2621769i bk8: 16519a 2618761i bk9: 16512a 2614938i bk10: 16518a 2618855i bk11: 16530a 2615747i bk12: 16509a 2623740i bk13: 16532a 2620432i bk14: 16497a 2623485i bk15: 16495a 2620309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963091
Row_Buffer_Locality_read = 0.964573
Row_Buffer_Locality_write = 0.643265
Bank_Level_Parallism = 1.814884
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.199667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391722 
total_CMD = 2749958 
util_bw = 1077220 
Wasted_Col = 251623 
Wasted_Row = 80752 
Idle = 1340363 

BW Util Bottlenecks: 
RCDc_limit = 133199 
RCDWRc_limit = 2579 
WTRc_limit = 14172 
RTWc_limit = 27235 
CCDLc_limit = 146852 
rwq = 0 
CCDLc_limit_alone = 143630 
WTRc_limit_alone = 13415 
RTWc_limit_alone = 24770 

Commands details: 
total_CMD = 2749958 
n_nop = 2461289 
Read = 264405 
Write = 0 
L2_Alloc = 0 
L2_WB = 4900 
n_act = 9808 
n_pre = 9792 
n_ref = 3255307777713450285 
n_req = 265630 
total_req = 269305 

Dual Bus Interface Util: 
issued_total_row = 19600 
issued_total_col = 269305 
Row_Bus_Util =  0.007127 
CoL_Bus_Util = 0.097931 
Either_Row_CoL_Bus_Util = 0.104972 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.000818 
queue_avg = 1.543811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.54381
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2749958 n_nop=2461195 n_act=9819 n_pre=9803 n_ref_event=7310313499448795487 n_req=265648 n_rd=264422 n_rd_L2_A=0 n_write=0 n_wr_bk=4904 bw_util=0.3918
n_activity=1783879 dram_eff=0.6039
bk0: 16533a 2617411i bk1: 16557a 2612563i bk2: 16508a 2619446i bk3: 16522a 2616689i bk4: 16519a 2626115i bk5: 16535a 2622178i bk6: 16565a 2627157i bk7: 16575a 2623982i bk8: 16511a 2620150i bk9: 16492a 2615919i bk10: 16544a 2619563i bk11: 16526a 2615649i bk12: 16516a 2623238i bk13: 16519a 2620795i bk14: 16507a 2623475i bk15: 16493a 2618648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963053
Row_Buffer_Locality_read = 0.964579
Row_Buffer_Locality_write = 0.633768
Bank_Level_Parallism = 1.814083
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.196205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391753 
total_CMD = 2749958 
util_bw = 1077304 
Wasted_Col = 250839 
Wasted_Row = 81596 
Idle = 1340219 

BW Util Bottlenecks: 
RCDc_limit = 132759 
RCDWRc_limit = 2697 
WTRc_limit = 13062 
RTWc_limit = 27359 
CCDLc_limit = 147260 
rwq = 0 
CCDLc_limit_alone = 144352 
WTRc_limit_alone = 12396 
RTWc_limit_alone = 25117 

Commands details: 
total_CMD = 2749958 
n_nop = 2461195 
Read = 264422 
Write = 0 
L2_Alloc = 0 
L2_WB = 4904 
n_act = 9819 
n_pre = 9803 
n_ref = 7310313499448795487 
n_req = 265648 
total_req = 269326 

Dual Bus Interface Util: 
issued_total_row = 19622 
issued_total_col = 269326 
Row_Bus_Util =  0.007135 
CoL_Bus_Util = 0.097938 
Either_Row_CoL_Bus_Util = 0.105006 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000641 
queue_avg = 1.542471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54247

========= L2 cache stats =========
L2_cache_bank[0]: Access = 182786, Miss = 134745, Miss_rate = 0.737, Pending_hits = 30906, Reservation_fails = 0
L2_cache_bank[1]: Access = 183020, Miss = 134855, Miss_rate = 0.737, Pending_hits = 30985, Reservation_fails = 0
L2_cache_bank[2]: Access = 183004, Miss = 134834, Miss_rate = 0.737, Pending_hits = 30996, Reservation_fails = 0
L2_cache_bank[3]: Access = 182953, Miss = 134808, Miss_rate = 0.737, Pending_hits = 31107, Reservation_fails = 0
L2_cache_bank[4]: Access = 183064, Miss = 134874, Miss_rate = 0.737, Pending_hits = 31102, Reservation_fails = 0
L2_cache_bank[5]: Access = 183039, Miss = 134898, Miss_rate = 0.737, Pending_hits = 31036, Reservation_fails = 0
L2_cache_bank[6]: Access = 182977, Miss = 134857, Miss_rate = 0.737, Pending_hits = 30916, Reservation_fails = 0
L2_cache_bank[7]: Access = 183000, Miss = 134867, Miss_rate = 0.737, Pending_hits = 31021, Reservation_fails = 0
L2_cache_bank[8]: Access = 183017, Miss = 134827, Miss_rate = 0.737, Pending_hits = 30967, Reservation_fails = 0
L2_cache_bank[9]: Access = 182991, Miss = 134845, Miss_rate = 0.737, Pending_hits = 30968, Reservation_fails = 0
L2_cache_bank[10]: Access = 182959, Miss = 134808, Miss_rate = 0.737, Pending_hits = 31058, Reservation_fails = 0
L2_cache_bank[11]: Access = 183010, Miss = 134814, Miss_rate = 0.737, Pending_hits = 31077, Reservation_fails = 0
L2_cache_bank[12]: Access = 182937, Miss = 134803, Miss_rate = 0.737, Pending_hits = 31068, Reservation_fails = 0
L2_cache_bank[13]: Access = 182931, Miss = 134737, Miss_rate = 0.737, Pending_hits = 31098, Reservation_fails = 0
L2_cache_bank[14]: Access = 183030, Miss = 134796, Miss_rate = 0.736, Pending_hits = 31043, Reservation_fails = 0
L2_cache_bank[15]: Access = 182909, Miss = 134792, Miss_rate = 0.737, Pending_hits = 31111, Reservation_fails = 0
L2_cache_bank[16]: Access = 182979, Miss = 134809, Miss_rate = 0.737, Pending_hits = 30936, Reservation_fails = 0
L2_cache_bank[17]: Access = 182948, Miss = 134779, Miss_rate = 0.737, Pending_hits = 31039, Reservation_fails = 0
L2_cache_bank[18]: Access = 182885, Miss = 134759, Miss_rate = 0.737, Pending_hits = 30986, Reservation_fails = 0
L2_cache_bank[19]: Access = 183020, Miss = 134830, Miss_rate = 0.737, Pending_hits = 31022, Reservation_fails = 0
L2_cache_bank[20]: Access = 182959, Miss = 134789, Miss_rate = 0.737, Pending_hits = 30926, Reservation_fails = 0
L2_cache_bank[21]: Access = 182958, Miss = 134816, Miss_rate = 0.737, Pending_hits = 30993, Reservation_fails = 0
L2_cache_bank[22]: Access = 183006, Miss = 134803, Miss_rate = 0.737, Pending_hits = 31020, Reservation_fails = 0
L2_cache_bank[23]: Access = 182996, Miss = 134819, Miss_rate = 0.737, Pending_hits = 31044, Reservation_fails = 0
L2_total_cache_accesses = 4391378
L2_total_cache_misses = 3235564
L2_total_cache_miss_rate = 0.7368
L2_total_cache_pending_hits = 744425
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 394020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 744425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 795192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2377871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 744425
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 46870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4311508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 79870
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=4391378
icnt_total_pkts_simt_to_mem=4391378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4391378
Req_Network_cycles = 1072338
Req_Network_injected_packets_per_cycle =       4.0951 
Req_Network_conflicts_per_cycle =       0.7862
Req_Network_conflicts_per_cycle_util =       0.8753
Req_Bank_Level_Parallism =       4.5592
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3640
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1706

Reply_Network_injected_packets_num = 4391378
Reply_Network_cycles = 1072338
Reply_Network_injected_packets_per_cycle =        4.0951
Reply_Network_conflicts_per_cycle =        2.1270
Reply_Network_conflicts_per_cycle_util =       2.3826
Reply_Bank_Level_Parallism =       4.5873
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2093
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1365
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 49 min, 26 sec (13766 sec)
gpgpu_simulation_rate = 86216 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim: *** exit detected ***
