{"Source Block": ["oh/elink/dv/elink_e16_model.v@5891:5902@HdlStmAssign", "   \n   //if input goes high, toggle output\n   //note1: input can only be high for one clock cycle\n   //note2: be careful with clock gating\n\n   assign toggle = in ? ~out :\n\t\t         out;\n   \n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       out <= 1'b0;\n"], "Clone Blocks": [["oh/common/hdl/pulse2toggle.v@21:32", "   \n   //if input goes high, toggle output\n   //note1: input can only be high for one clock cycle\n   //note2: be careful with clock gating\n\n   assign toggle = in ? ~out :\n\t\t         out;\n   \n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       out <= 1'b0;\n"], ["oh/elink/dv/elink_e16_model.v@5895:5909", "\n   assign toggle = in ? ~out :\n\t\t         out;\n   \n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       out <= 1'b0;\n     else\n       out <= toggle;\n   \nendmodule // e16_pulse2toggle\n\n\n\n"]], "Diff Content": {"Delete": [[5896, "   assign toggle = in ? ~out :\n"], [5897, "\t\t         out;\n"]], "Add": []}}