<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p565" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_565{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_565{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_565{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_565{left:70px;bottom:807px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t5_565{left:70px;bottom:790px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#t6_565{left:70px;bottom:773px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_565{left:70px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_565{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t9_565{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_565{left:70px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_565{left:70px;bottom:641px;letter-spacing:0.13px;}
#tc_565{left:152px;bottom:641px;letter-spacing:0.16px;word-spacing:0.01px;}
#td_565{left:355px;bottom:641px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_565{left:152px;bottom:620px;letter-spacing:0.15px;}
#tf_565{left:70px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_565{left:70px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_565{left:734px;bottom:580px;}
#ti_565{left:738px;bottom:580px;letter-spacing:-0.34px;word-spacing:-0.23px;}
#tj_565{left:70px;bottom:564px;letter-spacing:-0.18px;}
#tk_565{left:133px;bottom:564px;}
#tl_565{left:137px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_565{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_565{left:70px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_565{left:70px;bottom:498px;}
#tp_565{left:96px;bottom:501px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tq_565{left:261px;bottom:501px;}
#tr_565{left:265px;bottom:501px;letter-spacing:-0.26px;word-spacing:-1.19px;}
#ts_565{left:422px;bottom:501px;}
#tt_565{left:426px;bottom:501px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tu_565{left:96px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_565{left:70px;bottom:458px;}
#tw_565{left:96px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_565{left:70px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#ty_565{left:70px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tz_565{left:70px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_565{left:70px;bottom:388px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t11_565{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_565{left:70px;bottom:354px;letter-spacing:-0.27px;}
#t13_565{left:70px;bottom:286px;letter-spacing:0.16px;}
#t14_565{left:151px;bottom:286px;letter-spacing:0.21px;}
#t15_565{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_565{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_565{left:70px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_565{left:70px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t19_565{left:70px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_565{left:70px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_565{left:70px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1c_565{left:70px;bottom:139px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_565{left:76px;bottom:1043px;letter-spacing:-0.15px;}
#t1e_565{left:76px;bottom:1027px;letter-spacing:-0.15px;}
#t1f_565{left:253px;bottom:1043px;letter-spacing:-0.15px;}
#t1g_565{left:253px;bottom:1027px;letter-spacing:-0.15px;}
#t1h_565{left:349px;bottom:1043px;letter-spacing:-0.11px;}
#t1i_565{left:76px;bottom:1004px;letter-spacing:-0.15px;}
#t1j_565{left:253px;bottom:1004px;letter-spacing:-0.16px;}
#t1k_565{left:349px;bottom:1004px;letter-spacing:-0.11px;}
#t1l_565{left:76px;bottom:981px;letter-spacing:-0.15px;}
#t1m_565{left:253px;bottom:981px;letter-spacing:-0.16px;}
#t1n_565{left:349px;bottom:981px;letter-spacing:-0.11px;}
#t1o_565{left:76px;bottom:958px;letter-spacing:-0.14px;}
#t1p_565{left:254px;bottom:958px;letter-spacing:-0.16px;}
#t1q_565{left:350px;bottom:958px;letter-spacing:-0.11px;}
#t1r_565{left:76px;bottom:935px;letter-spacing:-0.14px;}
#t1s_565{left:254px;bottom:935px;letter-spacing:-0.16px;}
#t1t_565{left:350px;bottom:935px;letter-spacing:-0.11px;}
#t1u_565{left:76px;bottom:912px;letter-spacing:-0.14px;}
#t1v_565{left:254px;bottom:912px;letter-spacing:-0.16px;}
#t1w_565{left:350px;bottom:912px;letter-spacing:-0.11px;}
#t1x_565{left:76px;bottom:889px;letter-spacing:-0.14px;}
#t1y_565{left:254px;bottom:889px;letter-spacing:-0.16px;}
#t1z_565{left:350px;bottom:889px;letter-spacing:-0.11px;}
#t20_565{left:76px;bottom:866px;letter-spacing:-0.14px;}
#t21_565{left:254px;bottom:866px;letter-spacing:-0.16px;}
#t22_565{left:350px;bottom:866px;letter-spacing:-0.11px;}
#t23_565{left:76px;bottom:843px;letter-spacing:-0.14px;}
#t24_565{left:254px;bottom:843px;letter-spacing:-0.16px;}
#t25_565{left:350px;bottom:843px;letter-spacing:-0.11px;}
#t26_565{left:80px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t27_565{left:166px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t28_565{left:76px;bottom:1066px;letter-spacing:-0.17px;}
#t29_565{left:253px;bottom:1066px;letter-spacing:-0.13px;}
#t2a_565{left:349px;bottom:1066px;letter-spacing:-0.12px;}

.s1_565{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_565{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_565{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_565{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_565{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s6_565{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_565{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_565{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_565{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_565{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts565" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg565Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg565" style="-webkit-user-select: none;"><object width="935" height="1210" data="565/565.svg" type="image/svg+xml" id="pdf565" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_565" class="t s1_565">Vol. 3B </span><span id="t2_565" class="t s1_565">16-13 </span>
<span id="t3_565" class="t s2_565">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_565" class="t s3_565">When a machine-check error is detected on a Pentium 4 or Intel Xeon processor, the processor saves the state of </span>
<span id="t5_565" class="t s3_565">the general-purpose registers, the R/EFLAGS register, and the R/EIP in these extended machine-check state MSRs. </span>
<span id="t6_565" class="t s3_565">This information can be used by a debugger to analyze the error. </span>
<span id="t7_565" class="t s3_565">These registers are read/write to zero registers. This means software can read them; but if software writes to </span>
<span id="t8_565" class="t s3_565">them, only all zeros is allowed. If software attempts to write a non-zero value into one of these registers, a general- </span>
<span id="t9_565" class="t s3_565">protection (#GP) exception is generated. These registers are cleared on a hardware reset (power-up or RESET), </span>
<span id="ta_565" class="t s3_565">but maintain their contents following a soft reset (INIT reset). </span>
<span id="tb_565" class="t s4_565">16.3.3 </span><span id="tc_565" class="t s4_565">Mapping of the Pentium </span><span id="td_565" class="t s4_565">Processor Machine-Check Errors to the Machine-Check </span>
<span id="te_565" class="t s4_565">Architecture </span>
<span id="tf_565" class="t s3_565">The Pentium processor reports machine-check errors using two registers: P5_MC_TYPE and P5_MC_ADDR. The </span>
<span id="tg_565" class="t s3_565">Pentium 4, Intel Xeon, Intel Atom, and P6 family processors map these registers to the IA32_MC</span><span id="th_565" class="t s5_565">i</span><span id="ti_565" class="t s3_565">_STATUS and </span>
<span id="tj_565" class="t s3_565">IA32_MC</span><span id="tk_565" class="t s5_565">i</span><span id="tl_565" class="t s3_565">_ADDR in the error-reporting register bank. This bank reports on the same type of external bus errors </span>
<span id="tm_565" class="t s3_565">reported in P5_MC_TYPE and P5_MC_ADDR. </span>
<span id="tn_565" class="t s3_565">The information in these registers can then be accessed in two ways: </span>
<span id="to_565" class="t s6_565">• </span><span id="tp_565" class="t s3_565">By reading the IA32_MC</span><span id="tq_565" class="t s5_565">i</span><span id="tr_565" class="t s3_565">_STATUS and IA32_MC</span><span id="ts_565" class="t s5_565">i</span><span id="tt_565" class="t s3_565">_ADDR registers as part of a general machine-check exception </span>
<span id="tu_565" class="t s3_565">handler written for Pentium 4, Intel Atom and P6 family processors. </span>
<span id="tv_565" class="t s6_565">• </span><span id="tw_565" class="t s3_565">By reading the P5_MC_TYPE and P5_MC_ADDR registers using the RDMSR instruction. </span>
<span id="tx_565" class="t s3_565">The second capability permits a machine-check exception handler written to run on a Pentium processor to be run </span>
<span id="ty_565" class="t s3_565">on a Pentium 4, Intel Xeon, Intel Atom, or P6 family processor. There is a limitation in that information returned by </span>
<span id="tz_565" class="t s3_565">the Pentium 4, Intel Xeon, Intel Atom, and P6 family processors is encoded differently than information returned </span>
<span id="t10_565" class="t s3_565">by the Pentium processor. To run a Pentium processor machine-check exception handler on a Pentium 4, Intel </span>
<span id="t11_565" class="t s3_565">Xeon, Intel Atom, or P6 family processor; the handler must be written to interpret P5_MC_TYPE encodings </span>
<span id="t12_565" class="t s3_565">correctly. </span>
<span id="t13_565" class="t s7_565">16.4 </span><span id="t14_565" class="t s7_565">ENHANCED CACHE ERROR REPORTING </span>
<span id="t15_565" class="t s3_565">Starting with Intel Core Duo processors, cache error reporting was enhanced. In earlier Intel processors, cache </span>
<span id="t16_565" class="t s3_565">status was based on the number of correction events that occurred in a cache. In the new paradigm, called </span>
<span id="t17_565" class="t s3_565">“threshold-based error status”, cache status is based on the number of lines (ECC blocks) in a cache that incur </span>
<span id="t18_565" class="t s3_565">repeated corrections. The threshold is chosen by Intel, based on various factors. If a processor supports threshold- </span>
<span id="t19_565" class="t s3_565">based error status, it sets IA32_MCG_CAP[11] (MCG_TES_P) to 1; if not, to 0. </span>
<span id="t1a_565" class="t s3_565">A processor that supports enhanced cache error reporting contains hardware that tracks the operating status of </span>
<span id="t1b_565" class="t s3_565">certain caches and provides an indicator of their “health”. The hardware reports a “green” status when the number </span>
<span id="t1c_565" class="t s3_565">of lines that incur repeated corrections is at or below a pre-defined threshold, and a “yellow” status when the </span>
<span id="t1d_565" class="t s8_565">IA32_MCG_ </span>
<span id="t1e_565" class="t s8_565">RSERVED[1:5] </span>
<span id="t1f_565" class="t s8_565">18BH- </span>
<span id="t1g_565" class="t s8_565">18FH </span>
<span id="t1h_565" class="t s8_565">These registers, if present, are reserved. </span>
<span id="t1i_565" class="t s8_565">IA32_MCG_R8 </span><span id="t1j_565" class="t s8_565">190H </span><span id="t1k_565" class="t s8_565">Contains state of the R8 register at the time of the machine-check error. </span>
<span id="t1l_565" class="t s8_565">IA32_MCG_R9 </span><span id="t1m_565" class="t s8_565">191H </span><span id="t1n_565" class="t s8_565">Contains state of the R9 register at the time of the machine-check error. </span>
<span id="t1o_565" class="t s8_565">IA32_MCG_R10 </span><span id="t1p_565" class="t s8_565">192H </span><span id="t1q_565" class="t s8_565">Contains state of the R10 register at the time of the machine-check error. </span>
<span id="t1r_565" class="t s8_565">IA32_MCG_R11 </span><span id="t1s_565" class="t s8_565">193H </span><span id="t1t_565" class="t s8_565">Contains state of the R11 register at the time of the machine-check error. </span>
<span id="t1u_565" class="t s8_565">IA32_MCG_R12 </span><span id="t1v_565" class="t s8_565">194H </span><span id="t1w_565" class="t s8_565">Contains state of the R12 register at the time of the machine-check error. </span>
<span id="t1x_565" class="t s8_565">IA32_MCG_R13 </span><span id="t1y_565" class="t s8_565">195H </span><span id="t1z_565" class="t s8_565">Contains state of the R13 register at the time of the machine-check error. </span>
<span id="t20_565" class="t s8_565">IA32_MCG_R14 </span><span id="t21_565" class="t s8_565">196H </span><span id="t22_565" class="t s8_565">Contains state of the R14 register at the time of the machine-check error. </span>
<span id="t23_565" class="t s8_565">IA32_MCG_R15 </span><span id="t24_565" class="t s8_565">197H </span><span id="t25_565" class="t s8_565">Contains state of the R15 register at the time of the machine-check error. </span>
<span id="t26_565" class="t s9_565">Table 16-6. </span><span id="t27_565" class="t s9_565">Extended Machine Check State MSRs In Processors With Support for Intel® 64 Architecture (Contd.) </span>
<span id="t28_565" class="t sa_565">MSR </span><span id="t29_565" class="t sa_565">Address </span><span id="t2a_565" class="t sa_565">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
