{%- import 'snippet.j2' as snippet -%}


{% call snippet.module_with_intf_structs(module_name, intfs, intfs, comment) %}

  {% set input_intf_names = intfs|isinput|keymap("name") %}

  {% if dout_align == 1 %}
    assign din.ready = dout.ready;
    assign dout.valid = din.valid;
    assign dout_s.out_eot = din_s.out_eot;
    assign dout.data = dout_s;
  {% else %}
    logic  handshake;
    logic  handshake_reg;
    logic  valid_reg;
    logic  subelem_done;
    logic [{{lvl-1}}:0] eots_reg;

    assign dout_s.out_eot = valid_reg ? eots_reg : din_s.out_eot;
    assign dout.data = dout_s;

    assign subelem_done = {{dout_align}} && din.valid;
    assign din.ready = (dout.ready || handshake_reg || (!subelem_done));
    assign dout.valid = (din.valid || valid_reg) && (!handshake_reg);

    assign handshake = dout.valid & dout.ready;

    always_ff @(posedge clk) begin
       if (rst) begin
         handshake_reg <= 1'b0;
         valid_reg <= 1'b0;
         eots_reg <= 0;
       end
       else begin
         if (subelem_done && (handshake || handshake_reg)) begin
             handshake_reg <= 1'b0;
             valid_reg <= 1'b0;
             eots_reg <= 0;
         end
         else begin
             handshake_reg <= handshake_reg || handshake;
             if (!valid_reg && din.valid) begin
                  eots_reg <= din_s.out_eot;
                  valid_reg <= 1;
             end
          end
       end
    end
  {% endif %}
{% endcall %}
