{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625000253069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625000253069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 29 22:57:32 2021 " "Processing started: Tue Jun 29 22:57:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625000253069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1625000253069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off BKM-68X-SIMPLE -c BKM-68X-SIMPLE " "Command: quartus_pow --read_settings_files=off --write_settings_files=off BKM-68X-SIMPLE -c BKM-68X-SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1625000253069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1625000253245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1625000253248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1625000253248 ""}
{ "Info" "ISTA_SDC_FOUND" "hdl/BKM-68X.sdc " "Reading SDC File: 'hdl/BKM-68X.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1625000253591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BKM-68X.sdc 6 clk_out port " "Ignored filter at BKM-68X.sdc(6): clk_out could not be matched with a port" {  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1625000253597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock BKM-68X.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at BKM-68X.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10 \[get_ports clk_out\] " "create_clock -period 10 \[get_ports clk_out\]" {  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625000253597 ""}  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1625000253597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay BKM-68X.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"vsync_out\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at BKM-68X.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"vsync_out\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock vsync_in -max 2 \[get_ports vsync_out\] " "set_output_delay -clock vsync_in -max 2 \[get_ports vsync_out\]" {  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625000253598 ""}  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1625000253598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay BKM-68X.sdc 29 Set_input_delay/set_output_delay has replaced one or more delays on port \"hsync_out\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at BKM-68X.sdc(29): Set_input_delay/set_output_delay has replaced one or more delays on port \"hsync_out\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock hsync_in -max 2 \[get_ports hsync_out\] " "set_output_delay -clock hsync_in -max 2 \[get_ports hsync_out\]" {  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625000253598 ""}  } { { "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/BKM-68X.sdc" 29 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1625000253598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1625000253598 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_format_detector:vf_det\|simplefilter:hs_filter\|filter " "Node: video_format_detector:vf_det\|simplefilter:hs_filter\|filter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_format_detector:vf_det\|hsync_cnt\[29\] video_format_detector:vf_det\|simplefilter:hs_filter\|filter " "Register video_format_detector:vf_det\|hsync_cnt\[29\] is being clocked by video_format_detector:vf_det\|simplefilter:hs_filter\|filter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625000253602 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1625000253602 "|top|video_format_detector:vf_det|simplefilter:hs_filter|filter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_format_detector:vf_det\|Clock_divider:clk25mhz\|clock_out " "Node: video_format_detector:vf_det\|Clock_divider:clk25mhz\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_format_detector:vf_det\|clk_in_vsync_cnt\[17\] video_format_detector:vf_det\|Clock_divider:clk25mhz\|clock_out " "Register video_format_detector:vf_det\|clk_in_vsync_cnt\[17\] is being clocked by video_format_detector:vf_det\|Clock_divider:clk25mhz\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625000253602 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1625000253602 "|top|video_format_detector:vf_det|Clock_divider:clk25mhz|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_format_detector:vf_det\|simplefilter:vs_filter\|filter " "Node: video_format_detector:vf_det\|simplefilter:vs_filter\|filter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_format_detector:vf_det\|reg_format\[1\] video_format_detector:vf_det\|simplefilter:vs_filter\|filter " "Register video_format_detector:vf_det\|reg_format\[1\] is being clocked by video_format_detector:vf_det\|simplefilter:vs_filter\|filter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625000253602 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1625000253602 "|top|video_format_detector:vf_det|simplefilter:vs_filter|filter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "simplefilter:button1_filter\|filter " "Node: simplefilter:button1_filter\|filter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_oe_x_forced simplefilter:button1_filter\|filter " "Register video_oe_x_forced is being clocked by simplefilter:button1_filter\|filter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625000253602 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1625000253602 "|top|simplefilter:button1_filter|filter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "simplefilter:button2_filter\|filter " "Node: simplefilter:button2_filter\|filter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register int_ext_x_forced simplefilter:button2_filter\|filter " "Register int_ext_x_forced is being clocked by simplefilter:button2_filter\|filter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625000253602 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1625000253602 "|top|simplefilter:button2_filter|filter"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1625000253610 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1625000253630 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1625000253633 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1625000253659 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1625000253884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1625000253936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1625000254841 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "10.993 millions of transitions / sec " "Average toggle rate for this design is 10.993 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1625000255329 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "184.51 mW " "Total thermal power estimate for the design is 184.51 mW" {  } { { "/home/martin/intelFPGA_lite/18.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/martin/intelFPGA_lite/18.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1625000255360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1174 " "Peak virtual memory: 1174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625000255520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 29 22:57:35 2021 " "Processing ended: Tue Jun 29 22:57:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625000255520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625000255520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625000255520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1625000255520 ""}
