/*
 * Copyright (c) 2020 Antmicro <www.antmicro.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef _QUICKLOGIC_EOS_S3_SOC_PINMAP_H_
#define _QUICKLOGIC_EOS_S3_SOC_PINMAP_H_

#include <soc.h>
#include <eoss3_hal_pads.h>

/* Set UART TX to PAD44 */
#define UART_TXD_PAD44 (UART_TXD_SEL_PAD44 | PAD_CTRL_SEL_AO_REG \
	| PAD_OEN_NORMAL | PAD_P_Z | PAD_SR_SLOW \
	| PAD_E_4MA | PAD_REN_DISABLE | PAD_SMT_DISABLE)

/* Set UART RX to PAD45 */
#define UART_RXD_PAD45 (UART_RXD_SEL_PAD45 | PAD_CTRL_SEL_AO_REG \
	| PAD_OEN_DISABLE | PAD_P_Z | PAD_SR_SLOW \
	| PAD_E_4MA | PAD_REN_ENABLE | PAD_SMT_DISABLE)

#define SPI_CLK_PAD34 (PAD34_FUNC_SEL_SPIm_CLK | PAD_CTRL_SEL_AO_REG \
		| PAD_OEN_NORMAL | PAD_P_Z | PAD_E_4MA | PAD_SR_FAST \
		| PAD_REN_DISABLE | PAD_SMT_DISABLE)

#define SPI_MISO_PAD36 (PAD36_FUNC_SEL_SPIm_MISO | PAD_CTRL_SEL_AO_REG \
		| PAD_OEN_DISABLE | PAD_P_PULLUP | PAD_E_4MA | PAD_SR_FAST \
		| PAD_REN_ENABLE | PAD_SMT_DISABLE)

#define SPI_MOSI_PAD38 (PAD38_FUNC_SEL_SPIm_MOSI | PAD_CTRL_SEL_AO_REG \
		| PAD_OEN_NORMAL | PAD_P_Z | PAD_E_4MA | PAD_SR_FAST \
		| PAD_REN_DISABLE | PAD_SMT_DISABLE)

#define SPI_SS1_PAD39 (PAD39_FUNC_SEL_SPIm_SSn1 | PAD_CTRL_SEL_AO_REG \
		| PAD_OEN_NORMAL | PAD_P_Z | PAD_E_4MA | PAD_SR_FAST \
		| PAD_REN_DISABLE | PAD_SMT_DISABLE)

#endif /* _QUICKLOGIC_EOS_S3_SOC_PINMAP_H_ */
