$date
	Tue May  5 22:26:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module onecountTB $end
$var wire 5 ! count [4:0] $end
$var reg 16 " DATA [15:0] $end
$scope module DUT $end
$var wire 16 # DATA [15:0] $end
$var reg 5 $ count [4:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$scope task initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b10000 $
b10000 !
b10000 %
b1111111111111111 "
b1111111111111111 #
#10
b10000 %
b0 $
b0 !
b0 "
b0 #
#15
b1011 $
b1011 !
b10000 %
b1111111111100000 "
b1111111111100000 #
#20
b10000 %
b110 $
b110 !
b1100000000001111 "
b1100000000001111 #
#25
b10000 %
b1000 $
b1000 !
b101010101010101 "
b101010101010101 #
#30
b10000 %
b11 $
b11 !
b111 "
b111 #
#35
