Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Back_end.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Back_end.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Back_end"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : Back_end
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/HRY415-project-2/code/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux32Bit.vhd" in Library work.
Architecture behavioral of Entity mux32bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux5Bit.vhd" in Library work.
Architecture behavioral of Entity mux5bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/demux1bit.vhd" in Library work.
Architecture behavioral of Entity demux is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux4to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_32bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux4to1_5bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_5bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/demux2to4.vhd" in Library work.
Architecture behavioral of Entity demux2to4 is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Reg1BitR.vhd" in Library work.
Architecture behavioral of Entity reg1bitr is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux8to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux8to1_32bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux8to1_5Bit.vhd" in Library work.
Architecture behavioral of Entity mux8to1_5bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/demux3to8.vhd" in Library work.
Architecture behavioral of Entity demux3to8 is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Reg4BitR.vhd" in Library work.
Architecture behavioral of Entity reg4bitr is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux16to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux16to1_32bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux16to1_5bit.vhd" in Library work.
Architecture behavioral of Entity mux16to1_5bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/demux4to16.vhd" in Library work.
Architecture behavioral of Entity demux4to16 is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Reg32BitR.vhd" in Library work.
Architecture structural of Entity reg32bitr is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Reg5BitR.vhd" in Library work.
Architecture behavioral of Entity reg5bitr is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux32to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux32to1_32bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/demux5to32.vhd" in Library work.
Architecture structural of Entity demux5to32 is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/mux32to1_5Bit.vhd" in Library work.
Architecture structural of Entity mux32to1_5bit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/CDB_control.vhd" in Library work.
Architecture behavioral of Entity cdb_control is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Reg2BitR.vhd" in Library work.
Architecture behavioral of Entity reg2bitr is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/logical_unit.vhd" in Library work.
Architecture behavioral of Entity logical_unit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/FU_logical_control.vhd" in Library work.
Architecture behavioral of Entity fu_logical_control is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/RS_reg_line.vhd" in Library work.
Architecture behavioral of Entity rs_reg_line is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/RS_logica_control.vhd" in Library work.
Architecture behavioral of Entity rs_logical_control is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/arithmetic_unit.vhd" in Library work.
Architecture behavioral of Entity arithmetic_unit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/FU_arithmetic_control.vhd" in Library work.
Architecture behavioral of Entity fu_arithmetic_control is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/RS_ar_control.vhd" in Library work.
Architecture behavioral of Entity rs_arithmetic_control is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Q_block.vhd" in Library work.
Architecture behavioral of Entity q_block is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/V_block.vhd" in Library work.
Architecture behavioral of Entity v_block is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Issue_unit.vhd" in Library work.
Architecture behavioral of Entity issue_unit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Register_File.vhd" in Library work.
Architecture behavioral of Entity register_file is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/RSUnitAr.vhd" in Library work.
Architecture behavioral of Entity rs_unit_arithemtic is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/FU_arithmetic.vhd" in Library work.
Architecture behavioral of Entity fu_arithmetic is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/RS_unit_logical.vhd" in Library work.
Architecture behavioral of Entity rs_unit_logical is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/FU_logical.vhd" in Library work.
Architecture behavioral of Entity fu_logical is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/CDBunit.vhd" in Library work.
Architecture behavioral of Entity cdbunit is up to date.
Compiling vhdl file "C:/HRY415-project-2/code/Back_end.vhd" in Library work.
Entity <back_end> compiled.
Entity <back_end> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Back_end> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Issue_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_File> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_unit_arithemtic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FU_arithmetic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_unit_logical> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FU_logical> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CDBunit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Q_block> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <V_block> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_reg_line> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_arithmetic_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg32BitR> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Reg2BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg5BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <arithmetic_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FU_arithmetic_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_logical_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <logical_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FU_logical_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_5bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CDB_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux5to32> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux32to1_5Bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg4BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux4to16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux3to8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux2to4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_5bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Back_end> in library <work> (Architecture <behavioral>).
Entity <Back_end> analyzed. Unit <Back_end> generated.

Analyzing Entity <Issue_unit> in library <work> (Architecture <behavioral>).
Entity <Issue_unit> analyzed. Unit <Issue_unit> generated.

Analyzing Entity <Register_File> in library <work> (Architecture <behavioral>).
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing Entity <Q_block> in library <work> (Architecture <behavioral>).
Entity <Q_block> analyzed. Unit <Q_block> generated.

Analyzing Entity <mux5Bit> in library <work> (Architecture <behavioral>).
Entity <mux5Bit> analyzed. Unit <mux5Bit> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <Reg5BitR> in library <work> (Architecture <behavioral>).
Entity <Reg5BitR> analyzed. Unit <Reg5BitR> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <demux5to32> in library <work> (Architecture <structural>).
Entity <demux5to32> analyzed. Unit <demux5to32> generated.

Analyzing Entity <demux> in library <work> (Architecture <behavioral>).
Entity <demux> analyzed. Unit <demux> generated.

Analyzing Entity <demux4to16> in library <work> (Architecture <behavioral>).
Entity <demux4to16> analyzed. Unit <demux4to16> generated.

Analyzing Entity <demux3to8> in library <work> (Architecture <behavioral>).
Entity <demux3to8> analyzed. Unit <demux3to8> generated.

Analyzing Entity <demux2to4> in library <work> (Architecture <behavioral>).
Entity <demux2to4> analyzed. Unit <demux2to4> generated.

Analyzing Entity <mux32to1_5Bit> in library <work> (Architecture <structural>).
Entity <mux32to1_5Bit> analyzed. Unit <mux32to1_5Bit> generated.

Analyzing Entity <mux16to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <mux16to1_5Bit> analyzed. Unit <mux16to1_5Bit> generated.

Analyzing Entity <mux8to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <mux8to1_5Bit> analyzed. Unit <mux8to1_5Bit> generated.

Analyzing Entity <mux4to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_5Bit> analyzed. Unit <mux4to1_5Bit> generated.

Analyzing Entity <V_block> in library <work> (Architecture <behavioral>).
Entity <V_block> analyzed. Unit <V_block> generated.

Analyzing Entity <Reg32BitR> in library <work> (Architecture <structural>).
Entity <Reg32BitR> analyzed. Unit <Reg32BitR> generated.

Analyzing Entity <Reg4BitR> in library <work> (Architecture <behavioral>).
Entity <Reg4BitR> analyzed. Unit <Reg4BitR> generated.

Analyzing Entity <mux32Bit> in library <work> (Architecture <behavioral>).
Entity <mux32Bit> analyzed. Unit <mux32Bit> generated.

Analyzing Entity <mux32to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux32to1_32Bit> analyzed. Unit <mux32to1_32Bit> generated.

Analyzing Entity <mux16to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux16to1_32Bit> analyzed. Unit <mux16to1_32Bit> generated.

Analyzing Entity <mux8to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux8to1_32Bit> analyzed. Unit <mux8to1_32Bit> generated.

Analyzing Entity <mux4to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_32Bit> analyzed. Unit <mux4to1_32Bit> generated.

Analyzing Entity <RS_unit_arithemtic> in library <work> (Architecture <behavioral>).
Entity <RS_unit_arithemtic> analyzed. Unit <RS_unit_arithemtic> generated.

Analyzing Entity <RS_reg_line> in library <work> (Architecture <behavioral>).
Entity <RS_reg_line> analyzed. Unit <RS_reg_line> generated.

Analyzing Entity <RS_arithmetic_control> in library <work> (Architecture <behavioral>).
Entity <RS_arithmetic_control> analyzed. Unit <RS_arithmetic_control> generated.

Analyzing Entity <FU_arithmetic> in library <work> (Architecture <behavioral>).
Entity <FU_arithmetic> analyzed. Unit <FU_arithmetic> generated.

Analyzing Entity <Reg2BitR> in library <work> (Architecture <behavioral>).
Entity <Reg2BitR> analyzed. Unit <Reg2BitR> generated.

Analyzing Entity <arithmetic_unit> in library <work> (Architecture <behavioral>).
Entity <arithmetic_unit> analyzed. Unit <arithmetic_unit> generated.

Analyzing Entity <FU_arithmetic_control> in library <work> (Architecture <behavioral>).
Entity <FU_arithmetic_control> analyzed. Unit <FU_arithmetic_control> generated.

Analyzing Entity <RS_unit_logical> in library <work> (Architecture <behavioral>).
Entity <RS_unit_logical> analyzed. Unit <RS_unit_logical> generated.

Analyzing Entity <RS_logical_control> in library <work> (Architecture <behavioral>).
Entity <RS_logical_control> analyzed. Unit <RS_logical_control> generated.

Analyzing Entity <FU_logical> in library <work> (Architecture <behavioral>).
Entity <FU_logical> analyzed. Unit <FU_logical> generated.

Analyzing Entity <logical_unit> in library <work> (Architecture <behavioral>).
Entity <logical_unit> analyzed. Unit <logical_unit> generated.

Analyzing Entity <FU_logical_control> in library <work> (Architecture <behavioral>).
Entity <FU_logical_control> analyzed. Unit <FU_logical_control> generated.

Analyzing Entity <CDBunit> in library <work> (Architecture <behavioral>).
Entity <CDBunit> analyzed. Unit <CDBunit> generated.

Analyzing Entity <CDB_control> in library <work> (Architecture <behavioral>).
Entity <CDB_control> analyzed. Unit <CDB_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Issue_unit>.
    Related source file is "C:/HRY415-project-2/code/Issue_unit.vhd".
Unit <Issue_unit> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/HRY415-project-2/code/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/HRY415-project-2/code/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <demux>.
    Related source file is "C:/HRY415-project-2/code/demux1bit.vhd".
Unit <demux> synthesized.


Synthesizing Unit <RS_arithmetic_control>.
    Related source file is "C:/HRY415-project-2/code/RS_ar_control.vhd".
    Using one-hot encoding for signal <currentState>.
    Found 4x4-bit ROM for signal <nextState>.
    Found 4-bit register for signal <currentState>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <RS_arithmetic_control> synthesized.


Synthesizing Unit <arithmetic_unit>.
    Related source file is "C:/HRY415-project-2/code/arithmetic_unit.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Vout>.
    Found 32-bit addsub for signal <Vout$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <arithmetic_unit> synthesized.


Synthesizing Unit <FU_arithmetic_control>.
    Related source file is "C:/HRY415-project-2/code/FU_arithmetic_control.vhd".
Unit <FU_arithmetic_control> synthesized.


Synthesizing Unit <RS_logical_control>.
    Related source file is "C:/HRY415-project-2/code/RS_logica_control.vhd".
    Using one-hot encoding for signal <currentState>.
    Found 3-bit register for signal <currentState>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <RS_logical_control> synthesized.


Synthesizing Unit <logical_unit>.
    Related source file is "C:/HRY415-project-2/code/logical_unit.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Vout>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <logical_unit> synthesized.


Synthesizing Unit <FU_logical_control>.
    Related source file is "C:/HRY415-project-2/code/FU_logical_control.vhd".
Unit <FU_logical_control> synthesized.


Synthesizing Unit <CDB_control>.
    Related source file is "C:/HRY415-project-2/code/CDB_control.vhd".
    Using one-hot encoding for signal <currentState>.
    Found 8x1-bit ROM for signal <CDBvalid>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Found 4-bit register for signal <currentState>.
    Found 3-bit 8-to-1 multiplexer for signal <sig_grant>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <CDB_control> synthesized.


Synthesizing Unit <mux5Bit>.
    Related source file is "C:/HRY415-project-2/code/mux5Bit.vhd".
Unit <mux5Bit> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/HRY415-project-2/code/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <demux2to4>.
    Related source file is "C:/HRY415-project-2/code/demux2to4.vhd".
Unit <demux2to4> synthesized.


Synthesizing Unit <mux32Bit>.
    Related source file is "C:/HRY415-project-2/code/mux32Bit.vhd".
Unit <mux32Bit> synthesized.


Synthesizing Unit <Reg5BitR>.
    Related source file is "C:/HRY415-project-2/code/Reg5BitR.vhd".
Unit <Reg5BitR> synthesized.


Synthesizing Unit <demux3to8>.
    Related source file is "C:/HRY415-project-2/code/demux3to8.vhd".
Unit <demux3to8> synthesized.


Synthesizing Unit <mux4to1_5Bit>.
    Related source file is "C:/HRY415-project-2/code/mux4to1_5bit.vhd".
Unit <mux4to1_5Bit> synthesized.


Synthesizing Unit <Reg4BitR>.
    Related source file is "C:/HRY415-project-2/code/Reg4BitR.vhd".
Unit <Reg4BitR> synthesized.


Synthesizing Unit <mux4to1_32Bit>.
    Related source file is "C:/HRY415-project-2/code/mux4to1_32Bit.vhd".
Unit <mux4to1_32Bit> synthesized.


Synthesizing Unit <Reg2BitR>.
    Related source file is "C:/HRY415-project-2/code/Reg2BitR.vhd".
Unit <Reg2BitR> synthesized.


Synthesizing Unit <CDBunit>.
    Related source file is "C:/HRY415-project-2/code/CDBunit.vhd".
Unit <CDBunit> synthesized.


Synthesizing Unit <demux4to16>.
    Related source file is "C:/HRY415-project-2/code/demux4to16.vhd".
Unit <demux4to16> synthesized.


Synthesizing Unit <mux8to1_5Bit>.
    Related source file is "C:/HRY415-project-2/code/mux8to1_5Bit.vhd".
Unit <mux8to1_5Bit> synthesized.


Synthesizing Unit <Reg32BitR>.
    Related source file is "C:/HRY415-project-2/code/Reg32BitR.vhd".
Unit <Reg32BitR> synthesized.


Synthesizing Unit <mux8to1_32Bit>.
    Related source file is "C:/HRY415-project-2/code/mux8to1_32Bit.vhd".
Unit <mux8to1_32Bit> synthesized.


Synthesizing Unit <FU_arithmetic>.
    Related source file is "C:/HRY415-project-2/code/FU_arithmetic.vhd".
Unit <FU_arithmetic> synthesized.


Synthesizing Unit <FU_logical>.
    Related source file is "C:/HRY415-project-2/code/FU_logical.vhd".
Unit <FU_logical> synthesized.


Synthesizing Unit <demux5to32>.
    Related source file is "C:/HRY415-project-2/code/demux5to32.vhd".
Unit <demux5to32> synthesized.


Synthesizing Unit <mux16to1_5Bit>.
    Related source file is "C:/HRY415-project-2/code/mux16to1_5bit.vhd".
Unit <mux16to1_5Bit> synthesized.


Synthesizing Unit <mux16to1_32Bit>.
    Related source file is "C:/HRY415-project-2/code/mux16to1_32Bit.vhd".
Unit <mux16to1_32Bit> synthesized.


Synthesizing Unit <RS_reg_line>.
    Related source file is "C:/HRY415-project-2/code/RS_reg_line.vhd".
    Found 5-bit comparator equal for signal <comparator_j$cmp_eq0000> created at line 196.
    Found 5-bit comparator equal for signal <comparator_k$cmp_eq0000> created at line 199.
    Summary:
	inferred   2 Comparator(s).
Unit <RS_reg_line> synthesized.


Synthesizing Unit <RS_unit_arithemtic>.
    Related source file is "C:/HRY415-project-2/code/RSUnitAr.vhd".
    Found 2-bit 4-to-1 multiplexer for signal <Fop_out>.
    Summary:
	inferred   2 Multiplexer(s).
Unit <RS_unit_arithemtic> synthesized.


Synthesizing Unit <RS_unit_logical>.
    Related source file is "C:/HRY415-project-2/code/RS_unit_logical.vhd".
Unit <RS_unit_logical> synthesized.


Synthesizing Unit <mux32to1_5Bit>.
    Related source file is "C:/HRY415-project-2/code/mux32to1_5Bit.vhd".
Unit <mux32to1_5Bit> synthesized.


Synthesizing Unit <mux32to1_32Bit>.
    Related source file is "C:/HRY415-project-2/code/mux32to1_32Bit.vhd".
Unit <mux32to1_32Bit> synthesized.


Synthesizing Unit <Q_block>.
    Related source file is "C:/HRY415-project-2/code/Q_block.vhd".
    Found 1-bit xor2 for signal <comp_out_0$xor0000>.
    Found 1-bit xor2 for signal <comp_out_0$xor0001>.
    Found 1-bit xor2 for signal <comp_out_0$xor0002>.
    Found 1-bit xor2 for signal <comp_out_0$xor0003>.
    Found 1-bit xor2 for signal <comp_out_0$xor0004>.
    Found 1-bit xor2 for signal <comp_out_1$xor0000>.
    Found 1-bit xor2 for signal <comp_out_1$xor0001>.
    Found 1-bit xor2 for signal <comp_out_1$xor0002>.
    Found 1-bit xor2 for signal <comp_out_1$xor0003>.
    Found 1-bit xor2 for signal <comp_out_1$xor0004>.
    Found 1-bit xor2 for signal <comp_out_10$xor0000>.
    Found 1-bit xor2 for signal <comp_out_10$xor0001>.
    Found 1-bit xor2 for signal <comp_out_10$xor0002>.
    Found 1-bit xor2 for signal <comp_out_10$xor0003>.
    Found 1-bit xor2 for signal <comp_out_10$xor0004>.
    Found 1-bit xor2 for signal <comp_out_11$xor0000>.
    Found 1-bit xor2 for signal <comp_out_11$xor0001>.
    Found 1-bit xor2 for signal <comp_out_11$xor0002>.
    Found 1-bit xor2 for signal <comp_out_11$xor0003>.
    Found 1-bit xor2 for signal <comp_out_11$xor0004>.
    Found 1-bit xor2 for signal <comp_out_12$xor0000>.
    Found 1-bit xor2 for signal <comp_out_12$xor0001>.
    Found 1-bit xor2 for signal <comp_out_12$xor0002>.
    Found 1-bit xor2 for signal <comp_out_12$xor0003>.
    Found 1-bit xor2 for signal <comp_out_12$xor0004>.
    Found 1-bit xor2 for signal <comp_out_13$xor0000>.
    Found 1-bit xor2 for signal <comp_out_13$xor0001>.
    Found 1-bit xor2 for signal <comp_out_13$xor0002>.
    Found 1-bit xor2 for signal <comp_out_13$xor0003>.
    Found 1-bit xor2 for signal <comp_out_13$xor0004>.
    Found 1-bit xor2 for signal <comp_out_14$xor0000>.
    Found 1-bit xor2 for signal <comp_out_14$xor0001>.
    Found 1-bit xor2 for signal <comp_out_14$xor0002>.
    Found 1-bit xor2 for signal <comp_out_14$xor0003>.
    Found 1-bit xor2 for signal <comp_out_14$xor0004>.
    Found 1-bit xor2 for signal <comp_out_15$xor0000>.
    Found 1-bit xor2 for signal <comp_out_15$xor0001>.
    Found 1-bit xor2 for signal <comp_out_15$xor0002>.
    Found 1-bit xor2 for signal <comp_out_15$xor0003>.
    Found 1-bit xor2 for signal <comp_out_15$xor0004>.
    Found 1-bit xor2 for signal <comp_out_16$xor0000>.
    Found 1-bit xor2 for signal <comp_out_16$xor0001>.
    Found 1-bit xor2 for signal <comp_out_16$xor0002>.
    Found 1-bit xor2 for signal <comp_out_16$xor0003>.
    Found 1-bit xor2 for signal <comp_out_16$xor0004>.
    Found 1-bit xor2 for signal <comp_out_17$xor0000>.
    Found 1-bit xor2 for signal <comp_out_17$xor0001>.
    Found 1-bit xor2 for signal <comp_out_17$xor0002>.
    Found 1-bit xor2 for signal <comp_out_17$xor0003>.
    Found 1-bit xor2 for signal <comp_out_17$xor0004>.
    Found 1-bit xor2 for signal <comp_out_18$xor0000>.
    Found 1-bit xor2 for signal <comp_out_18$xor0001>.
    Found 1-bit xor2 for signal <comp_out_18$xor0002>.
    Found 1-bit xor2 for signal <comp_out_18$xor0003>.
    Found 1-bit xor2 for signal <comp_out_18$xor0004>.
    Found 1-bit xor2 for signal <comp_out_19$xor0000>.
    Found 1-bit xor2 for signal <comp_out_19$xor0001>.
    Found 1-bit xor2 for signal <comp_out_19$xor0002>.
    Found 1-bit xor2 for signal <comp_out_19$xor0003>.
    Found 1-bit xor2 for signal <comp_out_19$xor0004>.
    Found 1-bit xor2 for signal <comp_out_2$xor0000>.
    Found 1-bit xor2 for signal <comp_out_2$xor0001>.
    Found 1-bit xor2 for signal <comp_out_2$xor0002>.
    Found 1-bit xor2 for signal <comp_out_2$xor0003>.
    Found 1-bit xor2 for signal <comp_out_2$xor0004>.
    Found 1-bit xor2 for signal <comp_out_20$xor0000>.
    Found 1-bit xor2 for signal <comp_out_20$xor0001>.
    Found 1-bit xor2 for signal <comp_out_20$xor0002>.
    Found 1-bit xor2 for signal <comp_out_20$xor0003>.
    Found 1-bit xor2 for signal <comp_out_20$xor0004>.
    Found 1-bit xor2 for signal <comp_out_21$xor0000>.
    Found 1-bit xor2 for signal <comp_out_21$xor0001>.
    Found 1-bit xor2 for signal <comp_out_21$xor0002>.
    Found 1-bit xor2 for signal <comp_out_21$xor0003>.
    Found 1-bit xor2 for signal <comp_out_21$xor0004>.
    Found 1-bit xor2 for signal <comp_out_22$xor0000>.
    Found 1-bit xor2 for signal <comp_out_22$xor0001>.
    Found 1-bit xor2 for signal <comp_out_22$xor0002>.
    Found 1-bit xor2 for signal <comp_out_22$xor0003>.
    Found 1-bit xor2 for signal <comp_out_22$xor0004>.
    Found 1-bit xor2 for signal <comp_out_23$xor0000>.
    Found 1-bit xor2 for signal <comp_out_23$xor0001>.
    Found 1-bit xor2 for signal <comp_out_23$xor0002>.
    Found 1-bit xor2 for signal <comp_out_23$xor0003>.
    Found 1-bit xor2 for signal <comp_out_23$xor0004>.
    Found 1-bit xor2 for signal <comp_out_24$xor0000>.
    Found 1-bit xor2 for signal <comp_out_24$xor0001>.
    Found 1-bit xor2 for signal <comp_out_24$xor0002>.
    Found 1-bit xor2 for signal <comp_out_24$xor0003>.
    Found 1-bit xor2 for signal <comp_out_24$xor0004>.
    Found 1-bit xor2 for signal <comp_out_25$xor0000>.
    Found 1-bit xor2 for signal <comp_out_25$xor0001>.
    Found 1-bit xor2 for signal <comp_out_25$xor0002>.
    Found 1-bit xor2 for signal <comp_out_25$xor0003>.
    Found 1-bit xor2 for signal <comp_out_25$xor0004>.
    Found 1-bit xor2 for signal <comp_out_26$xor0000>.
    Found 1-bit xor2 for signal <comp_out_26$xor0001>.
    Found 1-bit xor2 for signal <comp_out_26$xor0002>.
    Found 1-bit xor2 for signal <comp_out_26$xor0003>.
    Found 1-bit xor2 for signal <comp_out_26$xor0004>.
    Found 1-bit xor2 for signal <comp_out_27$xor0000>.
    Found 1-bit xor2 for signal <comp_out_27$xor0001>.
    Found 1-bit xor2 for signal <comp_out_27$xor0002>.
    Found 1-bit xor2 for signal <comp_out_27$xor0003>.
    Found 1-bit xor2 for signal <comp_out_27$xor0004>.
    Found 1-bit xor2 for signal <comp_out_28$xor0000>.
    Found 1-bit xor2 for signal <comp_out_28$xor0001>.
    Found 1-bit xor2 for signal <comp_out_28$xor0002>.
    Found 1-bit xor2 for signal <comp_out_28$xor0003>.
    Found 1-bit xor2 for signal <comp_out_28$xor0004>.
    Found 1-bit xor2 for signal <comp_out_29$xor0000>.
    Found 1-bit xor2 for signal <comp_out_29$xor0001>.
    Found 1-bit xor2 for signal <comp_out_29$xor0002>.
    Found 1-bit xor2 for signal <comp_out_29$xor0003>.
    Found 1-bit xor2 for signal <comp_out_29$xor0004>.
    Found 1-bit xor2 for signal <comp_out_3$xor0000>.
    Found 1-bit xor2 for signal <comp_out_3$xor0001>.
    Found 1-bit xor2 for signal <comp_out_3$xor0002>.
    Found 1-bit xor2 for signal <comp_out_3$xor0003>.
    Found 1-bit xor2 for signal <comp_out_3$xor0004>.
    Found 1-bit xor2 for signal <comp_out_30$xor0000>.
    Found 1-bit xor2 for signal <comp_out_30$xor0001>.
    Found 1-bit xor2 for signal <comp_out_30$xor0002>.
    Found 1-bit xor2 for signal <comp_out_30$xor0003>.
    Found 1-bit xor2 for signal <comp_out_30$xor0004>.
    Found 1-bit xor2 for signal <comp_out_31$xor0000>.
    Found 1-bit xor2 for signal <comp_out_31$xor0001>.
    Found 1-bit xor2 for signal <comp_out_31$xor0002>.
    Found 1-bit xor2 for signal <comp_out_31$xor0003>.
    Found 1-bit xor2 for signal <comp_out_31$xor0004>.
    Found 1-bit xor2 for signal <comp_out_4$xor0000>.
    Found 1-bit xor2 for signal <comp_out_4$xor0001>.
    Found 1-bit xor2 for signal <comp_out_4$xor0002>.
    Found 1-bit xor2 for signal <comp_out_4$xor0003>.
    Found 1-bit xor2 for signal <comp_out_4$xor0004>.
    Found 1-bit xor2 for signal <comp_out_5$xor0000>.
    Found 1-bit xor2 for signal <comp_out_5$xor0001>.
    Found 1-bit xor2 for signal <comp_out_5$xor0002>.
    Found 1-bit xor2 for signal <comp_out_5$xor0003>.
    Found 1-bit xor2 for signal <comp_out_5$xor0004>.
    Found 1-bit xor2 for signal <comp_out_6$xor0000>.
    Found 1-bit xor2 for signal <comp_out_6$xor0001>.
    Found 1-bit xor2 for signal <comp_out_6$xor0002>.
    Found 1-bit xor2 for signal <comp_out_6$xor0003>.
    Found 1-bit xor2 for signal <comp_out_6$xor0004>.
    Found 1-bit xor2 for signal <comp_out_7$xor0000>.
    Found 1-bit xor2 for signal <comp_out_7$xor0001>.
    Found 1-bit xor2 for signal <comp_out_7$xor0002>.
    Found 1-bit xor2 for signal <comp_out_7$xor0003>.
    Found 1-bit xor2 for signal <comp_out_7$xor0004>.
    Found 1-bit xor2 for signal <comp_out_8$xor0000>.
    Found 1-bit xor2 for signal <comp_out_8$xor0001>.
    Found 1-bit xor2 for signal <comp_out_8$xor0002>.
    Found 1-bit xor2 for signal <comp_out_8$xor0003>.
    Found 1-bit xor2 for signal <comp_out_8$xor0004>.
    Found 1-bit xor2 for signal <comp_out_9$xor0000>.
    Found 1-bit xor2 for signal <comp_out_9$xor0001>.
    Found 1-bit xor2 for signal <comp_out_9$xor0002>.
    Found 1-bit xor2 for signal <comp_out_9$xor0003>.
    Found 1-bit xor2 for signal <comp_out_9$xor0004>.
Unit <Q_block> synthesized.


Synthesizing Unit <V_block>.
    Related source file is "C:/HRY415-project-2/code/V_block.vhd".
Unit <V_block> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "C:/HRY415-project-2/code/Register_File.vhd".
Unit <Register_File> synthesized.


Synthesizing Unit <Back_end>.
    Related source file is "C:/HRY415-project-2/code/Back_end.vhd".
WARNING:Xst:653 - Signal <tag0> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <request<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <issueRS<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <grant<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <available<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Value0> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <Q0> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
Unit <Back_end> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x4-bit ROM                                           : 1
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 1828
 1-bit register                                        : 1825
 3-bit register                                        : 1
 4-bit register                                        : 2
# Comparators                                          : 10
 5-bit comparator equal                                : 10
# Multiplexers                                         : 5
 2-bit 4-to-1 multiplexer                              : 1
 2-bit 8-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 160
 1-bit xor2                                            : 160

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[0].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[1].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[2].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[3].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[4].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[5].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[6].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[7].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[8].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[9].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[10].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[11].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[12].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[13].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[14].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[15].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[16].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[17].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[18].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[19].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[20].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[21].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[22].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[23].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[24].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[25].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[26].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[27].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[28].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[29].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[30].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux4> is unconnected in block <GEN[31].muxQin>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux32Bit1> is unconnected in block <Vj_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux32Bit1> is unconnected in block <Vk_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux32Bit1> is unconnected in block <value_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux5Bit1> is unconnected in block <Q_mux>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <currentState_3> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <currentState_0> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <CDB_control0>.
WARNING:Xst:2677 - Node <currentState_3> of sequential type is unconnected in block <CDB_control0>.

Synthesizing (advanced) Unit <RS_arithmetic_control>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_nextState> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <RS_arithmetic_control> synthesized (advanced).
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <RS_arithmetic_control>.
WARNING:Xst:2677 - Node <currentState_3> of sequential type is unconnected in block <RS_arithmetic_control>.
WARNING:Xst:2677 - Node <currentState_0> of sequential type is unconnected in block <RS_logical_control>.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <RS_logical_control>.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <CDB_control>.
WARNING:Xst:2677 - Node <currentState_3> of sequential type is unconnected in block <CDB_control>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x4-bit ROM                                           : 1
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 1830
 Flip-Flops                                            : 1830
# Comparators                                          : 10
 5-bit comparator equal                                : 10
# Multiplexers                                         : 5
 2-bit 4-to-1 multiplexer                              : 1
 2-bit 8-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 160
 1-bit xor2                                            : 160

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <currentState_1> of sequential type is unconnected in block <CDB_control>.

Optimizing unit <Back_end> ...

Optimizing unit <RS_arithmetic_control> ...

Optimizing unit <RS_logical_control> ...

Optimizing unit <logical_unit> ...

Optimizing unit <Reg32BitR> ...

Optimizing unit <FU_arithmetic> ...

Optimizing unit <FU_logical> ...

Optimizing unit <Q_block> ...

Optimizing unit <V_block> ...
WARNING:Xst:1293 - FF/Latch <Register_File_module/Q_unit/GEN[7].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[8].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[9].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[10].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[11].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[12].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[13].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[14].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[15].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[16].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[17].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[18].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[19].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[20].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[21].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[22].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[23].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[24].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[25].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[26].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[27].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[28].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[29].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[30].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[31].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_arithemtic_module/GEN[0].RS_reg_lines/Qk_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_arithemtic_module/GEN[0].RS_reg_lines/Qj_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_arithemtic_module/GEN[1].RS_reg_lines/Qk_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_arithemtic_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_arithemtic_module/GEN[2].RS_reg_lines/Qk_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_arithemtic_module/GEN[2].RS_reg_lines/Qj_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_logical_module/GEN[0].RS_reg_lines/Qk_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_logical_module/GEN[0].RS_reg_lines/Qj_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_logical_module/GEN[1].RS_reg_lines/Qk_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_arithmetic_module/tag_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_arithmetic_module/q_mid_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_logical_module/tag_reg/Reg1BitR2/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_logical_module/tag_reg/Reg1BitR3/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_logical_module/tag_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[0].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[1].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[2].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[3].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[4].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[5].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Register_File_module/Q_unit/GEN[6].Qreg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_arithmetic_module/q_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_logical_module/q_reg/Reg1BitR2/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_logical_module/q_reg/Reg1BitR3/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FU_logical_module/q_reg/Reg1BitR4/flipflop0/q> has a constant value of 0 in block <Back_end>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2170 - Unit Back_end : the following signal(s) form a combinatorial loop: RS_unit_arithemtic_module/control/available14, Instr_valid, FU_arithmetic_module/stage2_enable, grant<1>, available<1>, request<1>, ready_FU_arithmetic.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Back_end, actual ratio is 21.
FlipFlop CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q has been replicated 1 time(s)
FlipFlop CDBunit_module/sel_reg/Reg1BitR1/flipflop0/q has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1780
 Flip-Flops                                            : 1780

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Back_end.ngr
Top Level Output File Name         : Back_end
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 4751
#      GND                         : 1
#      LUT2                        : 118
#      LUT2_D                      : 4
#      LUT2_L                      : 7
#      LUT3                        : 712
#      LUT3_D                      : 891
#      LUT3_L                      : 2
#      LUT4                        : 2368
#      LUT4_D                      : 173
#      LUT4_L                      : 250
#      MUXCY                       : 31
#      MUXF5                       : 162
#      XORCY                       : 32
# FlipFlops/Latches                : 1780
#      FD                          : 4
#      FDC                         : 592
#      FDCE                        : 1184
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 20
#      OBUF                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                     2888  out of  14752    19%  
 Number of Slice Flip Flops:           1780  out of  29504     6%  
 Number of 4 input LUTs:               4525  out of  29504    15%  
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    250    23%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1780  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                   | Load  |
-----------------------------------+---------------------------------------------------+-------+
Qreg_out_4_OBUF(XST_GND:G)         | NONE(CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q)| 1776  |
-----------------------------------+---------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.008ns (Maximum Frequency: 62.468MHz)
   Minimum input arrival time before clock: 13.920ns
   Maximum output required time after clock: 18.294ns
   Maximum combinational path delay: 16.206ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 16.008ns (frequency: 62.468MHz)
  Total number of paths / destination ports: 1920273 / 2954
-------------------------------------------------------------------------
Delay:               16.008ns (Levels of Logic = 14)
  Source:            CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1 (FF)
  Destination:       RS_unit_arithemtic_module/GEN[0].RS_reg_lines/Qj_reg/Reg1BitR2/flipflop0/q (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1 to RS_unit_arithemtic_module/GEN[0].RS_reg_lines/Qj_reg/Reg1BitR2/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.632  CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1 (CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1)
     LUT4_D:I2->O         65   0.612   1.112  CDBunit_module/Q_mux/mux5Bit2/mux1/output_and00011 (CDB<33>)
     LUT4:I2->O            2   0.612   0.383  RS_unit_arithemtic_module/GEN[0].RS_reg_lines/comparator_j_and000026 (RS_unit_arithemtic_module/GEN[0].RS_reg_lines/comparator_j_and000026)
     LUT4_L:I3->LO         1   0.612   0.130  RS_unit_arithemtic_module/GEN[0].RS_reg_lines/ready_for_exec_and000435 (RS_unit_arithemtic_module/GEN[0].RS_reg_lines/ready_for_exec_and000435)
     LUT4:I2->O           14   0.612   0.880  RS_unit_arithemtic_module/GEN[0].RS_reg_lines/ready_for_exec_and000447 (RS_unit_arithemtic_module/ready_for_exec<0>)
     LUT4:I2->O            1   0.612   0.000  RS_unit_arithemtic_module/control/available14_SW1_F (N1927)
     MUXF5:I0->O           5   0.278   0.541  RS_unit_arithemtic_module/control/available14_SW1 (N1315)
     LUT4_D:I3->O         12   0.612   0.820  Issue_unit_module/tagRF<0>11 (issueRS<1>)
     LUT4_D:I3->O         63   0.612   1.084  Issue_unit_module/tagRF<2>1 (tagRF<2>)
     LUT4_D:I3->O          1   0.612   0.360  Register_File_module/Q_unit/GEN[15].mux_forward/mux2/output1 (Register_File_module/Q_unit/Qreg_out<15><2>)
     LUT4:I3->O            1   0.612   0.426  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output9 (Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output9)
     LUT4:I1->O            1   0.612   0.387  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output36 (Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output36)
     LUT3:I2->O            1   0.612   0.000  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output281_G (N1916)
     MUXF5:I1->O           6   0.278   0.572  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output281 (Qreg_out_2_OBUF)
     LUT4:I3->O            1   0.612   0.000  RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR2/mux0/output1 (RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR2/muxOut)
     FDC:D                     0.268          RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR2/flipflop0/q
    ----------------------------------------
    Total                     16.008ns (8.682ns logic, 7.326ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 85014 / 646
-------------------------------------------------------------------------
Offset:              13.920ns (Levels of Logic = 12)
  Source:            FU_type<1> (PAD)
  Destination:       RS_unit_arithemtic_module/GEN[0].RS_reg_lines/Qj_reg/Reg1BitR0/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: FU_type<1> to RS_unit_arithemtic_module/GEN[0].RS_reg_lines/Qj_reg/Reg1BitR0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  FU_type_1_IBUF (FU_type_1_IBUF)
     LUT3:I0->O            2   0.612   0.532  Issue_unit_module/tagRF<0>219 (Issue_unit_module/tagRF<0>219)
     LUT3:I0->O            1   0.612   0.509  Issue_unit_module/tagRF<0>26_SW0 (N981)
     LUT4_D:I0->O         10   0.612   0.780  Issue_unit_module/tagRF<0>221 (issueRS<2>)
     LUT3:I2->O           14   0.612   0.880  RS_unit_logical_module/control/control_enable<0>1 (RS_unit_logical_module/GEN[0].RS_reg_lines/busy_in)
     LUT4_D:I2->O         15   0.612   0.867  Issue_unit_module/tagRF<0>2_1 (Issue_unit_module/tagRF<0>2)
     LUT4:I3->O            2   0.612   0.383  Register_File_module/Q_unit/GEN[28].mux_forward/mux0/output1 (Register_File_module/Q_unit/Qreg_out<28><0>)
     LUT4:I3->O            1   0.612   0.509  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output198 (Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output198)
     LUT4:I0->O            1   0.612   0.426  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output230 (Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output230)
     LUT3:I1->O            1   0.612   0.000  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output279_F (N1921)
     MUXF5:I0->O           6   0.278   0.572  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output279 (Qreg_out_0_OBUF)
     LUT4:I3->O            1   0.612   0.000  RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR0/mux0/output1 (RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR0/muxOut)
     FDC:D                     0.268          RS_unit_logical_module/GEN[1].RS_reg_lines/Qj_reg/Reg1BitR0/flipflop0/q
    ----------------------------------------
    Total                     13.920ns (7.772ns logic, 6.148ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 136724 / 37
-------------------------------------------------------------------------
Offset:              18.294ns (Levels of Logic = 14)
  Source:            CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1 (FF)
  Destination:       Qreg_out<2> (PAD)
  Source Clock:      Clk rising

  Data Path: CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1 to Qreg_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.632  CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1 (CDBunit_module/sel_reg/Reg1BitR0/flipflop0/q_1)
     LUT4_D:I2->O         65   0.612   1.112  CDBunit_module/Q_mux/mux5Bit2/mux1/output_and00011 (CDB<33>)
     LUT4:I2->O            2   0.612   0.383  RS_unit_arithemtic_module/GEN[0].RS_reg_lines/comparator_j_and000026 (RS_unit_arithemtic_module/GEN[0].RS_reg_lines/comparator_j_and000026)
     LUT4_L:I3->LO         1   0.612   0.130  RS_unit_arithemtic_module/GEN[0].RS_reg_lines/ready_for_exec_and000435 (RS_unit_arithemtic_module/GEN[0].RS_reg_lines/ready_for_exec_and000435)
     LUT4:I2->O           14   0.612   0.880  RS_unit_arithemtic_module/GEN[0].RS_reg_lines/ready_for_exec_and000447 (RS_unit_arithemtic_module/ready_for_exec<0>)
     LUT4:I2->O            1   0.612   0.000  RS_unit_arithemtic_module/control/available14_SW1_F (N1927)
     MUXF5:I0->O           5   0.278   0.541  RS_unit_arithemtic_module/control/available14_SW1 (N1315)
     LUT4_D:I3->O         12   0.612   0.820  Issue_unit_module/tagRF<0>11 (issueRS<1>)
     LUT4_D:I3->O         63   0.612   1.084  Issue_unit_module/tagRF<2>1 (tagRF<2>)
     LUT4_D:I3->O          1   0.612   0.360  Register_File_module/Q_unit/GEN[15].mux_forward/mux2/output1 (Register_File_module/Q_unit/Qreg_out<15><2>)
     LUT4:I3->O            1   0.612   0.426  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output9 (Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output9)
     LUT4:I1->O            1   0.612   0.387  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output36 (Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output36)
     LUT3:I2->O            1   0.612   0.000  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output281_G (N1916)
     MUXF5:I1->O           6   0.278   0.569  Register_File_module/Q_unit/muxj/mux5Bit0/mux2/output281 (Qreg_out_2_OBUF)
     OBUF:I->O                 3.169          Qreg_out_2_OBUF (Qreg_out<2>)
    ----------------------------------------
    Total                     18.294ns (10.971ns logic, 7.323ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7723 / 37
-------------------------------------------------------------------------
Delay:               16.206ns (Levels of Logic = 12)
  Source:            FU_type<1> (PAD)
  Destination:       Qreg_out<0> (PAD)

  Data Path: FU_type<1> to Qreg_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  FU_type_1_IBUF (FU_type_1_IBUF)
     LUT3:I0->O            2   0.612   0.532  Issue_unit_module/tagRF<0>219 (Issue_unit_module/tagRF<0>219)
     LUT3:I0->O            1   0.612   0.509  Issue_unit_module/tagRF<0>26_SW0 (N981)
     LUT4_D:I0->O         10   0.612   0.780  Issue_unit_module/tagRF<0>221 (issueRS<2>)
     LUT3:I2->O           14   0.612   0.880  RS_unit_logical_module/control/control_enable<0>1 (RS_unit_logical_module/GEN[0].RS_reg_lines/busy_in)
     LUT4_D:I2->O         15   0.612   0.867  Issue_unit_module/tagRF<0>2_1 (Issue_unit_module/tagRF<0>2)
     LUT4:I3->O            2   0.612   0.383  Register_File_module/Q_unit/GEN[28].mux_forward/mux0/output1 (Register_File_module/Q_unit/Qreg_out<28><0>)
     LUT4:I3->O            1   0.612   0.509  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output198 (Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output198)
     LUT4:I0->O            1   0.612   0.426  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output230 (Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output230)
     LUT3:I1->O            1   0.612   0.000  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output279_F (N1921)
     MUXF5:I0->O           6   0.278   0.569  Register_File_module/Q_unit/muxj/mux5Bit0/mux0/output279 (Qreg_out_0_OBUF)
     OBUF:I->O                 3.169          Qreg_out_0_OBUF (Qreg_out<0>)
    ----------------------------------------
    Total                     16.206ns (10.061ns logic, 6.145ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================


Total REAL time to Xst completion: 69.00 secs
Total CPU time to Xst completion: 69.57 secs
 
--> 

Total memory usage is 550244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  108 (   0 filtered)
Number of infos    :    2 (   0 filtered)

