// Seed: 1316124098
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    output wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri1 id_12
    , id_24,
    input tri1 id_13,
    output uwire id_14,
    output tri0 id_15,
    input tri id_16,
    output tri id_17,
    input tri id_18,
    input tri1 id_19,
    input tri1 id_20
    , id_25,
    output wire id_21,
    inout wor id_22
);
  assign id_25 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input logic id_4,
    output uwire id_5,
    output logic id_6,
    input uwire id_7,
    output wire id_8,
    output wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    output tri1 id_15
);
  wire  id_17;
  uwire id_18;
  if (1) begin
    wire id_19;
  end
  wire id_20;
  module_0(
      id_0,
      id_10,
      id_8,
      id_18,
      id_1,
      id_3,
      id_18,
      id_9,
      id_18,
      id_8,
      id_14,
      id_18,
      id_2,
      id_10,
      id_5,
      id_9,
      id_14,
      id_18,
      id_11,
      id_14,
      id_14,
      id_2,
      id_18
  );
  always id_6 <= id_4;
  assign id_2 = id_18;
  tri id_21 = id_14;
endmodule
