<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel-family.h source code [linux-5.3.1/arch/x86/include/asm/intel-family.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/arch/x86/include/asm/intel-family.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-5.3.1</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='intel-family.h.html'>intel-family.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_INTEL_FAMILY_H">_ASM_X86_INTEL_FAMILY_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_INTEL_FAMILY_H" data-ref="_M/_ASM_X86_INTEL_FAMILY_H">_ASM_X86_INTEL_FAMILY_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><i>/*</i></td></tr>
<tr><th id="6">6</th><td><i> * "Big Core" Processors (Branded as Core, Xeon, etc...)</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * The "_X" parts are generally the EP and EX Xeons, or the</i></td></tr>
<tr><th id="9">9</th><td><i> * "Extreme" ones, like Broadwell-E, or Atom microserver.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * While adding a new CPUID for a new microarchitecture, add a new</i></td></tr>
<tr><th id="12">12</th><td><i> * group to keep logically sorted out in chronological order. Within</i></td></tr>
<tr><th id="13">13</th><td><i> * that group keep the CPUID for the variants sorted by model number.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The defined symbol names have the following form:</i></td></tr>
<tr><th id="16">16</th><td><i> *	INTEL_FAM6{OPTFAMILY}_{MICROARCH}{OPTDIFF}</i></td></tr>
<tr><th id="17">17</th><td><i> * where:</i></td></tr>
<tr><th id="18">18</th><td><i> * OPTFAMILY	Describes the family of CPUs that this belongs to. Default</i></td></tr>
<tr><th id="19">19</th><td><i> *		is assumed to be "_CORE" (and should be omitted). Other values</i></td></tr>
<tr><th id="20">20</th><td><i> *		currently in use are _ATOM and _XEON_PHI</i></td></tr>
<tr><th id="21">21</th><td><i> * MICROARCH	Is the code name for the micro-architecture for this core.</i></td></tr>
<tr><th id="22">22</th><td><i> *		N.B. Not the platform name.</i></td></tr>
<tr><th id="23">23</th><td><i> * OPTDIFF	If needed, a short string to differentiate by market segment.</i></td></tr>
<tr><th id="24">24</th><td><i> *		Exact strings here will vary over time. _DESKTOP, _MOBILE, and</i></td></tr>
<tr><th id="25">25</th><td><i> *		_X (short for Xeon server) should be used when they are</i></td></tr>
<tr><th id="26">26</th><td><i> *		appropriate.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * The #define line may optionally include a comment including platform names.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE_YONAH" data-ref="_M/INTEL_FAM6_CORE_YONAH">INTEL_FAM6_CORE_YONAH</dfn>		0x0E</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_MEROM" data-ref="_M/INTEL_FAM6_CORE2_MEROM">INTEL_FAM6_CORE2_MEROM</dfn>		0x0F</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_MEROM_L" data-ref="_M/INTEL_FAM6_CORE2_MEROM_L">INTEL_FAM6_CORE2_MEROM_L</dfn>	0x16</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_PENRYN" data-ref="_M/INTEL_FAM6_CORE2_PENRYN">INTEL_FAM6_CORE2_PENRYN</dfn>		0x17</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_DUNNINGTON" data-ref="_M/INTEL_FAM6_CORE2_DUNNINGTON">INTEL_FAM6_CORE2_DUNNINGTON</dfn>	0x1D</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM" data-ref="_M/INTEL_FAM6_NEHALEM">INTEL_FAM6_NEHALEM</dfn>		0x1E</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM_G" data-ref="_M/INTEL_FAM6_NEHALEM_G">INTEL_FAM6_NEHALEM_G</dfn>		0x1F /* Auburndale / Havendale */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM_EP" data-ref="_M/INTEL_FAM6_NEHALEM_EP">INTEL_FAM6_NEHALEM_EP</dfn>		0x1A</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM_EX" data-ref="_M/INTEL_FAM6_NEHALEM_EX">INTEL_FAM6_NEHALEM_EX</dfn>		0x2E</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_WESTMERE" data-ref="_M/INTEL_FAM6_WESTMERE">INTEL_FAM6_WESTMERE</dfn>		0x25</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_WESTMERE_EP" data-ref="_M/INTEL_FAM6_WESTMERE_EP">INTEL_FAM6_WESTMERE_EP</dfn>		0x2C</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_WESTMERE_EX" data-ref="_M/INTEL_FAM6_WESTMERE_EX">INTEL_FAM6_WESTMERE_EX</dfn>		0x2F</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SANDYBRIDGE" data-ref="_M/INTEL_FAM6_SANDYBRIDGE">INTEL_FAM6_SANDYBRIDGE</dfn>		0x2A</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SANDYBRIDGE_X" data-ref="_M/INTEL_FAM6_SANDYBRIDGE_X">INTEL_FAM6_SANDYBRIDGE_X</dfn>	0x2D</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_IVYBRIDGE" data-ref="_M/INTEL_FAM6_IVYBRIDGE">INTEL_FAM6_IVYBRIDGE</dfn>		0x3A</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_IVYBRIDGE_X" data-ref="_M/INTEL_FAM6_IVYBRIDGE_X">INTEL_FAM6_IVYBRIDGE_X</dfn>		0x3E</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_CORE" data-ref="_M/INTEL_FAM6_HASWELL_CORE">INTEL_FAM6_HASWELL_CORE</dfn>		0x3C</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_X" data-ref="_M/INTEL_FAM6_HASWELL_X">INTEL_FAM6_HASWELL_X</dfn>		0x3F</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_ULT" data-ref="_M/INTEL_FAM6_HASWELL_ULT">INTEL_FAM6_HASWELL_ULT</dfn>		0x45</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_GT3E" data-ref="_M/INTEL_FAM6_HASWELL_GT3E">INTEL_FAM6_HASWELL_GT3E</dfn>		0x46</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_CORE" data-ref="_M/INTEL_FAM6_BROADWELL_CORE">INTEL_FAM6_BROADWELL_CORE</dfn>	0x3D</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_GT3E" data-ref="_M/INTEL_FAM6_BROADWELL_GT3E">INTEL_FAM6_BROADWELL_GT3E</dfn>	0x47</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_X" data-ref="_M/INTEL_FAM6_BROADWELL_X">INTEL_FAM6_BROADWELL_X</dfn>		0x4F</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_XEON_D" data-ref="_M/INTEL_FAM6_BROADWELL_XEON_D">INTEL_FAM6_BROADWELL_XEON_D</dfn>	0x56</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SKYLAKE_MOBILE" data-ref="_M/INTEL_FAM6_SKYLAKE_MOBILE">INTEL_FAM6_SKYLAKE_MOBILE</dfn>	0x4E</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SKYLAKE_DESKTOP" data-ref="_M/INTEL_FAM6_SKYLAKE_DESKTOP">INTEL_FAM6_SKYLAKE_DESKTOP</dfn>	0x5E</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SKYLAKE_X" data-ref="_M/INTEL_FAM6_SKYLAKE_X">INTEL_FAM6_SKYLAKE_X</dfn>		0x55</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_KABYLAKE_MOBILE" data-ref="_M/INTEL_FAM6_KABYLAKE_MOBILE">INTEL_FAM6_KABYLAKE_MOBILE</dfn>	0x8E</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_KABYLAKE_DESKTOP" data-ref="_M/INTEL_FAM6_KABYLAKE_DESKTOP">INTEL_FAM6_KABYLAKE_DESKTOP</dfn>	0x9E</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CANNONLAKE_MOBILE" data-ref="_M/INTEL_FAM6_CANNONLAKE_MOBILE">INTEL_FAM6_CANNONLAKE_MOBILE</dfn>	0x66</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ICELAKE_X" data-ref="_M/INTEL_FAM6_ICELAKE_X">INTEL_FAM6_ICELAKE_X</dfn>		0x6A</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ICELAKE_XEON_D" data-ref="_M/INTEL_FAM6_ICELAKE_XEON_D">INTEL_FAM6_ICELAKE_XEON_D</dfn>	0x6C</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ICELAKE_DESKTOP" data-ref="_M/INTEL_FAM6_ICELAKE_DESKTOP">INTEL_FAM6_ICELAKE_DESKTOP</dfn>	0x7D</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ICELAKE_MOBILE" data-ref="_M/INTEL_FAM6_ICELAKE_MOBILE">INTEL_FAM6_ICELAKE_MOBILE</dfn>	0x7E</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ICELAKE_NNPI" data-ref="_M/INTEL_FAM6_ICELAKE_NNPI">INTEL_FAM6_ICELAKE_NNPI</dfn>		0x9D</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* "Small Core" Processors (Atom) */</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_BONNELL" data-ref="_M/INTEL_FAM6_ATOM_BONNELL">INTEL_FAM6_ATOM_BONNELL</dfn>		0x1C /* Diamondville, Pineview */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_BONNELL_MID" data-ref="_M/INTEL_FAM6_ATOM_BONNELL_MID">INTEL_FAM6_ATOM_BONNELL_MID</dfn>	0x26 /* Silverthorne, Lincroft */</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SALTWELL" data-ref="_M/INTEL_FAM6_ATOM_SALTWELL">INTEL_FAM6_ATOM_SALTWELL</dfn>	0x36 /* Cedarview */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SALTWELL_MID" data-ref="_M/INTEL_FAM6_ATOM_SALTWELL_MID">INTEL_FAM6_ATOM_SALTWELL_MID</dfn>	0x27 /* Penwell */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SALTWELL_TABLET" data-ref="_M/INTEL_FAM6_ATOM_SALTWELL_TABLET">INTEL_FAM6_ATOM_SALTWELL_TABLET</dfn>	0x35 /* Cloverview */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SILVERMONT" data-ref="_M/INTEL_FAM6_ATOM_SILVERMONT">INTEL_FAM6_ATOM_SILVERMONT</dfn>	0x37 /* Bay Trail, Valleyview */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SILVERMONT_X" data-ref="_M/INTEL_FAM6_ATOM_SILVERMONT_X">INTEL_FAM6_ATOM_SILVERMONT_X</dfn>	0x4D /* Avaton, Rangely */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SILVERMONT_MID" data-ref="_M/INTEL_FAM6_ATOM_SILVERMONT_MID">INTEL_FAM6_ATOM_SILVERMONT_MID</dfn>	0x4A /* Merriefield */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_AIRMONT" data-ref="_M/INTEL_FAM6_ATOM_AIRMONT">INTEL_FAM6_ATOM_AIRMONT</dfn>		0x4C /* Cherry Trail, Braswell */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_AIRMONT_MID" data-ref="_M/INTEL_FAM6_ATOM_AIRMONT_MID">INTEL_FAM6_ATOM_AIRMONT_MID</dfn>	0x5A /* Moorefield */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_GOLDMONT" data-ref="_M/INTEL_FAM6_ATOM_GOLDMONT">INTEL_FAM6_ATOM_GOLDMONT</dfn>	0x5C /* Apollo Lake */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_GOLDMONT_X" data-ref="_M/INTEL_FAM6_ATOM_GOLDMONT_X">INTEL_FAM6_ATOM_GOLDMONT_X</dfn>	0x5F /* Denverton */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_GOLDMONT_PLUS" data-ref="_M/INTEL_FAM6_ATOM_GOLDMONT_PLUS">INTEL_FAM6_ATOM_GOLDMONT_PLUS</dfn>	0x7A /* Gemini Lake */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_TREMONT_X" data-ref="_M/INTEL_FAM6_ATOM_TREMONT_X">INTEL_FAM6_ATOM_TREMONT_X</dfn>	0x86 /* Jacobsville */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* Xeon Phi */</i></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_XEON_PHI_KNL" data-ref="_M/INTEL_FAM6_XEON_PHI_KNL">INTEL_FAM6_XEON_PHI_KNL</dfn>		0x57 /* Knights Landing */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_XEON_PHI_KNM" data-ref="_M/INTEL_FAM6_XEON_PHI_KNM">INTEL_FAM6_XEON_PHI_KNM</dfn>		0x85 /* Knights Mill */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* Useful macros */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/INTEL_CPU_FAM_ANY" data-ref="_M/INTEL_CPU_FAM_ANY">INTEL_CPU_FAM_ANY</dfn>(_family, _model, _driver_data)	\</u></td></tr>
<tr><th id="105">105</th><td><u>{								\</u></td></tr>
<tr><th id="106">106</th><td><u>	.vendor		= X86_VENDOR_INTEL,			\</u></td></tr>
<tr><th id="107">107</th><td><u>	.family		= _family,				\</u></td></tr>
<tr><th id="108">108</th><td><u>	.model		= _model,				\</u></td></tr>
<tr><th id="109">109</th><td><u>	.feature	= X86_FEATURE_ANY,			\</u></td></tr>
<tr><th id="110">110</th><td><u>	.driver_data	= (kernel_ulong_t)&amp;_driver_data		\</u></td></tr>
<tr><th id="111">111</th><td><u>}</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/INTEL_CPU_FAM6" data-ref="_M/INTEL_CPU_FAM6">INTEL_CPU_FAM6</dfn>(_model, _driver_data)			\</u></td></tr>
<tr><th id="114">114</th><td><u>	INTEL_CPU_FAM_ANY(6, INTEL_FAM6_##_model, _driver_data)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_INTEL_FAMILY_H */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../boot/cpucheck.c.html'>linux-5.3.1/arch/x86/boot/cpucheck.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
