// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module SRAMTemplate_56(
  input         clock,
  input         reset,
  output        io_r_req_ready,
  input         io_r_req_valid,
  input  [7:0]  io_r_req_bits_setIdx,
  output [1:0]  io_r_resp_data_0_value,
  output [1:0]  io_r_resp_data_1_value,
  output [1:0]  io_r_resp_data_2_value,
  output [1:0]  io_r_resp_data_3_value,
  output        io_w_req_ready,
  input         io_w_req_valid,
  input  [7:0]  io_w_req_bits_setIdx,
  input  [1:0]  io_w_req_bits_data_0_value,
  input  [1:0]  io_w_req_bits_data_1_value,
  input  [1:0]  io_w_req_bits_data_2_value,
  input  [1:0]  io_w_req_bits_data_3_value,
  input  [3:0]  io_w_req_bits_waymask,
  input         io_broadcast_ram_hold,
  input         io_broadcast_ram_bypass,
  input         io_broadcast_ram_bp_clken,
  input         io_broadcast_ram_aux_clk,
  input         io_broadcast_ram_aux_ckbp,
  input         io_broadcast_ram_mcp_hold,
  input  [63:0] io_broadcast_ram_ctl,
  input         io_broadcast_cgen,
  input  [8:0]  boreChildrenBd_bore_addr,
  input  [8:0]  boreChildrenBd_bore_addr_rd,
  input  [7:0]  boreChildrenBd_bore_wdata,
  input  [3:0]  boreChildrenBd_bore_wmask,
  input         boreChildrenBd_bore_re,
  input         boreChildrenBd_bore_we,
  output [7:0]  boreChildrenBd_bore_rdata,
  input         boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_selectedOH,
  input  [5:0]  boreChildrenBd_bore_array
);

  wire       io_r_req_ready_0;
  wire [7:0] _array_RW0_rdata;
  wire       _rcg_out_clock;
  wire [8:0] mbistBd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [7:0] mbistBd_wdata = boreChildrenBd_bore_wdata;
  wire [3:0] mbistBd_wmask = boreChildrenBd_bore_wmask;
  wire       mbistBd_re = boreChildrenBd_bore_re;
  wire       mbistBd_we = boreChildrenBd_bore_we;
  wire       mbistBd_ack = boreChildrenBd_bore_ack;
  wire       mbistBd_selectedOH = boreChildrenBd_bore_selectedOH;
  wire [8:0] mbistBd_addr = boreChildrenBd_bore_addr;
  wire [5:0] mbistBd_array = boreChildrenBd_bore_array;
  reg        _resetState;
  reg  [7:0] _resetSet;
  wire       ren = io_r_req_ready_0 & io_r_req_valid;
  wire       wckEn = mbistBd_ack ? mbistBd_we : io_w_req_valid | _resetState;
  wire       rckEn = mbistBd_ack ? mbistBd_re : ren;
  wire       finalRamWen = wckEn & ~io_broadcast_ram_hold;
  reg        respReg;
  reg        rdata_last_REG;
  reg  [1:0] rdata_hold_data_0;
  reg  [1:0] rdata_hold_data_1;
  reg  [1:0] rdata_hold_data_2;
  reg  [1:0] rdata_hold_data_3;
  reg  [7:0] rdataReg;
  wire [7:0] mbistBd_rdata = rdataReg;
  assign io_r_req_ready_0 = ~_resetState & ~io_w_req_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      _resetState <= 1'h1;
      _resetSet <= 8'h0;
      respReg <= 1'h0;
      rdata_last_REG <= 1'h0;
    end
    else begin
      _resetState <= ~(_resetState & (&_resetSet)) & _resetState;
      if (_resetState)
        _resetSet <= 8'(_resetSet + 8'h1);
      respReg <= rckEn;
      rdata_last_REG <= ren;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (rdata_last_REG) begin
      rdata_hold_data_0 <= _array_RW0_rdata[1:0];
      rdata_hold_data_1 <= _array_RW0_rdata[3:2];
      rdata_hold_data_2 <= _array_RW0_rdata[5:4];
      rdata_hold_data_3 <= _array_RW0_rdata[7:6];
    end
    if (respReg)
      rdataReg <= _array_RW0_rdata;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        _resetState = _RANDOM[4'h0][0];
        _resetSet = _RANDOM[4'h0][8:1];
        respReg = _RANDOM[4'h1][6];
        rdata_last_REG = _RANDOM[4'h9][7];
        rdata_hold_data_0 = _RANDOM[4'h9][9:8];
        rdata_hold_data_1 = _RANDOM[4'h9][11:10];
        rdata_hold_data_2 = _RANDOM[4'h9][13:12];
        rdata_hold_data_3 = _RANDOM[4'h9][15:14];
        rdataReg = _RANDOM[4'h9][23:16];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        _resetState = 1'h1;
        _resetSet = 8'h0;
        respReg = 1'h0;
        rdata_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MbistClockGateCell rcg (
    .clock         (clock),
    .mbist_writeen (wckEn),
    .mbist_readen  (rckEn),
    .mbist_req     (mbistBd_ack),
    .E             (rckEn | wckEn),
    .dft_cgen      (io_broadcast_cgen),
    .out_clock     (_rcg_out_clock)
  );
  sram_array_1p256x8m2s1h0l1b_bpu_mbtb_counter array (
    .mbist_dft_ram_bypass   (io_broadcast_ram_bypass),
    .mbist_dft_ram_bp_clken (io_broadcast_ram_bp_clken),
    .RW0_clk                (_rcg_out_clock),
    .RW0_addr
      (mbistBd_ack
         ? mbistBd_addr_rd[7:0]
         : finalRamWen
             ? (_resetState ? _resetSet : io_w_req_bits_setIdx)
             : io_r_req_bits_setIdx),
    .RW0_en                 (finalRamWen | rckEn),
    .RW0_wmode              (finalRamWen),
    .RW0_wmask
      (mbistBd_ack
         ? {4{mbistBd_selectedOH}} & mbistBd_wmask
         : _resetState ? 4'hF : io_w_req_bits_waymask),
    .RW0_wdata
      (mbistBd_ack
         ? mbistBd_wdata
         : _resetState
             ? 8'h0
             : {io_w_req_bits_data_3_value,
                io_w_req_bits_data_2_value,
                io_w_req_bits_data_1_value,
                io_w_req_bits_data_0_value}),
    .RW0_rdata              (_array_RW0_rdata)
  );
  assign io_r_req_ready = io_r_req_ready_0;
  assign io_r_resp_data_0_value =
    rdata_last_REG ? _array_RW0_rdata[1:0] : rdata_hold_data_0;
  assign io_r_resp_data_1_value =
    rdata_last_REG ? _array_RW0_rdata[3:2] : rdata_hold_data_1;
  assign io_r_resp_data_2_value =
    rdata_last_REG ? _array_RW0_rdata[5:4] : rdata_hold_data_2;
  assign io_r_resp_data_3_value =
    rdata_last_REG ? _array_RW0_rdata[7:6] : rdata_hold_data_3;
  assign io_w_req_ready = ~_resetState;
  assign boreChildrenBd_bore_rdata = mbistBd_rdata;
endmodule

