v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CPU_Clock_Handler:inst47|CPU_clock_decoder_with_multiply:inst40|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated|w_anode12w[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst15|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst16|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst17|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst18|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst13|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst14|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst|inst9,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,RegisterFile:inst9|register_8bit:inst12|inst9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1|inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_dff:inst6|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_dff:inst6|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_dff:inst6|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_dff:inst6|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux1:inst19|lpm_mux:LPM_MUX_component|mux_q8f:auto_generated|external_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst11|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,RegisterFile:inst9|lpm_mux0:inst10|lpm_mux:LPM_MUX_component|mux_tle:auto_generated|external_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|lpm_mux8:inst5|lpm_mux:LPM_MUX_component|mux_6ne:auto_generated|external_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst|inst6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_4pi:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_4pi:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_4pi:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,Practical3:inst5|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_4pi:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,DataMemory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_d1g1:auto_generated|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~portb_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_memory_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_h2g1:auto_generated|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK,CPU_Clock_Handler:inst47|CPU_clock_designer_13:inst46|lpm_counter:LPM_COUNTER_component|cntr_gok:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLOCK,Off,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,INAPPLICABLE,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,No Location assignments found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,INAPPLICABLE,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,No Location assignments found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,INAPPLICABLE,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,No Location assignments found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,No Clamping Diode assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,No Clamping Diode assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 1 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000034,
IO_RULES_MATRIX,Total Pass,0;0;0;0;0;113;0;0;113;113;0;111;0;0;0;0;111;0;0;0;0;111;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,113;113;113;113;113;0;113;113;0;0;113;2;113;113;113;113;2;113;113;113;113;2;113;113;113;113;113;113,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Branch,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ZERO,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JAL,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[15],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[14],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[13],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WriteData[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Jump,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Address[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_result_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[15],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[14],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[13],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Instruction_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Operand2_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PC_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[15],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[14],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[13],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Read_Data_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg1_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Reg2_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Data_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Register_OUT[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Register_OUT[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Write_Register_OUT[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ALU_ENABLE,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,28,
IO_RULES_SUMMARY,Number of I/O Rules Passed,6,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,22,
