Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Oct 13 22:15:23 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file RISCV_bd_wrapper_timing_summary_postroute_physopted.rpt -pb RISCV_bd_wrapper_timing_summary_postroute_physopted.pb -rpx RISCV_bd_wrapper_timing_summary_postroute_physopted.rpx
| Design       : RISCV_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         135         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (6515)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6515)
---------------------------------
 There are 6515 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.530        0.000                      0                18568        0.016        0.000                      0                18568        2.000        0.000                       0                  6521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_bd_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_RISCV_bd_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sysclk                             {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_bd_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_RISCV_bd_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_RISCV_bd_clk_wiz_0_0_1       11.256        0.000                      0                13175        0.176        0.000                      0                13175       19.020        0.000                       0                  6517  
  clkfbout_RISCV_bd_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_RISCV_bd_clk_wiz_0_0         11.243        0.000                      0                13175        0.176        0.000                      0                13175       19.020        0.000                       0                  6517  
  clkfbout_RISCV_bd_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RISCV_bd_clk_wiz_0_0    clk_out1_RISCV_bd_clk_wiz_0_0_1       11.243        0.000                      0                13175        0.016        0.000                      0                13175  
clk_out1_RISCV_bd_clk_wiz_0_0_1  clk_out1_RISCV_bd_clk_wiz_0_0         11.243        0.000                      0                13175        0.016        0.000                      0                13175  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_RISCV_bd_clk_wiz_0_0    clk_out1_RISCV_bd_clk_wiz_0_0         10.530        0.000                      0                 5393        0.662        0.000                      0                 5393  
**async_default**                clk_out1_RISCV_bd_clk_wiz_0_0_1  clk_out1_RISCV_bd_clk_wiz_0_0         10.530        0.000                      0                 5393        0.502        0.000                      0                 5393  
**async_default**                clk_out1_RISCV_bd_clk_wiz_0_0    clk_out1_RISCV_bd_clk_wiz_0_0_1       10.530        0.000                      0                 5393        0.502        0.000                      0                 5393  
**async_default**                clk_out1_RISCV_bd_clk_wiz_0_0_1  clk_out1_RISCV_bd_clk_wiz_0_0_1       10.543        0.000                      0                 5393        0.662        0.000                      0                 5393  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                            clk_out1_RISCV_bd_clk_wiz_0_0    
(none)                                                            clk_out1_RISCV_bd_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_RISCV_bd_clk_wiz_0_0                                     
(none)                           clk_out1_RISCV_bd_clk_wiz_0_0_1                                   
(none)                           clkfbout_RISCV_bd_clk_wiz_0_0                                     
(none)                           clkfbout_RISCV_bd_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_RISCV_bd_clk_wiz_0_0    
(none)                                                            clk_out1_RISCV_bd_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.256ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.395ns  (logic 4.998ns (17.602%)  route 23.397ns (82.398%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.049    26.319    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.635 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3/O
                         net (fo=1, routed)           0.781    27.416    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3_n_0
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.124    27.540 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_1/O
                         net (fo=1, routed)           0.000    27.540    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[13]
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.491    38.346    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/C
                         clock pessimism              0.567    38.914    
                         clock uncertainty           -0.147    38.766    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.029    38.795    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                         -27.540    
  -------------------------------------------------------------------
                         slack                                 11.256    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.360ns  (logic 4.998ns (17.623%)  route 23.362ns (82.377%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.140    26.409    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.725 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.656    27.381    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.124    27.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000    27.505    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.495    38.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.567    38.918    
                         clock uncertainty           -0.147    38.770    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.077    38.847    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                         -27.505    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.479ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.175ns  (logic 4.998ns (17.739%)  route 23.177ns (82.261%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.970    26.239    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.555 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3/O
                         net (fo=1, routed)           0.641    27.196    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    27.320 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_1/O
                         net (fo=1, routed)           0.000    27.320    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[28]
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.494    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.147    38.769    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.029    38.798    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                         -27.320    
  -------------------------------------------------------------------
                         slack                                 11.479    

Slack (MET) :             11.498ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.150ns  (logic 4.998ns (17.755%)  route 23.152ns (82.245%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.795    26.064    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.380 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.791    27.171    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.295 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    27.295    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.147    38.763    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)        0.029    38.792    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -27.295    
  -------------------------------------------------------------------
                         slack                                 11.498    

Slack (MET) :             11.566ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 4.998ns (17.797%)  route 23.085ns (82.203%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.570    25.840    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.316    26.156 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3/O
                         net (fo=1, routed)           0.948    27.104    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124    27.228 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_1/O
                         net (fo=1, routed)           0.000    27.228    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[14]
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    38.344    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/C
                         clock pessimism              0.567    38.912    
                         clock uncertainty           -0.147    38.764    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.029    38.793    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                         -27.228    
  -------------------------------------------------------------------
                         slack                                 11.566    

Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.082ns  (logic 4.998ns (17.798%)  route 23.084ns (82.202%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.831    26.101    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.417 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.686    27.102    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.226 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000    27.226    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.147    38.767    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.077    38.844    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                         -27.226    
  -------------------------------------------------------------------
                         slack                                 11.618    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.968ns  (logic 4.998ns (17.871%)  route 22.970ns (82.129%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.591    25.861    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.177 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3/O
                         net (fo=1, routed)           0.812    26.989    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.113 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_1/O
                         net (fo=1, routed)           0.000    27.113    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[3]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.147    38.763    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.081    38.844    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                         -27.113    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 4.998ns (17.880%)  route 22.955ns (82.120%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.626    25.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.316    26.212 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.762    26.974    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.098 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    27.098    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.147    38.763    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.077    38.840    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -27.098    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.958ns  (logic 4.998ns (17.877%)  route 22.960ns (82.123%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.701    25.971    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.316    26.287 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.692    26.979    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.103 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000    27.103    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.147    38.767    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.079    38.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.945ns  (logic 4.998ns (17.885%)  route 22.947ns (82.115%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.348 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.842    26.112    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.428 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.539    26.966    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I2_O)        0.124    27.090 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000    27.090    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.493    38.348    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.567    38.916    
                         clock uncertainty           -0.147    38.768    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.081    38.849    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -27.090    
  -------------------------------------------------------------------
                         slack                                 11.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[3]
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.070    -0.544    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[5]
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.070    -0.544    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.561    -0.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X39Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.358    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[1]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.828    -0.887    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.120    -0.493    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.562    -0.646    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.388    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[2]
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.829    -0.886    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/C
                         clock pessimism              0.241    -0.646    
    SLICE_X45Y4          FDCE (Hold_fdce_C_D)         0.076    -0.570    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.578    -0.630    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X55Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/Q
                         net (fo=1, routed)           0.138    -0.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q[13]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.049    -0.301 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.845    -0.870    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.131    -0.486    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.898%)  route 0.143ns (43.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/Q
                         net (fo=2, routed)           0.143    -0.365    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[16]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.317 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.502    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.554    -0.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/Q
                         net (fo=1, routed)           0.116    -0.396    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q[26]
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/C
                         clock pessimism              0.244    -0.654    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.071    -0.583    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.558%)  route 0.145ns (43.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/Q
                         net (fo=2, routed)           0.145    -0.363    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[30]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.315 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.502    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.555    -0.653    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X32Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[14]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[14]
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.819    -0.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.091    -0.549    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.553    -0.655    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X45Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/Q
                         net (fo=2, routed)           0.108    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[18]
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_134
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.091    -0.551    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_bd_clk_wiz_0_0_1
  To Clock:  clkfbout_RISCV_bd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   RISCV_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.395ns  (logic 4.998ns (17.602%)  route 23.397ns (82.398%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.049    26.319    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.635 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3/O
                         net (fo=1, routed)           0.781    27.416    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3_n_0
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.124    27.540 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_1/O
                         net (fo=1, routed)           0.000    27.540    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[13]
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.491    38.346    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/C
                         clock pessimism              0.567    38.914    
                         clock uncertainty           -0.160    38.754    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.029    38.783    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                         -27.540    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.360ns  (logic 4.998ns (17.623%)  route 23.362ns (82.377%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.140    26.409    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.725 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.656    27.381    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.124    27.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000    27.505    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.495    38.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.567    38.918    
                         clock uncertainty           -0.160    38.758    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.077    38.835    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                         -27.505    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.466ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.175ns  (logic 4.998ns (17.739%)  route 23.177ns (82.261%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.970    26.239    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.555 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3/O
                         net (fo=1, routed)           0.641    27.196    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    27.320 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_1/O
                         net (fo=1, routed)           0.000    27.320    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[28]
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.494    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.160    38.757    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.029    38.786    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                         -27.320    
  -------------------------------------------------------------------
                         slack                                 11.466    

Slack (MET) :             11.485ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.150ns  (logic 4.998ns (17.755%)  route 23.152ns (82.245%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.795    26.064    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.380 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.791    27.171    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.295 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    27.295    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)        0.029    38.780    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -27.295    
  -------------------------------------------------------------------
                         slack                                 11.485    

Slack (MET) :             11.553ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 4.998ns (17.797%)  route 23.085ns (82.203%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.570    25.840    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.316    26.156 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3/O
                         net (fo=1, routed)           0.948    27.104    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124    27.228 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_1/O
                         net (fo=1, routed)           0.000    27.228    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[14]
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    38.344    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/C
                         clock pessimism              0.567    38.912    
                         clock uncertainty           -0.160    38.752    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.029    38.781    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -27.228    
  -------------------------------------------------------------------
                         slack                                 11.553    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.082ns  (logic 4.998ns (17.798%)  route 23.084ns (82.202%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.831    26.101    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.417 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.686    27.102    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.226 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000    27.226    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.160    38.755    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.077    38.832    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -27.226    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.968ns  (logic 4.998ns (17.871%)  route 22.970ns (82.129%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.591    25.861    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.177 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3/O
                         net (fo=1, routed)           0.812    26.989    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.113 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_1/O
                         net (fo=1, routed)           0.000    27.113    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[3]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.081    38.832    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -27.113    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 4.998ns (17.880%)  route 22.955ns (82.120%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.626    25.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.316    26.212 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.762    26.974    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.098 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    27.098    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.077    38.828    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -27.098    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.958ns  (logic 4.998ns (17.877%)  route 22.960ns (82.123%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.701    25.971    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.316    26.287 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.692    26.979    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.103 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000    27.103    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.160    38.755    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.079    38.834    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.746ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.945ns  (logic 4.998ns (17.885%)  route 22.947ns (82.115%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.348 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.842    26.112    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.428 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.539    26.966    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I2_O)        0.124    27.090 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000    27.090    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.493    38.348    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.567    38.916    
                         clock uncertainty           -0.160    38.756    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.081    38.837    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -27.090    
  -------------------------------------------------------------------
                         slack                                 11.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[3]
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.070    -0.544    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[5]
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.070    -0.544    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.561    -0.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X39Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.358    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[1]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.828    -0.887    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.120    -0.493    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.562    -0.646    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.388    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[2]
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.829    -0.886    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/C
                         clock pessimism              0.241    -0.646    
    SLICE_X45Y4          FDCE (Hold_fdce_C_D)         0.076    -0.570    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.578    -0.630    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X55Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/Q
                         net (fo=1, routed)           0.138    -0.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q[13]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.049    -0.301 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.845    -0.870    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.131    -0.486    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.898%)  route 0.143ns (43.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/Q
                         net (fo=2, routed)           0.143    -0.365    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[16]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.317 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.502    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.554    -0.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/Q
                         net (fo=1, routed)           0.116    -0.396    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q[26]
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/C
                         clock pessimism              0.244    -0.654    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.071    -0.583    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.558%)  route 0.145ns (43.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/Q
                         net (fo=2, routed)           0.145    -0.363    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[30]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.315 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.502    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.555    -0.653    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X32Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[14]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[14]
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.819    -0.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.091    -0.549    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.553    -0.655    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X45Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/Q
                         net (fo=2, routed)           0.108    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[18]
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_134
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.091    -0.551    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y2      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y3      RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y38      RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y2       RISCV_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_bd_clk_wiz_0_0
  To Clock:  clkfbout_RISCV_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   RISCV_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.395ns  (logic 4.998ns (17.602%)  route 23.397ns (82.398%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.049    26.319    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.635 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3/O
                         net (fo=1, routed)           0.781    27.416    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3_n_0
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.124    27.540 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_1/O
                         net (fo=1, routed)           0.000    27.540    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[13]
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.491    38.346    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/C
                         clock pessimism              0.567    38.914    
                         clock uncertainty           -0.160    38.754    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.029    38.783    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                         -27.540    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.360ns  (logic 4.998ns (17.623%)  route 23.362ns (82.377%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.140    26.409    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.725 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.656    27.381    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.124    27.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000    27.505    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.495    38.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.567    38.918    
                         clock uncertainty           -0.160    38.758    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.077    38.835    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                         -27.505    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.466ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.175ns  (logic 4.998ns (17.739%)  route 23.177ns (82.261%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.970    26.239    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.555 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3/O
                         net (fo=1, routed)           0.641    27.196    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    27.320 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_1/O
                         net (fo=1, routed)           0.000    27.320    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[28]
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.494    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.160    38.757    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.029    38.786    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                         -27.320    
  -------------------------------------------------------------------
                         slack                                 11.466    

Slack (MET) :             11.485ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.150ns  (logic 4.998ns (17.755%)  route 23.152ns (82.245%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.795    26.064    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.380 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.791    27.171    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.295 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    27.295    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)        0.029    38.780    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -27.295    
  -------------------------------------------------------------------
                         slack                                 11.485    

Slack (MET) :             11.553ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 4.998ns (17.797%)  route 23.085ns (82.203%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.570    25.840    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.316    26.156 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3/O
                         net (fo=1, routed)           0.948    27.104    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124    27.228 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_1/O
                         net (fo=1, routed)           0.000    27.228    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[14]
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    38.344    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/C
                         clock pessimism              0.567    38.912    
                         clock uncertainty           -0.160    38.752    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.029    38.781    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -27.228    
  -------------------------------------------------------------------
                         slack                                 11.553    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.082ns  (logic 4.998ns (17.798%)  route 23.084ns (82.202%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.831    26.101    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.417 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.686    27.102    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.226 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000    27.226    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.160    38.755    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.077    38.832    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -27.226    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.968ns  (logic 4.998ns (17.871%)  route 22.970ns (82.129%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.591    25.861    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.177 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3/O
                         net (fo=1, routed)           0.812    26.989    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.113 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_1/O
                         net (fo=1, routed)           0.000    27.113    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[3]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.081    38.832    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -27.113    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 4.998ns (17.880%)  route 22.955ns (82.120%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.626    25.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.316    26.212 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.762    26.974    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.098 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    27.098    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.077    38.828    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -27.098    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.958ns  (logic 4.998ns (17.877%)  route 22.960ns (82.123%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.701    25.971    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.316    26.287 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.692    26.979    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.103 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000    27.103    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.160    38.755    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.079    38.834    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.746ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.945ns  (logic 4.998ns (17.885%)  route 22.947ns (82.115%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.348 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.842    26.112    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.428 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.539    26.966    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I2_O)        0.124    27.090 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000    27.090    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.493    38.348    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.567    38.916    
                         clock uncertainty           -0.160    38.756    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.081    38.837    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -27.090    
  -------------------------------------------------------------------
                         slack                                 11.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[3]
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.160    -0.453    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.070    -0.383    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[5]
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.160    -0.453    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.070    -0.383    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.561    -0.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X39Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.358    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[1]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.828    -0.887    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/C
                         clock pessimism              0.275    -0.613    
                         clock uncertainty            0.160    -0.452    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.120    -0.332    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.562    -0.646    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.388    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[2]
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.829    -0.886    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/C
                         clock pessimism              0.241    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X45Y4          FDCE (Hold_fdce_C_D)         0.076    -0.409    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.578    -0.630    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X55Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/Q
                         net (fo=1, routed)           0.138    -0.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q[13]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.049    -0.301 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.845    -0.870    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.160    -0.456    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.131    -0.325    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.898%)  route 0.143ns (43.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/Q
                         net (fo=2, routed)           0.143    -0.365    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[16]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.317 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/C
                         clock pessimism              0.258    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.341    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.554    -0.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/Q
                         net (fo=1, routed)           0.116    -0.396    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q[26]
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/C
                         clock pessimism              0.244    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.071    -0.422    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.558%)  route 0.145ns (43.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/Q
                         net (fo=2, routed)           0.145    -0.363    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[30]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.315 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/C
                         clock pessimism              0.258    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.341    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.555    -0.653    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X32Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[14]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[14]
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.819    -0.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/C
                         clock pessimism              0.257    -0.640    
                         clock uncertainty            0.160    -0.479    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.091    -0.388    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.553    -0.655    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X45Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/Q
                         net (fo=2, routed)           0.108    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[18]
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_134
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.160    -0.481    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.091    -0.390    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.395ns  (logic 4.998ns (17.602%)  route 23.397ns (82.398%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.049    26.319    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.635 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3/O
                         net (fo=1, routed)           0.781    27.416    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_3_n_0
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.124    27.540 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[14]_i_1/O
                         net (fo=1, routed)           0.000    27.540    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[13]
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.491    38.346    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y37         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]/C
                         clock pessimism              0.567    38.914    
                         clock uncertainty           -0.160    38.754    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.029    38.783    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[14]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                         -27.540    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.360ns  (logic 4.998ns (17.623%)  route 23.362ns (82.377%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          3.140    26.409    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.725 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.656    27.381    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.124    27.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000    27.505    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.495    38.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y43         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.567    38.918    
                         clock uncertainty           -0.160    38.758    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.077    38.835    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                         -27.505    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.466ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.175ns  (logic 4.998ns (17.739%)  route 23.177ns (82.261%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.970    26.239    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.555 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3/O
                         net (fo=1, routed)           0.641    27.196    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_3_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    27.320 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[29]_i_1/O
                         net (fo=1, routed)           0.000    27.320    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[28]
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.494    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y42         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.160    38.757    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.029    38.786    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[29]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                         -27.320    
  -------------------------------------------------------------------
                         slack                                 11.466    

Slack (MET) :             11.485ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.150ns  (logic 4.998ns (17.755%)  route 23.152ns (82.245%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.795    26.064    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.380 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.791    27.171    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.295 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    27.295    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)        0.029    38.780    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -27.295    
  -------------------------------------------------------------------
                         slack                                 11.485    

Slack (MET) :             11.553ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 4.998ns (17.797%)  route 23.085ns (82.203%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.570    25.840    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.316    26.156 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3/O
                         net (fo=1, routed)           0.948    27.104    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124    27.228 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[15]_i_1/O
                         net (fo=1, routed)           0.000    27.228    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[14]
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    38.344    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X33Y34         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]/C
                         clock pessimism              0.567    38.912    
                         clock uncertainty           -0.160    38.752    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.029    38.781    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[15]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -27.228    
  -------------------------------------------------------------------
                         slack                                 11.553    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.082ns  (logic 4.998ns (17.798%)  route 23.084ns (82.202%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.831    26.101    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.417 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.686    27.102    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.226 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000    27.226    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.160    38.755    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.077    38.832    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -27.226    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.968ns  (logic 4.998ns (17.871%)  route 22.970ns (82.129%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.591    25.861    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.316    26.177 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3/O
                         net (fo=1, routed)           0.812    26.989    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.113 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[4]_i_1/O
                         net (fo=1, routed)           0.000    27.113    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[3]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.081    38.832    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -27.113    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 4.998ns (17.880%)  route 22.955ns (82.120%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 38.343 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.626    25.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.316    26.212 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.762    26.974    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.098 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    27.098    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    38.343    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.567    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.077    38.828    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -27.098    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.958ns  (logic 4.998ns (17.877%)  route 22.960ns (82.123%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.347 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.701    25.971    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.316    26.287 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.692    26.979    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.124    27.103 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000    27.103    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.492    38.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y38         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.567    38.915    
                         clock uncertainty           -0.160    38.755    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.079    38.834    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.746ns  (required time - arrival time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.945ns  (logic 4.998ns (17.885%)  route 22.947ns (82.115%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.348 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/Q
                         net (fo=3, routed)           0.998     0.562    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/dport_tcm_ack_w
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.299     0.861 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[6]_i_2/O
                         net (fo=28, routed)          2.041     2.902    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/dport_ack_w
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.124     3.026 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_2__0/O
                         net (fo=11, routed)          0.764     3.790    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_reg_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.914 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.589     4.504    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.628 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=91, routed)          0.587     5.215    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.153     5.368 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           2.097     7.465    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.327     7.792 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.801     8.593    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582     9.299    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.423 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.800    11.223    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X77Y33         LUT3 (Prop_lut3_I0_O)        0.124    11.347 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132/O
                         net (fo=1, routed)           0.000    11.347    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_132_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.879 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.879    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_62_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.221 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[2]_i_30/CO[2]
                         net (fo=68, routed)          2.745    14.965    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_8_0[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.313    15.278 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.970    16.248    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    16.372 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.936    17.308    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.432 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.452    17.884    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    18.008 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         3.219    21.227    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.351 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846/O
                         net (fo=1, routed)           0.000    21.351    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_846_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    21.568 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583/O
                         net (fo=1, routed)           0.000    21.568    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_583_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    21.662 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           0.985    22.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I1_O)        0.316    22.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    22.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X73Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    23.175 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    23.175    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X73Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    23.269 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.842    26.112    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.316    26.428 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.539    26.966    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I2_O)        0.124    27.090 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000    27.090    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.493    38.348    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X32Y39         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.567    38.916    
                         clock uncertainty           -0.160    38.756    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.081    38.837    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -27.090    
  -------------------------------------------------------------------
                         slack                                 11.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[3]
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y11         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.160    -0.453    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.070    -0.383    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.581    -0.627    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X56Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.368    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[5]
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.850    -0.865    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X57Y10         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.160    -0.453    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.070    -0.383    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.561    -0.647    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X39Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.358    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[1]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[1]
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.828    -0.887    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X42Y8          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]/C
                         clock pessimism              0.275    -0.613    
                         clock uncertainty            0.160    -0.452    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.120    -0.332    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.562    -0.646    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.388    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[2]
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.829    -0.886    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X45Y4          FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]/C
                         clock pessimism              0.241    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X45Y4          FDCE (Hold_fdce_C_D)         0.076    -0.409    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.578    -0.630    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X55Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q_reg[13]/Q
                         net (fo=1, routed)           0.138    -0.350    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_e2_q[13]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.049    -0.301 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q[13]_i_1_n_0
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.845    -0.870    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X54Y14         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.160    -0.456    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.131    -0.325    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.898%)  route 0.143ns (43.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[16]/Q
                         net (fo=2, routed)           0.143    -0.365    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[16]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.317 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[80]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]/C
                         clock pessimism              0.258    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.341    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[80]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.554    -0.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[26]/Q
                         net (fo=1, routed)           0.116    -0.396    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q[26]
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y21         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]/C
                         clock pessimism              0.244    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.071    -0.422    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_wb_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.558%)  route 0.145ns (43.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.558    -0.650    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X35Y32         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[30]/Q
                         net (fo=2, routed)           0.145    -0.363    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[30]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.048    -0.315 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[94]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X34Y33         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]/C
                         clock pessimism              0.258    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.133    -0.341    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[94]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.555    -0.653    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X32Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[14]/Q
                         net (fo=1, routed)           0.082    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[14]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[14]
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.819    -0.896    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X33Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]/C
                         clock pessimism              0.257    -0.640    
                         clock uncertainty            0.160    -0.479    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.091    -0.388    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.553    -0.655    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X45Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[18]/Q
                         net (fo=2, routed)           0.108    -0.406    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[18]
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_134
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.818    -0.897    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X44Y20         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.160    -0.481    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.091    -0.390    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y53         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X26Y53         FDCE (Recov_fdce_C_CLR)     -0.319    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X26Y54         FDCE (Recov_fdce_C_CLR)     -0.319    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.289ns  (logic 0.773ns (2.732%)  route 27.516ns (97.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.004    27.434    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X28Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X28Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X28Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.434    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.285ns  (logic 0.773ns (2.733%)  route 27.512ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.000    27.430    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X29Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X29Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X29Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.430    
  -------------------------------------------------------------------
                         slack                                 10.838    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.865    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/C
                         clock pessimism              0.255    -0.567    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/rd_ptr_reg[0]
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                         clock pessimism              0.255    -0.567    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.758    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y53         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X26Y53         FDCE (Recov_fdce_C_CLR)     -0.319    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X26Y54         FDCE (Recov_fdce_C_CLR)     -0.319    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.289ns  (logic 0.773ns (2.732%)  route 27.516ns (97.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.004    27.434    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X28Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X28Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X28Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.434    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.285ns  (logic 0.773ns (2.733%)  route 27.512ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.000    27.430    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X29Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X29Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X29Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.430    
  -------------------------------------------------------------------
                         slack                                 10.838    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.865    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.160    -0.385    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.160    -0.385    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.160    -0.385    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/rd_ptr_reg[0]
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y53         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X26Y53         FDCE (Recov_fdce_C_CLR)     -0.319    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X26Y54         FDCE (Recov_fdce_C_CLR)     -0.319    38.349    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.160    38.668    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.263    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.289ns  (logic 0.773ns (2.732%)  route 27.516ns (97.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.004    27.434    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X28Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X28Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X28Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.434    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.285ns  (logic 0.773ns (2.733%)  route 27.512ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.000    27.430    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X29Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X29Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X29Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.430    
  -------------------------------------------------------------------
                         slack                                 10.838    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.865    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.160    38.672    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.267    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.160    -0.385    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.160    -0.385    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.160    -0.385    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/rd_ptr_reg[0]
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.160    -0.406    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.543ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.147    38.681    
    SLICE_X27Y53         FDCE (Recov_fdce_C_CLR)     -0.405    38.276    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][25]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.543    

Slack (MET) :             10.629ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 0.773ns (2.704%)  route 27.815ns (97.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.303    27.733    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y53         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y53         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.147    38.681    
    SLICE_X26Y53         FDCE (Recov_fdce_C_CLR)     -0.319    38.362    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[9][23]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                 10.629    

Slack (MET) :             10.694ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.147    38.681    
    SLICE_X27Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.276    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[8][11]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.437ns  (logic 0.773ns (2.718%)  route 27.664ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.153    27.582    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X26Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X26Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.147    38.681    
    SLICE_X26Y54         FDCE (Recov_fdce_C_CLR)     -0.319    38.362    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][11]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                         -27.582    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.845ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.147    38.681    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.276    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][11]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.845    

Slack (MET) :             10.845ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 0.773ns (2.733%)  route 27.513ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 38.376 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.002    27.431    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.521    38.376    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]/C
                         clock pessimism              0.453    38.828    
                         clock uncertainty           -0.147    38.681    
    SLICE_X27Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.276    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[29][25]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -27.431    
  -------------------------------------------------------------------
                         slack                                 10.845    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.289ns  (logic 0.773ns (2.732%)  route 27.516ns (97.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.004    27.434    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X28Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X28Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.147    38.685    
    SLICE_X28Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.280    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[13][29]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -27.434    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.851ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.285ns  (logic 0.773ns (2.733%)  route 27.512ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       27.000    27.430    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X29Y54         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X29Y54         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.147    38.685    
    SLICE_X29Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.280    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[23][11]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -27.430    
  -------------------------------------------------------------------
                         slack                                 10.851    

Slack (MET) :             10.878ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.147    38.685    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.280    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][21]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.878ns  (required time - arrival time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@40.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.257ns  (logic 0.773ns (2.736%)  route 27.484ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 38.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.837    -0.855    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.478    -0.377 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.512     0.134    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.295     0.429 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)       26.972    27.402    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X31Y55         FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.525    38.380    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X31Y55         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]/C
                         clock pessimism              0.453    38.833    
                         clock uncertainty           -0.147    38.685    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    38.280    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[10][25]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                 10.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X4Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X4Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/wr_ptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.007%)  route 0.401ns (61.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.201     0.065    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[0]_1
    SLICE_X2Y3           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.895    -0.820    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/clk
    SLICE_X2Y3           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_resp/count_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.259%)  route 0.365ns (59.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.164     0.028    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y4           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y4           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.255    -0.567    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]_0
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg/C
                         clock pessimism              0.255    -0.567    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/tcm_access_q_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RISCV_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.246ns (36.084%)  route 0.436ns (63.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y3           FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  RISCV_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.201    -0.234    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.098    -0.136 f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__0/O
                         net (fo=6385, routed)        0.235     0.099    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/rd_ptr_reg[0]
    SLICE_X5Y5           FDCE                                         f  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.894    -0.821    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X5Y5           FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg/C
                         clock pessimism              0.255    -0.567    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/mem_d_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.758    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.010ns  (logic 1.530ns (21.829%)  route 5.480ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=2, routed)           5.480     7.010    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.657    -1.488    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.907ns  (logic 0.297ns (10.234%)  route 2.610ns (89.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.610     2.907    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.893    -0.822    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.010ns  (logic 1.530ns (21.829%)  route 5.480ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=2, routed)           5.480     7.010    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.657    -1.488    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.907ns  (logic 0.297ns (10.234%)  route 2.610ns (89.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.610     2.907    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.893    -0.822    RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y41          FDRE                                         r  RISCV_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.058ns (67.902%)  route 1.918ns (32.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.838    -0.854    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.918     1.520    LED_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     5.122 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.122    LED[0]
    Y12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 4.044ns (67.753%)  route 1.925ns (32.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.838    -0.854    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.925     1.527    LED_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     5.115 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.115    LED[2]
    Y11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 4.026ns (67.544%)  route 1.935ns (32.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.838    -0.854    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.935     1.537    LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570     5.107 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.107    LED[1]
    T5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.412ns (75.154%)  route 0.467ns (24.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.467     0.025    LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.296 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.296    LED[1]
    T5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.429ns (75.902%)  route 0.454ns (24.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.454     0.012    LED_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.301 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.301    LED[2]
    Y11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.443ns (76.141%)  route 0.452ns (23.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.452     0.011    LED_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     1.313 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.313    LED[0]
    Y12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.058ns (67.902%)  route 1.918ns (32.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.838    -0.854    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.918     1.520    LED_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     5.122 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.122    LED[0]
    Y12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 4.044ns (67.753%)  route 1.925ns (32.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.838    -0.854    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.925     1.527    LED_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     5.115 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.115    LED[2]
    Y11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 4.026ns (67.544%)  route 1.935ns (32.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.838    -0.854    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.935     1.537    LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570     5.107 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.107    LED[1]
    T5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.412ns (75.154%)  route 0.467ns (24.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.467     0.025    LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.296 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.296    LED[1]
    T5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.429ns (75.902%)  route 0.454ns (24.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.454     0.012    LED_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.301 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.301    LED[2]
    Y11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.443ns (76.141%)  route 0.452ns (23.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.625    -0.583    RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y3           FDRE                                         r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  RISCV_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.452     0.011    LED_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     1.313 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.313    LED[0]
    Y12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_bd_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_bd_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_bd_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    RISCV_bd_i/clk_wiz_0/inst/clkfbout_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  RISCV_bd_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    RISCV_bd_i/clk_wiz_0/inst/clkfbout_buf_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_bd_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clkfbout_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_bd_i/clk_wiz_0/inst/clkfbout_buf_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_bd_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_bd_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_bd_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    RISCV_bd_i/clk_wiz_0/inst/clkfbout_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  RISCV_bd_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    RISCV_bd_i/clk_wiz_0/inst/clkfbout_buf_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_bd_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clkfbout_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_bd_i/clk_wiz_0/inst/clkfbout_buf_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.047ns  (logic 6.838ns (75.584%)  route 2.209ns (24.416%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.047 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.047    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.039ns  (logic 6.830ns (75.562%)  route 2.209ns (24.438%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.039 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.039    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 6.754ns (75.355%)  route 2.209ns (24.645%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 6.734ns (75.300%)  route 2.209ns (24.700%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.943 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.943    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.930ns  (logic 6.721ns (75.264%)  route 2.209ns (24.736%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.930 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.930    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 6.713ns (75.242%)  route 2.209ns (24.758%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.922 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.922    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 6.637ns (75.029%)  route 2.209ns (24.971%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.846 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 6.617ns (74.972%)  route 2.209ns (25.028%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.826 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.826    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.813ns  (logic 6.604ns (74.936%)  route 2.209ns (25.064%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.813 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.813    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    -1.656    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.805ns  (logic 6.596ns (74.913%)  route 2.209ns (25.087%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.805 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.805    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    -1.656    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.822    -0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.822    -0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.631ns (70.798%)  route 0.260ns (29.202%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[13]
                         net (fo=3, routed)           0.258     0.781    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[13]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.826 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6/O
                         net (fo=1, routed)           0.000     0.826    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.891 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.891    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.824    -0.891    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[10]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.822    -0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[14]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[14]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[1]
                         net (fo=3, routed)           0.262     0.785    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_5
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.824    -0.891    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_bd_clk_wiz_0_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.047ns  (logic 6.838ns (75.584%)  route 2.209ns (24.416%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.047 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.047    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.039ns  (logic 6.830ns (75.562%)  route 2.209ns (24.438%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.039 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.039    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 6.754ns (75.355%)  route 2.209ns (24.645%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.963 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.963    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 6.734ns (75.300%)  route 2.209ns (24.700%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.724    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.943 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.943    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.486    -1.659    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.930ns  (logic 6.721ns (75.264%)  route 2.209ns (24.736%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.930 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.930    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 6.713ns (75.242%)  route 2.209ns (24.758%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.922 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.922    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 6.637ns (75.029%)  route 2.209ns (24.971%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.846 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 6.617ns (74.972%)  route 2.209ns (25.028%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.607 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.607    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.826 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.826    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.488    -1.657    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.813ns  (logic 6.604ns (74.936%)  route 2.209ns (25.064%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.813 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.813    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    -1.656    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.805ns  (logic 6.596ns (74.913%)  route 2.209ns (25.087%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.361     5.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.126    RISCV_bd_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.676 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.676    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.790    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.904    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.018    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.132    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.474    RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.808 r  RISCV_bd_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.846     7.654    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.957    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.490 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.490    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.805 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.805    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        1.489    -1.656    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.822    -0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.822    -0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.631ns (70.798%)  route 0.260ns (29.202%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[13]
                         net (fo=3, routed)           0.258     0.781    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[13]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.826 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6/O
                         net (fo=1, routed)           0.000     0.826    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.891 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.891    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.824    -0.891    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.823    -0.892    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[10]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.822    -0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.630ns (70.574%)  route 0.263ns (29.426%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[14]
                         net (fo=3, routed)           0.261     0.784    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[14]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5/O
                         net (fo=1, routed)           0.000     0.829    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.893 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.821    -0.894    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_bd_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[1]
                         net (fo=3, routed)           0.262     0.785    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_5
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_bd_i/clk_wiz_0/inst/clk_in1_RISCV_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_bd_i/clk_wiz_0/inst/clk_out1_RISCV_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6515, routed)        0.824    -0.891    RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_bd_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/C





