clk1 input
clk2 input
sync output
reset input
test input
d0 bidirectional
d1 bidirectional
d2 bidirectional
d3 bidirectional
cm_rom output
cm_ram3 output
cm_ram2 output
cm_ram1 output
cm_ram0 output
