{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687462390813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462390814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:33:10 2023 " "Processing started: Thu Jun 22 16:33:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462390814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462390814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tpriscv_g4 -c tpriscv_g4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462390814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687462391196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687462391196 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ras_ctrl.v(40) " "Verilog HDL information at ras_ctrl.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462402984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ras_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ras_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ras_ctrl " "Found entity 1: ras_ctrl" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462402985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462402985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pc_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462402987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462402987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jmp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file jmp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_ctrl " "Found entity 1: jmp_ctrl" {  } { { "jmp_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/jmp_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462402992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462402992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haltnpipe_control.v 1 1 " "Found 1 design units, including 1 entities, in source file haltnpipe_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 haltnpipe_control " "Found entity 1: haltnpipe_control" {  } { { "haltnpipe_control.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/haltnpipe_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462402995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462402995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util.v 0 0 " "Found 0 design units, including 0 entities, in source file util.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462402997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462402999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462402999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decoder.v(15) " "Verilog HDL information at decoder.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462403002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpriscv_g4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tpriscv_g4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tpriscv_g4 " "Found entity 1: tpriscv_g4" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/reg_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(22) " "Verilog HDL information at alu.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462403012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage_latch.v(16) " "Verilog HDL information at stage_latch.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "stage_latch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_latch.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462403015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_latch " "Found entity 1: stage_latch" {  } { { "stage_latch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/sum4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_ifid.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_ifid " "Found entity 1: stage_ifid" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_idex.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_idex " "Found entity 1: stage_idex" {  } { { "stage_idex.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_idex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_exma.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_exma.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_exma " "Found entity 1: stage_exma" {  } { { "stage_exma.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_exma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_async.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_async " "Found entity 1: ram_async" {  } { { "ram_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "addr_gen.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/addr_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_mawb.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_mawb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_mawb " "Found entity 1: stage_mawb" {  } { { "stage_mawb.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_mawb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mem_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_config.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_config " "Found entity 1: pll_config" {  } { { "pll_config.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clk " "Found entity 1: mux_clk" {  } { { "mux_clk.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tpriscv_g4 " "Elaborating entity \"tpriscv_g4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687462403105 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ena " "Pin \"ena\" not connected" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 -880 -712 -112 "ena" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1687462403108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:inst13 " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:inst13\"" {  } { { "tpriscv_g4.bdf" "inst13" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 224 2496 2760 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_exma stage_exma:inst8 " "Elaborating entity \"stage_exma\" for hierarchy \"stage_exma:inst8\"" {  } { { "tpriscv_g4.bdf" "inst8" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 2008 2232 240 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_clk mux_clk:inst18 " "Elaborating entity \"mux_clk\" for hierarchy \"mux_clk:inst18\"" {  } { { "tpriscv_g4.bdf" "inst18" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -560 -296 -216 -480 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_clk:inst18\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_clk.v" "LPM_MUX_component" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_clk:inst18\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_clk.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_clk:inst18\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403151 ""}  } { { "mux_clk.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687462403151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc mux_clk:inst18\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_config pll_config:inst17 " "Elaborating entity \"pll_config\" for hierarchy \"pll_config:inst17\"" {  } { { "tpriscv_g4.bdf" "inst17" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -600 -760 -392 -408 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_config:inst17\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_config:inst17\|altpll:altpll_component\"" {  } { { "pll_config.v" "altpll_component" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_config:inst17\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_config:inst17\|altpll:altpll_component\"" {  } { { "pll_config.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_config:inst17\|altpll:altpll_component " "Instantiated megafunction \"pll_config:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40000 " "Parameter \"clk0_divide_by\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_config " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_config\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403232 ""}  } { { "pll_config.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687462403232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_config_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_config_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_config_altpll " "Found entity 1: pll_config_altpll" {  } { { "db/pll_config_altpll.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_config_altpll pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated " "Elaborating entity \"pll_config_altpll\" for hierarchy \"pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "haltnpipe_control haltnpipe_control:inst11 " "Elaborating entity \"haltnpipe_control\" for hierarchy \"haltnpipe_control:inst11\"" {  } { { "tpriscv_g4.bdf" "inst11" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -536 1160 1360 -392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst7 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst7\"" {  } { { "tpriscv_g4.bdf" "inst7" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 16 304 528 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ras_flag decoder.v(14) " "Verilog HDL or VHDL warning at decoder.v(14): object \"ras_flag\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687462403285 "|tpriscv_g4|Decoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_ifid stage_ifid:inst3 " "Elaborating entity \"stage_ifid\" for hierarchy \"stage_ifid:inst3\"" {  } { { "tpriscv_g4.bdf" "inst3" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -16 -48 160 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async rom_async:inst1 " "Elaborating entity \"rom_async\" for hierarchy \"rom_async:inst1\"" {  } { { "tpriscv_g4.bdf" "inst1" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 256 -656 -472 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst2 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst2\"" {  } { { "tpriscv_g4.bdf" "inst2" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 24 -728 -504 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux pc_mux:inst15 " "Elaborating entity \"pc_mux\" for hierarchy \"pc_mux:inst15\"" {  } { { "tpriscv_g4.bdf" "inst15" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -248 -464 -264 -104 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"alu:inst6\"" {  } { { "tpriscv_g4.bdf" "inst6" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 1584 1776 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403319 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_aux1 alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"abs_aux1\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462403323 "|tpriscv_g4|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_aux2 alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"abs_aux2\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462403323 "|tpriscv_g4|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(136) " "Verilog HDL assignment warning at alu.v(136): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687462403323 "|tpriscv_g4|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_idex stage_idex:inst5 " "Elaborating entity \"stage_idex\" for hierarchy \"stage_idex:inst5\"" {  } { { "tpriscv_g4.bdf" "inst5" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 1144 1368 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:inst4 " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:inst4\"" {  } { { "tpriscv_g4.bdf" "inst4" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -48 816 1040 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_mawb stage_mawb:inst10 " "Elaborating entity \"stage_mawb\" for hierarchy \"stage_mawb:inst10\"" {  } { { "tpriscv_g4.bdf" "inst10" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 2952 3168 208 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst19 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst19\"" {  } { { "tpriscv_g4.bdf" "inst19" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 120 3296 3488 232 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst19\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst19\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst19\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst19\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst19\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst19\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462403352 ""}  } { { "mux2.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687462403352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462403394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc mux2:inst19\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"mux2:inst19\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_async ram_async:inst9 " "Elaborating entity \"ram_async\" for hierarchy \"ram_async:inst9\"" {  } { { "tpriscv_g4.bdf" "inst9" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2960 3144 32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403396 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_async.v(20) " "Verilog HDL Case Statement information at ram_async.v(20): all case item expressions in this case statement are onehot" {  } { { "ram_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687462403424 "|tpriscv_g4|ram_async:inst9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_async.v(54) " "Verilog HDL Case Statement information at ram_async.v(54): all case item expressions in this case statement are onehot" {  } { { "ram_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687462403424 "|tpriscv_g4|ram_async:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ras_ctrl ras_ctrl:inst21 " "Elaborating entity \"ras_ctrl\" for hierarchy \"ras_ctrl:inst21\"" {  } { { "tpriscv_g4.bdf" "inst21" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 192 672 880 336 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403425 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ras_ctrl.v(45) " "Verilog HDL Always Construct warning at ras_ctrl.v(45): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(48) " "Verilog HDL Always Construct warning at ras_ctrl.v(48): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(51) " "Verilog HDL Always Construct warning at ras_ctrl.v(51): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(51) " "Verilog HDL Always Construct warning at ras_ctrl.v(51): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(52) " "Verilog HDL Always Construct warning at ras_ctrl.v(52): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(52) " "Verilog HDL Always Construct warning at ras_ctrl.v(52): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(53) " "Verilog HDL Always Construct warning at ras_ctrl.v(53): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(59) " "Verilog HDL Always Construct warning at ras_ctrl.v(59): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(65) " "Verilog HDL Always Construct warning at ras_ctrl.v(65): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(65) " "Verilog HDL Always Construct warning at ras_ctrl.v(65): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(67) " "Verilog HDL Always Construct warning at ras_ctrl.v(67): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(67) " "Verilog HDL Always Construct warning at ras_ctrl.v(67): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(67) " "Verilog HDL Always Construct warning at ras_ctrl.v(67): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(69) " "Verilog HDL Always Construct warning at ras_ctrl.v(69): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(69) " "Verilog HDL Always Construct warning at ras_ctrl.v(69): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(70) " "Verilog HDL Always Construct warning at ras_ctrl.v(70): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(74) " "Verilog HDL Always Construct warning at ras_ctrl.v(74): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403427 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(74) " "Verilog HDL Always Construct warning at ras_ctrl.v(74): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(78) " "Verilog HDL Always Construct warning at ras_ctrl.v(78): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(82) " "Verilog HDL Always Construct warning at ras_ctrl.v(82): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(82) " "Verilog HDL Always Construct warning at ras_ctrl.v(82): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(85) " "Verilog HDL Always Construct warning at ras_ctrl.v(85): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(85) " "Verilog HDL Always Construct warning at ras_ctrl.v(85): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(85) " "Verilog HDL Always Construct warning at ras_ctrl.v(85): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(87) " "Verilog HDL Always Construct warning at ras_ctrl.v(87): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(87) " "Verilog HDL Always Construct warning at ras_ctrl.v(87): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(88) " "Verilog HDL Always Construct warning at ras_ctrl.v(88): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(93) " "Verilog HDL Always Construct warning at ras_ctrl.v(93): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(93) " "Verilog HDL Always Construct warning at ras_ctrl.v(93): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(96) " "Verilog HDL Always Construct warning at ras_ctrl.v(96): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(96) " "Verilog HDL Always Construct warning at ras_ctrl.v(96): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(97) " "Verilog HDL Always Construct warning at ras_ctrl.v(97): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(98) " "Verilog HDL Always Construct warning at ras_ctrl.v(98): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(99) " "Verilog HDL Always Construct warning at ras_ctrl.v(99): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(108) " "Verilog HDL Always Construct warning at ras_ctrl.v(108): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_jmp_ ras_ctrl.v(40) " "Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable \"pc_jmp_\", which holds its previous value in one or more paths through the always construct" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tos ras_ctrl.v(40) " "Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable \"tos\", which holds its previous value in one or more paths through the always construct" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux ras_ctrl.v(40) " "Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[0\] ras_ctrl.v(115) " "Inferred latch for \"tos\[0\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[1\] ras_ctrl.v(115) " "Inferred latch for \"tos\[1\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[2\] ras_ctrl.v(115) " "Inferred latch for \"tos\[2\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[3\] ras_ctrl.v(115) " "Inferred latch for \"tos\[3\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[4\] ras_ctrl.v(115) " "Inferred latch for \"tos\[4\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[5\] ras_ctrl.v(115) " "Inferred latch for \"tos\[5\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[6\] ras_ctrl.v(115) " "Inferred latch for \"tos\[6\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[7\] ras_ctrl.v(115) " "Inferred latch for \"tos\[7\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[8\] ras_ctrl.v(115) " "Inferred latch for \"tos\[8\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[9\] ras_ctrl.v(115) " "Inferred latch for \"tos\[9\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[10\] ras_ctrl.v(115) " "Inferred latch for \"tos\[10\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403428 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[11\] ras_ctrl.v(115) " "Inferred latch for \"tos\[11\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[12\] ras_ctrl.v(115) " "Inferred latch for \"tos\[12\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[13\] ras_ctrl.v(115) " "Inferred latch for \"tos\[13\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[14\] ras_ctrl.v(115) " "Inferred latch for \"tos\[14\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[15\] ras_ctrl.v(115) " "Inferred latch for \"tos\[15\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[16\] ras_ctrl.v(115) " "Inferred latch for \"tos\[16\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[17\] ras_ctrl.v(115) " "Inferred latch for \"tos\[17\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[18\] ras_ctrl.v(115) " "Inferred latch for \"tos\[18\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[19\] ras_ctrl.v(115) " "Inferred latch for \"tos\[19\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[20\] ras_ctrl.v(115) " "Inferred latch for \"tos\[20\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[21\] ras_ctrl.v(115) " "Inferred latch for \"tos\[21\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[22\] ras_ctrl.v(115) " "Inferred latch for \"tos\[22\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[23\] ras_ctrl.v(115) " "Inferred latch for \"tos\[23\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[24\] ras_ctrl.v(115) " "Inferred latch for \"tos\[24\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[25\] ras_ctrl.v(115) " "Inferred latch for \"tos\[25\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[26\] ras_ctrl.v(115) " "Inferred latch for \"tos\[26\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[27\] ras_ctrl.v(115) " "Inferred latch for \"tos\[27\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[28\] ras_ctrl.v(115) " "Inferred latch for \"tos\[28\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[29\] ras_ctrl.v(115) " "Inferred latch for \"tos\[29\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[30\] ras_ctrl.v(115) " "Inferred latch for \"tos\[30\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[31\] ras_ctrl.v(115) " "Inferred latch for \"tos\[31\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[0\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[0\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[1\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[1\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[2\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[2\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[3\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[3\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[4\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[4\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[5\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[5\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[6\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[6\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[7\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[7\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[8\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[8\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[9\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[9\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[10\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[10\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[11\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[11\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[12\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[12\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[13\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[13\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[14\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[14\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[15\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[15\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[16\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[16\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[17\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[17\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[18\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[18\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[19\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[19\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403429 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[20\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[20\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[21\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[21\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[22\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[22\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[23\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[23\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[24\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[24\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[25\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[25\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[26\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[26\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[27\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[27\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[28\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[28\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[29\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[29\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[30\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[30\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[31\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[31\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:inst " "Elaborating entity \"sum4\" for hierarchy \"sum4:inst\"" {  } { { "tpriscv_g4.bdf" "inst" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -688 -488 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmp_ctrl jmp_ctrl:inst14 " "Elaborating entity \"jmp_ctrl\" for hierarchy \"jmp_ctrl:inst14\"" {  } { { "tpriscv_g4.bdf" "inst14" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 216 1592 1800 328 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462403431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[7\] " "Latch ras_ctrl:inst21\|pc_jmp_\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[6\] " "Latch ras_ctrl:inst21\|pc_jmp_\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[5\] " "Latch ras_ctrl:inst21\|pc_jmp_\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[4\] " "Latch ras_ctrl:inst21\|pc_jmp_\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[3\] " "Latch ras_ctrl:inst21\|pc_jmp_\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[2\] " "Latch ras_ctrl:inst21\|pc_jmp_\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[1\] " "Latch ras_ctrl:inst21\|pc_jmp_\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413727 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[0\] " "Latch ras_ctrl:inst21\|pc_jmp_\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[31\] " "Latch ras_ctrl:inst21\|pc_jmp_\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[30\] " "Latch ras_ctrl:inst21\|pc_jmp_\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[29\] " "Latch ras_ctrl:inst21\|pc_jmp_\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[28\] " "Latch ras_ctrl:inst21\|pc_jmp_\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[27\] " "Latch ras_ctrl:inst21\|pc_jmp_\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[26\] " "Latch ras_ctrl:inst21\|pc_jmp_\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[25\] " "Latch ras_ctrl:inst21\|pc_jmp_\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[24\] " "Latch ras_ctrl:inst21\|pc_jmp_\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[23\] " "Latch ras_ctrl:inst21\|pc_jmp_\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[22\] " "Latch ras_ctrl:inst21\|pc_jmp_\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[21\] " "Latch ras_ctrl:inst21\|pc_jmp_\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[20\] " "Latch ras_ctrl:inst21\|pc_jmp_\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413728 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[19\] " "Latch ras_ctrl:inst21\|pc_jmp_\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[18\] " "Latch ras_ctrl:inst21\|pc_jmp_\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[17\] " "Latch ras_ctrl:inst21\|pc_jmp_\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[16\] " "Latch ras_ctrl:inst21\|pc_jmp_\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[15\] " "Latch ras_ctrl:inst21\|pc_jmp_\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[14\] " "Latch ras_ctrl:inst21\|pc_jmp_\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[13\] " "Latch ras_ctrl:inst21\|pc_jmp_\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[12\] " "Latch ras_ctrl:inst21\|pc_jmp_\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[11\] " "Latch ras_ctrl:inst21\|pc_jmp_\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[10\] " "Latch ras_ctrl:inst21\|pc_jmp_\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[9\] " "Latch ras_ctrl:inst21\|pc_jmp_\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[8\] " "Latch ras_ctrl:inst21\|pc_jmp_\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413729 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|tos\[1\] " "Latch ras_ctrl:inst21\|tos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[2\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[2\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413730 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|tos\[0\] " "Latch ras_ctrl:inst21\|tos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[15\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[15\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413730 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|tos\[3\] " "Latch ras_ctrl:inst21\|tos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[2\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[2\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413730 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|tos\[2\] " "Latch ras_ctrl:inst21\|tos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[2\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[2\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413730 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|tos\[4\] " "Latch ras_ctrl:inst21\|tos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[2\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[2\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462413731 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462413731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_ID\[4\] GND " "Pin \"rd_ID\[4\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID\[4..0\]" "" } { 64 528 627 87 "rd_ID\[4..0\]" "" } { 184 1059 1147 207 "rd_ID\[4..0\]" "" } { -464 1069 1160 -441 "rd_ID\[4..0\]" "" } { 256 578 672 279 "rd_ID\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|rd_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_IF\[27\] GND " "Pin \"inst_IF\[27\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF\[31..0\]" "" } { 264 -472 -176 288 "inst_IF\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|inst_IF[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_IF\[19\] GND " "Pin \"inst_IF\[19\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF\[31..0\]" "" } { 264 -472 -176 288 "inst_IF\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|inst_IF[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_IF\[11\] GND " "Pin \"inst_IF\[11\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF\[31..0\]" "" } { 264 -472 -176 288 "inst_IF\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|inst_IF[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_IF\[3\] GND " "Pin \"inst_IF\[3\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF\[31..0\]" "" } { 264 -472 -176 288 "inst_IF\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|inst_IF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_ID\[4\] GND " "Pin \"rs1_ID\[4\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID\[4..0\]" "" } { 32 528 641 55 "rs1_ID\[4..0\]" "" } { -496 1060 1160 -473 "rs1_ID\[4..0\]" "" } { 240 566 672 263 "rs1_ID\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|rs1_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_bytes_MA\[0\] GND " "Pin \"num_bytes_MA\[0\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -184 2424 2693 -168 "num_bytes_MA\[2..0\]" "" } { -72 2832 3005 -49 "num_bytes_MA\[2..0\]" "" } { 248 2760 2981 271 "num_bytes_MA\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|num_bytes_MA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_WB\[4\] GND " "Pin \"rd_WB\[4\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB\[4..0\]" "" } { 8 720 820 31 "rd_WB\[4..0\]" "" } { 88 3168 3491 111 "rd_WB\[4..0\]" "" } { -448 1062 1162 -425 "rd_WB\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|rd_WB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_out_ID\[7\] GND " "Pin \"imm_out_ID\[7\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID\[31..0\]" "" } { 96 528 1144 119 "imm_out_ID\[31..0\]" "" } { 224 528 684 247 "imm_out_ID\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|imm_out_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_ID\[3\] GND " "Pin \"opcode_ID\[3\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID\[6..0\]" "" } { 112 528 1144 135 "opcode_ID\[6..0\]" "" } { 208 533 672 231 "opcode_ID\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|opcode_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_ID\[1\] VCC " "Pin \"opcode_ID\[1\]\" is stuck at VCC" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID\[6..0\]" "" } { 112 528 1144 135 "opcode_ID\[6..0\]" "" } { 208 533 672 231 "opcode_ID\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|opcode_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_ID\[0\] VCC " "Pin \"opcode_ID\[0\]\" is stuck at VCC" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID\[6..0\]" "" } { 112 528 1144 135 "opcode_ID\[6..0\]" "" } { 208 533 672 231 "opcode_ID\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|opcode_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[3\] GND " "Pin \"opcode_EX\[3\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX\[6..0\]" "" } { 168 1904 2043 191 "opcode_EX\[6..0\]" "" } { 112 1496 1642 135 "opcode_EX\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|opcode_EX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_EX\[4\] GND " "Pin \"rd_EX\[4\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX\[4..0\]" "" } { 152 1368 1505 175 "rd_EX\[4..0\]" "" } { 136 1915 2008 159 "rd_EX\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462418451 "|tpriscv_g4|rd_EX[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687462418451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687462418851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.map.smsg " "Generated suppressed messages file C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462432374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687462432938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462432938 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "266 " "Design contains 266 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[4\] " "Pin \"rd_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[3\] " "Pin \"rd_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[2\] " "Pin \"rd_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[1\] " "Pin \"rd_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[0\] " "Pin \"rd_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[31\] " "Pin \"inst_IF\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[30\] " "Pin \"inst_IF\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[29\] " "Pin \"inst_IF\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[28\] " "Pin \"inst_IF\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[27\] " "Pin \"inst_IF\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[26\] " "Pin \"inst_IF\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[25\] " "Pin \"inst_IF\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[24\] " "Pin \"inst_IF\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[23\] " "Pin \"inst_IF\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[22\] " "Pin \"inst_IF\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[21\] " "Pin \"inst_IF\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[20\] " "Pin \"inst_IF\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[19\] " "Pin \"inst_IF\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[18\] " "Pin \"inst_IF\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[17\] " "Pin \"inst_IF\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[16\] " "Pin \"inst_IF\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[15\] " "Pin \"inst_IF\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[14\] " "Pin \"inst_IF\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[13\] " "Pin \"inst_IF\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[12\] " "Pin \"inst_IF\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[11\] " "Pin \"inst_IF\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[10\] " "Pin \"inst_IF\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[9\] " "Pin \"inst_IF\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[8\] " "Pin \"inst_IF\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[7\] " "Pin \"inst_IF\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[6\] " "Pin \"inst_IF\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[5\] " "Pin \"inst_IF\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[4\] " "Pin \"inst_IF\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[3\] " "Pin \"inst_IF\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[2\] " "Pin \"inst_IF\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[1\] " "Pin \"inst_IF\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[0\] " "Pin \"inst_IF\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[31\] " "Pin \"PC_IF\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[30\] " "Pin \"PC_IF\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[29\] " "Pin \"PC_IF\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[28\] " "Pin \"PC_IF\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[27\] " "Pin \"PC_IF\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[26\] " "Pin \"PC_IF\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[25\] " "Pin \"PC_IF\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[24\] " "Pin \"PC_IF\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[23\] " "Pin \"PC_IF\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[22\] " "Pin \"PC_IF\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[21\] " "Pin \"PC_IF\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[20\] " "Pin \"PC_IF\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[19\] " "Pin \"PC_IF\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[18\] " "Pin \"PC_IF\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[17\] " "Pin \"PC_IF\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[16\] " "Pin \"PC_IF\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[15\] " "Pin \"PC_IF\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[14\] " "Pin \"PC_IF\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[13\] " "Pin \"PC_IF\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[12\] " "Pin \"PC_IF\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[11\] " "Pin \"PC_IF\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[10\] " "Pin \"PC_IF\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[9\] " "Pin \"PC_IF\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[8\] " "Pin \"PC_IF\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[7\] " "Pin \"PC_IF\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[6\] " "Pin \"PC_IF\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[5\] " "Pin \"PC_IF\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[4\] " "Pin \"PC_IF\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[3\] " "Pin \"PC_IF\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[2\] " "Pin \"PC_IF\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[1\] " "Pin \"PC_IF\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[0\] " "Pin \"PC_IF\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[31\] " "Pin \"busC_MA\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[30\] " "Pin \"busC_MA\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[29\] " "Pin \"busC_MA\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[28\] " "Pin \"busC_MA\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[27\] " "Pin \"busC_MA\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[26\] " "Pin \"busC_MA\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[25\] " "Pin \"busC_MA\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[24\] " "Pin \"busC_MA\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[23\] " "Pin \"busC_MA\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[22\] " "Pin \"busC_MA\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[21\] " "Pin \"busC_MA\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[20\] " "Pin \"busC_MA\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[19\] " "Pin \"busC_MA\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[18\] " "Pin \"busC_MA\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[17\] " "Pin \"busC_MA\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[16\] " "Pin \"busC_MA\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[15\] " "Pin \"busC_MA\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[14\] " "Pin \"busC_MA\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[13\] " "Pin \"busC_MA\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[12\] " "Pin \"busC_MA\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[11\] " "Pin \"busC_MA\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[10\] " "Pin \"busC_MA\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[9\] " "Pin \"busC_MA\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[8\] " "Pin \"busC_MA\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[7\] " "Pin \"busC_MA\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[6\] " "Pin \"busC_MA\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[5\] " "Pin \"busC_MA\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[4\] " "Pin \"busC_MA\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[3\] " "Pin \"busC_MA\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[2\] " "Pin \"busC_MA\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[1\] " "Pin \"busC_MA\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[0\] " "Pin \"busC_MA\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[4\] " "Pin \"rs1_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[3\] " "Pin \"rs1_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[2\] " "Pin \"rs1_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[1\] " "Pin \"rs1_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[0\] " "Pin \"rs1_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[4\] " "Pin \"rs2_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[3\] " "Pin \"rs2_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[2\] " "Pin \"rs2_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[1\] " "Pin \"rs2_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[0\] " "Pin \"rs2_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[31\] " "Pin \"data_WB\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[30\] " "Pin \"data_WB\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[29\] " "Pin \"data_WB\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[28\] " "Pin \"data_WB\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[27\] " "Pin \"data_WB\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[26\] " "Pin \"data_WB\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[25\] " "Pin \"data_WB\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[24\] " "Pin \"data_WB\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[23\] " "Pin \"data_WB\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[22\] " "Pin \"data_WB\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[21\] " "Pin \"data_WB\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[20\] " "Pin \"data_WB\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[19\] " "Pin \"data_WB\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[18\] " "Pin \"data_WB\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[17\] " "Pin \"data_WB\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[16\] " "Pin \"data_WB\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[15\] " "Pin \"data_WB\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[14\] " "Pin \"data_WB\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[13\] " "Pin \"data_WB\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[12\] " "Pin \"data_WB\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[11\] " "Pin \"data_WB\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[10\] " "Pin \"data_WB\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[9\] " "Pin \"data_WB\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[8\] " "Pin \"data_WB\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[7\] " "Pin \"data_WB\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[6\] " "Pin \"data_WB\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[5\] " "Pin \"data_WB\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[4\] " "Pin \"data_WB\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[3\] " "Pin \"data_WB\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[2\] " "Pin \"data_WB\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[1\] " "Pin \"data_WB\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[0\] " "Pin \"data_WB\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[4\] " "Pin \"rd_WB\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[3\] " "Pin \"rd_WB\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[2\] " "Pin \"rd_WB\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[1\] " "Pin \"rd_WB\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[0\] " "Pin \"rd_WB\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "funct3_ID\[2\] " "Pin \"funct3_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -80 320 532 -64 "funct3_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "funct3_ID\[1\] " "Pin \"funct3_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -80 320 532 -64 "funct3_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "funct3_ID\[0\] " "Pin \"funct3_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -80 320 532 -64 "funct3_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[31\] " "Pin \"imm_out_ID\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[30\] " "Pin \"imm_out_ID\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[29\] " "Pin \"imm_out_ID\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[28\] " "Pin \"imm_out_ID\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[27\] " "Pin \"imm_out_ID\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[26\] " "Pin \"imm_out_ID\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[25\] " "Pin \"imm_out_ID\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[24\] " "Pin \"imm_out_ID\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[23\] " "Pin \"imm_out_ID\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[22\] " "Pin \"imm_out_ID\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[21\] " "Pin \"imm_out_ID\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[20\] " "Pin \"imm_out_ID\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[19\] " "Pin \"imm_out_ID\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[18\] " "Pin \"imm_out_ID\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[17\] " "Pin \"imm_out_ID\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[16\] " "Pin \"imm_out_ID\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[15\] " "Pin \"imm_out_ID\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[14\] " "Pin \"imm_out_ID\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[13\] " "Pin \"imm_out_ID\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[12\] " "Pin \"imm_out_ID\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[11\] " "Pin \"imm_out_ID\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[10\] " "Pin \"imm_out_ID\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[9\] " "Pin \"imm_out_ID\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[8\] " "Pin \"imm_out_ID\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[7\] " "Pin \"imm_out_ID\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[6\] " "Pin \"imm_out_ID\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[5\] " "Pin \"imm_out_ID\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[4\] " "Pin \"imm_out_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[3\] " "Pin \"imm_out_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[2\] " "Pin \"imm_out_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[1\] " "Pin \"imm_out_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[0\] " "Pin \"imm_out_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[6\] " "Pin \"opcode_ID\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[5\] " "Pin \"opcode_ID\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[4\] " "Pin \"opcode_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[3\] " "Pin \"opcode_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[2\] " "Pin \"opcode_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[1\] " "Pin \"opcode_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[0\] " "Pin \"opcode_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[31\] " "Pin \"busA_EX\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[30\] " "Pin \"busA_EX\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[29\] " "Pin \"busA_EX\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[28\] " "Pin \"busA_EX\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[27\] " "Pin \"busA_EX\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[26\] " "Pin \"busA_EX\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[25\] " "Pin \"busA_EX\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[24\] " "Pin \"busA_EX\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[23\] " "Pin \"busA_EX\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[22\] " "Pin \"busA_EX\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[21\] " "Pin \"busA_EX\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[20\] " "Pin \"busA_EX\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[19\] " "Pin \"busA_EX\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[18\] " "Pin \"busA_EX\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[17\] " "Pin \"busA_EX\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[16\] " "Pin \"busA_EX\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[15\] " "Pin \"busA_EX\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[14\] " "Pin \"busA_EX\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[13\] " "Pin \"busA_EX\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[12\] " "Pin \"busA_EX\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[11\] " "Pin \"busA_EX\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[10\] " "Pin \"busA_EX\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[9\] " "Pin \"busA_EX\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[8\] " "Pin \"busA_EX\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[7\] " "Pin \"busA_EX\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[6\] " "Pin \"busA_EX\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[5\] " "Pin \"busA_EX\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[4\] " "Pin \"busA_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[3\] " "Pin \"busA_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[2\] " "Pin \"busA_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[1\] " "Pin \"busA_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[0\] " "Pin \"busA_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[31\] " "Pin \"busB_EX\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[30\] " "Pin \"busB_EX\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[29\] " "Pin \"busB_EX\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[28\] " "Pin \"busB_EX\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[27\] " "Pin \"busB_EX\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[26\] " "Pin \"busB_EX\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[25\] " "Pin \"busB_EX\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[24\] " "Pin \"busB_EX\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[23\] " "Pin \"busB_EX\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[22\] " "Pin \"busB_EX\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[21\] " "Pin \"busB_EX\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[20\] " "Pin \"busB_EX\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[19\] " "Pin \"busB_EX\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[18\] " "Pin \"busB_EX\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[17\] " "Pin \"busB_EX\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[16\] " "Pin \"busB_EX\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[15\] " "Pin \"busB_EX\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[14\] " "Pin \"busB_EX\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[13\] " "Pin \"busB_EX\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[12\] " "Pin \"busB_EX\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[11\] " "Pin \"busB_EX\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[10\] " "Pin \"busB_EX\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[9\] " "Pin \"busB_EX\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[8\] " "Pin \"busB_EX\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[7\] " "Pin \"busB_EX\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[6\] " "Pin \"busB_EX\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[5\] " "Pin \"busB_EX\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[4\] " "Pin \"busB_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[3\] " "Pin \"busB_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[2\] " "Pin \"busB_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[1\] " "Pin \"busB_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[0\] " "Pin \"busB_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[6\] " "Pin \"opcode_EX\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[5\] " "Pin \"opcode_EX\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[4\] " "Pin \"opcode_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[3\] " "Pin \"opcode_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[2\] " "Pin \"opcode_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[1\] " "Pin \"opcode_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[0\] " "Pin \"opcode_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[4\] " "Pin \"rd_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[3\] " "Pin \"rd_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[2\] " "Pin \"rd_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[1\] " "Pin \"rd_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[0\] " "Pin \"rd_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462433206 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1687462433206 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "40 " "Ignored 40 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress19 " "Ignored Virtual Pin assignment to \"memAddress19\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress10 " "Ignored Virtual Pin assignment to \"memAddress10\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress31 " "Ignored Virtual Pin assignment to \"memAddress31\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "funct3_EX " "Ignored Virtual Pin assignment to \"funct3_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress28 " "Ignored Virtual Pin assignment to \"memAddress28\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC_ID " "Ignored Virtual Pin assignment to \"PC_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress16 " "Ignored Virtual Pin assignment to \"memAddress16\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress26 " "Ignored Virtual Pin assignment to \"memAddress26\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC_EX " "Ignored Virtual Pin assignment to \"PC_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "busC_EX " "Ignored Virtual Pin assignment to \"busC_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress24 " "Ignored Virtual Pin assignment to \"memAddress24\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "bytes_sg " "Ignored Virtual Pin assignment to \"bytes_sg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress14 " "Ignored Virtual Pin assignment to \"memAddress14\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ena_ifid " "Ignored Virtual Pin assignment to \"ena_ifid\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PCin " "Ignored Virtual Pin assignment to \"PCin\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress22 " "Ignored Virtual Pin assignment to \"memAddress22\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress12 " "Ignored Virtual Pin assignment to \"memAddress12\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_MA " "Ignored Virtual Pin assignment to \"rd_MA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress9 " "Ignored Virtual Pin assignment to \"memAddress9\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress29 " "Ignored Virtual Pin assignment to \"memAddress29\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "write_ena_WB " "Ignored Virtual Pin assignment to \"write_ena_WB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress17 " "Ignored Virtual Pin assignment to \"memAddress17\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress27 " "Ignored Virtual Pin assignment to \"memAddress27\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress15 " "Ignored Virtual Pin assignment to \"memAddress15\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress25 " "Ignored Virtual Pin assignment to \"memAddress25\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "busB_ID " "Ignored Virtual Pin assignment to \"busB_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "imm_out_EX " "Ignored Virtual Pin assignment to \"imm_out_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress23 " "Ignored Virtual Pin assignment to \"memAddress23\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress20 " "Ignored Virtual Pin assignment to \"memAddress20\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress13 " "Ignored Virtual Pin assignment to \"memAddress13\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress11 " "Ignored Virtual Pin assignment to \"memAddress11\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress " "Ignored Virtual Pin assignment to \"memAddress\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress18 " "Ignored Virtual Pin assignment to \"memAddress18\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress30 " "Ignored Virtual Pin assignment to \"memAddress30\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "inst_ID " "Ignored Virtual Pin assignment to \"inst_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "busA_ID " "Ignored Virtual Pin assignment to \"busA_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "data_MA " "Ignored Virtual Pin assignment to \"data_MA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress8 " "Ignored Virtual Pin assignment to \"memAddress8\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "nextPC " "Ignored Virtual Pin assignment to \"nextPC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress21 " "Ignored Virtual Pin assignment to \"memAddress21\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462433247 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1687462433247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 -880 -712 -112 "ena" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687462433786 "|tpriscv_g4|ena"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687462433786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12510 " "Implemented 12510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687462433786 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687462433786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12464 " "Implemented 12464 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687462433786 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687462433786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687462433786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462433848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:33:53 2023 " "Processing ended: Thu Jun 22 16:33:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462433848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462433848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462433848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462433848 ""}
