@book{splat,
  title={Optimized GPU code generation framework for Sparse Attention},
  content={Developed SPLAT, an optimized framework for efficient Sparse-MHSA, targeting moderate sparsity levels. Achieved 2.05x and 4.05x speedups over Triton and TVM kernels with SPLAT implementation.},
  date={2023.8 - Present},
  institution={University of Illinois at Urbana-Champaign},
  preview={splat.jpg},
  abbr={Sparse-MHSA},
  order={1},
  selected={true}
}

@article{3dreconstruction,
  title={Remote Car Control System with Real-time 3D Reconstruction},
  content={Developed a Raspberry Pi-based robot car with remote control and realtime 3D-reconstruction, achieving a 10Hz framerate.},
  date={2023.1 - 2023.5},
  institution={Zhejiang University},
  preview={senior_project.jpg},
  abbr={3D Reconstruction},
  pdf={senior_project.pdf},
  video={https://www.bilibili.com/video/BV1FV4y1z7YC/?vd_source=1e2d690c27230fa571c00fc6c841e6eb},
  order={2},
  selected={true}
}

@book{fpga,
  title={Automated FPGA Accelerator Optimization },
  content={Working with <a href= "https://vast.cs.ucla.edu/people/faculty/jason-cong"> Prof. Jason Cong's</a> group, researching Automated FPGA Accelerator Design. Combined GNN-based Cost Model with an ML/RL-based Design Space Exploration to achieve FPGA Accelerator Design Automation.},
  date={2022.5 - 2022.11},
  institution={University of California, Los Angeles},
  preview={fpga.png},
  abbr={FPGA Optimization},
  order={3},
  selected={true}
}

@article{tooth_defect_segmentation,
  title={Tooth Defect Segmentation in 3D Mesh Scans using Deep Learning},
  content={Developed a high accuracy method for 3D tooth defect segmentation using TripleNet, raising the IoU from 0.30 to 0.78. Published on CICAI 2022.},
  date={5/2021 - 8/2022},
  institution={Zhejiang University},
  preview={tooth.png},
  abbr={Tooth Segmentation},
  paper={https://link.springer.com/chapter/10.1007/978-3-031-20503-3_15},
  order={4},
  selected={true},
}


@article{game_fpga,
  title={Implement A Game Efficiently on the FPGA Board},
  content={Ported the game "Doodle Dump" to FPGA with SystemVerilog. Consumed only 400KB memory, 0.5w power to achieve a 50hz frame rate, won the Best Design Prize.},
  institution={University of Illinois at Urbana-Champaign},
  preview={doodle.png},
  date={2021.9 - 2021.23},
  abbr={Doodle Dump FPGA},
  order={5},
  selected={true},
  video={https://www.bilibili.com/video/BV1AS4y1T7gG/?spm_id_from=333.337.search-card.all.click&vd_source=1e2d690c27230fa571c00fc6c841e6eb},
}
