<module name="EMIF1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EMIF_REVISION" acronym="EMIF_REVISION" offset="0x0" width="32" description="Revision number register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="Module revision" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_STATUS" acronym="EMIF_STATUS" offset="0x4" width="32" description="SDRAM Status Register (STATUS)">
    <bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big endian mode select for 8 and 16-bit devices, set to 1 for big endian or 0 for little endian operation. In current implementation, only 32-bit devices are supported - this bit is don't care." range="" rwaccess="R"/>
    <bitfield id="DUAL_CLK_MODE" width="1" begin="30" end="30" resetval="0" description="Dual Clock mode. Defines whether the EMIFi_L3_ICLK and EMIF_COREi clock are asynchronous. EMIFi_L3_ICLK and EMIF_COREi clock are asynchronous, if set to 1." range="" rwaccess="R"/>
    <bitfield id="FAST_INIT" width="1" begin="29" end="29" resetval="0" description="Fast Init. Defines whether the EMIF fast initialization mode has been enabled. Fast initialization is enabled if set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="22" begin="28" end="7" resetval="0x00 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDLVLGATETO" width="1" begin="6" end="6" resetval="0" description="Read DQS Gate Training Timeout. Value of 1 indicates read DQS gate training has timed out because read DQS gate training done was not received from the PHY." range="" rwaccess="R"/>
    <bitfield id="RDLVLTO" width="1" begin="5" end="5" resetval="0" description="Read Data Eye Training Timeout. Value of 1 indicates read data eye training has timed out because read data eye training done was not received from the PHY." range="" rwaccess="R"/>
    <bitfield id="WRLVLTO" width="1" begin="4" end="4" resetval="0" description="Write Leveling Timeout. Value of 1 indicates write leveling has timed out because write leveling done was not received from the PHY." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_DLL_READY" width="1" begin="2" end="2" resetval="0" description="DDR PHY Ready. The DDR PHY is ready for normal operation, if set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_SDRAM_CONFIG" acronym="EMIF_SDRAM_CONFIG" offset="0x8" width="32" description="SDRAM Config Register. A write to this register will cause the EMIF to start the SDRAM initialization sequence. For LPDDR2, initialization is only re-started if it was not performed previously because [31] INITREF_DIS was a zero. CAUTION: This register is loaded with values by control module at device reset.">
    <bitfield id="SDRAM_TYPE" width="3" begin="31" end="29" resetval="0x0" description="SDRAM Type selection. This field is loaded from e-fuse. Set to 3 for DDR3 Set to 4 for LPDDR2 All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position. See section , ." range="" rwaccess="RW"/>
    <bitfield id="DDR_TERM" width="3" begin="26" end="24" resetval="0x0" description="DDR3 termination resistor value. Set to 0 to disable termination. For DDR3, set to 1 for RZQ/4, set to 2 for RZQ/2, set to 3 for RZQ/6, set to 4 for RZQ/12, and set to 5 for RZQ/8. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="DDR2_DDQS" width="1" begin="23" end="23" resetval="0" description="DDR2 differential DDQS enable. NOT SUPPORTED. Set to 1 for compatibility." range="" rwaccess="RW"/>
    <bitfield id="DYN_ODT" width="2" begin="22" end="21" resetval="0x0" description="DDR3 Dynamic ODT. NOT SUPPORTED. Set to 0 to turn off dynamic ODT." range="" rwaccess="RW"/>
    <bitfield id="DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0" description="Disable DLL select. Set to 1 to disable DLL inside SDRAM." range="" rwaccess="RW"/>
    <bitfield id="SDRAM_DRIVE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM drive strength.For DDR3, set to 0 for RZQ/6 and set to 1 for RZQ/7. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="CWL" width="2" begin="17" end="16" resetval="0x0" description="DDR3 CAS Write latency. Value of 0, 1, 2, and 3 (CAS write latency of 5, 6, 7, and 8) are supported. Use the lowest value supported for best performance. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="NARROW_MODE" width="2" begin="15" end="14" resetval="0x0" description="SDRAM data bus width. Set to 0 for 32-bit and set to 1 for 16-bit. All other values are reserved. In the current implementation, only 32-bit devices are supported. Two DDR3 devices are used in parallel to make one 32-bit device." range="" rwaccess="RW"/>
    <bitfield id="CL" width="4" begin="13" end="10" resetval="0x0" description="CAS Latency (referred to as read latency (RL) in some SDRAM specs). The value of this field defines the CAS latency to be used when accessing connected SDRAM devices. Values of 3, 4, 5, 6, 7, and 8 (CAS latency of 3, 4, 5, 6, 7, and 8) are supported for LPDDR2-SDRAM. Values of 2, 4, 6, 8, 10, 12, and 14 (CAS latency of 5, 6, 7, 8, 9, 10, and 11) are supported for DDR3. All other values are reserved. The write latency (WL) is tied to the RL for the LPDDR2. See the LPDDR2 SDRAM standard. Also program the EMIF_DDR_PHY_CONTROL_1[4:0] READ_LATENCY" range="" rwaccess="RW"/>
    <bitfield id="ROWSIZE" width="3" begin="9" end="7" resetval="0x0" description="Row Size. Defines the number of row address bits of connected SDRAM devices. Set to 0 for 9 row bits, Set to 1 for 10 row bits, Set to 2 for 11 row bits, Set to 3 for 12 row bits, Set to 4 for 13 row bits, Set to 5 for 14 row bits, Set to 6 for 15 row bits, Set to 7 for 16 row bits. This field is only used when EMIF_SDRAM_CONFIG[28:27] IBANK_POS field is set to 1, 2, or 3 or EBANK_POS field in EMIF_SDRAM_CONFIG_2 register is set to 1." range="" rwaccess="RW"/>
    <bitfield id="IBANK" width="3" begin="6" end="4" resetval="0x0" description="Internal Bank setup. Defines number of banks inside connected SDRAM devices. Set to 0 for 1 bank, Set to 1 for 2 banks, Set to 2 for 4 banks, Set to 3 for 8 banks. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="EBANK" width="1" begin="3" end="3" resetval="0" description="External chip select setup. Defines whether SDRAM accesses will use 1 or 2 chip select lines. Set to 0 to use NCS0 only. Set to 1 to use NCS[1:0]. This bit will automatically be set to 0 if EMIF_SDRAM_CONFIG_2[30] CS1NVMEN field is set to 1." range="" rwaccess="RW"/>
    <bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0x0" description="Page Size. Defines the internal page size of connected SDRAM devices. Set to 0 for 256-word page (8 column bits), Set to 1 for 512-word page (9 column bits), Set to 2 for 1024-word page (10 column bits), Set to 3 for 2048-word page (11 column bits). All other values are reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_CONFIG_2" acronym="EMIF_SDRAM_CONFIG_2" offset="0xC" width="32" description="SDRAM Config Register 2 CAUTION: This register is loaded with values by control module at device reset.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CS1NVMEN" width="1" begin="30" end="30" resetval="0" description="CS1 LPDDR2-NVM enable. NVMs are not supported at device level." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EBANK_POS" width="1" begin="27" end="27" resetval="0" description="External bank position. Set to 0 to assign external bank address bits from lower OCP address. Set to 1 to assign external bank address bits from higher OCP address bits. See section, ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="26" end="6" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RDBNUM" width="2" begin="5" end="4" resetval="0x0" description="Row Buffer setup. Defines number of row buffers inside connected LPDDR2-NVM devices. NVM devices are not supported at the device level. Set to 0 for 1 row buffer, set to 1 for 2 row buffers, set to 2 for 4 row buffers, and set to 3 for 8 row buffers. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RDBSIZE" width="3" begin="2" end="0" resetval="0x0" description="Row Data Buffer Size. Defines the row data buffer size of connected LPDDR2-NVM devices. NVM devices are not supported at the device level. Set to 0 for 32 bytes, set to 1 for 64 bytes, set to 2 for 128 bytes, set to 3 for 256 bytes, set to 4 for 512 bytes, set to 5 for 1024 bytes, set to 6 for 2048 bytes, and set to 7 for 4096 bytes." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_REFRESH_CONTROL" acronym="EMIF_SDRAM_REFRESH_CONTROL" offset="0x10" width="32" description="SDRAM Refresh Control Register">
    <bitfield id="INITREF_DIS" width="1" begin="31" end="31" resetval="0" description="Initialization and Refresh disable. When set to 1, EMIF will disable SDRAM initialization and refreshes, but will carry out SDRAM write/read transactions." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SRT" width="1" begin="29" end="29" resetval="0" description="DDR3 Self Refresh temperature range. Set to 0 for normal operating temperature range and set to 1 for extended operating temperature range when the ASR field is set to 0. This bit must be set to 0 if the ASR field is set to 1. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="ASR" width="1" begin="28" end="28" resetval="0" description="DDR3 Auto Self Refresh enable. Set to 1 for auto Self Refresh enable. Set to 0 for manual Self Refresh reference indicated by the SRT field. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PASR" width="3" begin="26" end="24" resetval="0x0" description="Partial Array Self Refresh. These bits get loaded into the Extended Mode Register of DDR3 during initialization. For DDR3, set to 0 for full array, set to 1 or 5 for 1/2 array, set to 2 or 6 for 1/4 array, set to 3 or 7 for 1/8 array, and set to 4 for 3/4 array to be refreshed. All other values are reserved. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="REFRESH_RATE" width="16" begin="15" end="0" resetval="0x0000" description="Refresh Rate. Value in this field is used to define the rate at which connected SDRAM devices will be refreshed. SDRAM refresh rate = REFRESH_RATE / EMIFi_PHY_FICLK. A 533-MHz DDR clock rate system that requires a 7.8 &#181;s refresh rate would need 7.8 &#215; 533 = 4157 or 0x103D value to be written. To avoid lock-up situations, the programmer must not program REFRESH_RATE &amp;amp;lt; (6 &#215; EMIF_SDRAM_TIMING_3[12:4] T_RFC)." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_REFRESH_CONTROL_SHADOW" acronym="EMIF_SDRAM_REFRESH_CONTROL_SHADOW" offset="0x14" width="32" description="SDRAM Refresh Control Shadow Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFRESH_RATE_SHDW" width="16" begin="15" end="0" resetval="0x0000" description="Shadow field for REFRESH_RATE. This field is loaded intoEMIF_SDRAM_REFRESH_CONTROL[15:0] REFRESH_RATE field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_1" acronym="EMIF_SDRAM_TIMING_1" offset="0x18" width="32" description="SDRAM Timing 1 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="T_RTW" width="3" begin="31" end="29" resetval="0x0" description="Minimum number of DDR clock cycles between Read to Write data phases, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RP" width="4" begin="28" end="25" resetval="0x0" description="Minimum number of DDR clock cycles from Precharge to Activate or Refresh, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RCD" width="4" begin="24" end="21" resetval="0x0" description="Minimum number of DDR clock cycles from Activate to Read or Write, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_WR" width="4" begin="20" end="17" resetval="0x0" description="Minimum number of DDR clock cycles from last Write transfer to Precharge, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RAS" width="5" begin="16" end="12" resetval="0x00" description="Minimum number of DDR clock cycles from Activate to Precharge, minus one. T_RAS value needs to be bigger than or equal to T_RDC value." range="" rwaccess="RW"/>
    <bitfield id="T_RC" width="6" begin="11" end="6" resetval="0x00" description="Minimum number of DDR clock cycles from Activate to Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RRD" width="3" begin="5" end="3" resetval="0x0" description="Minimum number of DDR clock cycles from Activate to Activate for a different bank, minus one. For an 8-bank, this field must be equal to ((tFAW / (4 &#215; tCK)) - 1)." range="" rwaccess="RW"/>
    <bitfield id="T_WTR" width="3" begin="2" end="0" resetval="0x0" description="Minimum number of DDR clock cycles from last Write to Read, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_1_SHADOW" acronym="EMIF_SDRAM_TIMING_1_SHADOW" offset="0x1C" width="32" description="SDRAM Timing 1 Shadow Register">
    <bitfield id="T_RTW_SHDW" width="3" begin="31" end="29" resetval="0x0" description="Shadow field for T_RTW. This field is loaded intoEMIF_SDRAM_TIMING_1[31:29] T_RTW field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RP_SHDW" width="4" begin="28" end="25" resetval="0x0" description="Shadow field for T_RP. This field is loaded intoEMIF_SDRAM_TIMING_1[28:25] T_RP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RCD_SHDW" width="4" begin="24" end="21" resetval="0x0" description="Shadow field for T_RCD. This field is loaded intoEMIF_SDRAM_TIMING_1[24:21] T_RCD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_WR_SHDW" width="4" begin="20" end="17" resetval="0x0" description="Shadow field for T_WR. This field is loaded intoEMIF_SDRAM_TIMING_1[20:17] T_WR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RAS_SHDW" width="5" begin="16" end="12" resetval="0x00" description="Shadow field for T_RAS. This field is loaded intoEMIF_SDRAM_TIMING_1[16:12] T_RAS field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RC_SHDW" width="6" begin="11" end="6" resetval="0x00" description="Shadow field for T_RC. This field is loaded intoEMIF_SDRAM_TIMING_1[11:6] T_RC field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RRD_SHDW" width="3" begin="5" end="3" resetval="0x0" description="Shadow field for T_RRD. This field is loaded intoEMIF_SDRAM_TIMING_1[5:3] T_RRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_WTR_SHDW" width="3" begin="2" end="0" resetval="0x0" description="Shadow field for T_WTR. This field is loaded intoEMIF_SDRAM_TIMING_1[2:0] T_WTR field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_2" acronym="EMIF_SDRAM_TIMING_2" offset="0x20" width="32" description="SDRAM Timing 2 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="T_XP" width="3" begin="30" end="28" resetval="0x0" description="Minimum number of DDR clock cycles from power-down exit to any command other than a read command, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_ODT" width="3" begin="27" end="25" resetval="0x0" description="Minimum number of DDR clock cycles from ODT enable to write data driven for DDR3. Must be equal to tAOND." range="" rwaccess="RW"/>
    <bitfield id="T_XSNR" width="9" begin="24" end="16" resetval="0x000" description="Minimum number of DDR clock cycles from Self-Refresh exit to any command other than a Read command, minus one. For LPDDR2, T_XSNR and T_XSRD must be programmed with the same value (tXSR). For DDR3, the value of tXS must be programmed." range="" rwaccess="RW"/>
    <bitfield id="T_XSRD" width="10" begin="15" end="6" resetval="0x000" description="Minimum number of DDR clock cycles from Self-Refresh exit to a Read command, minus one. For LPDDR2, T_XSNR and T_XSRD must be programmed with the same value (tXSR). For DDR3, the value of tXSDLL must be programmed." range="" rwaccess="RW"/>
    <bitfield id="T_RTP" width="3" begin="5" end="3" resetval="0x0" description="Minimum number of DDR clock cycles for the last read command to a Precharge command, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_CKE" width="3" begin="2" end="0" resetval="0x0" description="Minimum number of DDR clock cycles between CKE pin changes, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_2_SHADOW" acronym="EMIF_SDRAM_TIMING_2_SHADOW" offset="0x24" width="32" description="SDRAM Timing 2 Shadow Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="T_XP_SHDW" width="3" begin="30" end="28" resetval="0x0" description="Shadow field for T_XP. This field is loaded intoEMIF_SDRAM_TIMING_2[30:28] T_XP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_ODT_SHDW" width="3" begin="27" end="25" resetval="0x0" description="Shadow field for T_ODT. This field is loaded into T_ODT field in SDRAM Timing 2 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_XSNR_SHDW" width="9" begin="24" end="16" resetval="0x000" description="Shadow field for T_XSNR. This field is loaded intoEMIF_SDRAM_TIMING_2[24:16] T_XSNR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_XSRD_SHDW" width="10" begin="15" end="6" resetval="0x000" description="Shadow field for T_XSRD. This field is loaded intoEMIF_SDRAM_TIMING_2[15:6] T_XSRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RTP_SHDW" width="3" begin="5" end="3" resetval="0x0" description="Shadow field for T_RTP. This field is loaded intoEMIF_SDRAM_TIMING_2[5:3] T_RTP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_CKE_SHDW" width="3" begin="2" end="0" resetval="0x0" description="Shadow field for T_CKE. This field is loaded intoEMIF_SDRAM_TIMING_2[2:0] T_CKE field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_3" acronym="EMIF_SDRAM_TIMING_3" offset="0x28" width="32" description="SDRAM Timing 3 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="T_PDLL_UL" width="4" begin="31" end="28" resetval="0x0" description="Minimum number of DDR clock cycles for PHY DLL to unlock. A value of N will be equal to N x 128 clocks." range="" rwaccess="RW"/>
    <bitfield id="T_CSTA" width="4" begin="27" end="24" resetval="0x0" description="Minimum number of DDR clock cycles between write-to-write or read-to-read data phases to different chip selects, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_CKESR" width="3" begin="23" end="21" resetval="0x0" description="Minimum number of DDR clock cycles for which SDRAM must remain in Self Refresh, minus one." range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCS" width="6" begin="20" end="15" resetval="0x00" description="Number of DDR clock cycles for a ZQCS command, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_TDQSCKMAX" width="2" begin="14" end="13" resetval="0x0" description="Number of DDR clock that satisfies tDQSCKmax for LPDDR2, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RFC" width="9" begin="12" end="4" resetval="0x000" description="Minimum number of DDR clock cycles from Refresh or Load Mode to Refresh or Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX" width="4" begin="3" end="0" resetval="0x0" description="Maximum number of REFRESH_RATE intervals from Activate to Precharge command. This field must be equal to ((tRASmax / tREFI)-1) rounded down to the next lower integer. Value for T_RAS_MAX can be calculated as follows: If tRASmax = 120 us and tREFI = 15.7 us, then T_RAS_MAX = ((120/15.7)-1) = 6.64. Round down to the next lower integer. Therefore, the programmed value must be 6." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_3_SHADOW" acronym="EMIF_SDRAM_TIMING_3_SHADOW" offset="0x2C" width="32" description="SDRAM Timing 3 Shadow Register">
    <bitfield id="T_PDLL_UL_SHDW" width="4" begin="31" end="28" resetval="0x0" description="Shadow field for T_PDLL_UL. This field is loaded into T_PDLL_UL field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_CSTA_SHDW" width="4" begin="27" end="24" resetval="0x0" description="Shadow field for T_CSTA. This field is loaded into T_CSTA field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_CKESR_SHDW" width="3" begin="23" end="21" resetval="0x0" description="Shadow field for T_CKESR. This field is loaded into T_CKESR field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCS_SHDW" width="6" begin="20" end="15" resetval="0x00" description="Shadow field for ZQ_ZQCS. This field is loaded into ZQ_ZQCS field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_TDQSCKMAX_SHDW" width="2" begin="14" end="13" resetval="0x0" description="Shadow field for T_TDQSCKMAX. This field is loaded intoEMIF_SDRAM_TIMING_3[14:13] T_TDQSCKMAX field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RFC_SHDW" width="9" begin="12" end="4" resetval="0x000" description="Shadow field for T_RFC. This field is loaded intoEMIF_SDRAM_TIMING_3[12:4] T_RFC when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX_SHDW" width="4" begin="3" end="0" resetval="0x0" description="Shadow field for T_RAS_MAX. This field is loaded intoEMIF_SDRAM_TIMING_3[3:0] T_RAS_MAX field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_POWER_MANAGEMENT_CONTROL" acronym="EMIF_POWER_MANAGEMENT_CONTROL" offset="0x38" width="32" description="Power Management Control Register. Updating the *_TIM fields must be followed by at least one access to SDRAM for the new value to take an effect.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PD_TIM" width="4" begin="15" end="12" resetval="0x0" description="Power Management timer for Power-Down. The EMIF will put the external SDRAM in Power-Down mode after the EMIF is idle for these number of DDR clock cycles and if LP_MODE field is set to 4. Set to 0 to immediately enter Power-Down mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
    <bitfield id="DPD_EN" width="1" begin="11" end="11" resetval="0" description="Deep Power Down enable. Set to 0 for normal operation. Set to 1 to enter deep power-down mode. This mode will override the LP_MODE field setting." range="" rwaccess="RW"/>
    <bitfield id="LP_MODE" width="3" begin="10" end="8" resetval="0x0" description="Automatic Power Management enable. Set to 1 for Clock Stop (reserved for the not supported LPDDR1 memories), set to 2 for Self Refresh mode, and set to 4 for Power-Down mode. All other values will disable automatic power management." range="" rwaccess="RW"/>
    <bitfield id="SR_TIM" width="4" begin="7" end="4" resetval="0x0" description="Power Management timer for Self Refresh. The EMIF will put the external SDRAM in Self Refresh mode after the EMIF is idle for these number of DDR clock cycles and if LP_MODE field is set to 2. Set to 0 to immediately enter Self Refresh mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_POWER_MANAGEMENT_CONTROL_SHADOW" acronym="EMIF_POWER_MANAGEMENT_CONTROL_SHADOW" offset="0x3C" width="32" description="Power Management Control Shadow Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PD_TIM_SHDW" width="4" begin="15" end="12" resetval="0x0" description="Shadow field for PD_TIM. This field is loaded into PD_TIM field inEMIF_POWER_MANAGEMENT_CONTROL register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR_TIM_SHDW" width="4" begin="7" end="4" resetval="0x0" description="Shadow field for SR_TIM. This field is loaded into SR_TIM field inEMIF_POWER_MANAGEMENT_CONTROL register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_MODE_REG_DATA" acronym="EMIF_LPDDR2_MODE_REG_DATA" offset="0x40" width="32" description="LPDDR2 Mode Reg Data Register A write to this register will cause a Mode Register write command to be sent to the LPDDR2 device with write data as specified in the VALUE_0 field. The address and chip select are taken from the register. A read to this register will cause a Mode Register read command to be sent to the LPDDR2 device. The address and chip select are taken from the register. The read data will appear in VALUE_0 field.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VALUE_0" width="7" begin="6" end="0" resetval="0x00" description="Mode register value." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_MODE_REG_CONFIG" acronym="EMIF_LPDDR2_MODE_REG_CONFIG" offset="0x50" width="32" description="LPDDR2 Mode Reg Config Register">
    <bitfield id="CS" width="1" begin="31" end="31" resetval="0" description="Chip select to issue mode register command. Set to 0 for CS0 and set to 1 for CS1." range="" rwaccess="RW"/>
    <bitfield id="REFRESH_EN" width="1" begin="30" end="30" resetval="0" description="Refresh Enable after MRW write. If aEMIF_LPDDR2_MODE_REG_DATA register write occurs with this bit set to 1, the refresh operations will commence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="29" end="8" resetval="0x00 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDRESS" width="8" begin="7" end="0" resetval="0x00" description="Mode register address." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_OCP_CONFIG" acronym="EMIF_OCP_CONFIG" offset="0x54" width="32" description="OCP Config Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_THRESH_MAX" width="4" begin="27" end="24" resetval="0x7" description="System OCP Threshold Maximum. The number of commands the system interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1. Since the low-latency interface has effectively a higher priority, the only way for the system interface to use all command FIFO entries is to set the LL_THRESH_MAX to zero." range="" rwaccess="RW"/>
    <bitfield id="MPU_THRESH_MAX" width="4" begin="23" end="20" resetval="0x7" description="MPU Threshold Maximum. The number of commands the MPU interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1. Since the low-latency interface has effectively a higher priority, the only way for the MPU interface to use all command FIFO entries is to set the LL_THRESH_MAX to zero." range="" rwaccess="RW"/>
    <bitfield id="LL_THRESH_MAX" width="4" begin="19" end="16" resetval="0x7" description="Low-latency OCP Threshold Maximum. The number of commands the low latency interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_OCP_CONFIG_VALUE_1" acronym="EMIF_OCP_CONFIG_VALUE_1" offset="0x58" width="32" description="OCP Config Value 1 Register">
    <bitfield id="SYS_BUS_WIDTH" width="2" begin="31" end="30" resetval="0x2" description="System OCP data bus width 0 = 32-bit wide, 1 = 64-bit wide, 2 = 128-bit wide, 3 = Reserved" range="" rwaccess="R"/>
    <bitfield id="LL_BUS_WIDTH" width="2" begin="29" end="28" resetval="0x1" description="Low-latency OCP data bus width 0 = 32-bit wide, 1 = 64-bit wide, 2 = 128-bit wide, 3 = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0x000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="WR_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x19" description="Write Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="CMD_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x0A" description="Command FIFO depth" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_OCP_CONFIG_VALUE_2" acronym="EMIF_OCP_CONFIG_VALUE_2" offset="0x5C" width="32" description="OCP Config Value 2 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RREG_FIFO_DEPTH" width="8" begin="23" end="16" resetval="0x04" description="Register Read Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="RSD_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x27" description="SDRAM Read Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="RCMD_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x27" description="Read Command FIFO depth" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_1" acronym="EMIF_PERFORMANCE_COUNTER_1" offset="0x80" width="32" description="Performance Counter 1 Register">
    <bitfield id="COUNTER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that can be configured as specified in theEMIF_PERFORMANCE_COUNTER_CONFIG register and EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT register." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_2" acronym="EMIF_PERFORMANCE_COUNTER_2" offset="0x84" width="32" description="Performance Counter 2 Register">
    <bitfield id="COUNTER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that can be configured as specified in theEMIF_PERFORMANCE_COUNTER_CONFIG register and EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT register." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_CONFIG" acronym="EMIF_PERFORMANCE_COUNTER_CONFIG" offset="0x88" width="32" description="Performance Counter Config Register">
    <bitfield id="CNTR2_MCONNID_EN" width="1" begin="31" end="31" resetval="0" description="MConnID filter enable forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="CNTR2_REGION_EN" width="1" begin="30" end="30" resetval="0" description="Chip Select filter enable forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="29" end="20" resetval="0x000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="CNTR2_CFG" width="4" begin="19" end="16" resetval="0x1" description="Filter configuration forEMIF_PERFORMANCE_COUNTER_2. Refer to for details." range="" rwaccess="RW"/>
    <bitfield id="CNTR1_MCONNID_EN" width="1" begin="15" end="15" resetval="0" description="MConnID filter enable forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
    <bitfield id="CNTR1_REGION_EN" width="1" begin="14" end="14" resetval="0" description="Chip Select filter enable forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="13" end="4" resetval="0x000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="CNTR1_CFG" width="4" begin="3" end="0" resetval="0x0" description="Filter configuration forEMIF_PERFORMANCE_COUNTER_1. Refer to for details." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT" acronym="EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT" offset="0x8C" width="32" description="Performance Counter Master Region Select Register The values programmed into the MCONNIDx fields are those in Table ConnID Mapping (Debug View), in , On-Chip Debug Support, left-shifted by 2 bits. For example, to monitor accesses from the IPU subsystem (ConnID = 0x11), the value 0x44 is programmed into the MCONNIDx field.">
    <bitfield id="MCONNID2" width="8" begin="31" end="24" resetval="0x00" description="MConnID forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_SEL2" width="2" begin="17" end="16" resetval="0x0" description="MAddrSpace forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="MCONNID1" width="8" begin="15" end="8" resetval="0x00" description="MConnID forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_SEL1" width="2" begin="1" end="0" resetval="0x0" description="MAddrSpace forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_TIME" acronym="EMIF_PERFORMANCE_COUNTER_TIME" offset="0x90" width="32" description="Performance Counter Time Register. This is a free running counter.">
    <bitfield id="TOTAL_TIME" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that continuously counts number for EMIF_COREi clock cycles elapsed after EMIF is brought out of reset." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_MISC_REG" acronym="EMIF_MISC_REG" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB_OS" width="1" begin="0" end="0" resetval="0x0" description="Phy_dll_calib one shot : Setting bit to 1 generates a phy_pll_calib pulse. Bit is self cleared when pll_calib gets generated and ack_wait has been satisfied. Software can poll to confirm completion. Uses the EMIF_DLL_CALIB_CTRL[19:16] ACK_WAIT bit field for time to wait after firing off the phy_dll_calib." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DLL_CALIB_CTRL" acronym="EMIF_DLL_CALIB_CTRL" offset="0x98" width="32" description="Control register to force idle window time to generate a phy_dll_calib that can be used for updating PHY DLLs during voltage ramps. NOTE: Should always be loaded via the shadow register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="ACK_WAIT" width="4" begin="19" end="16" resetval="0x9" description="The ack_wait determines the required wait time after a phy_dll_calib is generated before another command can be sent. Value program is in terms of EMIF_COREi cycle count. 5 must be the minimum value ever programmed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB_INTERVAL" width="9" begin="8" end="0" resetval="0x000" description="This field determines the interval between phy_dll_calib generation. This value is multiplied by a precounter of 16 EMIF_COREi cycles. Program this field one less the value you are targeting; program 1 to achieve interval of 2 (minimum interval supported). Programming zero turns off function. Note the final intervals between dll_calib generation is also a function of ACK_WAIT. Final periodic interval is calculated by: ((DLL_CALIB_INTERVAL + 1) &#215; 16) + ACK_WAIT" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DLL_CALIB_CTRL_SHADOW" acronym="EMIF_DLL_CALIB_CTRL_SHADOW" offset="0x9C" width="32" description="Read Idle Control Shadow Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="ACK_WAIT_SHDW" width="4" begin="19" end="16" resetval="0x9" description="Shadow field for ACK_WAIT. This field is loaded into ACK_WAIT field inEMIF_DLL_CALIB_CTRL register when SIdleAck is asserted" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB_INTERVAL_SHDW" width="9" begin="8" end="0" resetval="0x000" description="Shadow field for DLL_CALIB_INTERVAL. This field is loaded into DLL_CALIB_INTERVAL field in theEMIF_DLL_CALIB_CTRL register when SIdleAck is asserted" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS" acronym="EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS" offset="0xA4" width="32" description="System OCP Interrupt Raw Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Raw status of system OCP interrupt for LPDDR2 NVM data not valid. Write 1 to set the (raw) status, typically for debug. Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="TA_SYS" width="1" begin="1" end="1" resetval="0" description="Raw status of system OCP interrupt for SDRAM temperature alert. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Raw status of system OCP interrupt for command or address error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LOW_LATENCY_OCP_INTERRUPT_RAW_STATUS" acronym="EMIF_LOW_LATENCY_OCP_INTERRUPT_RAW_STATUS" offset="0xA8" width="32" description="Low-Latency OCP Interrupt Raw Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="DNV_LL" width="1" begin="2" end="2" resetval="0" description="Raw status of low-latency OCP interrupt for LPDDR2 NVM data not valid. Write 1 to set the (raw) status, typically for debug. Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="TA_LL" width="1" begin="1" end="1" resetval="0" description="Raw status of low-latency OCP interrupt or SDRAM temperature alert. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="ERR_LL" width="1" begin="0" end="0" resetval="0" description="Raw status of low-latency OCP interrupt for command or address error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_STATUS" acronym="EMIF_SYSTEM_OCP_INTERRUPT_STATUS" offset="0xAC" width="32" description="System OCP Interrupt Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Enabled status of system OCP interrupt for LPDDR2 NVM data not valid. Write 1 to clear the status after interrupt is serviced (raw status is cleared; that is, even if not enabled). Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="TA_SYS" width="1" begin="1" end="1" resetval="0" description="Enabled status of system OCP interrupt for SDRAM temperature alert. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enabled status of system OCP interrupt interrupt for command or address error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LOW_LATENCY_OCP_INTERRUPT_STATUS" acronym="EMIF_LOW_LATENCY_OCP_INTERRUPT_STATUS" offset="0xB0" width="32" description="Low-Latency OCP Interrupt Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="DNV_LL" width="1" begin="2" end="2" resetval="0" description="Enabled status of low-latency OCP interrupt for LPDDR2 NVM data not valid. Write 1 to clear the status after interrupt is serviced (raw status is cleared; that is, even if not enabled). Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="TA_LL" width="1" begin="1" end="1" resetval="0" description="Enabled status of low-latency OCP interrupt for SDRAM temperature alert. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="ERR_LL" width="1" begin="0" end="0" resetval="0" description="Enabled status of low-latency OCP interrupt for command or address error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET" acronym="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET" offset="0xB4" width="32" description="System OCP Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="EN_DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Enable set for system OCP interrupt for LPDDR2 NVM data not valid. Writing 1 enables the interrupt and sets this bit and the corresponding Interrupt-enable clear register. Writing 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="EN_TA_SYS" width="1" begin="1" end="1" resetval="0" description="Enable set for system OCP interrupt for SDRAM temperature alert. . Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="EN_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enable set for system OCP interrupt for command or address error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="EMIF_LOW_LATENCY_OCP_INTERRUPT_ENABLE_SET" acronym="EMIF_LOW_LATENCY_OCP_INTERRUPT_ENABLE_SET" offset="0xB8" width="32" description="Low-Latency OCP Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="EN_DNV_LL" width="1" begin="2" end="2" resetval="0" description="Enable set for low-latency OCP interrupt for LPDDR2 NVM data not valid. Writing 1 enables the interrupt and sets this bit and the corresponding Interrupt-enable clear register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="EN_TA_LL" width="1" begin="1" end="1" resetval="0" description="Enable set for low-latency OCP interrupt for SDRAM temperature alert. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="EN_ERR_LL" width="1" begin="0" end="0" resetval="0" description="Enable set for low-latency OCP interrupt for command or address error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR" acronym="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR" offset="0xBC" width="32" description="System OCP Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="EN_DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Enable clear for system OCP interrupt for LPDDR2 NVM data not valid. Writing 1 disables the interrupt and clears this bit and the corresponding interrupt-enable set register. Writing 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="EN_TA_SYS" width="1" begin="1" end="1" resetval="0" description="Enable clear for system OCP interrupt for SDRAM temperature alert. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="EN_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enable clear for system OCP interrupt for command or address error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="EMIF_LOW_LATENCY_OCP_INTERRUPT_ENABLE_CLEAR" acronym="EMIF_LOW_LATENCY_OCP_INTERRUPT_ENABLE_CLEAR" offset="0xC0" width="32" description="Low-Latency OCP Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="EN_DNV_LL" width="1" begin="2" end="2" resetval="0" description="Enable clear for low-latency OCP interrupt for LPDDR2 NVM data not valid. Writing 1 disables the interrupt and clears this bit and the corresponding interrupt enable set register. Writing 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="EN_TA_LL" width="1" begin="1" end="1" resetval="0" description="Enable clear for low-latency OCP interrupt for SDRAM temperature alert. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="EN_ERR_LL" width="1" begin="0" end="0" resetval="0" description="Enable clear for low-latency OCP interrupt for command or address error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG" acronym="EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG" offset="0xC8" width="32" description="SDRAM Output Impedance Calibration Config Register">
    <bitfield id="ZQ_CS1EN" width="1" begin="31" end="31" resetval="0x0" description="Writing a 1 enables ZQ calibration for CS1." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="Writing a 1 enables ZQ calibration for CS0." range="" rwaccess="RW"/>
    <bitfield id="ZQ_DUALCALEN" width="1" begin="29" end="29" resetval="0x0" description="ZQ Dual Calibration enable. Allows both ranks to be ZQ calibrated simultaneously. Setting this bit requires both chip selects to have a separate calibration resistor per device." range="" rwaccess="RW"/>
    <bitfield id="ZQ_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="Writing a 1 enables the issuing of ZQCL on Self-Refresh exit." range="" rwaccess="RW"/>
    <bitfield id="ZQ_PDEXITEN" width="1" begin="27" end="27" resetval="0" description="Writing a 1 enables the issuing of ZQCL on Active Power-Down, and Precharge Power-Down exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="26" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ZQ_ZQINIT_MULT" width="2" begin="19" end="18" resetval="0x0" description="Indicates the number of ZQCL durations that make up a ZQINIT duration, minus one.." range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCL_MULT" width="2" begin="17" end="16" resetval="0x0" description="Indicates the number of ZQCS intervals that make up a ZQCL duration, minus one. ZQCS interval is defined by ZQ_ZQCS inEMIF_SDRAM_TIMING_3." range="" rwaccess="RW"/>
    <bitfield id="ZQ_REFINTERVAL" width="16" begin="15" end="0" resetval="0x0000" description="Number of refresh periods between ZQCS commands. This field supports between one refresh period to 256 ms between ZQCS calibration commands. Refresh period is defined by refresh_rate inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_TEMPERATURE_ALERT_CONFIG" acronym="EMIF_TEMPERATURE_ALERT_CONFIG" offset="0xCC" width="32" description="Temperature Alert Config Register">
    <bitfield id="TA_CS1EN" width="1" begin="31" end="31" resetval="0x0" description="Writing a 1 enables temperature alert polling for CS1." range="" rwaccess="RW"/>
    <bitfield id="TA_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="Writing a 1 enables temperature alert polling for CS0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TA_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="Temperature Alert Poll on Self-Refresh, Active Power-Down, and Precharge Power-Down exit enable. Writing a 1 enables the issuing of a temperature alert poll on Self-Refresh exit." range="" rwaccess="RW"/>
    <bitfield id="TA_DEVWDT" width="2" begin="27" end="26" resetval="0x0" description="This field indicates how wide a physical device is. It is used in conjunction with the TA_DEVCNT field to determine which byte lanes contain the temperature alert info. A value of 0: 8-bit wide, 1: 16- bit wide, 2: 32-bit wide. All others are reserved. If this field is set to 1 and the TA_DEVCNT field is set to 1 the byte mask for checking will be 4'b0101." range="" rwaccess="RW"/>
    <bitfield id="TA_DEVCNT" width="2" begin="25" end="24" resetval="0x0" description="This field indicates which external byte lanes contain a device for temperature monitoring. A value of 0 = one device, 1 = two devices, 2 = four devices. All other reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TA_REFINTERVAL" width="22" begin="21" end="0" resetval="0x000000" description="Number of refresh periods between temperature alert polls. This field supports between one refresh period to 10 seconds between temperature alert polls. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_OCP_ERROR_LOG" acronym="EMIF_OCP_ERROR_LOG" offset="0xD0" width="32" description="OCP Error Log Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="MADDRSPACE" width="2" begin="15" end="14" resetval="0x0" description="Address space of the first errored transaction. 0x0: SDRAM 0x1: Reserved for LPDDR2-NVM 0x2: Reserved 0x3: Internal registers" range="" rwaccess="R"/>
    <bitfield id="MBURSTSEQ" width="3" begin="13" end="11" resetval="0x0" description="Addressing mode of the first errored transaction. (see, for more information)" range="" rwaccess="R"/>
    <bitfield id="MCMD" width="3" begin="10" end="8" resetval="0x0" description="Command type of the first errored transaction. (see, for more information)" range="" rwaccess="R"/>
    <bitfield id="MCONNID" width="8" begin="7" end="0" resetval="0x00" description="Connection ID of the first errored transaction." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_READ_WRITE_LEVELING_RAMP_WINDOW" acronym="EMIF_READ_WRITE_LEVELING_RAMP_WINDOW" offset="0xD4" width="32" description="Read/write leveling ramp window register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RDWRLVLINC_RMP_WIN" width="13" begin="12" end="0" resetval="0x0000" description="Incremental leveling ramp window in number of refresh periods. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_WRITE_LEVELING_RAMP_CONTROL" acronym="EMIF_READ_WRITE_LEVELING_RAMP_CONTROL" offset="0xD8" width="32" description="Read/write leveling ramp control register">
    <bitfield id="RDWRLVL_EN" width="1" begin="31" end="31" resetval="0" description="Read-Write Leveling enable. Set 1 to enable leveling. Set 0 to disable leveling." range="" rwaccess="RW"/>
    <bitfield id="RDWRLVLINC_RMP_PRE" width="7" begin="30" end="24" resetval="0x00" description="Incremental leveling pre-scalar in number of refresh periods during ramp window. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
    <bitfield id="RDLVLINC_RMP_INT" width="8" begin="23" end="16" resetval="0x00" description="Incremental read data eye training interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental read data eye training during ramp window. A value of 0 will disable incremental read data eye training." range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATEINC_RMP_INT" width="8" begin="15" end="8" resetval="0x00" description="Incremental read DQS gate training interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental read DQS gate training during ramp window. A value of 0 will disable incremental read DQS gate training." range="" rwaccess="RW"/>
    <bitfield id="WRLVLINC_RMP_INT" width="8" begin="7" end="0" resetval="0x00" description="Incremental write leveling interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental write leveling during ramp window. A value of 0 will disable incremental write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_WRITE_LEVELING_CONTROL" acronym="EMIF_READ_WRITE_LEVELING_CONTROL" offset="0xDC" width="32" description="Read/write leveling control register">
    <bitfield id="RDWRLVLFULL_START" width="1" begin="31" end="31" resetval="0" description="Full leveling trigger. Writing a 1 to this field triggers full read and write leveling. This bit will self clear to 0." range="" rwaccess="RW"/>
    <bitfield id="RDWRLVLINC_PRE" width="7" begin="30" end="24" resetval="0x00" description="Incremental leveling pre-scalar in number of refresh periods. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
    <bitfield id="RDLVLINC_INT" width="8" begin="23" end="16" resetval="0x00" description="Incremental read data eye training interval. Number of RDWRLVLINC_PRE intervals between incremental read data eye training. A value of 0 will disable incremental read data eye training." range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATEINC_INT" width="8" begin="15" end="8" resetval="0x00" description="Incremental read DQS gate training interval. Number of RDWRLVLINC_PRE intervals between incremental read DQS gate training. A value of 0 will disable incremental read DQS gate training." range="" rwaccess="RW"/>
    <bitfield id="WRLVLINC_INT" width="8" begin="7" end="0" resetval="0x00" description="Incremental write leveling interval. Number of RDWRLVLINC_PRE intervals between incremental write leveling. A value of 0 will disable incremental write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CONTROL_1" acronym="EMIF_DDR_PHY_CONTROL_1" offset="0xE4" width="32" description="PHY control register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_MASK" width="1" begin="27" end="27" resetval="0" description="Writing a 1 to this field will mask read data eye training during full leveling command, plus drives reg_phy_use_rd_data_eye_level control low to allow user to use programmed ratio values. Incremental training needs to be disabled using incremental training registers." range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATE_MASK" width="1" begin="26" end="26" resetval="0" description="Writing a 1 to this field will mask dqs gate training during full leveling command, plus drives reg_phy_use_rd_dqs_level control low to allow user to use programmed ratio values. Incremental training needs to be disabled using incremental training registers." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_MASK" width="1" begin="25" end="25" resetval="0" description="Writing a 1 to this field will mask write leveling training during full leveling command, plus drives reg_phy_use_wr_level control low to allow user to use programmed ratio values. Incremental training needs to be disabled using incremental training registers." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="24" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_HALF_DELAYS" width="1" begin="21" end="21" resetval="0" description="Adjust slave delay line delays to support 2&#215; mode 1: 2&#215; mode (MDLL clock is half the rate of PHY) - OPP_NOM 0: 1&#215; mode ( MDLL clock rate is same as PHY) - OPP_BOOT" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_STALL_LEVEL" width="1" begin="20" end="20" resetval="0" description="Enable variable idle value for delay lines. Enable during normal operations to avoid differential aging in the delay lines." range="" rwaccess="RW"/>
    <bitfield id="PHY_DIS_CALIB_RST" width="1" begin="19" end="19" resetval="0" description="Disable the dll_calib (internally generated) signal from resetting the Read Capture FIFO pointers and portions of data PHYs. Debug only. Note: dll_calib is generated by 1. EMIF_MISC_REG[0] DLL_CALIB_OS set to 1,or 2. by the PHY when it detects that the clock frequency variation has exceeded the bounds set by PHY_DLL_LOCK_DIFF or 3. periodically throughout the leveling process." range="" rwaccess="RW"/>
    <bitfield id="PHY_INVERT_CLKOUT" width="1" begin="18" end="18" resetval="0" description="Inverts the polarity of DRAM clock. This bit must be set to 0 when in LDDDR2 mode. 0: core clock is passed on to DRAM 1: inverted core clock is passed on to DRAM" range="" rwaccess="RW"/>
    <bitfield id="PHY_DLL_LOCK_DIFF" width="8" begin="17" end="10" resetval="0x02" description="The maximum number of delay line taps variation while maintaining the master DLL lock. When the PHY is in locked state and the variation on the clock exceeds the variation indicated by this field, the lock signal is de-asserted and a dll_calib signal is generated. To prevent the dll_calib signal from being asserted in the middle of traffic when the clock jitter exceeds the variation, this register needs to be set to a value which will ensure that the lock will not be lost. Recommended value is 16." range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_DLL_LOCK" width="1" begin="9" end="9" resetval="0" description="Controls master DLL to lock fast or average logic must be part of locking process. Set to 1 before OPP transition commences, and set back to 0 after OPP transition completes. 1: MDLL lock is asserted based on single sample 0: MDLL lock is asserted based on average of 16 samples." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="READ_LATENCY" width="5" begin="4" end="0" resetval="0x01E" description="This field defines the read latency for the read data from SDRAM in number of DDR clock cycles. This field is used by the EMIF as well as the PHY. READ_LATENCY = RL + reg_phy_rdc_we_to_re -1. EMIF uses above equation to calculate reg_phy_rdc_we_to_re and forward it to the PHY. For DDR3, the true RL is used, not the decoded value. See JEDEC spec. The write latency (WL) is tied to the RL for the LPDDR2. See the LPDDR2 SDRAM standard." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CONTROL_1_SHADOW" acronym="EMIF_DDR_PHY_CONTROL_1_SHADOW" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_MASK_SHDW" width="1" begin="27" end="27" resetval="0" description="Shadow field for RDLVL_MASK" range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATE_MASK_SHDW" width="1" begin="26" end="26" resetval="0" description="Shadow field for RDLVLGATE_MASK" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_MASK_SHDW" width="1" begin="25" end="25" resetval="0" description="Shadow field for WRLVL_MASK" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="24" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_HALF_DELAYS_SHDW" width="1" begin="21" end="21" resetval="0" description="Shadow field for PHY_HALF_DELAYS" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_STALL_LEVEL_SHDW" width="1" begin="20" end="20" resetval="0" description="Shadow field for PHY_CLK_STALL_LEVEL" range="" rwaccess="RW"/>
    <bitfield id="PHY_DIS_CALIB_RST_SHDW" width="1" begin="19" end="19" resetval="0" description="Shadow field for PHY_DIS_CALIB_RST" range="" rwaccess="RW"/>
    <bitfield id="PHY_INVERT_CLKOUT_SHDW" width="1" begin="18" end="18" resetval="0" description="Shadow field for PHY_INVERT_CLKOUT" range="" rwaccess="RW"/>
    <bitfield id="PHY_DLL_LOCK_DIFF_SHDW" width="8" begin="17" end="10" resetval="0x00" description="Shadow field for PHY_DLL_LOCK_DIFF" range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_DLL_SHDW" width="1" begin="9" end="9" resetval="0" description="Shadow field for PHY_FAST_DLL" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="READ_LATENCY_SHDW" width="5" begin="4" end="0" resetval="0x000" description="Shadow field for READ_LATENCY" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_WRITE_EXECUTION_THRESHOLD" acronym="EMIF_READ_WRITE_EXECUTION_THRESHOLD" offset="0x120" width="32" description="">
    <bitfield id="MFLAG_OVERRIDE" width="1" begin="31" end="31" resetval="0" description="Mflag override. When set to 1, forces Mflag internally to be zero (compatibility mode). : MFLAG_OVERRIDE must be considered a static control." range="" rwaccess="RW"/>
    <bitfield id="LL_BUBBLE_ENABLE" width="1" begin="30" end="30" resetval="0" description="LL bubble enable. When set to 1, enables LL bubble function. Allows one access (one beat of burst), for any bank that is open. This gives performance improvement and avoids bank thrashing (in other words, have gone thru activation stage and should allow one access, even if higher priority LL port command comes thru)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="29" end="13" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WR_THRSH" width="5" begin="12" end="8" resetval="0x03" description="Write Threshold. Number of SDRAM write bursts after which the EMIF arbitration will switch to executing read commands. The value programmed is always minus one the required number" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_THRSH" width="5" begin="4" end="0" resetval="0x05" description="Read threshold. Number of SDRAM read bursts after which the EMIF arbitration will switch to executing write commands. The value that is programmed is always minus one the required number" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_1" acronym="EMIF_PHY_STATUS_1" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_DLL_LOCK_3" width="1" begin="5" end="5" resetval="0" description="Reflects lock status of DLL of data PHY 3 1: Master DLL is locked 0: Master DLL is not locked" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_DLL_LOCK_2" width="1" begin="4" end="4" resetval="0" description="Reflects lock status of DLL of data PHY 2 1: Master DLL is locked 0: Master DLL is not locked" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_DLL_LOCK_1" width="1" begin="3" end="3" resetval="0" description="Reflects lock status of DLL of data PHY 1 1: Master DLL is locked 0: Master DLL is not locked" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_DLL_LOCK_0" width="1" begin="2" end="2" resetval="0" description="Reflects lock status of DLL of data PHY 0 1: Master DLL is locked 0: Master DLL is not locked" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_PHY_CTRL_DLL_LOCK_1" width="1" begin="1" end="1" resetval="0" description="Reflects lock status of DLL 1 (command PHY 2) 1: Master DLL is locked 0: Master DLL is not locked" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_PHY_CTRL_DLL_LOCK_0" width="1" begin="0" end="0" resetval="0" description="Reflects lock status of DLL 0 (command PHY 0 and 1) 1: Master DLL is locked 0: Master DLL is not locked" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_20" acronym="EMIF_PHY_STATUS_20" offset="0x18C" width="32" description="">
    <bitfield id="PHY_REG_WRLVL_INC_FAIL_1" width="1" begin="31" end="31" resetval="0" description="Incremental Write Leveling Fail Status Flag. Data PHY 1 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_INC_FAIL_0" width="1" begin="30" end="30" resetval="0" description="Incremental Write Leveling Fail Status Flag. Data PHY 0 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_INC_FAIL_3" width="1" begin="29" end="29" resetval="0" description="Incremental Read Leveling Fail Status Flag. Data PHY 3 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_INC_FAIL_2" width="1" begin="28" end="28" resetval="0" description="Incremental Read Leveling Fail Status Flag. Data PHY 2 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_INC_FAIL_1" width="1" begin="27" end="27" resetval="0" description="Incremental Read Leveling Fail Status Flag. Data PHY 1 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_INC_FAIL_0" width="1" begin="26" end="26" resetval="0" description="Incremental Read Leveling Fail Status Flag. Data PHY 0 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_MISALIGNED_STICKY_3" width="1" begin="25" end="25" resetval="0" description="Data PHY 3 1: fifo_we_in rising edge doesn't fall in pre-amble phase of dqs_in. Error case. 0: fifo_we_in rising edge falls in pre-amble phase of dqs_in. No error." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_MISALIGNED_STICKY_2" width="1" begin="24" end="24" resetval="0" description="Data PHY 2 1: fifo_we_in rising edge doesn't fall in pre-amble phase of dqs_in. Error case. 0: fifo_we_in rising edge falls in pre-amble phase of dqs_in. No error." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_MISALIGNED_STICKY_1" width="1" begin="23" end="23" resetval="0" description="Data PHY 1 1: fifo_we_in rising edge doesn't fall in pre-amble phase of dqs_in. Error case. 0: fifo_we_in rising edge falls in pre-amble phase of dqs_in. No error." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_MISALIGNED_STICKY_0" width="1" begin="22" end="22" resetval="0" description="Data PHY 0 1: fifo_we_in rising edge doesn't fall in pre-amble phase of dqs_in. Error case. 0: fifo_we_in rising edge falls in pre-amble phase of dqs_in. No error." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_PHY_CTRL_MDLL_UNLOCK_STICKY_1" width="1" begin="21" end="21" resetval="0" description="Command DLL 1 (command PHY 2) 1: Master DLL has lost the lock 0: Master DLL never lost the lock" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_PHY_CTRL_MDLL_UNLOCK_STICKY_0" width="1" begin="20" end="20" resetval="0" description="Command DLL 0 (command PHYs 0 and 1) 1: Master DLL has lost the lock 0: Master DLL never lost the lock" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_MDLL_UNLOCK_STICKY_3" width="1" begin="19" end="19" resetval="0" description="Data PHY 3 1: Master DLL has lost the lock 0: Master DLL never lost the lock" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_MDLL_UNLOCK_STICKY_2" width="1" begin="18" end="18" resetval="0" description="Data PHY 2 1: Master DLL has lost the lock 0: Master DLL never lost the lock" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_MDLL_UNLOCK_STICKY_1" width="1" begin="17" end="17" resetval="0" description="Data PHY 1 1: Master DLL has lost the lock 0: Master DLL never lost the lock" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_MDLL_UNLOCK_STICKY_0" width="1" begin="16" end="16" resetval="0" description="Data PHY 0 1: Master DLL has lost the lock 0: Master DLL never lost the lock" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDC_FIFO_RST_ERR_CNT_3" width="4" begin="15" end="12" resetval="0x0" description="Counter for counting the number of times the pointers of read capture FIFO differ when they are reset by dll_calib. Data PHY 3" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDC_FIFO_RST_ERR_CNT_2" width="4" begin="11" end="8" resetval="0x0" description="Counter for counting the number of times the pointers of read capture FIFO differ when they are reset by dll_calib. Data PHY 2" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDC_FIFO_RST_ERR_CNT_1" width="4" begin="7" end="4" resetval="0x0" description="Counter for counting the number of times the pointers of read capture FIFO differ when they are reset by dll_calib. Data PHY 1" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDC_FIFO_RST_ERR_CNT_0" width="4" begin="3" end="0" resetval="0x0" description="Counter for counting the number of times the pointers of read capture FIFO differ when they are reset by dll_calib. Data PHY 0" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_21" acronym="EMIF_PHY_STATUS_21" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_GATELVL_INC_FAIL_3" width="1" begin="5" end="5" resetval="0" description="Incremental Gate Leveling Fail Status Flag. Data PHY 3 1: Incremental gate leveling test has failed. 0: Incremental gate leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_GATELVL_INC_FAIL_2" width="1" begin="4" end="4" resetval="0" description="Incremental Gate Leveling Fail Status Flag. Data PHY 2 1: Incremental gate leveling test has failed. 0: Incremental gate leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_GATELVL_INC_FAIL_1" width="1" begin="3" end="3" resetval="0" description="Incremental Gate Leveling Fail Status Flag. Data PHY 1 1: Incremental gate leveling test has failed. 0: Incremental gate leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_GATELVL_INC_FAIL_0" width="1" begin="2" end="2" resetval="0" description="Incremental Gate Leveling Fail Status Flag. Data PHY 0 1: Incremental gate leveling test has failed. 0: Incremental gate leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_INC_FAIL_3" width="1" begin="1" end="1" resetval="0" description="Incremental Write Leveling Fail Status Flag. Data PHY 3 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_INC_FAIL_2" width="1" begin="0" end="0" resetval="0" description="Incremental Write Leveling Fail Status Flag. Data PHY 2 1: Incremental read leveling test has failed. 0: Incremental read leveling test has passed." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_1" acronym="EMIF_EXT_PHY_CONTROL_1" offset="0x200" width="32" description="Programs command PHY slave DLL ratio. Ratio value for address/command launch timing in command PHYs. 0x80: 50% (180&#176;), 0x40: 25% (90&#176;)">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_RATIO_2" width="10" begin="29" end="20" resetval="0x040" description="Slave DLL ratio for command PHY 2" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_RATIO_1" width="10" begin="19" end="10" resetval="0x080" description="Slave DLL ratio for command PHY 1. In DDR3 mode, set to 0x100 (100%) if inverted clock is used (EMIF_DDR_PHY_CONTROL_1[18] PHY_INVERT_CLKOUT = 1)." range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_RATIO_0" width="10" begin="9" end="0" resetval="0x080" description="Slave DLL ratio for command PHY 0. In DDR3 mode, set to 0x100 (100%) if inverted clock is used (EMIF_DDR_PHY_CONTROL_1[18] PHY_INVERT_CLKOUT = 1)." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_1_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_1_SHADOW" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_RATIO_2_SHDW" width="10" begin="29" end="20" resetval="0x000" description="Shadow field for PHY_CTRL_SLAVE_RATIO_2" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_RATIO_1_SHDW" width="10" begin="19" end="10" resetval="0x000" description="Shadow field for PHY_CTRL_SLAVE_RATIO_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_RATIO_0_SHDW" width="10" begin="9" end="0" resetval="0x000" description="Shadow field for PHY_CTRL_SLAVE_RATIO_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_2" acronym="EMIF_EXT_PHY_CONTROL_2" offset="0x208" width="32" description="DQS gate opening delay. Set to 0x0B7 for each PHY/Rank.">
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_1_0" width="10" begin="31" end="22" resetval="0x000" description="DQS gate opening delay[9:0] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_0_1" width="11" begin="21" end="11" resetval="0x000" description="DQS gate opening delay[10:0] for Data PHY 0, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_0_0" width="11" begin="10" end="0" resetval="0x000" description="DQS gate opening delay[10:0] for Data PHY 0, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_2_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_2_SHADOW" offset="0x20C" width="32" description="">
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_1_0_SHDW" width="10" begin="31" end="22" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_1_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_0_1_SHDW" width="11" begin="21" end="11" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_0_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_0_0_SHDW" width="11" begin="10" end="0" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_0_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_3" acronym="EMIF_EXT_PHY_CONTROL_3" offset="0x210" width="32" description="DQS gate opening delay. Set to 0x0B7 for each PHY/Rank.">
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_2_1" width="9" begin="31" end="23" resetval="0x000" description="DQS gate opening delay[8:0] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_2_0" width="11" begin="22" end="12" resetval="0x000" description="DQS gate opening delay[10:0] for Data PHY 2, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_1_1" width="11" begin="11" end="1" resetval="0x000" description="DQS gate opening delay[10:0] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_1_0" width="1" begin="0" end="0" resetval="0" description="DQS gate opening delay[10] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_3_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_3_SHADOW" offset="0x214" width="32" description="">
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_2_1_SHDW" width="9" begin="31" end="23" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_2_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_2_0_SHDW" width="11" begin="22" end="12" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_2_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_1_1_SHDW" width="11" begin="11" end="1" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_1_0_SHDW" width="1" begin="0" end="0" resetval="0" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_1_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_4" acronym="EMIF_EXT_PHY_CONTROL_4" offset="0x218" width="32" description="DQS gate opening delay. Set to 0x0B7 for each PHY/Rank.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_3_1" width="11" begin="23" end="13" resetval="0x000" description="DQS gate opening delay[10:0] for Data PHY 3, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_3_0" width="11" begin="12" end="2" resetval="0x000" description="DQS gate opening delay[10:0] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_2_1" width="2" begin="1" end="0" resetval="0x0" description="DQS gate opening delay[10:9] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_4_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_4_SHADOW" offset="0x21C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_3_1_SHDW" width="11" begin="23" end="13" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_3_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_3_0_SHDW" width="11" begin="12" end="2" resetval="0x000" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_SLAVE_RATIO_2_1_SHDW" width="2" begin="1" end="0" resetval="0x0" description="Shadow field for PHY_FIFO_WE_SLAVE_RATIO_2_1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_5" acronym="EMIF_EXT_PHY_CONTROL_5" offset="0x220" width="32" description="Ratio value for read DQS slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_1_1" width="2" begin="31" end="30" resetval="0x0" description="Ratio value for read DQS slave DLL.[1:0] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_1_0" width="10" begin="29" end="20" resetval="0x040" description="Ratio value for read DQS slave DLL.[9:0] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_0_1" width="10" begin="19" end="10" resetval="0x040" description="Ratio value for read DQS slave DLL.[9:0] for Data PHY 0, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_0_0" width="10" begin="9" end="0" resetval="0x040" description="Ratio value for read DQS slave DLL.[9:0] for Data PHY 0, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_5_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_5_SHADOW" offset="0x224" width="32" description="">
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_1_1_SHDW" width="2" begin="31" end="30" resetval="0x0" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_1_0_SHDW" width="10" begin="29" end="20" resetval="0x000" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_1_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_0_1_SHDW" width="10" begin="19" end="10" resetval="0x000" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_0_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_0_0_SHDW" width="10" begin="9" end="0" resetval="0x000" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_0_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_6" acronym="EMIF_EXT_PHY_CONTROL_6" offset="0x228" width="32" description="Ratio value for read DQS slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_3_0" width="4" begin="31" end="28" resetval="0x0" description="Ratio value for read DQS slave DLL.[3:0] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_2_1" width="10" begin="27" end="18" resetval="0x040" description="Ratio value for read DQS slave DLL.[9:0] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_2_0" width="10" begin="17" end="8" resetval="0x040" description="Ratio value for read DQS slave DLL.[9:0] for Data PHY 2, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_1_1" width="8" begin="7" end="0" resetval="0x10" description="Ratio value for read DQS slave DLL.[9:2] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_6_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_6_SHADOW" offset="0x22C" width="32" description="">
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_3_0_SHDW" width="4" begin="31" end="28" resetval="0x0" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_2_1_SHDW" width="10" begin="27" end="18" resetval="0x000" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_2_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_2_0_SHDW" width="10" begin="17" end="8" resetval="0x000" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_2_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_1_1_SHDW" width="8" begin="7" end="0" resetval="0x00" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_7" acronym="EMIF_EXT_PHY_CONTROL_7" offset="0x230" width="32" description="Ratio value for read DQS slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_3_1" width="10" begin="15" end="6" resetval="0x040" description="Ratio value for read DQS slave DLL.[9:0] for Data PHY 3, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_3_0" width="6" begin="5" end="0" resetval="0x04" description="Ratio value for read DQS slave DLL.[9:4] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_7_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_7_SHADOW" offset="0x234" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_3_1_SHDW" width="10" begin="15" end="6" resetval="0x000" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_3_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_RATIO_3_0_SHDW" width="6" begin="5" end="0" resetval="0x00" description="Shadow field for PHY_RD_DQS_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_8" acronym="EMIF_EXT_PHY_CONTROL_8" offset="0x238" width="32" description="Ratio value for write data slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_1_1" width="2" begin="31" end="30" resetval="0x0" description="Ratio value for write data slave DLL.[1:0] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_1_0" width="10" begin="29" end="20" resetval="0x040" description="Ratio value for write data slave DLL.[9:0] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_0_1" width="10" begin="19" end="10" resetval="0x040" description="Ratio value for write data slave DLL.[9:0] for Data PHY 0, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_0_0" width="10" begin="9" end="0" resetval="0x040" description="Ratio value for write data slave DLL.[9:0] for Data PHY 0, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_8_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_8_SHADOW" offset="0x23C" width="32" description="">
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_1_1_SHDW" width="2" begin="31" end="30" resetval="0x0" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_1_0_SHDW" width="10" begin="29" end="20" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_1_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_0_1_SHDW" width="10" begin="19" end="10" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_0_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_0_0_SHDW" width="10" begin="9" end="0" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_0_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_9" acronym="EMIF_EXT_PHY_CONTROL_9" offset="0x240" width="32" description="Ratio value for write data slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_3_0" width="4" begin="31" end="28" resetval="0x0" description="Ratio value for write data slave DLL.[3:0] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_2_1" width="10" begin="27" end="18" resetval="0x040" description="Ratio value for write data slave DLL.[9:0] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_2_0" width="10" begin="17" end="8" resetval="0x040" description="Ratio value for write data slave DLL.[9:0] for Data PHY 2, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_1_1" width="8" begin="7" end="0" resetval="0x10" description="Ratio value for write data slave DLL.[9:2] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_9_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_9_SHADOW" offset="0x244" width="32" description="">
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_3_0_SHDW" width="4" begin="31" end="28" resetval="0x0" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_2_1_SHDW" width="10" begin="27" end="18" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_2_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_2_0_SHDW" width="10" begin="17" end="8" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_2_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_1_1_SHDW" width="8" begin="7" end="0" resetval="0x00" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_10" acronym="EMIF_EXT_PHY_CONTROL_10" offset="0x248" width="32" description="Ratio value for write data slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_3_1" width="10" begin="15" end="6" resetval="0x040" description="Ratio value for write data slave DLL.[9:0] for Data PHY 3, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_3_0" width="6" begin="5" end="0" resetval="0x04" description="Ratio value for write data slave DLL.[9:4] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_10_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_10_SHADOW" offset="0x24C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_3_1_SHDW" width="10" begin="15" end="6" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_3_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_RATIO_3_0_SHDW" width="6" begin="5" end="0" resetval="0x00" description="Shadow field for PHY_WR_DATA_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_11" acronym="EMIF_EXT_PHY_CONTROL_11" offset="0x250" width="32" description="Ratio value for write DQS slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_1_1" width="2" begin="31" end="30" resetval="0x0" description="Ratio value for write DQS slave DLL.[1:0] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_1_0" width="10" begin="29" end="20" resetval="0x000" description="Ratio value for write DQS slave DLL.[9:0] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_0_1" width="10" begin="19" end="10" resetval="0x000" description="Ratio value for write DQS slave DLL.[9:0] for Data PHY 0, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_0_0" width="10" begin="9" end="0" resetval="0x000" description="Ratio value for write DQS slave DLL.[9:0] for Data PHY 0, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_11_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_11_SHADOW" offset="0x254" width="32" description="">
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_1_1_SHDW" width="2" begin="31" end="30" resetval="0x0" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_1_0_SHDW" width="10" begin="29" end="20" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_1_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_0_1_SHDW" width="10" begin="19" end="10" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_0_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_0_0_SHDW" width="10" begin="9" end="0" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_0_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_12" acronym="EMIF_EXT_PHY_CONTROL_12" offset="0x258" width="32" description="Ratio value for write DQS slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_3_0" width="4" begin="31" end="28" resetval="0x0" description="Ratio value for write DQS slave DLL.[3:0] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_2_1" width="10" begin="27" end="18" resetval="0x000" description="Ratio value for write DQS slave DLL.[9:0] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_2_0" width="10" begin="17" end="8" resetval="0x000" description="Ratio value for write DQS slave DLL.[9:0] for Data PHY 2, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_1_1" width="8" begin="7" end="0" resetval="0x00" description="Ratio value for write DQS slave DLL.[9:2] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_12_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_12_SHADOW" offset="0x25C" width="32" description="">
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_3_0_SHDW" width="4" begin="31" end="28" resetval="0x0" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_2_1_SHDW" width="10" begin="27" end="18" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_2_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_2_0_SHDW" width="10" begin="17" end="8" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_2_0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_1_1_SHDW" width="8" begin="7" end="0" resetval="0x00" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_1_1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_13" acronym="EMIF_EXT_PHY_CONTROL_13" offset="0x260" width="32" description="Ratio value for write DQS slave DLL. Do not change. This is a fixed value in LPDDR2 mode, and a don't care in DDR3 mode due to the training.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_3_1" width="10" begin="15" end="6" resetval="0x000" description="Ratio value for write DQS slave DLL.[9:0] for Data PHY 3, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_3_0" width="6" begin="5" end="0" resetval="0x00" description="Ratio value for write DQS slave DLL.[9:4] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_13_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_13_SHADOW" offset="0x264" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_3_1_SHDW" width="10" begin="15" end="6" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_3_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_RATIO_3_0_SHDW" width="6" begin="5" end="0" resetval="0x00" description="Shadow field for PHY_WR_DQS_SLAVE_RATIO_3_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_14" acronym="EMIF_EXT_PHY_CONTROL_14" offset="0x268" width="32" description="Only relevant when using the DLL in unlocked mode.">
    <bitfield id="PHY_RD_DQS_SLAVE_DELAY" width="8" begin="31" end="24" resetval="0x80" description="Replace delay/tap value for read DQS slave DLL with this value. Broadcast to all Ranks, all data PHYs, bits [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_IN_DELAY" width="9" begin="20" end="12" resetval="0x080" description="Replace delay/tap value for slave DLL with this value. Broadcast to all Ranks, all data PHYs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x080" description="Replace delay/tap value for address/command timing slave DLL with this value. Broadcast to Command PHYs 2,1, and 0." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_14_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_14_SHADOW" offset="0x26C" width="32" description="">
    <bitfield id="PHY_RD_DQS_SLAVE_DELAY_SHDW" width="8" begin="31" end="24" resetval="0x00" description="Shadow field for PHY_RD_DQS_SLAVE_DELAY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_IN_DELAY_SHDW" width="9" begin="20" end="12" resetval="0x000" description="Shadow field for PHY_FIFO_WE_IN_DELAY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_SLAVE_DELAY_SHDW" width="9" begin="8" end="0" resetval="0x000" description="Shadow field for PHY_CTRL_SLAVE_DELAY" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_15" acronym="EMIF_EXT_PHY_CONTROL_15" offset="0x270" width="32" description="Only relevant when using the DLL in unlocked mode.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_DELAY" width="9" begin="24" end="16" resetval="0x080" description="Replace delay/tap value for write data slave DLL with this value. Broadcast to all Ranks, all data PHYs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_DELAY" width="9" begin="12" end="4" resetval="0x080" description="Replace delay/tap value for write DQS slave DLL with this value. Broadcast to all Ranks, all data PHYs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_DELAY" width="1" begin="0" end="0" resetval="0" description="Replace delay/tap value for read DQS slave DLL with this value. Broadcast to all Ranks, all data PHYs, bit 8" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_15_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_15_SHADOW" offset="0x274" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DATA_SLAVE_DELAY_SHDW" width="9" begin="24" end="16" resetval="0x000" description="Shadow field for PHY_WR_DATA_SLAVE_DELAY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_DQS_SLAVE_DELAY_SHDW" width="9" begin="12" end="4" resetval="0x000" description="Shadow field for PHY_WR_DQS_SLAVE_DELAY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_RD_DQS_SLAVE_DELAY_SHDW" width="1" begin="0" end="0" resetval="0" description="Shadow field for PHY_RD_DQS_SLAVE_DELAY" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_16" acronym="EMIF_EXT_PHY_CONTROL_16" offset="0x278" width="32" description="Offset value from write dqs to write dq during write leveling. Set to 0x40 in LPDDR2 mode. Don't care in DDR3 mode due to the leveling.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_3" width="7" begin="27" end="21" resetval="0x00" description="Offset value from write dqs to write dq during write leveling. Data PHY 3" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_2" width="7" begin="20" end="14" resetval="0x00" description="Offset value from write dqs to write dq during write leveling. Data PHY 2" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_1" width="7" begin="13" end="7" resetval="0x00" description="Offset value from write dqs to write dq during write leveling. Data PHY 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_0" width="7" begin="6" end="0" resetval="0x00" description="Offset value from write dqs to write dq during write leveling. Data PHY 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_16_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_16_SHADOW" offset="0x27C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_3_SHDW" width="7" begin="27" end="21" resetval="0x00" description="Shadow field for PHY_DQ_OFFSET_3" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_2_SHDW" width="7" begin="20" end="14" resetval="0x00" description="Shadow field for PHY_DQ_OFFSET_2" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_1_SHDW" width="7" begin="13" end="7" resetval="0x00" description="Shadow field for PHY_DQ_OFFSET_1" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OFFSET_0_SHDW" width="7" begin="6" end="0" resetval="0x00" description="Shadow field for PHY_DQ_OFFSET_0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_17" acronym="EMIF_EXT_PHY_CONTROL_17" offset="0x280" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_MODE" width="1" begin="1" end="1" resetval="1" description="The user programmable init ratio selection mode. This bit must be 1 when in LPDDR2 mode. 1: selects a starting ratio value based on PHY_GATELVL_INIT_RATIO fields. 0: selects a starting ratio value based on Write Leveling of the same data PHY. This mode is only supported when write leveling has been run before gate leveling." range="" rwaccess="RW"/>
    <bitfield id="PHY_USE_RANK0_DELAYS" width="1" begin="0" end="0" resetval="0" description="Delay selection. Must be set to 1 for LPDDR2, not recommended in DDR3 mode. 1: Rank 0 delays are used for both ranks during read/write. 0: Each Rank uses its own delay." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_17_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_17_SHADOW" offset="0x284" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_18" acronym="EMIF_EXT_PHY_CONTROL_18" offset="0x288" width="32" description="DQS gate training starting ratio. The recommended setting of PHY_GATELVL_INIT_RATIO is half cycle less than total delay required on fifo_we_in to align to DQS at PHY.">
    <bitfield id="PHY_GATELVL_INIT_RATIO_1_0" width="10" begin="31" end="22" resetval="0x150" description="DQS gate training starting ratio[9:0] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_0_1" width="11" begin="21" end="11" resetval="0x150" description="DQS gate training starting ratio[10:0] for Data PHY 0, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_0_0" width="11" begin="10" end="0" resetval="0x150" description="DQS gate training starting ratio[10:0] for Data PHY 0, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_18_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_18_SHADOW" offset="0x28C" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_19" acronym="EMIF_EXT_PHY_CONTROL_19" offset="0x290" width="32" description="DQS gate training starting ratio. The recommended setting of PHY_GATELVL_INIT_RATIO is half cycle less than total delay required on fifo_we_in to align to DQS at PHY.">
    <bitfield id="PHY_GATELVL_INIT_RATIO_2_1" width="9" begin="31" end="23" resetval="0x150" description="DQS gate training starting ratio[8:0] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_2_0" width="11" begin="22" end="12" resetval="0x150" description="DQS gate training starting ratio[10:0] for Data PHY 2, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_1_1" width="11" begin="11" end="1" resetval="0x150" description="DQS gate training starting ratio[10:0] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_1_0" width="1" begin="0" end="0" resetval="0" description="DQS gate training starting ratio[10] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_19_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_19_SHADOW" offset="0x294" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_20" acronym="EMIF_EXT_PHY_CONTROL_20" offset="0x298" width="32" description="DQS gate training starting ratio. The recommended setting of PHY_GATELVL_INIT_RATIO is half cycle less than total delay required on fifo_we_in to align to DQS at PHY.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_3_1" width="11" begin="23" end="13" resetval="0x150" description="DQS gate training starting ratio[10:0] for Data PHY 3, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_3_0" width="11" begin="12" end="2" resetval="0x150" description="DQS gate training starting ratio[10:0] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_INIT_RATIO_2_1" width="2" begin="1" end="0" resetval="0x0" description="DQS gate training starting ratio[10:9] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_20_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_20_SHADOW" offset="0x29C" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_21" acronym="EMIF_EXT_PHY_CONTROL_21" offset="0x2A0" width="32" description="Write leveling starting ratio. The recommended setting of PHY_WRLVL_INIT_RATIO is half cycle less than total skew between CLK and DQS at the DDR.">
    <bitfield id="PHY_WRLVL_INIT_RATIO_1_1" width="2" begin="31" end="30" resetval="0x0" description="Write leveling starting ratio[1:0] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_1_0" width="10" begin="29" end="20" resetval="0x000" description="Write leveling starting ratio[9:0] for Data PHY 1, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_0_1" width="10" begin="19" end="10" resetval="0x000" description="Write leveling starting ratio[9:0] for Data PHY 0, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_0_0" width="10" begin="9" end="0" resetval="0x000" description="Write leveling starting ratio[9:0] for Data PHY 0, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_21_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_21_SHADOW" offset="0x2A4" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_22" acronym="EMIF_EXT_PHY_CONTROL_22" offset="0x2A8" width="32" description="Write leveling starting ratio. The recommended setting of PHY_WRLVL_INIT_RATIO is half cycle less than total skew between CLK and DQS at the DDR.">
    <bitfield id="PHY_WRLVL_INIT_RATIO_3_0" width="4" begin="31" end="28" resetval="0x0" description="Write leveling starting ratio[3:0] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_2_1" width="10" begin="27" end="18" resetval="0x000" description="Write leveling starting ratio[9:0] for Data PHY 2, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_2_0" width="10" begin="17" end="8" resetval="0x000" description="Write leveling starting ratio[9:0] for Data PHY 2, Rank 0" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_1_1" width="8" begin="7" end="0" resetval="0x00" description="Write leveling starting ratio[9:2] for Data PHY 1, Rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_22_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_22_SHADOW" offset="0x2AC" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_23" acronym="EMIF_EXT_PHY_CONTROL_23" offset="0x2B0" width="32" description="Write leveling starting ratio. The recommended setting of PHY_WRLVL_INIT_RATIO is half cycle less than total skew between CLK and DQS at the DDR.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_3_1" width="10" begin="15" end="6" resetval="0x000" description="Write leveling starting ratio[9:0] for Data PHY 3, Rank 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_INIT_RATIO_3_0" width="6" begin="5" end="0" resetval="0x00" description="Write leveling starting ratio[9:4] for Data PHY 3, Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_23_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_23_SHADOW" offset="0x2B4" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_24" acronym="EMIF_EXT_PHY_CONTROL_24" offset="0x2B8" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDC_FIFO_RST_ERR_CNT_CLR" width="1" begin="10" end="10" resetval="0" description="Clear/reset theEMIF_PHY_STATUS_20[15:0] PHY_REG_RDC_FIFO_RST_ERR_CNT_0, EMIF_PHY_STATUS_5[11:0] PHY_REG_RDFIFO_RDPTR_*, and EMIF_PHY_STATUS_5[27:16] PHY_REG_RDFIFO_WRPTR_* status fields and flags. 0: no effect 1: clear" range="" rwaccess="RW"/>
    <bitfield id="PHY_MDLL_UNLOCK_CLEAR" width="1" begin="9" end="9" resetval="0" description="Clears theEMIF_PHY_STATUS_20[19:16] PHY_REG_STATUS_MDLL_UNLOCK_STICKY_* status flags. 0: no effect 1: clear" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_WE_IN_MISALIGNED_CLR" width="1" begin="8" end="8" resetval="0" description="Clears the forEMIF_PHY_STATUS_20[25:20] PHY_REG_FIFO_WE_IN_MISALIGNED_STICKY_* status flags. 0: no effect 1: clear" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_NUM_OF_DQ0" width="4" begin="7" end="4" resetval="0x7" description="This bit field determines the number of samples for dq0_in for each ratio increment by the write leveling FSM. Num_of_iteration = PHY_WRLVL_NUM_OF_DQ0 + 1. The minimum value supported is 3. Default setting of 7 is recommended." range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_NUM_OF_DQ0" width="4" begin="3" end="0" resetval="0x7" description="This bit field determines the number of samples for dq0_in for each ratio increment by the Gate Training FSM. Num_of_iteration = PHY_GATELVL_NUM_OF_DQ0 + 1. In LPDDR2 mode, the minimum value supported is 7. The overall minimum value supported is 3. Default setting of 7 is recommended." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_24_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_24_SHADOW" offset="0x2BC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x00 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATELVL_NUM_OF_DQ0_SHDW" width="4" begin="3" end="0" resetval="0x0" description="Shadow field for PHY_GATELVL_NUM_OF_DQ0" range="" rwaccess="RW"/>
  </register>
</module>
