|pong
CLOCK_50 => CLOCK_50.IN6
KEY[0] => rst_n.IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
PS2_CLK <> PS2_Interface:kbd.ps2_clock
PS2_DAT <> PS2_Interface:kbd.ps2_data
VGA_R[0] << vga_controller:u_vga.r_data
VGA_R[1] << vga_controller:u_vga.r_data
VGA_R[2] << vga_controller:u_vga.r_data
VGA_R[3] << vga_controller:u_vga.r_data
VGA_R[4] << vga_controller:u_vga.r_data
VGA_R[5] << vga_controller:u_vga.r_data
VGA_R[6] << vga_controller:u_vga.r_data
VGA_R[7] << vga_controller:u_vga.r_data
VGA_G[0] << vga_controller:u_vga.g_data
VGA_G[1] << vga_controller:u_vga.g_data
VGA_G[2] << vga_controller:u_vga.g_data
VGA_G[3] << vga_controller:u_vga.g_data
VGA_G[4] << vga_controller:u_vga.g_data
VGA_G[5] << vga_controller:u_vga.g_data
VGA_G[6] << vga_controller:u_vga.g_data
VGA_G[7] << vga_controller:u_vga.g_data
VGA_B[0] << vga_controller:u_vga.b_data
VGA_B[1] << vga_controller:u_vga.b_data
VGA_B[2] << vga_controller:u_vga.b_data
VGA_B[3] << vga_controller:u_vga.b_data
VGA_B[4] << vga_controller:u_vga.b_data
VGA_B[5] << vga_controller:u_vga.b_data
VGA_B[6] << vga_controller:u_vga.b_data
VGA_B[7] << vga_controller:u_vga.b_data
VGA_HS << vga_controller:u_vga.oHS
VGA_VS << vga_controller:u_vga.oVS
VGA_BLANK_N << vga_controller:u_vga.oBLANK_n
VGA_CLK << pixel_clk.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] << scoreL[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << scoreL[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << scoreL[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << <GND>
LEDR[4] << scoreR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << scoreR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << scoreR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << <GND>


|pong|vga_controller:u_vga
iRST_n => rst.IN1
iVGA_CLK => iVGA_CLK.IN1
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= final_color.DB_MAX_OUTPUT_PORT_TYPE
ball_x[0] => ball_x[0].IN1
ball_x[1] => ball_x[1].IN1
ball_x[2] => ball_x[2].IN1
ball_x[3] => ball_x[3].IN1
ball_x[4] => ball_x[4].IN1
ball_x[5] => ball_x[5].IN1
ball_x[6] => ball_x[6].IN1
ball_x[7] => ball_x[7].IN1
ball_x[8] => ball_x[8].IN1
ball_x[9] => ball_x[9].IN1
ball_y[0] => ball_y[0].IN1
ball_y[1] => ball_y[1].IN1
ball_y[2] => ball_y[2].IN1
ball_y[3] => ball_y[3].IN1
ball_y[4] => ball_y[4].IN1
ball_y[5] => ball_y[5].IN1
ball_y[6] => ball_y[6].IN1
ball_y[7] => ball_y[7].IN1
ball_y[8] => ball_y[8].IN1
ball_y[9] => ball_y[9].IN1
paddleL_y[0] => paddleL_y[0].IN1
paddleL_y[1] => paddleL_y[1].IN1
paddleL_y[2] => paddleL_y[2].IN1
paddleL_y[3] => paddleL_y[3].IN1
paddleL_y[4] => paddleL_y[4].IN1
paddleL_y[5] => paddleL_y[5].IN1
paddleL_y[6] => paddleL_y[6].IN1
paddleL_y[7] => paddleL_y[7].IN1
paddleL_y[8] => paddleL_y[8].IN1
paddleL_y[9] => paddleL_y[9].IN1
paddleR_y[0] => paddleR_y[0].IN1
paddleR_y[1] => paddleR_y[1].IN1
paddleR_y[2] => paddleR_y[2].IN1
paddleR_y[3] => paddleR_y[3].IN1
paddleR_y[4] => paddleR_y[4].IN1
paddleR_y[5] => paddleR_y[5].IN1
paddleR_y[6] => paddleR_y[6].IN1
paddleR_y[7] => paddleR_y[7].IN1
paddleR_y[8] => paddleR_y[8].IN1
paddleR_y[9] => paddleR_y[9].IN1
scoreL[0] => scoreL[0].IN1
scoreL[1] => scoreL[1].IN1
scoreL[2] => scoreL[2].IN1
scoreR[0] => scoreR[0].IN1
scoreR[1] => scoreR[1].IN1
scoreR[2] => scoreR[2].IN1
game_over => game_over.IN1
left_win => left_win.IN1
right_win => right_win.IN1


|pong|vga_controller:u_vga|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pong|vga_controller:u_vga|pong_renderer:renderer
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[0] => LessThan2.IN20
x[0] => LessThan3.IN20
x[0] => LessThan6.IN10
x[0] => LessThan7.IN21
x[0] => LessThan10.IN20
x[0] => LessThan11.IN20
x[0] => LessThan14.IN20
x[0] => LessThan15.IN20
x[0] => LessThan18.IN20
x[0] => LessThan19.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[1] => Add0.IN18
x[1] => LessThan2.IN19
x[1] => LessThan3.IN19
x[1] => Add3.IN18
x[1] => LessThan6.IN9
x[1] => LessThan7.IN20
x[1] => LessThan10.IN19
x[1] => LessThan11.IN19
x[1] => LessThan14.IN19
x[1] => LessThan15.IN19
x[1] => LessThan18.IN19
x[1] => LessThan19.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[2] => Add0.IN17
x[2] => LessThan2.IN18
x[2] => LessThan3.IN18
x[2] => Add3.IN17
x[2] => LessThan6.IN8
x[2] => LessThan7.IN19
x[2] => LessThan10.IN18
x[2] => LessThan11.IN18
x[2] => LessThan14.IN18
x[2] => LessThan15.IN18
x[2] => LessThan18.IN18
x[2] => LessThan19.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[3] => Add0.IN16
x[3] => LessThan2.IN17
x[3] => LessThan3.IN17
x[3] => Add3.IN16
x[3] => LessThan6.IN7
x[3] => LessThan7.IN18
x[3] => LessThan10.IN17
x[3] => LessThan11.IN17
x[3] => LessThan14.IN17
x[3] => LessThan15.IN17
x[3] => LessThan18.IN17
x[3] => LessThan19.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[4] => Add0.IN15
x[4] => LessThan2.IN16
x[4] => LessThan3.IN16
x[4] => Add3.IN15
x[4] => LessThan6.IN6
x[4] => LessThan7.IN17
x[4] => LessThan10.IN16
x[4] => LessThan11.IN16
x[4] => LessThan14.IN16
x[4] => LessThan15.IN16
x[4] => LessThan18.IN16
x[4] => LessThan19.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[5] => Add0.IN14
x[5] => LessThan2.IN15
x[5] => LessThan3.IN15
x[5] => Add3.IN14
x[5] => LessThan6.IN5
x[5] => LessThan7.IN16
x[5] => LessThan10.IN15
x[5] => LessThan11.IN15
x[5] => LessThan14.IN15
x[5] => LessThan15.IN15
x[5] => LessThan18.IN15
x[5] => LessThan19.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[6] => Add0.IN13
x[6] => LessThan2.IN14
x[6] => LessThan3.IN14
x[6] => Add3.IN13
x[6] => LessThan6.IN4
x[6] => LessThan7.IN15
x[6] => LessThan10.IN14
x[6] => LessThan11.IN14
x[6] => LessThan14.IN14
x[6] => LessThan15.IN14
x[6] => LessThan18.IN14
x[6] => LessThan19.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[7] => Add0.IN12
x[7] => LessThan2.IN13
x[7] => LessThan3.IN13
x[7] => Add3.IN12
x[7] => LessThan6.IN3
x[7] => LessThan7.IN14
x[7] => LessThan10.IN13
x[7] => LessThan11.IN13
x[7] => LessThan14.IN13
x[7] => LessThan15.IN13
x[7] => LessThan18.IN13
x[7] => LessThan19.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[8] => Add0.IN11
x[8] => LessThan2.IN12
x[8] => LessThan3.IN12
x[8] => Add3.IN11
x[8] => LessThan6.IN2
x[8] => LessThan7.IN13
x[8] => LessThan10.IN12
x[8] => LessThan11.IN12
x[8] => LessThan14.IN12
x[8] => LessThan15.IN12
x[8] => LessThan18.IN12
x[8] => LessThan19.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
x[9] => Add0.IN10
x[9] => LessThan2.IN11
x[9] => LessThan3.IN11
x[9] => Add3.IN10
x[9] => LessThan6.IN1
x[9] => LessThan7.IN12
x[9] => LessThan10.IN11
x[9] => LessThan11.IN11
x[9] => LessThan14.IN11
x[9] => LessThan15.IN11
x[9] => LessThan18.IN11
x[9] => LessThan19.IN11
y[0] => LessThan4.IN20
y[0] => LessThan5.IN20
y[0] => LessThan8.IN10
y[0] => LessThan9.IN21
y[0] => LessThan12.IN10
y[0] => LessThan13.IN20
y[0] => LessThan16.IN10
y[0] => LessThan17.IN20
y[0] => LessThan20.IN10
y[1] => LessThan4.IN19
y[1] => LessThan5.IN19
y[1] => LessThan8.IN9
y[1] => LessThan9.IN20
y[1] => LessThan12.IN9
y[1] => LessThan13.IN19
y[1] => LessThan16.IN9
y[1] => LessThan17.IN19
y[1] => LessThan20.IN9
y[2] => Add1.IN10
y[2] => LessThan4.IN18
y[2] => LessThan5.IN18
y[2] => Add5.IN6
y[2] => Add6.IN10
y[2] => LessThan8.IN8
y[2] => LessThan9.IN19
y[2] => LessThan12.IN8
y[2] => LessThan13.IN18
y[2] => LessThan16.IN8
y[2] => LessThan17.IN18
y[2] => LessThan20.IN8
y[3] => LessThan4.IN17
y[3] => LessThan5.IN17
y[3] => Add5.IN4
y[3] => Add5.IN5
y[3] => LessThan8.IN7
y[3] => LessThan9.IN18
y[3] => LessThan12.IN7
y[3] => LessThan13.IN17
y[3] => LessThan16.IN7
y[3] => LessThan17.IN17
y[3] => LessThan20.IN7
y[4] => LessThan4.IN16
y[4] => LessThan5.IN16
y[4] => Add4.IN12
y[4] => LessThan8.IN6
y[4] => LessThan9.IN17
y[4] => LessThan12.IN6
y[4] => LessThan13.IN16
y[4] => LessThan16.IN6
y[4] => LessThan17.IN16
y[4] => LessThan20.IN6
y[5] => LessThan4.IN15
y[5] => LessThan5.IN15
y[5] => Add4.IN11
y[5] => LessThan8.IN5
y[5] => LessThan9.IN16
y[5] => LessThan12.IN5
y[5] => LessThan13.IN15
y[5] => LessThan16.IN5
y[5] => LessThan17.IN15
y[6] => LessThan4.IN14
y[6] => LessThan5.IN14
y[6] => Add4.IN10
y[6] => LessThan8.IN4
y[6] => LessThan9.IN15
y[6] => LessThan12.IN4
y[6] => LessThan13.IN14
y[6] => LessThan16.IN4
y[6] => LessThan17.IN14
y[7] => LessThan4.IN13
y[7] => LessThan5.IN13
y[7] => Add4.IN9
y[7] => LessThan8.IN3
y[7] => LessThan9.IN14
y[7] => LessThan12.IN3
y[7] => LessThan13.IN13
y[7] => LessThan16.IN3
y[7] => LessThan17.IN13
y[8] => LessThan4.IN12
y[8] => LessThan5.IN12
y[8] => Add4.IN8
y[8] => LessThan8.IN2
y[8] => LessThan9.IN13
y[8] => LessThan12.IN2
y[8] => LessThan13.IN12
y[8] => LessThan16.IN2
y[8] => LessThan17.IN12
y[9] => LessThan4.IN11
y[9] => LessThan5.IN11
y[9] => Add4.IN7
y[9] => LessThan8.IN1
y[9] => LessThan9.IN12
y[9] => LessThan12.IN1
y[9] => LessThan13.IN11
y[9] => LessThan16.IN1
y[9] => LessThan17.IN11
ball_x[0] => LessThan6.IN20
ball_x[0] => LessThan7.IN22
ball_x[1] => LessThan6.IN19
ball_x[1] => Add8.IN18
ball_x[2] => LessThan6.IN18
ball_x[2] => Add8.IN17
ball_x[3] => LessThan6.IN17
ball_x[3] => Add8.IN16
ball_x[4] => LessThan6.IN16
ball_x[4] => Add8.IN15
ball_x[5] => LessThan6.IN15
ball_x[5] => Add8.IN14
ball_x[6] => LessThan6.IN14
ball_x[6] => Add8.IN13
ball_x[7] => LessThan6.IN13
ball_x[7] => Add8.IN12
ball_x[8] => LessThan6.IN12
ball_x[8] => Add8.IN11
ball_x[9] => LessThan6.IN11
ball_x[9] => Add8.IN10
ball_y[0] => LessThan8.IN20
ball_y[0] => LessThan9.IN22
ball_y[1] => LessThan8.IN19
ball_y[1] => Add9.IN18
ball_y[2] => LessThan8.IN18
ball_y[2] => Add9.IN17
ball_y[3] => LessThan8.IN17
ball_y[3] => Add9.IN16
ball_y[4] => LessThan8.IN16
ball_y[4] => Add9.IN15
ball_y[5] => LessThan8.IN15
ball_y[5] => Add9.IN14
ball_y[6] => LessThan8.IN14
ball_y[6] => Add9.IN13
ball_y[7] => LessThan8.IN13
ball_y[7] => Add9.IN12
ball_y[8] => LessThan8.IN12
ball_y[8] => Add9.IN11
ball_y[9] => LessThan8.IN11
ball_y[9] => Add9.IN10
paddleL_y[0] => LessThan12.IN20
paddleL_y[0] => LessThan13.IN22
paddleL_y[1] => LessThan12.IN19
paddleL_y[1] => LessThan13.IN21
paddleL_y[2] => LessThan12.IN18
paddleL_y[2] => Add10.IN16
paddleL_y[3] => LessThan12.IN17
paddleL_y[3] => Add10.IN15
paddleL_y[4] => LessThan12.IN16
paddleL_y[4] => Add10.IN14
paddleL_y[5] => LessThan12.IN15
paddleL_y[5] => Add10.IN13
paddleL_y[6] => LessThan12.IN14
paddleL_y[6] => Add10.IN12
paddleL_y[7] => LessThan12.IN13
paddleL_y[7] => Add10.IN11
paddleL_y[8] => LessThan12.IN12
paddleL_y[8] => Add10.IN10
paddleL_y[9] => LessThan12.IN11
paddleL_y[9] => Add10.IN9
paddleR_y[0] => LessThan16.IN20
paddleR_y[0] => LessThan17.IN22
paddleR_y[1] => LessThan16.IN19
paddleR_y[1] => LessThan17.IN21
paddleR_y[2] => LessThan16.IN18
paddleR_y[2] => Add11.IN16
paddleR_y[3] => LessThan16.IN17
paddleR_y[3] => Add11.IN15
paddleR_y[4] => LessThan16.IN16
paddleR_y[4] => Add11.IN14
paddleR_y[5] => LessThan16.IN15
paddleR_y[5] => Add11.IN13
paddleR_y[6] => LessThan16.IN14
paddleR_y[6] => Add11.IN12
paddleR_y[7] => LessThan16.IN13
paddleR_y[7] => Add11.IN11
paddleR_y[8] => LessThan16.IN12
paddleR_y[8] => Add11.IN10
paddleR_y[9] => LessThan16.IN11
paddleR_y[9] => Add11.IN9
scoreL[0] => Decoder0.IN2
scoreL[1] => Decoder0.IN1
scoreL[2] => Decoder0.IN0
scoreR[0] => Decoder1.IN2
scoreR[1] => Decoder1.IN1
scoreR[2] => Decoder1.IN0
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
game_over => out_color.OUTPUTSELECT
left_win => out_color.OUTPUTSELECT
left_win => out_color.DATAA
left_win => out_color.DATAA
right_win => out_color.DATAA
out_color[0] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[1] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[2] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[3] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[4] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[5] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[6] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[7] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[8] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[9] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[10] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[11] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[12] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[13] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[14] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[15] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[16] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[17] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[18] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[19] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[20] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[21] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[22] <= out_color.DB_MAX_OUTPUT_PORT_TYPE
out_color[23] <= out_color.DB_MAX_OUTPUT_PORT_TYPE


|pong|PS2_Interface:kbd
inclock => inclock.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => ascii_out.OUTPUTSELECT
resetn => _.IN1
ps2_clock <> PS2_Controller:PS2.PS2_CLK
ps2_data <> PS2_Controller:PS2.PS2_DAT
ps2_key_data[0] <= PS2_Controller:PS2.received_data
ps2_key_data[1] <= PS2_Controller:PS2.received_data
ps2_key_data[2] <= PS2_Controller:PS2.received_data
ps2_key_data[3] <= PS2_Controller:PS2.received_data
ps2_key_data[4] <= PS2_Controller:PS2.received_data
ps2_key_data[5] <= PS2_Controller:PS2.received_data
ps2_key_data[6] <= PS2_Controller:PS2.received_data
ps2_key_data[7] <= PS2_Controller:PS2.received_data
ps2_key_pressed <= PS2_Controller:PS2.received_data_en
last_data_received[0] <= last_data_received[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[1] <= last_data_received[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[2] <= last_data_received[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[3] <= last_data_received[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[4] <= last_data_received[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[5] <= last_data_received[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[6] <= last_data_received[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[7] <= last_data_received[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong|PS2_Interface:kbd|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|pong|PS2_Interface:kbd|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong|PS2_Interface:kbd|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong|paddle_control:paddles
clk => paddleR_y[0]~reg0.CLK
clk => paddleR_y[1]~reg0.CLK
clk => paddleR_y[2]~reg0.CLK
clk => paddleR_y[3]~reg0.CLK
clk => paddleR_y[4]~reg0.CLK
clk => paddleR_y[5]~reg0.CLK
clk => paddleR_y[6]~reg0.CLK
clk => paddleR_y[7]~reg0.CLK
clk => paddleR_y[8]~reg0.CLK
clk => paddleR_y[9]~reg0.CLK
clk => paddleL_y[0]~reg0.CLK
clk => paddleL_y[1]~reg0.CLK
clk => paddleL_y[2]~reg0.CLK
clk => paddleL_y[3]~reg0.CLK
clk => paddleL_y[4]~reg0.CLK
clk => paddleL_y[5]~reg0.CLK
clk => paddleL_y[6]~reg0.CLK
clk => paddleL_y[7]~reg0.CLK
clk => paddleL_y[8]~reg0.CLK
clk => paddleL_y[9]~reg0.CLK
clk => break_flag.CLK
clk => k_down.CLK
clk => i_down.CLK
clk => s_down.CLK
clk => w_down.CLK
rst_n => paddleR_y[0]~reg0.ACLR
rst_n => paddleR_y[1]~reg0.PRESET
rst_n => paddleR_y[2]~reg0.ACLR
rst_n => paddleR_y[3]~reg0.ACLR
rst_n => paddleR_y[4]~reg0.PRESET
rst_n => paddleR_y[5]~reg0.ACLR
rst_n => paddleR_y[6]~reg0.PRESET
rst_n => paddleR_y[7]~reg0.PRESET
rst_n => paddleR_y[8]~reg0.ACLR
rst_n => paddleR_y[9]~reg0.ACLR
rst_n => paddleL_y[0]~reg0.ACLR
rst_n => paddleL_y[1]~reg0.PRESET
rst_n => paddleL_y[2]~reg0.ACLR
rst_n => paddleL_y[3]~reg0.ACLR
rst_n => paddleL_y[4]~reg0.PRESET
rst_n => paddleL_y[5]~reg0.ACLR
rst_n => paddleL_y[6]~reg0.PRESET
rst_n => paddleL_y[7]~reg0.PRESET
rst_n => paddleL_y[8]~reg0.ACLR
rst_n => paddleL_y[9]~reg0.ACLR
rst_n => break_flag.ACLR
rst_n => k_down.ACLR
rst_n => i_down.ACLR
rst_n => s_down.ACLR
rst_n => w_down.ACLR
move_tick => paddleR_y[0]~reg0.ENA
move_tick => paddleL_y[9]~reg0.ENA
move_tick => paddleL_y[8]~reg0.ENA
move_tick => paddleL_y[7]~reg0.ENA
move_tick => paddleL_y[6]~reg0.ENA
move_tick => paddleL_y[5]~reg0.ENA
move_tick => paddleL_y[4]~reg0.ENA
move_tick => paddleL_y[3]~reg0.ENA
move_tick => paddleL_y[2]~reg0.ENA
move_tick => paddleL_y[1]~reg0.ENA
move_tick => paddleL_y[0]~reg0.ENA
move_tick => paddleR_y[9]~reg0.ENA
move_tick => paddleR_y[8]~reg0.ENA
move_tick => paddleR_y[7]~reg0.ENA
move_tick => paddleR_y[6]~reg0.ENA
move_tick => paddleR_y[5]~reg0.ENA
move_tick => paddleR_y[4]~reg0.ENA
move_tick => paddleR_y[3]~reg0.ENA
move_tick => paddleR_y[2]~reg0.ENA
move_tick => paddleR_y[1]~reg0.ENA
scan_code[0] => Decoder0.IN7
scan_code[0] => Equal0.IN7
scan_code[1] => Decoder0.IN6
scan_code[1] => Equal0.IN6
scan_code[2] => Decoder0.IN5
scan_code[2] => Equal0.IN5
scan_code[3] => Decoder0.IN4
scan_code[3] => Equal0.IN4
scan_code[4] => Decoder0.IN3
scan_code[4] => Equal0.IN3
scan_code[5] => Decoder0.IN2
scan_code[5] => Equal0.IN2
scan_code[6] => Decoder0.IN1
scan_code[6] => Equal0.IN1
scan_code[7] => Decoder0.IN0
scan_code[7] => Equal0.IN0
scan_ready => w_down.ENA
scan_ready => s_down.ENA
scan_ready => i_down.ENA
scan_ready => k_down.ENA
scan_ready => break_flag.ENA
paddleL_y[0] <= paddleL_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[1] <= paddleL_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[2] <= paddleL_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[3] <= paddleL_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[4] <= paddleL_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[5] <= paddleL_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[6] <= paddleL_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[7] <= paddleL_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[8] <= paddleL_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleL_y[9] <= paddleL_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[0] <= paddleR_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[1] <= paddleR_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[2] <= paddleR_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[3] <= paddleR_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[4] <= paddleR_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[5] <= paddleR_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[6] <= paddleR_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[7] <= paddleR_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[8] <= paddleR_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddleR_y[9] <= paddleR_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong|ball_motion:motion
clk => right_point~reg0.CLK
clk => left_point~reg0.CLK
clk => scoreR[0]~reg0.CLK
clk => scoreR[1]~reg0.CLK
clk => scoreR[2]~reg0.CLK
clk => scoreL[0]~reg0.CLK
clk => scoreL[1]~reg0.CLK
clk => scoreL[2]~reg0.CLK
clk => seq_idx[0].CLK
clk => seq_idx[1].CLK
clk => vy[0].CLK
clk => vy[1].CLK
clk => vy[2].CLK
clk => vy[3].CLK
clk => vy[4].CLK
clk => vy[5].CLK
clk => vy[6].CLK
clk => vy[7].CLK
clk => vy[8].CLK
clk => vy[9].CLK
clk => vx[0].CLK
clk => vx[1].CLK
clk => vx[2].CLK
clk => vx[3].CLK
clk => vx[4].CLK
clk => vx[5].CLK
clk => vx[6].CLK
clk => vx[7].CLK
clk => vx[8].CLK
clk => vx[9].CLK
clk => ball_y[0]~reg0.CLK
clk => ball_y[1]~reg0.CLK
clk => ball_y[2]~reg0.CLK
clk => ball_y[3]~reg0.CLK
clk => ball_y[4]~reg0.CLK
clk => ball_y[5]~reg0.CLK
clk => ball_y[6]~reg0.CLK
clk => ball_y[7]~reg0.CLK
clk => ball_y[8]~reg0.CLK
clk => ball_y[9]~reg0.CLK
clk => ball_x[0]~reg0.CLK
clk => ball_x[1]~reg0.CLK
clk => ball_x[2]~reg0.CLK
clk => ball_x[3]~reg0.CLK
clk => ball_x[4]~reg0.CLK
clk => ball_x[5]~reg0.CLK
clk => ball_x[6]~reg0.CLK
clk => ball_x[7]~reg0.CLK
clk => ball_x[8]~reg0.CLK
clk => ball_x[9]~reg0.CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => div_cnt[16].CLK
clk => div_cnt[17].CLK
rst_n => right_point~reg0.ACLR
rst_n => left_point~reg0.ACLR
rst_n => scoreR[0]~reg0.ACLR
rst_n => scoreR[1]~reg0.ACLR
rst_n => scoreR[2]~reg0.ACLR
rst_n => scoreL[0]~reg0.ACLR
rst_n => scoreL[1]~reg0.ACLR
rst_n => scoreL[2]~reg0.ACLR
rst_n => seq_idx[0].ACLR
rst_n => seq_idx[1].ACLR
rst_n => vy[0].PRESET
rst_n => vy[1].ACLR
rst_n => vy[2].ACLR
rst_n => vy[3].ACLR
rst_n => vy[4].ACLR
rst_n => vy[5].ACLR
rst_n => vy[6].ACLR
rst_n => vy[7].ACLR
rst_n => vy[8].ACLR
rst_n => vy[9].ACLR
rst_n => vx[0].ACLR
rst_n => vx[1].PRESET
rst_n => vx[2].ACLR
rst_n => vx[3].ACLR
rst_n => vx[4].ACLR
rst_n => vx[5].ACLR
rst_n => vx[6].ACLR
rst_n => vx[7].ACLR
rst_n => vx[8].ACLR
rst_n => vx[9].ACLR
rst_n => ball_y[0]~reg0.ACLR
rst_n => ball_y[1]~reg0.ACLR
rst_n => ball_y[2]~reg0.ACLR
rst_n => ball_y[3]~reg0.ACLR
rst_n => ball_y[4]~reg0.PRESET
rst_n => ball_y[5]~reg0.PRESET
rst_n => ball_y[6]~reg0.PRESET
rst_n => ball_y[7]~reg0.PRESET
rst_n => ball_y[8]~reg0.ACLR
rst_n => ball_y[9]~reg0.ACLR
rst_n => ball_x[0]~reg0.ACLR
rst_n => ball_x[1]~reg0.ACLR
rst_n => ball_x[2]~reg0.ACLR
rst_n => ball_x[3]~reg0.ACLR
rst_n => ball_x[4]~reg0.ACLR
rst_n => ball_x[5]~reg0.ACLR
rst_n => ball_x[6]~reg0.PRESET
rst_n => ball_x[7]~reg0.ACLR
rst_n => ball_x[8]~reg0.PRESET
rst_n => ball_x[9]~reg0.ACLR
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[12].ACLR
rst_n => div_cnt[13].ACLR
rst_n => div_cnt[14].ACLR
rst_n => div_cnt[15].ACLR
rst_n => div_cnt[16].ACLR
rst_n => div_cnt[17].ACLR
game_over => right_point.OUTPUTSELECT
game_over => scoreR.OUTPUTSELECT
game_over => scoreR.OUTPUTSELECT
game_over => scoreR.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_x.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => ball_y.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vx.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => vy.OUTPUTSELECT
game_over => seq_idx.OUTPUTSELECT
game_over => seq_idx.OUTPUTSELECT
game_over => left_point.OUTPUTSELECT
game_over => scoreL.OUTPUTSELECT
game_over => scoreL.OUTPUTSELECT
game_over => scoreL.OUTPUTSELECT
paddleL_y[0] => LessThan7.IN64
paddleL_y[0] => LessThan8.IN64
paddleL_y[1] => LessThan7.IN63
paddleL_y[1] => LessThan8.IN63
paddleL_y[2] => LessThan7.IN62
paddleL_y[2] => Add7.IN16
paddleL_y[3] => LessThan7.IN61
paddleL_y[3] => Add7.IN15
paddleL_y[4] => LessThan7.IN60
paddleL_y[4] => Add7.IN14
paddleL_y[5] => LessThan7.IN59
paddleL_y[5] => Add7.IN13
paddleL_y[6] => LessThan7.IN58
paddleL_y[6] => Add7.IN12
paddleL_y[7] => LessThan7.IN57
paddleL_y[7] => Add7.IN11
paddleL_y[8] => LessThan7.IN56
paddleL_y[8] => Add7.IN10
paddleL_y[9] => LessThan7.IN55
paddleL_y[9] => Add7.IN9
paddleR_y[0] => LessThan12.IN64
paddleR_y[0] => LessThan13.IN64
paddleR_y[1] => LessThan12.IN63
paddleR_y[1] => LessThan13.IN63
paddleR_y[2] => LessThan12.IN62
paddleR_y[2] => Add10.IN16
paddleR_y[3] => LessThan12.IN61
paddleR_y[3] => Add10.IN15
paddleR_y[4] => LessThan12.IN60
paddleR_y[4] => Add10.IN14
paddleR_y[5] => LessThan12.IN59
paddleR_y[5] => Add10.IN13
paddleR_y[6] => LessThan12.IN58
paddleR_y[6] => Add10.IN12
paddleR_y[7] => LessThan12.IN57
paddleR_y[7] => Add10.IN11
paddleR_y[8] => LessThan12.IN56
paddleR_y[8] => Add10.IN10
paddleR_y[9] => LessThan12.IN55
paddleR_y[9] => Add10.IN9
ball_x[0] <= ball_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[1] <= ball_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[2] <= ball_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[3] <= ball_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[4] <= ball_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[5] <= ball_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[6] <= ball_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[7] <= ball_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[8] <= ball_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[9] <= ball_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[0] <= ball_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[1] <= ball_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[2] <= ball_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[3] <= ball_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[4] <= ball_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[5] <= ball_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[6] <= ball_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[7] <= ball_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[8] <= ball_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[9] <= ball_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_point <= left_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_point <= right_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreL[0] <= scoreL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreL[1] <= scoreL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreL[2] <= scoreL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreR[0] <= scoreR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreR[1] <= scoreR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreR[2] <= scoreR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong|imem:instr_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pong|imem:instr_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bs91:auto_generated.address_a[0]
address_a[1] => altsyncram_bs91:auto_generated.address_a[1]
address_a[2] => altsyncram_bs91:auto_generated.address_a[2]
address_a[3] => altsyncram_bs91:auto_generated.address_a[3]
address_a[4] => altsyncram_bs91:auto_generated.address_a[4]
address_a[5] => altsyncram_bs91:auto_generated.address_a[5]
address_a[6] => altsyncram_bs91:auto_generated.address_a[6]
address_a[7] => altsyncram_bs91:auto_generated.address_a[7]
address_a[8] => altsyncram_bs91:auto_generated.address_a[8]
address_a[9] => altsyncram_bs91:auto_generated.address_a[9]
address_a[10] => altsyncram_bs91:auto_generated.address_a[10]
address_a[11] => altsyncram_bs91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bs91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bs91:auto_generated.q_a[0]
q_a[1] <= altsyncram_bs91:auto_generated.q_a[1]
q_a[2] <= altsyncram_bs91:auto_generated.q_a[2]
q_a[3] <= altsyncram_bs91:auto_generated.q_a[3]
q_a[4] <= altsyncram_bs91:auto_generated.q_a[4]
q_a[5] <= altsyncram_bs91:auto_generated.q_a[5]
q_a[6] <= altsyncram_bs91:auto_generated.q_a[6]
q_a[7] <= altsyncram_bs91:auto_generated.q_a[7]
q_a[8] <= altsyncram_bs91:auto_generated.q_a[8]
q_a[9] <= altsyncram_bs91:auto_generated.q_a[9]
q_a[10] <= altsyncram_bs91:auto_generated.q_a[10]
q_a[11] <= altsyncram_bs91:auto_generated.q_a[11]
q_a[12] <= altsyncram_bs91:auto_generated.q_a[12]
q_a[13] <= altsyncram_bs91:auto_generated.q_a[13]
q_a[14] <= altsyncram_bs91:auto_generated.q_a[14]
q_a[15] <= altsyncram_bs91:auto_generated.q_a[15]
q_a[16] <= altsyncram_bs91:auto_generated.q_a[16]
q_a[17] <= altsyncram_bs91:auto_generated.q_a[17]
q_a[18] <= altsyncram_bs91:auto_generated.q_a[18]
q_a[19] <= altsyncram_bs91:auto_generated.q_a[19]
q_a[20] <= altsyncram_bs91:auto_generated.q_a[20]
q_a[21] <= altsyncram_bs91:auto_generated.q_a[21]
q_a[22] <= altsyncram_bs91:auto_generated.q_a[22]
q_a[23] <= altsyncram_bs91:auto_generated.q_a[23]
q_a[24] <= altsyncram_bs91:auto_generated.q_a[24]
q_a[25] <= altsyncram_bs91:auto_generated.q_a[25]
q_a[26] <= altsyncram_bs91:auto_generated.q_a[26]
q_a[27] <= altsyncram_bs91:auto_generated.q_a[27]
q_a[28] <= altsyncram_bs91:auto_generated.q_a[28]
q_a[29] <= altsyncram_bs91:auto_generated.q_a[29]
q_a[30] <= altsyncram_bs91:auto_generated.q_a[30]
q_a[31] <= altsyncram_bs91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|pong|dmem:data_mem
clock => clock.IN1
rst_n => right_pending.ACLR
rst_n => left_pending.ACLR
rst_n => scoreR_reg[0].ACLR
rst_n => scoreR_reg[1].ACLR
rst_n => scoreR_reg[2].ACLR
rst_n => scoreL_reg[0].ACLR
rst_n => scoreL_reg[1].ACLR
rst_n => scoreL_reg[2].ACLR
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => comb.IN1
wren => left_pending.OUTPUTSELECT
wren => right_pending.OUTPUTSELECT
wren => scoreL_reg[2].ENA
wren => scoreL_reg[1].ENA
wren => scoreL_reg[0].ENA
wren => scoreR_reg[2].ENA
wren => scoreR_reg[1].ENA
wren => scoreR_reg[0].ENA
q[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q.DB_MAX_OUTPUT_PORT_TYPE
left_point => left_pending.OUTPUTSELECT
right_point => right_pending.OUTPUTSELECT
playerL[0] <= scoreL_reg[0].DB_MAX_OUTPUT_PORT_TYPE
playerL[1] <= scoreL_reg[1].DB_MAX_OUTPUT_PORT_TYPE
playerL[2] <= scoreL_reg[2].DB_MAX_OUTPUT_PORT_TYPE
playerR[0] <= scoreR_reg[0].DB_MAX_OUTPUT_PORT_TYPE
playerR[1] <= scoreR_reg[1].DB_MAX_OUTPUT_PORT_TYPE
playerR[2] <= scoreR_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|pong|dmem:data_mem|dmem_ram:ram_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_l9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_l9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_l9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_l9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_l9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_l9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_l9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_l9g1:auto_generated.data_a[7]
data_a[8] => altsyncram_l9g1:auto_generated.data_a[8]
data_a[9] => altsyncram_l9g1:auto_generated.data_a[9]
data_a[10] => altsyncram_l9g1:auto_generated.data_a[10]
data_a[11] => altsyncram_l9g1:auto_generated.data_a[11]
data_a[12] => altsyncram_l9g1:auto_generated.data_a[12]
data_a[13] => altsyncram_l9g1:auto_generated.data_a[13]
data_a[14] => altsyncram_l9g1:auto_generated.data_a[14]
data_a[15] => altsyncram_l9g1:auto_generated.data_a[15]
data_a[16] => altsyncram_l9g1:auto_generated.data_a[16]
data_a[17] => altsyncram_l9g1:auto_generated.data_a[17]
data_a[18] => altsyncram_l9g1:auto_generated.data_a[18]
data_a[19] => altsyncram_l9g1:auto_generated.data_a[19]
data_a[20] => altsyncram_l9g1:auto_generated.data_a[20]
data_a[21] => altsyncram_l9g1:auto_generated.data_a[21]
data_a[22] => altsyncram_l9g1:auto_generated.data_a[22]
data_a[23] => altsyncram_l9g1:auto_generated.data_a[23]
data_a[24] => altsyncram_l9g1:auto_generated.data_a[24]
data_a[25] => altsyncram_l9g1:auto_generated.data_a[25]
data_a[26] => altsyncram_l9g1:auto_generated.data_a[26]
data_a[27] => altsyncram_l9g1:auto_generated.data_a[27]
data_a[28] => altsyncram_l9g1:auto_generated.data_a[28]
data_a[29] => altsyncram_l9g1:auto_generated.data_a[29]
data_a[30] => altsyncram_l9g1:auto_generated.data_a[30]
data_a[31] => altsyncram_l9g1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_l9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_l9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_l9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_l9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_l9g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l9g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l9g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l9g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l9g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l9g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l9g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l9g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l9g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l9g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_l9g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_l9g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_l9g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_l9g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_l9g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_l9g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_l9g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_l9g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_l9g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_l9g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_l9g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_l9g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_l9g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_l9g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_l9g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_l9g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pong|regfile:regfile_inst
clock => clock.IN1
ctrl_writeEnable => always0.IN1
ctrl_reset => ctrl_reset.IN1
ctrl_writeReg[0] => Decoder0.IN4
ctrl_writeReg[0] => Equal0.IN4
ctrl_writeReg[1] => Decoder0.IN3
ctrl_writeReg[1] => Equal0.IN3
ctrl_writeReg[2] => Decoder0.IN2
ctrl_writeReg[2] => Equal0.IN2
ctrl_writeReg[3] => Decoder0.IN1
ctrl_writeReg[3] => Equal0.IN1
ctrl_writeReg[4] => Decoder0.IN0
ctrl_writeReg[4] => Equal0.IN0
ctrl_readRegA[0] => Mux0.IN4
ctrl_readRegA[0] => Mux1.IN4
ctrl_readRegA[0] => Mux2.IN4
ctrl_readRegA[0] => Mux3.IN4
ctrl_readRegA[0] => Mux4.IN4
ctrl_readRegA[0] => Mux5.IN4
ctrl_readRegA[0] => Mux6.IN4
ctrl_readRegA[0] => Mux7.IN4
ctrl_readRegA[0] => Mux8.IN4
ctrl_readRegA[0] => Mux9.IN4
ctrl_readRegA[0] => Mux10.IN4
ctrl_readRegA[0] => Mux11.IN4
ctrl_readRegA[0] => Mux12.IN4
ctrl_readRegA[0] => Mux13.IN4
ctrl_readRegA[0] => Mux14.IN4
ctrl_readRegA[0] => Mux15.IN4
ctrl_readRegA[0] => Mux16.IN4
ctrl_readRegA[0] => Mux17.IN4
ctrl_readRegA[0] => Mux18.IN4
ctrl_readRegA[0] => Mux19.IN4
ctrl_readRegA[0] => Mux20.IN4
ctrl_readRegA[0] => Mux21.IN4
ctrl_readRegA[0] => Mux22.IN4
ctrl_readRegA[0] => Mux23.IN4
ctrl_readRegA[0] => Mux24.IN4
ctrl_readRegA[0] => Mux25.IN4
ctrl_readRegA[0] => Mux26.IN4
ctrl_readRegA[0] => Mux27.IN4
ctrl_readRegA[0] => Mux28.IN4
ctrl_readRegA[0] => Mux29.IN4
ctrl_readRegA[0] => Mux30.IN4
ctrl_readRegA[0] => Mux31.IN4
ctrl_readRegA[1] => Mux0.IN3
ctrl_readRegA[1] => Mux1.IN3
ctrl_readRegA[1] => Mux2.IN3
ctrl_readRegA[1] => Mux3.IN3
ctrl_readRegA[1] => Mux4.IN3
ctrl_readRegA[1] => Mux5.IN3
ctrl_readRegA[1] => Mux6.IN3
ctrl_readRegA[1] => Mux7.IN3
ctrl_readRegA[1] => Mux8.IN3
ctrl_readRegA[1] => Mux9.IN3
ctrl_readRegA[1] => Mux10.IN3
ctrl_readRegA[1] => Mux11.IN3
ctrl_readRegA[1] => Mux12.IN3
ctrl_readRegA[1] => Mux13.IN3
ctrl_readRegA[1] => Mux14.IN3
ctrl_readRegA[1] => Mux15.IN3
ctrl_readRegA[1] => Mux16.IN3
ctrl_readRegA[1] => Mux17.IN3
ctrl_readRegA[1] => Mux18.IN3
ctrl_readRegA[1] => Mux19.IN3
ctrl_readRegA[1] => Mux20.IN3
ctrl_readRegA[1] => Mux21.IN3
ctrl_readRegA[1] => Mux22.IN3
ctrl_readRegA[1] => Mux23.IN3
ctrl_readRegA[1] => Mux24.IN3
ctrl_readRegA[1] => Mux25.IN3
ctrl_readRegA[1] => Mux26.IN3
ctrl_readRegA[1] => Mux27.IN3
ctrl_readRegA[1] => Mux28.IN3
ctrl_readRegA[1] => Mux29.IN3
ctrl_readRegA[1] => Mux30.IN3
ctrl_readRegA[1] => Mux31.IN3
ctrl_readRegA[2] => Mux0.IN2
ctrl_readRegA[2] => Mux1.IN2
ctrl_readRegA[2] => Mux2.IN2
ctrl_readRegA[2] => Mux3.IN2
ctrl_readRegA[2] => Mux4.IN2
ctrl_readRegA[2] => Mux5.IN2
ctrl_readRegA[2] => Mux6.IN2
ctrl_readRegA[2] => Mux7.IN2
ctrl_readRegA[2] => Mux8.IN2
ctrl_readRegA[2] => Mux9.IN2
ctrl_readRegA[2] => Mux10.IN2
ctrl_readRegA[2] => Mux11.IN2
ctrl_readRegA[2] => Mux12.IN2
ctrl_readRegA[2] => Mux13.IN2
ctrl_readRegA[2] => Mux14.IN2
ctrl_readRegA[2] => Mux15.IN2
ctrl_readRegA[2] => Mux16.IN2
ctrl_readRegA[2] => Mux17.IN2
ctrl_readRegA[2] => Mux18.IN2
ctrl_readRegA[2] => Mux19.IN2
ctrl_readRegA[2] => Mux20.IN2
ctrl_readRegA[2] => Mux21.IN2
ctrl_readRegA[2] => Mux22.IN2
ctrl_readRegA[2] => Mux23.IN2
ctrl_readRegA[2] => Mux24.IN2
ctrl_readRegA[2] => Mux25.IN2
ctrl_readRegA[2] => Mux26.IN2
ctrl_readRegA[2] => Mux27.IN2
ctrl_readRegA[2] => Mux28.IN2
ctrl_readRegA[2] => Mux29.IN2
ctrl_readRegA[2] => Mux30.IN2
ctrl_readRegA[2] => Mux31.IN2
ctrl_readRegA[3] => Mux0.IN1
ctrl_readRegA[3] => Mux1.IN1
ctrl_readRegA[3] => Mux2.IN1
ctrl_readRegA[3] => Mux3.IN1
ctrl_readRegA[3] => Mux4.IN1
ctrl_readRegA[3] => Mux5.IN1
ctrl_readRegA[3] => Mux6.IN1
ctrl_readRegA[3] => Mux7.IN1
ctrl_readRegA[3] => Mux8.IN1
ctrl_readRegA[3] => Mux9.IN1
ctrl_readRegA[3] => Mux10.IN1
ctrl_readRegA[3] => Mux11.IN1
ctrl_readRegA[3] => Mux12.IN1
ctrl_readRegA[3] => Mux13.IN1
ctrl_readRegA[3] => Mux14.IN1
ctrl_readRegA[3] => Mux15.IN1
ctrl_readRegA[3] => Mux16.IN1
ctrl_readRegA[3] => Mux17.IN1
ctrl_readRegA[3] => Mux18.IN1
ctrl_readRegA[3] => Mux19.IN1
ctrl_readRegA[3] => Mux20.IN1
ctrl_readRegA[3] => Mux21.IN1
ctrl_readRegA[3] => Mux22.IN1
ctrl_readRegA[3] => Mux23.IN1
ctrl_readRegA[3] => Mux24.IN1
ctrl_readRegA[3] => Mux25.IN1
ctrl_readRegA[3] => Mux26.IN1
ctrl_readRegA[3] => Mux27.IN1
ctrl_readRegA[3] => Mux28.IN1
ctrl_readRegA[3] => Mux29.IN1
ctrl_readRegA[3] => Mux30.IN1
ctrl_readRegA[3] => Mux31.IN1
ctrl_readRegA[4] => Mux0.IN0
ctrl_readRegA[4] => Mux1.IN0
ctrl_readRegA[4] => Mux2.IN0
ctrl_readRegA[4] => Mux3.IN0
ctrl_readRegA[4] => Mux4.IN0
ctrl_readRegA[4] => Mux5.IN0
ctrl_readRegA[4] => Mux6.IN0
ctrl_readRegA[4] => Mux7.IN0
ctrl_readRegA[4] => Mux8.IN0
ctrl_readRegA[4] => Mux9.IN0
ctrl_readRegA[4] => Mux10.IN0
ctrl_readRegA[4] => Mux11.IN0
ctrl_readRegA[4] => Mux12.IN0
ctrl_readRegA[4] => Mux13.IN0
ctrl_readRegA[4] => Mux14.IN0
ctrl_readRegA[4] => Mux15.IN0
ctrl_readRegA[4] => Mux16.IN0
ctrl_readRegA[4] => Mux17.IN0
ctrl_readRegA[4] => Mux18.IN0
ctrl_readRegA[4] => Mux19.IN0
ctrl_readRegA[4] => Mux20.IN0
ctrl_readRegA[4] => Mux21.IN0
ctrl_readRegA[4] => Mux22.IN0
ctrl_readRegA[4] => Mux23.IN0
ctrl_readRegA[4] => Mux24.IN0
ctrl_readRegA[4] => Mux25.IN0
ctrl_readRegA[4] => Mux26.IN0
ctrl_readRegA[4] => Mux27.IN0
ctrl_readRegA[4] => Mux28.IN0
ctrl_readRegA[4] => Mux29.IN0
ctrl_readRegA[4] => Mux30.IN0
ctrl_readRegA[4] => Mux31.IN0
ctrl_readRegB[0] => Mux32.IN4
ctrl_readRegB[0] => Mux33.IN4
ctrl_readRegB[0] => Mux34.IN4
ctrl_readRegB[0] => Mux35.IN4
ctrl_readRegB[0] => Mux36.IN4
ctrl_readRegB[0] => Mux37.IN4
ctrl_readRegB[0] => Mux38.IN4
ctrl_readRegB[0] => Mux39.IN4
ctrl_readRegB[0] => Mux40.IN4
ctrl_readRegB[0] => Mux41.IN4
ctrl_readRegB[0] => Mux42.IN4
ctrl_readRegB[0] => Mux43.IN4
ctrl_readRegB[0] => Mux44.IN4
ctrl_readRegB[0] => Mux45.IN4
ctrl_readRegB[0] => Mux46.IN4
ctrl_readRegB[0] => Mux47.IN4
ctrl_readRegB[0] => Mux48.IN4
ctrl_readRegB[0] => Mux49.IN4
ctrl_readRegB[0] => Mux50.IN4
ctrl_readRegB[0] => Mux51.IN4
ctrl_readRegB[0] => Mux52.IN4
ctrl_readRegB[0] => Mux53.IN4
ctrl_readRegB[0] => Mux54.IN4
ctrl_readRegB[0] => Mux55.IN4
ctrl_readRegB[0] => Mux56.IN4
ctrl_readRegB[0] => Mux57.IN4
ctrl_readRegB[0] => Mux58.IN4
ctrl_readRegB[0] => Mux59.IN4
ctrl_readRegB[0] => Mux60.IN4
ctrl_readRegB[0] => Mux61.IN4
ctrl_readRegB[0] => Mux62.IN4
ctrl_readRegB[0] => Mux63.IN4
ctrl_readRegB[1] => Mux32.IN3
ctrl_readRegB[1] => Mux33.IN3
ctrl_readRegB[1] => Mux34.IN3
ctrl_readRegB[1] => Mux35.IN3
ctrl_readRegB[1] => Mux36.IN3
ctrl_readRegB[1] => Mux37.IN3
ctrl_readRegB[1] => Mux38.IN3
ctrl_readRegB[1] => Mux39.IN3
ctrl_readRegB[1] => Mux40.IN3
ctrl_readRegB[1] => Mux41.IN3
ctrl_readRegB[1] => Mux42.IN3
ctrl_readRegB[1] => Mux43.IN3
ctrl_readRegB[1] => Mux44.IN3
ctrl_readRegB[1] => Mux45.IN3
ctrl_readRegB[1] => Mux46.IN3
ctrl_readRegB[1] => Mux47.IN3
ctrl_readRegB[1] => Mux48.IN3
ctrl_readRegB[1] => Mux49.IN3
ctrl_readRegB[1] => Mux50.IN3
ctrl_readRegB[1] => Mux51.IN3
ctrl_readRegB[1] => Mux52.IN3
ctrl_readRegB[1] => Mux53.IN3
ctrl_readRegB[1] => Mux54.IN3
ctrl_readRegB[1] => Mux55.IN3
ctrl_readRegB[1] => Mux56.IN3
ctrl_readRegB[1] => Mux57.IN3
ctrl_readRegB[1] => Mux58.IN3
ctrl_readRegB[1] => Mux59.IN3
ctrl_readRegB[1] => Mux60.IN3
ctrl_readRegB[1] => Mux61.IN3
ctrl_readRegB[1] => Mux62.IN3
ctrl_readRegB[1] => Mux63.IN3
ctrl_readRegB[2] => Mux32.IN2
ctrl_readRegB[2] => Mux33.IN2
ctrl_readRegB[2] => Mux34.IN2
ctrl_readRegB[2] => Mux35.IN2
ctrl_readRegB[2] => Mux36.IN2
ctrl_readRegB[2] => Mux37.IN2
ctrl_readRegB[2] => Mux38.IN2
ctrl_readRegB[2] => Mux39.IN2
ctrl_readRegB[2] => Mux40.IN2
ctrl_readRegB[2] => Mux41.IN2
ctrl_readRegB[2] => Mux42.IN2
ctrl_readRegB[2] => Mux43.IN2
ctrl_readRegB[2] => Mux44.IN2
ctrl_readRegB[2] => Mux45.IN2
ctrl_readRegB[2] => Mux46.IN2
ctrl_readRegB[2] => Mux47.IN2
ctrl_readRegB[2] => Mux48.IN2
ctrl_readRegB[2] => Mux49.IN2
ctrl_readRegB[2] => Mux50.IN2
ctrl_readRegB[2] => Mux51.IN2
ctrl_readRegB[2] => Mux52.IN2
ctrl_readRegB[2] => Mux53.IN2
ctrl_readRegB[2] => Mux54.IN2
ctrl_readRegB[2] => Mux55.IN2
ctrl_readRegB[2] => Mux56.IN2
ctrl_readRegB[2] => Mux57.IN2
ctrl_readRegB[2] => Mux58.IN2
ctrl_readRegB[2] => Mux59.IN2
ctrl_readRegB[2] => Mux60.IN2
ctrl_readRegB[2] => Mux61.IN2
ctrl_readRegB[2] => Mux62.IN2
ctrl_readRegB[2] => Mux63.IN2
ctrl_readRegB[3] => Mux32.IN1
ctrl_readRegB[3] => Mux33.IN1
ctrl_readRegB[3] => Mux34.IN1
ctrl_readRegB[3] => Mux35.IN1
ctrl_readRegB[3] => Mux36.IN1
ctrl_readRegB[3] => Mux37.IN1
ctrl_readRegB[3] => Mux38.IN1
ctrl_readRegB[3] => Mux39.IN1
ctrl_readRegB[3] => Mux40.IN1
ctrl_readRegB[3] => Mux41.IN1
ctrl_readRegB[3] => Mux42.IN1
ctrl_readRegB[3] => Mux43.IN1
ctrl_readRegB[3] => Mux44.IN1
ctrl_readRegB[3] => Mux45.IN1
ctrl_readRegB[3] => Mux46.IN1
ctrl_readRegB[3] => Mux47.IN1
ctrl_readRegB[3] => Mux48.IN1
ctrl_readRegB[3] => Mux49.IN1
ctrl_readRegB[3] => Mux50.IN1
ctrl_readRegB[3] => Mux51.IN1
ctrl_readRegB[3] => Mux52.IN1
ctrl_readRegB[3] => Mux53.IN1
ctrl_readRegB[3] => Mux54.IN1
ctrl_readRegB[3] => Mux55.IN1
ctrl_readRegB[3] => Mux56.IN1
ctrl_readRegB[3] => Mux57.IN1
ctrl_readRegB[3] => Mux58.IN1
ctrl_readRegB[3] => Mux59.IN1
ctrl_readRegB[3] => Mux60.IN1
ctrl_readRegB[3] => Mux61.IN1
ctrl_readRegB[3] => Mux62.IN1
ctrl_readRegB[3] => Mux63.IN1
ctrl_readRegB[4] => Mux32.IN0
ctrl_readRegB[4] => Mux33.IN0
ctrl_readRegB[4] => Mux34.IN0
ctrl_readRegB[4] => Mux35.IN0
ctrl_readRegB[4] => Mux36.IN0
ctrl_readRegB[4] => Mux37.IN0
ctrl_readRegB[4] => Mux38.IN0
ctrl_readRegB[4] => Mux39.IN0
ctrl_readRegB[4] => Mux40.IN0
ctrl_readRegB[4] => Mux41.IN0
ctrl_readRegB[4] => Mux42.IN0
ctrl_readRegB[4] => Mux43.IN0
ctrl_readRegB[4] => Mux44.IN0
ctrl_readRegB[4] => Mux45.IN0
ctrl_readRegB[4] => Mux46.IN0
ctrl_readRegB[4] => Mux47.IN0
ctrl_readRegB[4] => Mux48.IN0
ctrl_readRegB[4] => Mux49.IN0
ctrl_readRegB[4] => Mux50.IN0
ctrl_readRegB[4] => Mux51.IN0
ctrl_readRegB[4] => Mux52.IN0
ctrl_readRegB[4] => Mux53.IN0
ctrl_readRegB[4] => Mux54.IN0
ctrl_readRegB[4] => Mux55.IN0
ctrl_readRegB[4] => Mux56.IN0
ctrl_readRegB[4] => Mux57.IN0
ctrl_readRegB[4] => Mux58.IN0
ctrl_readRegB[4] => Mux59.IN0
ctrl_readRegB[4] => Mux60.IN0
ctrl_readRegB[4] => Mux61.IN0
ctrl_readRegB[4] => Mux62.IN0
ctrl_readRegB[4] => Mux63.IN0
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_readRegA[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|pong|regfile:regfile_inst|my_dffe:ce_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst
clock => clock.IN32
reset => reset.IN32
address_imem[0] <= pc_out[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= pc_out[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= pc_out[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= pc_out[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= pc_out[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= pc_out[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= pc_out[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= pc_out[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= pc_out[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= pc_out[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= pc_out[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= pc_out[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => imm_ext[0].IN1
q_imem[1] => imm_ext[1].IN1
q_imem[2] => t_ext[2].IN1
q_imem[3] => t_ext[3].IN1
q_imem[4] => t_ext[4].IN1
q_imem[5] => t_ext[5].IN1
q_imem[6] => t_ext[6].IN1
q_imem[7] => imm_ext[7].IN2
q_imem[8] => imm_ext[8].IN2
q_imem[9] => imm_ext[9].IN2
q_imem[10] => imm_ext[10].IN2
q_imem[11] => imm_ext[11].IN2
q_imem[12] => imm_ext[12].IN1
q_imem[13] => imm_ext[13].IN1
q_imem[14] => imm_ext[14].IN1
q_imem[15] => imm_ext[15].IN1
q_imem[16] => t_ext[16].IN16
q_imem[17] => pc_in.DATAB
q_imem[17] => data_writeReg.DATAB
q_imem[17] => ctrl_readRegA.DATAA
q_imem[17] => ctrl_readRegB.DATAB
q_imem[18] => pc_in.DATAB
q_imem[18] => data_writeReg.DATAB
q_imem[18] => ctrl_readRegA.DATAA
q_imem[18] => ctrl_readRegB.DATAB
q_imem[19] => pc_in.DATAB
q_imem[19] => data_writeReg.DATAB
q_imem[19] => ctrl_readRegA.DATAA
q_imem[19] => ctrl_readRegB.DATAB
q_imem[20] => pc_in.DATAB
q_imem[20] => data_writeReg.DATAB
q_imem[20] => ctrl_readRegA.DATAA
q_imem[20] => ctrl_readRegB.DATAB
q_imem[21] => pc_in.DATAB
q_imem[21] => data_writeReg.DATAB
q_imem[21] => ctrl_readRegA.DATAA
q_imem[21] => ctrl_readRegB.DATAB
q_imem[22] => ctrl_readRegA.DATAB
q_imem[22] => ctrl_readRegB.DATAB
q_imem[22] => ctrl_writeReg.DATAA
q_imem[22] => pc_in.DATAB
q_imem[22] => data_writeReg.DATAB
q_imem[23] => ctrl_readRegA.DATAB
q_imem[23] => ctrl_readRegB.DATAB
q_imem[23] => ctrl_writeReg.DATAA
q_imem[23] => pc_in.DATAB
q_imem[23] => data_writeReg.DATAB
q_imem[24] => ctrl_readRegA.DATAB
q_imem[24] => ctrl_readRegB.DATAB
q_imem[24] => ctrl_writeReg.DATAA
q_imem[24] => pc_in.DATAB
q_imem[24] => data_writeReg.DATAB
q_imem[25] => ctrl_readRegA.DATAB
q_imem[25] => ctrl_readRegB.DATAB
q_imem[25] => ctrl_writeReg.DATAA
q_imem[25] => pc_in.DATAB
q_imem[25] => data_writeReg.DATAB
q_imem[26] => ctrl_readRegA.DATAB
q_imem[26] => ctrl_readRegB.DATAB
q_imem[26] => ctrl_writeReg.DATAA
q_imem[26] => pc_in.DATAB
q_imem[26] => data_writeReg.DATAB
q_imem[27] => opcode[0].IN1
q_imem[28] => opcode[1].IN1
q_imem[29] => opcode[2].IN1
q_imem[30] => opcode[3].IN1
q_imem[31] => opcode[4].IN1
address_dmem[0] <= alu:alu0.data_result
address_dmem[1] <= alu:alu0.data_result
address_dmem[2] <= alu:alu0.data_result
address_dmem[3] <= alu:alu0.data_result
address_dmem[4] <= alu:alu0.data_result
address_dmem[5] <= alu:alu0.data_result
address_dmem[6] <= alu:alu0.data_result
address_dmem[7] <= alu:alu0.data_result
address_dmem[8] <= alu:alu0.data_result
address_dmem[9] <= alu:alu0.data_result
address_dmem[10] <= alu:alu0.data_result
address_dmem[11] <= alu:alu0.data_result
data[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
wren <= opcode_decode:op0.port3
q_dmem[0] => wb_normal[0].DATAB
q_dmem[1] => wb_normal[1].DATAB
q_dmem[2] => wb_normal[2].DATAB
q_dmem[3] => wb_normal[3].DATAB
q_dmem[4] => wb_normal[4].DATAB
q_dmem[5] => wb_normal[5].DATAB
q_dmem[6] => wb_normal[6].DATAB
q_dmem[7] => wb_normal[7].DATAB
q_dmem[8] => wb_normal[8].DATAB
q_dmem[9] => wb_normal[9].DATAB
q_dmem[10] => wb_normal[10].DATAB
q_dmem[11] => wb_normal[11].DATAB
q_dmem[12] => wb_normal[12].DATAB
q_dmem[13] => wb_normal[13].DATAB
q_dmem[14] => wb_normal[14].DATAB
q_dmem[15] => wb_normal[15].DATAB
q_dmem[16] => wb_normal[16].DATAB
q_dmem[17] => wb_normal[17].DATAB
q_dmem[18] => wb_normal[18].DATAB
q_dmem[19] => wb_normal[19].DATAB
q_dmem[20] => wb_normal[20].DATAB
q_dmem[21] => wb_normal[21].DATAB
q_dmem[22] => wb_normal[22].DATAB
q_dmem[23] => wb_normal[23].DATAB
q_dmem[24] => wb_normal[24].DATAB
q_dmem[25] => wb_normal[25].DATAB
q_dmem[26] => wb_normal[26].DATAB
q_dmem[27] => wb_normal[27].DATAB
q_dmem[28] => wb_normal[28].DATAB
q_dmem[29] => wb_normal[29].DATAB
q_dmem[30] => wb_normal[30].DATAB
q_dmem[31] => wb_normal[31].DATAB
ctrl_writeEnable <= ctrl_writeEnable.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => alu_inA[0].IN1
data_readRegA[1] => alu_inA[1].IN1
data_readRegA[2] => alu_inA[2].IN1
data_readRegA[3] => alu_inA[3].IN1
data_readRegA[4] => alu_inA[4].IN1
data_readRegA[5] => alu_inA[5].IN1
data_readRegA[6] => alu_inA[6].IN1
data_readRegA[7] => alu_inA[7].IN1
data_readRegA[8] => alu_inA[8].IN1
data_readRegA[9] => alu_inA[9].IN1
data_readRegA[10] => alu_inA[10].IN1
data_readRegA[11] => alu_inA[11].IN1
data_readRegA[12] => alu_inA[12].IN1
data_readRegA[13] => alu_inA[13].IN1
data_readRegA[14] => alu_inA[14].IN1
data_readRegA[15] => alu_inA[15].IN1
data_readRegA[16] => alu_inA[16].IN1
data_readRegA[17] => alu_inA[17].IN1
data_readRegA[18] => alu_inA[18].IN1
data_readRegA[19] => alu_inA[19].IN1
data_readRegA[20] => alu_inA[20].IN1
data_readRegA[21] => alu_inA[21].IN1
data_readRegA[22] => alu_inA[22].IN1
data_readRegA[23] => alu_inA[23].IN1
data_readRegA[24] => alu_inA[24].IN1
data_readRegA[25] => alu_inA[25].IN1
data_readRegA[26] => alu_inA[26].IN1
data_readRegA[27] => alu_inA[27].IN1
data_readRegA[28] => alu_inA[28].IN1
data_readRegA[29] => alu_inA[29].IN1
data_readRegA[30] => alu_inA[30].IN1
data_readRegA[31] => alu_inA[31].IN1
data_readRegB[0] => pc_in.DATAB
data_readRegB[0] => comb.DATAA
data_readRegB[0] => data[0].DATAIN
data_readRegB[1] => pc_in.DATAB
data_readRegB[1] => comb.DATAA
data_readRegB[1] => data[1].DATAIN
data_readRegB[2] => pc_in.DATAB
data_readRegB[2] => comb.DATAA
data_readRegB[2] => data[2].DATAIN
data_readRegB[3] => pc_in.DATAB
data_readRegB[3] => comb.DATAA
data_readRegB[3] => data[3].DATAIN
data_readRegB[4] => pc_in.DATAB
data_readRegB[4] => comb.DATAA
data_readRegB[4] => data[4].DATAIN
data_readRegB[5] => pc_in.DATAB
data_readRegB[5] => comb.DATAA
data_readRegB[5] => data[5].DATAIN
data_readRegB[6] => pc_in.DATAB
data_readRegB[6] => comb.DATAA
data_readRegB[6] => data[6].DATAIN
data_readRegB[7] => pc_in.DATAB
data_readRegB[7] => comb.DATAA
data_readRegB[7] => data[7].DATAIN
data_readRegB[8] => pc_in.DATAB
data_readRegB[8] => comb.DATAA
data_readRegB[8] => data[8].DATAIN
data_readRegB[9] => pc_in.DATAB
data_readRegB[9] => comb.DATAA
data_readRegB[9] => data[9].DATAIN
data_readRegB[10] => pc_in.DATAB
data_readRegB[10] => comb.DATAA
data_readRegB[10] => data[10].DATAIN
data_readRegB[11] => pc_in.DATAB
data_readRegB[11] => comb.DATAA
data_readRegB[11] => data[11].DATAIN
data_readRegB[12] => pc_in.DATAB
data_readRegB[12] => comb.DATAA
data_readRegB[12] => data[12].DATAIN
data_readRegB[13] => pc_in.DATAB
data_readRegB[13] => comb.DATAA
data_readRegB[13] => data[13].DATAIN
data_readRegB[14] => pc_in.DATAB
data_readRegB[14] => comb.DATAA
data_readRegB[14] => data[14].DATAIN
data_readRegB[15] => pc_in.DATAB
data_readRegB[15] => comb.DATAA
data_readRegB[15] => data[15].DATAIN
data_readRegB[16] => pc_in.DATAB
data_readRegB[16] => comb.DATAA
data_readRegB[16] => data[16].DATAIN
data_readRegB[17] => pc_in.DATAB
data_readRegB[17] => comb.DATAA
data_readRegB[17] => data[17].DATAIN
data_readRegB[18] => pc_in.DATAB
data_readRegB[18] => comb.DATAA
data_readRegB[18] => data[18].DATAIN
data_readRegB[19] => pc_in.DATAB
data_readRegB[19] => comb.DATAA
data_readRegB[19] => data[19].DATAIN
data_readRegB[20] => pc_in.DATAB
data_readRegB[20] => comb.DATAA
data_readRegB[20] => data[20].DATAIN
data_readRegB[21] => pc_in.DATAB
data_readRegB[21] => comb.DATAA
data_readRegB[21] => data[21].DATAIN
data_readRegB[22] => pc_in.DATAB
data_readRegB[22] => comb.DATAA
data_readRegB[22] => data[22].DATAIN
data_readRegB[23] => pc_in.DATAB
data_readRegB[23] => comb.DATAA
data_readRegB[23] => data[23].DATAIN
data_readRegB[24] => pc_in.DATAB
data_readRegB[24] => comb.DATAA
data_readRegB[24] => data[24].DATAIN
data_readRegB[25] => pc_in.DATAB
data_readRegB[25] => comb.DATAA
data_readRegB[25] => data[25].DATAIN
data_readRegB[26] => pc_in.DATAB
data_readRegB[26] => comb.DATAA
data_readRegB[26] => data[26].DATAIN
data_readRegB[27] => pc_in.DATAB
data_readRegB[27] => comb.DATAA
data_readRegB[27] => data[27].DATAIN
data_readRegB[28] => pc_in.DATAB
data_readRegB[28] => comb.DATAA
data_readRegB[28] => data[28].DATAIN
data_readRegB[29] => pc_in.DATAB
data_readRegB[29] => comb.DATAA
data_readRegB[29] => data[29].DATAIN
data_readRegB[30] => pc_in.DATAB
data_readRegB[30] => comb.DATAA
data_readRegB[30] => data[30].DATAIN
data_readRegB[31] => pc_in.DATAB
data_readRegB[31] => comb.DATAA
data_readRegB[31] => data[31].DATAIN


|pong|processor:cpu_inst|my_dffe:pc_reg[0].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[1].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[2].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[3].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[4].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[5].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[6].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[7].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[8].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[9].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[10].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[11].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[12].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[13].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[14].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[15].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[16].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[17].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[18].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[19].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[20].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[21].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[22].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[23].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[24].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[25].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[26].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[27].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[28].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[29].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[30].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|my_dffe:pc_reg[31].pc_ff
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|pong|processor:cpu_inst|opcode_decode:op0
opcode[0] => is_addi.IN1
opcode[0] => is_sw.IN1
opcode[0] => is_j.IN1
opcode[0] => is_jal.IN1
opcode[0] => is_setx.IN1
opcode[0] => is_beq.IN1
opcode[0] => is_R.IN1
opcode[0] => is_lw.IN1
opcode[0] => is_bne.IN1
opcode[0] => is_blt.IN1
opcode[0] => is_jr.IN1
opcode[0] => is_bex.IN1
opcode[1] => is_sw.IN1
opcode[1] => is_bne.IN1
opcode[1] => is_bex.IN1
opcode[1] => is_R.IN1
opcode[1] => is_addi.IN1
opcode[1] => is_lw.IN1
opcode[1] => is_setx.IN1
opcode[2] => is_addi.IN1
opcode[2] => is_bex.IN1
opcode[2] => is_R.IN1
opcode[2] => is_lw.IN1
opcode[3] => is_lw.IN0
opcode[3] => is_R.IN0
opcode[3] => is_bex.IN0
opcode[4] => is_bex.IN1
opcode[4] => is_R.IN1
opcode[4] => is_lw.IN1
is_R <= is_R.DB_MAX_OUTPUT_PORT_TYPE
is_addi <= is_addi.DB_MAX_OUTPUT_PORT_TYPE
is_sw <= is_sw.DB_MAX_OUTPUT_PORT_TYPE
is_lw <= is_lw.DB_MAX_OUTPUT_PORT_TYPE
is_bne <= is_bne.DB_MAX_OUTPUT_PORT_TYPE
is_blt <= is_blt.DB_MAX_OUTPUT_PORT_TYPE
is_j <= is_j.DB_MAX_OUTPUT_PORT_TYPE
is_jal <= is_jal.DB_MAX_OUTPUT_PORT_TYPE
is_jr <= is_jr.DB_MAX_OUTPUT_PORT_TYPE
is_bex <= is_bex.DB_MAX_OUTPUT_PORT_TYPE
is_setx <= is_setx.DB_MAX_OUTPUT_PORT_TYPE
is_beq <= is_beq.DB_MAX_OUTPUT_PORT_TYPE


|pong|processor:cpu_inst|alu:alu_compute_branch
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN32
data_operandA[0] => Add1.IN64
data_operandA[0] => R.IN0
data_operandA[0] => R.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN31
data_operandA[1] => Add1.IN63
data_operandA[1] => R.IN0
data_operandA[1] => R.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN30
data_operandA[2] => Add1.IN62
data_operandA[2] => R.IN0
data_operandA[2] => R.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN29
data_operandA[3] => Add1.IN61
data_operandA[3] => R.IN0
data_operandA[3] => R.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN28
data_operandA[4] => Add1.IN60
data_operandA[4] => R.IN0
data_operandA[4] => R.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN27
data_operandA[5] => Add1.IN59
data_operandA[5] => R.IN0
data_operandA[5] => R.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN26
data_operandA[6] => Add1.IN58
data_operandA[6] => R.IN0
data_operandA[6] => R.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN25
data_operandA[7] => Add1.IN57
data_operandA[7] => R.IN0
data_operandA[7] => R.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN24
data_operandA[8] => Add1.IN56
data_operandA[8] => R.IN0
data_operandA[8] => R.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN23
data_operandA[9] => Add1.IN55
data_operandA[9] => R.IN0
data_operandA[9] => R.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN22
data_operandA[10] => Add1.IN54
data_operandA[10] => R.IN0
data_operandA[10] => R.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN21
data_operandA[11] => Add1.IN53
data_operandA[11] => R.IN0
data_operandA[11] => R.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN20
data_operandA[12] => Add1.IN52
data_operandA[12] => R.IN0
data_operandA[12] => R.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN19
data_operandA[13] => Add1.IN51
data_operandA[13] => R.IN0
data_operandA[13] => R.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN18
data_operandA[14] => Add1.IN50
data_operandA[14] => R.IN0
data_operandA[14] => R.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN17
data_operandA[15] => Add1.IN49
data_operandA[15] => R.IN0
data_operandA[15] => R.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN16
data_operandA[16] => Add1.IN48
data_operandA[16] => R.IN0
data_operandA[16] => R.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN15
data_operandA[17] => Add1.IN47
data_operandA[17] => R.IN0
data_operandA[17] => R.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN14
data_operandA[18] => Add1.IN46
data_operandA[18] => R.IN0
data_operandA[18] => R.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN13
data_operandA[19] => Add1.IN45
data_operandA[19] => R.IN0
data_operandA[19] => R.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN12
data_operandA[20] => Add1.IN44
data_operandA[20] => R.IN0
data_operandA[20] => R.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN11
data_operandA[21] => Add1.IN43
data_operandA[21] => R.IN0
data_operandA[21] => R.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN10
data_operandA[22] => Add1.IN42
data_operandA[22] => R.IN0
data_operandA[22] => R.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN9
data_operandA[23] => Add1.IN41
data_operandA[23] => R.IN0
data_operandA[23] => R.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN8
data_operandA[24] => Add1.IN40
data_operandA[24] => R.IN0
data_operandA[24] => R.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN7
data_operandA[25] => Add1.IN39
data_operandA[25] => R.IN0
data_operandA[25] => R.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN6
data_operandA[26] => Add1.IN38
data_operandA[26] => R.IN0
data_operandA[26] => R.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN5
data_operandA[27] => Add1.IN37
data_operandA[27] => R.IN0
data_operandA[27] => R.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN4
data_operandA[28] => Add1.IN36
data_operandA[28] => R.IN0
data_operandA[28] => R.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN3
data_operandA[29] => Add1.IN35
data_operandA[29] => R.IN0
data_operandA[29] => R.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN2
data_operandA[30] => Add1.IN34
data_operandA[30] => R.IN0
data_operandA[30] => R.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN1
data_operandA[31] => ofl.IN1
data_operandA[31] => Add1.IN33
data_operandA[31] => ofl.IN0
data_operandA[31] => ofl.IN1
data_operandA[31] => R.IN0
data_operandA[31] => R.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => Add0.IN64
data_operandB[0] => R.IN1
data_operandB[0] => R.IN1
data_operandB[0] => Add1.IN32
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => Add0.IN63
data_operandB[1] => R.IN1
data_operandB[1] => R.IN1
data_operandB[1] => Add1.IN31
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => Add0.IN62
data_operandB[2] => R.IN1
data_operandB[2] => R.IN1
data_operandB[2] => Add1.IN30
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => Add0.IN61
data_operandB[3] => R.IN1
data_operandB[3] => R.IN1
data_operandB[3] => Add1.IN29
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => Add0.IN60
data_operandB[4] => R.IN1
data_operandB[4] => R.IN1
data_operandB[4] => Add1.IN28
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => Add0.IN59
data_operandB[5] => R.IN1
data_operandB[5] => R.IN1
data_operandB[5] => Add1.IN27
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => Add0.IN58
data_operandB[6] => R.IN1
data_operandB[6] => R.IN1
data_operandB[6] => Add1.IN26
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => Add0.IN57
data_operandB[7] => R.IN1
data_operandB[7] => R.IN1
data_operandB[7] => Add1.IN25
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => Add0.IN56
data_operandB[8] => R.IN1
data_operandB[8] => R.IN1
data_operandB[8] => Add1.IN24
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => Add0.IN55
data_operandB[9] => R.IN1
data_operandB[9] => R.IN1
data_operandB[9] => Add1.IN23
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => Add0.IN54
data_operandB[10] => R.IN1
data_operandB[10] => R.IN1
data_operandB[10] => Add1.IN22
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => Add0.IN53
data_operandB[11] => R.IN1
data_operandB[11] => R.IN1
data_operandB[11] => Add1.IN21
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => Add0.IN52
data_operandB[12] => R.IN1
data_operandB[12] => R.IN1
data_operandB[12] => Add1.IN20
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => Add0.IN51
data_operandB[13] => R.IN1
data_operandB[13] => R.IN1
data_operandB[13] => Add1.IN19
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => Add0.IN50
data_operandB[14] => R.IN1
data_operandB[14] => R.IN1
data_operandB[14] => Add1.IN18
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => Add0.IN49
data_operandB[15] => R.IN1
data_operandB[15] => R.IN1
data_operandB[15] => Add1.IN17
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => Add0.IN48
data_operandB[16] => R.IN1
data_operandB[16] => R.IN1
data_operandB[16] => Add1.IN16
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => Add0.IN47
data_operandB[17] => R.IN1
data_operandB[17] => R.IN1
data_operandB[17] => Add1.IN15
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => Add0.IN46
data_operandB[18] => R.IN1
data_operandB[18] => R.IN1
data_operandB[18] => Add1.IN14
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => Add0.IN45
data_operandB[19] => R.IN1
data_operandB[19] => R.IN1
data_operandB[19] => Add1.IN13
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => Add0.IN44
data_operandB[20] => R.IN1
data_operandB[20] => R.IN1
data_operandB[20] => Add1.IN12
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => Add0.IN43
data_operandB[21] => R.IN1
data_operandB[21] => R.IN1
data_operandB[21] => Add1.IN11
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => Add0.IN42
data_operandB[22] => R.IN1
data_operandB[22] => R.IN1
data_operandB[22] => Add1.IN10
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => Add0.IN41
data_operandB[23] => R.IN1
data_operandB[23] => R.IN1
data_operandB[23] => Add1.IN9
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => Add0.IN40
data_operandB[24] => R.IN1
data_operandB[24] => R.IN1
data_operandB[24] => Add1.IN8
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => Add0.IN39
data_operandB[25] => R.IN1
data_operandB[25] => R.IN1
data_operandB[25] => Add1.IN7
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => Add0.IN38
data_operandB[26] => R.IN1
data_operandB[26] => R.IN1
data_operandB[26] => Add1.IN6
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => Add0.IN37
data_operandB[27] => R.IN1
data_operandB[27] => R.IN1
data_operandB[27] => Add1.IN5
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => Add0.IN36
data_operandB[28] => R.IN1
data_operandB[28] => R.IN1
data_operandB[28] => Add1.IN4
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => Add0.IN35
data_operandB[29] => R.IN1
data_operandB[29] => R.IN1
data_operandB[29] => Add1.IN3
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => Add0.IN34
data_operandB[30] => R.IN1
data_operandB[30] => R.IN1
data_operandB[30] => Add1.IN2
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => Add0.IN33
data_operandB[31] => ofl.IN1
data_operandB[31] => R.IN1
data_operandB[31] => R.IN1
data_operandB[31] => Add1.IN1
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isEqualTo <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Selector32.DB_MAX_OUTPUT_PORT_TYPE


|pong|processor:cpu_inst|alu:alu_pc
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN32
data_operandA[0] => Add1.IN64
data_operandA[0] => R.IN0
data_operandA[0] => R.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN31
data_operandA[1] => Add1.IN63
data_operandA[1] => R.IN0
data_operandA[1] => R.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN30
data_operandA[2] => Add1.IN62
data_operandA[2] => R.IN0
data_operandA[2] => R.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN29
data_operandA[3] => Add1.IN61
data_operandA[3] => R.IN0
data_operandA[3] => R.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN28
data_operandA[4] => Add1.IN60
data_operandA[4] => R.IN0
data_operandA[4] => R.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN27
data_operandA[5] => Add1.IN59
data_operandA[5] => R.IN0
data_operandA[5] => R.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN26
data_operandA[6] => Add1.IN58
data_operandA[6] => R.IN0
data_operandA[6] => R.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN25
data_operandA[7] => Add1.IN57
data_operandA[7] => R.IN0
data_operandA[7] => R.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN24
data_operandA[8] => Add1.IN56
data_operandA[8] => R.IN0
data_operandA[8] => R.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN23
data_operandA[9] => Add1.IN55
data_operandA[9] => R.IN0
data_operandA[9] => R.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN22
data_operandA[10] => Add1.IN54
data_operandA[10] => R.IN0
data_operandA[10] => R.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN21
data_operandA[11] => Add1.IN53
data_operandA[11] => R.IN0
data_operandA[11] => R.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN20
data_operandA[12] => Add1.IN52
data_operandA[12] => R.IN0
data_operandA[12] => R.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN19
data_operandA[13] => Add1.IN51
data_operandA[13] => R.IN0
data_operandA[13] => R.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN18
data_operandA[14] => Add1.IN50
data_operandA[14] => R.IN0
data_operandA[14] => R.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN17
data_operandA[15] => Add1.IN49
data_operandA[15] => R.IN0
data_operandA[15] => R.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN16
data_operandA[16] => Add1.IN48
data_operandA[16] => R.IN0
data_operandA[16] => R.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN15
data_operandA[17] => Add1.IN47
data_operandA[17] => R.IN0
data_operandA[17] => R.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN14
data_operandA[18] => Add1.IN46
data_operandA[18] => R.IN0
data_operandA[18] => R.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN13
data_operandA[19] => Add1.IN45
data_operandA[19] => R.IN0
data_operandA[19] => R.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN12
data_operandA[20] => Add1.IN44
data_operandA[20] => R.IN0
data_operandA[20] => R.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN11
data_operandA[21] => Add1.IN43
data_operandA[21] => R.IN0
data_operandA[21] => R.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN10
data_operandA[22] => Add1.IN42
data_operandA[22] => R.IN0
data_operandA[22] => R.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN9
data_operandA[23] => Add1.IN41
data_operandA[23] => R.IN0
data_operandA[23] => R.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN8
data_operandA[24] => Add1.IN40
data_operandA[24] => R.IN0
data_operandA[24] => R.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN7
data_operandA[25] => Add1.IN39
data_operandA[25] => R.IN0
data_operandA[25] => R.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN6
data_operandA[26] => Add1.IN38
data_operandA[26] => R.IN0
data_operandA[26] => R.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN5
data_operandA[27] => Add1.IN37
data_operandA[27] => R.IN0
data_operandA[27] => R.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN4
data_operandA[28] => Add1.IN36
data_operandA[28] => R.IN0
data_operandA[28] => R.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN3
data_operandA[29] => Add1.IN35
data_operandA[29] => R.IN0
data_operandA[29] => R.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN2
data_operandA[30] => Add1.IN34
data_operandA[30] => R.IN0
data_operandA[30] => R.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN1
data_operandA[31] => ofl.IN1
data_operandA[31] => Add1.IN33
data_operandA[31] => ofl.IN0
data_operandA[31] => ofl.IN1
data_operandA[31] => R.IN0
data_operandA[31] => R.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => Add0.IN64
data_operandB[0] => R.IN1
data_operandB[0] => R.IN1
data_operandB[0] => Add1.IN32
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => Add0.IN63
data_operandB[1] => R.IN1
data_operandB[1] => R.IN1
data_operandB[1] => Add1.IN31
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => Add0.IN62
data_operandB[2] => R.IN1
data_operandB[2] => R.IN1
data_operandB[2] => Add1.IN30
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => Add0.IN61
data_operandB[3] => R.IN1
data_operandB[3] => R.IN1
data_operandB[3] => Add1.IN29
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => Add0.IN60
data_operandB[4] => R.IN1
data_operandB[4] => R.IN1
data_operandB[4] => Add1.IN28
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => Add0.IN59
data_operandB[5] => R.IN1
data_operandB[5] => R.IN1
data_operandB[5] => Add1.IN27
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => Add0.IN58
data_operandB[6] => R.IN1
data_operandB[6] => R.IN1
data_operandB[6] => Add1.IN26
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => Add0.IN57
data_operandB[7] => R.IN1
data_operandB[7] => R.IN1
data_operandB[7] => Add1.IN25
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => Add0.IN56
data_operandB[8] => R.IN1
data_operandB[8] => R.IN1
data_operandB[8] => Add1.IN24
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => Add0.IN55
data_operandB[9] => R.IN1
data_operandB[9] => R.IN1
data_operandB[9] => Add1.IN23
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => Add0.IN54
data_operandB[10] => R.IN1
data_operandB[10] => R.IN1
data_operandB[10] => Add1.IN22
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => Add0.IN53
data_operandB[11] => R.IN1
data_operandB[11] => R.IN1
data_operandB[11] => Add1.IN21
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => Add0.IN52
data_operandB[12] => R.IN1
data_operandB[12] => R.IN1
data_operandB[12] => Add1.IN20
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => Add0.IN51
data_operandB[13] => R.IN1
data_operandB[13] => R.IN1
data_operandB[13] => Add1.IN19
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => Add0.IN50
data_operandB[14] => R.IN1
data_operandB[14] => R.IN1
data_operandB[14] => Add1.IN18
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => Add0.IN49
data_operandB[15] => R.IN1
data_operandB[15] => R.IN1
data_operandB[15] => Add1.IN17
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => Add0.IN48
data_operandB[16] => R.IN1
data_operandB[16] => R.IN1
data_operandB[16] => Add1.IN16
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => Add0.IN47
data_operandB[17] => R.IN1
data_operandB[17] => R.IN1
data_operandB[17] => Add1.IN15
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => Add0.IN46
data_operandB[18] => R.IN1
data_operandB[18] => R.IN1
data_operandB[18] => Add1.IN14
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => Add0.IN45
data_operandB[19] => R.IN1
data_operandB[19] => R.IN1
data_operandB[19] => Add1.IN13
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => Add0.IN44
data_operandB[20] => R.IN1
data_operandB[20] => R.IN1
data_operandB[20] => Add1.IN12
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => Add0.IN43
data_operandB[21] => R.IN1
data_operandB[21] => R.IN1
data_operandB[21] => Add1.IN11
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => Add0.IN42
data_operandB[22] => R.IN1
data_operandB[22] => R.IN1
data_operandB[22] => Add1.IN10
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => Add0.IN41
data_operandB[23] => R.IN1
data_operandB[23] => R.IN1
data_operandB[23] => Add1.IN9
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => Add0.IN40
data_operandB[24] => R.IN1
data_operandB[24] => R.IN1
data_operandB[24] => Add1.IN8
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => Add0.IN39
data_operandB[25] => R.IN1
data_operandB[25] => R.IN1
data_operandB[25] => Add1.IN7
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => Add0.IN38
data_operandB[26] => R.IN1
data_operandB[26] => R.IN1
data_operandB[26] => Add1.IN6
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => Add0.IN37
data_operandB[27] => R.IN1
data_operandB[27] => R.IN1
data_operandB[27] => Add1.IN5
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => Add0.IN36
data_operandB[28] => R.IN1
data_operandB[28] => R.IN1
data_operandB[28] => Add1.IN4
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => Add0.IN35
data_operandB[29] => R.IN1
data_operandB[29] => R.IN1
data_operandB[29] => Add1.IN3
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => Add0.IN34
data_operandB[30] => R.IN1
data_operandB[30] => R.IN1
data_operandB[30] => Add1.IN2
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => Add0.IN33
data_operandB[31] => ofl.IN1
data_operandB[31] => R.IN1
data_operandB[31] => R.IN1
data_operandB[31] => Add1.IN1
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isEqualTo <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Selector32.DB_MAX_OUTPUT_PORT_TYPE


|pong|processor:cpu_inst|alu:alu0
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN32
data_operandA[0] => Add1.IN64
data_operandA[0] => R.IN0
data_operandA[0] => R.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN31
data_operandA[1] => Add1.IN63
data_operandA[1] => R.IN0
data_operandA[1] => R.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN30
data_operandA[2] => Add1.IN62
data_operandA[2] => R.IN0
data_operandA[2] => R.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN29
data_operandA[3] => Add1.IN61
data_operandA[3] => R.IN0
data_operandA[3] => R.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN28
data_operandA[4] => Add1.IN60
data_operandA[4] => R.IN0
data_operandA[4] => R.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN27
data_operandA[5] => Add1.IN59
data_operandA[5] => R.IN0
data_operandA[5] => R.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN26
data_operandA[6] => Add1.IN58
data_operandA[6] => R.IN0
data_operandA[6] => R.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN25
data_operandA[7] => Add1.IN57
data_operandA[7] => R.IN0
data_operandA[7] => R.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN24
data_operandA[8] => Add1.IN56
data_operandA[8] => R.IN0
data_operandA[8] => R.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN23
data_operandA[9] => Add1.IN55
data_operandA[9] => R.IN0
data_operandA[9] => R.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN22
data_operandA[10] => Add1.IN54
data_operandA[10] => R.IN0
data_operandA[10] => R.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN21
data_operandA[11] => Add1.IN53
data_operandA[11] => R.IN0
data_operandA[11] => R.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN20
data_operandA[12] => Add1.IN52
data_operandA[12] => R.IN0
data_operandA[12] => R.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN19
data_operandA[13] => Add1.IN51
data_operandA[13] => R.IN0
data_operandA[13] => R.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN18
data_operandA[14] => Add1.IN50
data_operandA[14] => R.IN0
data_operandA[14] => R.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN17
data_operandA[15] => Add1.IN49
data_operandA[15] => R.IN0
data_operandA[15] => R.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN16
data_operandA[16] => Add1.IN48
data_operandA[16] => R.IN0
data_operandA[16] => R.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN15
data_operandA[17] => Add1.IN47
data_operandA[17] => R.IN0
data_operandA[17] => R.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN14
data_operandA[18] => Add1.IN46
data_operandA[18] => R.IN0
data_operandA[18] => R.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN13
data_operandA[19] => Add1.IN45
data_operandA[19] => R.IN0
data_operandA[19] => R.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN12
data_operandA[20] => Add1.IN44
data_operandA[20] => R.IN0
data_operandA[20] => R.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN11
data_operandA[21] => Add1.IN43
data_operandA[21] => R.IN0
data_operandA[21] => R.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN10
data_operandA[22] => Add1.IN42
data_operandA[22] => R.IN0
data_operandA[22] => R.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN9
data_operandA[23] => Add1.IN41
data_operandA[23] => R.IN0
data_operandA[23] => R.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN8
data_operandA[24] => Add1.IN40
data_operandA[24] => R.IN0
data_operandA[24] => R.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN7
data_operandA[25] => Add1.IN39
data_operandA[25] => R.IN0
data_operandA[25] => R.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN6
data_operandA[26] => Add1.IN38
data_operandA[26] => R.IN0
data_operandA[26] => R.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN5
data_operandA[27] => Add1.IN37
data_operandA[27] => R.IN0
data_operandA[27] => R.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN4
data_operandA[28] => Add1.IN36
data_operandA[28] => R.IN0
data_operandA[28] => R.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN3
data_operandA[29] => Add1.IN35
data_operandA[29] => R.IN0
data_operandA[29] => R.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN2
data_operandA[30] => Add1.IN34
data_operandA[30] => R.IN0
data_operandA[30] => R.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN1
data_operandA[31] => ofl.IN1
data_operandA[31] => Add1.IN33
data_operandA[31] => ofl.IN0
data_operandA[31] => ofl.IN1
data_operandA[31] => R.IN0
data_operandA[31] => R.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => Add0.IN64
data_operandB[0] => R.IN1
data_operandB[0] => R.IN1
data_operandB[0] => Add1.IN32
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => Add0.IN63
data_operandB[1] => R.IN1
data_operandB[1] => R.IN1
data_operandB[1] => Add1.IN31
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => Add0.IN62
data_operandB[2] => R.IN1
data_operandB[2] => R.IN1
data_operandB[2] => Add1.IN30
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => Add0.IN61
data_operandB[3] => R.IN1
data_operandB[3] => R.IN1
data_operandB[3] => Add1.IN29
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => Add0.IN60
data_operandB[4] => R.IN1
data_operandB[4] => R.IN1
data_operandB[4] => Add1.IN28
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => Add0.IN59
data_operandB[5] => R.IN1
data_operandB[5] => R.IN1
data_operandB[5] => Add1.IN27
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => Add0.IN58
data_operandB[6] => R.IN1
data_operandB[6] => R.IN1
data_operandB[6] => Add1.IN26
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => Add0.IN57
data_operandB[7] => R.IN1
data_operandB[7] => R.IN1
data_operandB[7] => Add1.IN25
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => Add0.IN56
data_operandB[8] => R.IN1
data_operandB[8] => R.IN1
data_operandB[8] => Add1.IN24
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => Add0.IN55
data_operandB[9] => R.IN1
data_operandB[9] => R.IN1
data_operandB[9] => Add1.IN23
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => Add0.IN54
data_operandB[10] => R.IN1
data_operandB[10] => R.IN1
data_operandB[10] => Add1.IN22
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => Add0.IN53
data_operandB[11] => R.IN1
data_operandB[11] => R.IN1
data_operandB[11] => Add1.IN21
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => Add0.IN52
data_operandB[12] => R.IN1
data_operandB[12] => R.IN1
data_operandB[12] => Add1.IN20
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => Add0.IN51
data_operandB[13] => R.IN1
data_operandB[13] => R.IN1
data_operandB[13] => Add1.IN19
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => Add0.IN50
data_operandB[14] => R.IN1
data_operandB[14] => R.IN1
data_operandB[14] => Add1.IN18
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => Add0.IN49
data_operandB[15] => R.IN1
data_operandB[15] => R.IN1
data_operandB[15] => Add1.IN17
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => Add0.IN48
data_operandB[16] => R.IN1
data_operandB[16] => R.IN1
data_operandB[16] => Add1.IN16
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => Add0.IN47
data_operandB[17] => R.IN1
data_operandB[17] => R.IN1
data_operandB[17] => Add1.IN15
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => Add0.IN46
data_operandB[18] => R.IN1
data_operandB[18] => R.IN1
data_operandB[18] => Add1.IN14
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => Add0.IN45
data_operandB[19] => R.IN1
data_operandB[19] => R.IN1
data_operandB[19] => Add1.IN13
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => Add0.IN44
data_operandB[20] => R.IN1
data_operandB[20] => R.IN1
data_operandB[20] => Add1.IN12
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => Add0.IN43
data_operandB[21] => R.IN1
data_operandB[21] => R.IN1
data_operandB[21] => Add1.IN11
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => Add0.IN42
data_operandB[22] => R.IN1
data_operandB[22] => R.IN1
data_operandB[22] => Add1.IN10
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => Add0.IN41
data_operandB[23] => R.IN1
data_operandB[23] => R.IN1
data_operandB[23] => Add1.IN9
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => Add0.IN40
data_operandB[24] => R.IN1
data_operandB[24] => R.IN1
data_operandB[24] => Add1.IN8
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => Add0.IN39
data_operandB[25] => R.IN1
data_operandB[25] => R.IN1
data_operandB[25] => Add1.IN7
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => Add0.IN38
data_operandB[26] => R.IN1
data_operandB[26] => R.IN1
data_operandB[26] => Add1.IN6
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => Add0.IN37
data_operandB[27] => R.IN1
data_operandB[27] => R.IN1
data_operandB[27] => Add1.IN5
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => Add0.IN36
data_operandB[28] => R.IN1
data_operandB[28] => R.IN1
data_operandB[28] => Add1.IN4
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => Add0.IN35
data_operandB[29] => R.IN1
data_operandB[29] => R.IN1
data_operandB[29] => Add1.IN3
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => Add0.IN34
data_operandB[30] => R.IN1
data_operandB[30] => R.IN1
data_operandB[30] => Add1.IN2
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => Add0.IN33
data_operandB[31] => ofl.IN1
data_operandB[31] => R.IN1
data_operandB[31] => R.IN1
data_operandB[31] => Add1.IN1
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isEqualTo <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Selector32.DB_MAX_OUTPUT_PORT_TYPE


