
PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8c0  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  0800a9d0  0800a9d0  0000b9d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b12c  0800b12c  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b12c  0800b12c  0000c12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b134  0800b134  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b134  0800b134  0000c134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b138  0800b138  0000c138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b13c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000136c  200001e8  0800b324  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001554  0800b324  0000d554  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015863  00000000  00000000  0000d211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032a5  00000000  00000000  00022a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  00025d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001106  00000000  00000000  000272d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b59c  00000000  00000000  000283de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000187b3  00000000  00000000  0004397a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cd56  00000000  00000000  0005c12d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8e83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f44  00000000  00000000  000f8ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000ffe0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a9b8 	.word	0x0800a9b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800a9b8 	.word	0x0800a9b8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000daa:	2afd      	cmp	r2, #253	@ 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	@ 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	@ 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	@ 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2iz>:
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010ec:	d30f      	bcc.n	800110e <__aeabi_f2iz+0x2a>
 80010ee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d90d      	bls.n	8001114 <__aeabi_f2iz+0x30>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001100:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	bf18      	it	ne
 800110a:	4240      	negne	r0, r0
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr
 8001114:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001118:	d101      	bne.n	800111e <__aeabi_f2iz+0x3a>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	d105      	bne.n	800112a <__aeabi_f2iz+0x46>
 800111e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001122:	bf08      	it	eq
 8001124:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr

08001130 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4a06      	ldr	r2, [pc, #24]	@ (8001158 <vApplicationGetIdleTaskMemory+0x28>)
 8001140:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	4a05      	ldr	r2, [pc, #20]	@ (800115c <vApplicationGetIdleTaskMemory+0x2c>)
 8001146:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2280      	movs	r2, #128	@ 0x80
 800114c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	20000204 	.word	0x20000204
 800115c:	20000258 	.word	0x20000258

08001160 <lcd_init>:
#include <stdio.h>
extern I2C_HandleTypeDef hi2c1;

// Function to initialize the LCD
void lcd_init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
    // 4-bit initialization
    HAL_Delay(50);  // Wait for >40ms
 8001164:	2032      	movs	r0, #50	@ 0x32
 8001166:	f001 fc51 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(0x30);
 800116a:	2030      	movs	r0, #48	@ 0x30
 800116c:	f000 f836 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(5);   // Wait for >4.1ms
 8001170:	2005      	movs	r0, #5
 8001172:	f001 fc4b 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(0x30);
 8001176:	2030      	movs	r0, #48	@ 0x30
 8001178:	f000 f830 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(1);   // Wait for >100us
 800117c:	2001      	movs	r0, #1
 800117e:	f001 fc45 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(0x30);
 8001182:	2030      	movs	r0, #48	@ 0x30
 8001184:	f000 f82a 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(10);
 8001188:	200a      	movs	r0, #10
 800118a:	f001 fc3f 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(0x20);  // 4-bit mode
 800118e:	2020      	movs	r0, #32
 8001190:	f000 f824 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(10);
 8001194:	200a      	movs	r0, #10
 8001196:	f001 fc39 	bl	8002a0c <HAL_Delay>

    // Display initialization
    lcd_send_cmd(LCD_CMD_FUNCTION_SET);  // Function set: DL=0 (4-bit mode), N=1 (2-line display), F=0 (5x8 characters)
 800119a:	2028      	movs	r0, #40	@ 0x28
 800119c:	f000 f81e 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(1);
 80011a0:	2001      	movs	r0, #1
 80011a2:	f001 fc33 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(LCD_CMD_DISPLAY_OFF);   // Display off
 80011a6:	2008      	movs	r0, #8
 80011a8:	f000 f818 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(1);
 80011ac:	2001      	movs	r0, #1
 80011ae:	f001 fc2d 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(LCD_CMD_CLEAR_DISPLAY); // Clear display
 80011b2:	2001      	movs	r0, #1
 80011b4:	f000 f812 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(2);
 80011b8:	2002      	movs	r0, #2
 80011ba:	f001 fc27 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(LCD_CMD_ENTRY_MODE_SET); // Entry mode set: I/D=1 (increment cursor), S=0 (no shift)
 80011be:	2006      	movs	r0, #6
 80011c0:	f000 f80c 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(1);
 80011c4:	2001      	movs	r0, #1
 80011c6:	f001 fc21 	bl	8002a0c <HAL_Delay>
    lcd_send_cmd(LCD_CMD_DISPLAY_ON);    // Display on: D=1, C=0, B=0 (Cursor and blink)
 80011ca:	200c      	movs	r0, #12
 80011cc:	f000 f806 	bl	80011dc <lcd_send_cmd>
    HAL_Delay(1);
 80011d0:	2001      	movs	r0, #1
 80011d2:	f001 fc1b 	bl	8002a0c <HAL_Delay>
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <lcd_send_cmd>:

// Function to send a command to the LCD
HAL_StatusTypeDef lcd_send_cmd(uint8_t cmd)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af02      	add	r7, sp, #8
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0); // Upper nibble
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	f023 030f 	bic.w	r3, r3, #15
 80011ec:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0); // Lower nibble
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	011b      	lsls	r3, r3, #4
 80011f2:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0C; // Enable high, RS low
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	f043 030c 	orr.w	r3, r3, #12
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08; // Enable low, RS low
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	f043 0308 	orr.w	r3, r3, #8
 8001204:	b2db      	uxtb	r3, r3
 8001206:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C; // Enable high, RS low
 8001208:	7bbb      	ldrb	r3, [r7, #14]
 800120a:	f043 030c 	orr.w	r3, r3, #12
 800120e:	b2db      	uxtb	r3, r3
 8001210:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08; // Enable low, RS low
 8001212:	7bbb      	ldrb	r3, [r7, #14]
 8001214:	f043 0308 	orr.w	r3, r3, #8
 8001218:	b2db      	uxtb	r3, r3
 800121a:	72fb      	strb	r3, [r7, #11]

    if (HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD << 1, (uint8_t *)data_t, 4, HAL_MAX_DELAY) != HAL_OK)
 800121c:	f107 0208 	add.w	r2, r7, #8
 8001220:	f04f 33ff 	mov.w	r3, #4294967295
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2304      	movs	r3, #4
 8001228:	214e      	movs	r1, #78	@ 0x4e
 800122a:	4806      	ldr	r0, [pc, #24]	@ (8001244 <lcd_send_cmd+0x68>)
 800122c:	f002 fc7a 	bl	8003b24 <HAL_I2C_Master_Transmit>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <lcd_send_cmd+0x5e>
    {
        // Handle error
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <lcd_send_cmd+0x60>
    }
    return HAL_OK;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000488 	.word	0x20000488

08001248 <lcd_send_data>:

// Function to send data to the LCD
HAL_StatusTypeDef lcd_send_data(uint8_t data)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af02      	add	r7, sp, #8
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
    uint8_t data_t[4];

    data_u = (data & 0xF0); // Upper nibble
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	f023 030f 	bic.w	r3, r3, #15
 8001258:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0); // Lower nibble
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	011b      	lsls	r3, r3, #4
 800125e:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0D; // Enable high, RS high
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	f043 030d 	orr.w	r3, r3, #13
 8001266:	b2db      	uxtb	r3, r3
 8001268:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09; // Enable low, RS high
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	f043 0309 	orr.w	r3, r3, #9
 8001270:	b2db      	uxtb	r3, r3
 8001272:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D; // Enable high, RS high
 8001274:	7bbb      	ldrb	r3, [r7, #14]
 8001276:	f043 030d 	orr.w	r3, r3, #13
 800127a:	b2db      	uxtb	r3, r3
 800127c:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09; // Enable low, RS high
 800127e:	7bbb      	ldrb	r3, [r7, #14]
 8001280:	f043 0309 	orr.w	r3, r3, #9
 8001284:	b2db      	uxtb	r3, r3
 8001286:	72fb      	strb	r3, [r7, #11]

    if (HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD << 1, (uint8_t *)data_t, 4, HAL_MAX_DELAY) != HAL_OK)
 8001288:	f107 0208 	add.w	r2, r7, #8
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2304      	movs	r3, #4
 8001294:	214e      	movs	r1, #78	@ 0x4e
 8001296:	4806      	ldr	r0, [pc, #24]	@ (80012b0 <lcd_send_data+0x68>)
 8001298:	f002 fc44 	bl	8003b24 <HAL_I2C_Master_Transmit>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <lcd_send_data+0x5e>
    {
        // Handle error
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e000      	b.n	80012a8 <lcd_send_data+0x60>
    }
    return HAL_OK;
 80012a6:	2300      	movs	r3, #0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000488 	.word	0x20000488

080012b4 <lcd_clear>:

// Function to clear the LCD screen
void lcd_clear(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
    if (lcd_send_cmd(LCD_CMD_CLEAR_DISPLAY) != HAL_OK)
 80012b8:	2001      	movs	r0, #1
 80012ba:	f7ff ff8f 	bl	80011dc <lcd_send_cmd>
    {
        // Handle error
    }
    HAL_Delay(50); // Wait for the command to complete
 80012be:	2032      	movs	r0, #50	@ 0x32
 80012c0:	f001 fba4 	bl	8002a0c <HAL_Delay>
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <lcd_put_cursor>:

// Function to set the cursor position on the LCD
void lcd_put_cursor(int row, int col)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
    if (row == 0)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d104      	bne.n	80012e2 <lcd_put_cursor+0x1a>
    {
        col |= LCD_CMD_SET_CURSOR; // Set position for row 0
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012de:	603b      	str	r3, [r7, #0]
 80012e0:	e006      	b.n	80012f0 <lcd_put_cursor+0x28>
    }
    else if (row == 1)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d103      	bne.n	80012f0 <lcd_put_cursor+0x28>
    {
        col |= (LCD_CMD_SET_CURSOR | 0x40); // Set position for row 1
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80012ee:	603b      	str	r3, [r7, #0]
    }

    lcd_send_cmd(col); // Send command to set cursor position
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ff71 	bl	80011dc <lcd_send_cmd>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <lcd_send_string>:

// Function to send a string to the LCD
void lcd_send_string(char *str)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++); // Send each character of the string
 800130a:	e006      	b.n	800131a <lcd_send_string+0x18>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	1c5a      	adds	r2, r3, #1
 8001310:	607a      	str	r2, [r7, #4]
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff ff97 	bl	8001248 <lcd_send_data>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f4      	bne.n	800130c <lcd_send_string+0xa>
}
 8001322:	bf00      	nop
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <lcd_print_diagnostico>:
void set_motor_direction(uint8_t forward);
void setPWM(int16_t duty_percent);
void send_motor_status_i2c(int16_t pwm_value, float distancia);
void lcd_print_diagnostico(float distancia_cm, int16_t pwm_percent);

void lcd_print_diagnostico(float distancia_cm, int16_t pwm_percent) {
 800132c:	b5b0      	push	{r4, r5, r7, lr}
 800132e:	b090      	sub	sp, #64	@ 0x40
 8001330:	af04      	add	r7, sp, #16
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	807b      	strh	r3, [r7, #2]
  char linea2[17];
  static char prev_linea1[17] = "";
  static char prev_linea2[17] = "";

  // Lnea 1: Distancia actual y setpoint
  snprintf(linea1, sizeof(linea1), "Dis:%2.1f  SP:%2.1f", distancia_cm, setpoint);
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff f87f 	bl	800043c <__aeabi_f2d>
 800133e:	4604      	mov	r4, r0
 8001340:	460d      	mov	r5, r1
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <lcd_print_diagnostico+0xb0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f878 	bl	800043c <__aeabi_f2d>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	f107 001c 	add.w	r0, r7, #28
 8001354:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001358:	e9cd 4500 	strd	r4, r5, [sp]
 800135c:	4a20      	ldr	r2, [pc, #128]	@ (80013e0 <lcd_print_diagnostico+0xb4>)
 800135e:	2111      	movs	r1, #17
 8001360:	f007 f9ce 	bl	8008700 <sniprintf>

  // Lnea 2: PWM y setpoint
  snprintf(linea2, sizeof(linea2), "PWM:%+4d%%", pwm_percent);
 8001364:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001368:	f107 0008 	add.w	r0, r7, #8
 800136c:	4a1d      	ldr	r2, [pc, #116]	@ (80013e4 <lcd_print_diagnostico+0xb8>)
 800136e:	2111      	movs	r1, #17
 8001370:	f007 f9c6 	bl	8008700 <sniprintf>

  // Actualizacin selectiva
  if (strcmp(linea1, prev_linea1) != 0) {
 8001374:	f107 031c 	add.w	r3, r7, #28
 8001378:	491b      	ldr	r1, [pc, #108]	@ (80013e8 <lcd_print_diagnostico+0xbc>)
 800137a:	4618      	mov	r0, r3
 800137c:	f7fe fee8 	bl	8000150 <strcmp>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00e      	beq.n	80013a4 <lcd_print_diagnostico+0x78>
    lcd_put_cursor(0, 0);
 8001386:	2100      	movs	r1, #0
 8001388:	2000      	movs	r0, #0
 800138a:	f7ff ff9d 	bl	80012c8 <lcd_put_cursor>
    lcd_send_string(linea1);
 800138e:	f107 031c 	add.w	r3, r7, #28
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ffb5 	bl	8001302 <lcd_send_string>
    strcpy(prev_linea1, linea1);
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	4812      	ldr	r0, [pc, #72]	@ (80013e8 <lcd_print_diagnostico+0xbc>)
 80013a0:	f007 fb3b 	bl	8008a1a <strcpy>
  }

  if (strcmp(linea2, prev_linea2) != 0) {
 80013a4:	f107 0308 	add.w	r3, r7, #8
 80013a8:	4910      	ldr	r1, [pc, #64]	@ (80013ec <lcd_print_diagnostico+0xc0>)
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7fe fed0 	bl	8000150 <strcmp>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d00e      	beq.n	80013d4 <lcd_print_diagnostico+0xa8>
    lcd_put_cursor(1, 0);
 80013b6:	2100      	movs	r1, #0
 80013b8:	2001      	movs	r0, #1
 80013ba:	f7ff ff85 	bl	80012c8 <lcd_put_cursor>
    lcd_send_string(linea2);
 80013be:	f107 0308 	add.w	r3, r7, #8
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff ff9d 	bl	8001302 <lcd_send_string>
    strcpy(prev_linea2, linea2);
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	4619      	mov	r1, r3
 80013ce:	4807      	ldr	r0, [pc, #28]	@ (80013ec <lcd_print_diagnostico+0xc0>)
 80013d0:	f007 fb23 	bl	8008a1a <strcpy>
  }
}
 80013d4:	bf00      	nop
 80013d6:	3730      	adds	r7, #48	@ 0x30
 80013d8:	46bd      	mov	sp, r7
 80013da:	bdb0      	pop	{r4, r5, r7, pc}
 80013dc:	2000000c 	.word	0x2000000c
 80013e0:	0800a9d0 	.word	0x0800a9d0
 80013e4:	0800a9e4 	.word	0x0800a9e4
 80013e8:	2000067c 	.word	0x2000067c
 80013ec:	20000690 	.word	0x20000690

080013f0 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80013f8:	1d39      	adds	r1, r7, #4
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	2201      	movs	r2, #1
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <__io_putchar+0x20>)
 8001402:	f005 f804 	bl	800640e <HAL_UART_Transmit>
    return ch;
 8001406:	687b      	ldr	r3, [r7, #4]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	200005fc 	.word	0x200005fc

08001414 <send_trigger_pulse>:


void send_trigger_pulse(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	2120      	movs	r1, #32
 800141c:	480a      	ldr	r0, [pc, #40]	@ (8001448 <send_trigger_pulse+0x34>)
 800141e:	f002 fa03 	bl	8003828 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001422:	2002      	movs	r0, #2
 8001424:	f001 faf2 	bl	8002a0c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	2120      	movs	r1, #32
 800142c:	4806      	ldr	r0, [pc, #24]	@ (8001448 <send_trigger_pulse+0x34>)
 800142e:	f002 f9fb 	bl	8003828 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001432:	200a      	movs	r0, #10
 8001434:	f001 faea 	bl	8002a0c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	2120      	movs	r1, #32
 800143c:	4802      	ldr	r0, [pc, #8]	@ (8001448 <send_trigger_pulse+0x34>)
 800143e:	f002 f9f3 	bl	8003828 <HAL_GPIO_WritePin>
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40010c00 	.word	0x40010c00

0800144c <measure_distance_cm>:

float measure_distance_cm(void) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
    echo_captured = 0;
 8001452:	4b22      	ldr	r3, [pc, #136]	@ (80014dc <measure_distance_cm+0x90>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_CAPTUREPOLARITY(&htim4, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001458:	4b21      	ldr	r3, [pc, #132]	@ (80014e0 <measure_distance_cm+0x94>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6a1a      	ldr	r2, [r3, #32]
 800145e:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <measure_distance_cm+0x94>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 020a 	bic.w	r2, r2, #10
 8001466:	621a      	str	r2, [r3, #32]
 8001468:	4b1d      	ldr	r3, [pc, #116]	@ (80014e0 <measure_distance_cm+0x94>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b1c      	ldr	r3, [pc, #112]	@ (80014e0 <measure_distance_cm+0x94>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6a12      	ldr	r2, [r2, #32]
 8001472:	621a      	str	r2, [r3, #32]
    send_trigger_pulse();
 8001474:	f7ff ffce 	bl	8001414 <send_trigger_pulse>
    HAL_Delay(50);
 8001478:	2032      	movs	r0, #50	@ 0x32
 800147a:	f001 fac7 	bl	8002a0c <HAL_Delay>

    if (echo_captured == 2) {
 800147e:	4b17      	ldr	r3, [pc, #92]	@ (80014dc <measure_distance_cm+0x90>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d124      	bne.n	80014d0 <measure_distance_cm+0x84>
        uint32_t duration = (echo_end > echo_start) ? (echo_end - echo_start) : (0xFFFF - echo_start + echo_end);
 8001486:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <measure_distance_cm+0x98>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4b17      	ldr	r3, [pc, #92]	@ (80014e8 <measure_distance_cm+0x9c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d905      	bls.n	800149e <measure_distance_cm+0x52>
 8001492:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <measure_distance_cm+0x98>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <measure_distance_cm+0x9c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	e007      	b.n	80014ae <measure_distance_cm+0x62>
 800149e:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <measure_distance_cm+0x98>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <measure_distance_cm+0x9c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80014ac:	33ff      	adds	r3, #255	@ 0xff
 80014ae:	607b      	str	r3, [r7, #4]
        return duration / 58.0;
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7fe ffa1 	bl	80003f8 <__aeabi_ui2d>
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <measure_distance_cm+0xa0>)
 80014bc:	f7ff f940 	bl	8000740 <__aeabi_ddiv>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fae8 	bl	8000a9c <__aeabi_d2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	e000      	b.n	80014d2 <measure_distance_cm+0x86>
    }
    return -1;
 80014d0:	4b07      	ldr	r3, [pc, #28]	@ (80014f0 <measure_distance_cm+0xa4>)
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000658 	.word	0x20000658
 80014e0:	200005b4 	.word	0x200005b4
 80014e4:	20000654 	.word	0x20000654
 80014e8:	20000650 	.word	0x20000650
 80014ec:	404d0000 	.word	0x404d0000
 80014f0:	bf800000 	.word	0xbf800000

080014f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f4:	b5b0      	push	{r4, r5, r7, lr}
 80014f6:	b096      	sub	sp, #88	@ 0x58
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fa:	f001 fa25 	bl	8002948 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fe:	f000 f8a7 	bl	8001650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001502:	f000 fb4b 	bl	8001b9c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001506:	f000 fb1f 	bl	8001b48 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 800150a:	f000 faad 	bl	8001a68 <MX_TIM4_Init>
  MX_TIM2_Init();
 800150e:	f000 f9e5 	bl	80018dc <MX_TIM2_Init>
  MX_I2C1_Init();
 8001512:	f000 f933 	bl	800177c <MX_I2C1_Init>
  MX_ADC1_Init();
 8001516:	f000 f8f3 	bl	8001700 <MX_ADC1_Init>
  MX_TIM3_Init();
 800151a:	f000 fa41 	bl	80019a0 <MX_TIM3_Init>
  MX_TIM1_Init();
 800151e:	f000 f95b 	bl	80017d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  
  // Inicializar LCD
  lcd_init();
 8001522:	f7ff fe1d 	bl	8001160 <lcd_init>
  lcd_clear();
 8001526:	f7ff fec5 	bl	80012b4 <lcd_clear>
  
  // Leer setpoint inicial
  HAL_ADC_Start(&hadc1);
 800152a:	483b      	ldr	r0, [pc, #236]	@ (8001618 <main+0x124>)
 800152c:	f001 fb6a 	bl	8002c04 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001530:	f04f 31ff 	mov.w	r1, #4294967295
 8001534:	4838      	ldr	r0, [pc, #224]	@ (8001618 <main+0x124>)
 8001536:	f001 fc3f 	bl	8002db8 <HAL_ADC_PollForConversion>
  setpoint = read_setpoint();
 800153a:	f000 fbb3 	bl	8001ca4 <read_setpoint>
 800153e:	4603      	mov	r3, r0
 8001540:	4a36      	ldr	r2, [pc, #216]	@ (800161c <main+0x128>)
 8001542:	6013      	str	r3, [r2, #0]


  // Iniciar PWM para motor principal
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);          // Motor principal
 8001544:	2108      	movs	r1, #8
 8001546:	4836      	ldr	r0, [pc, #216]	@ (8001620 <main+0x12c>)
 8001548:	f003 fcaa 	bl	8004ea0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);          // Motor principal
 800154c:	2100      	movs	r1, #0
 800154e:	4835      	ldr	r0, [pc, #212]	@ (8001624 <main+0x130>)
 8001550:	f003 fca6 	bl	8004ea0 <HAL_TIM_PWM_Start>
  
  // Iniciar PWM para motor backup
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);          // PB3
 8001554:	2104      	movs	r1, #4
 8001556:	4832      	ldr	r0, [pc, #200]	@ (8001620 <main+0x12c>)
 8001558:	f003 fca2 	bl	8004ea0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);          // PB1
 800155c:	210c      	movs	r1, #12
 800155e:	4831      	ldr	r0, [pc, #196]	@ (8001624 <main+0x130>)
 8001560:	f003 fc9e 	bl	8004ea0 <HAL_TIM_PWM_Start>
  
  printf("PWM Channels iniciados. Principal: TIM2_CH3/TIM3_CH1, Backup: PB1/PB3\r\n");
 8001564:	4830      	ldr	r0, [pc, #192]	@ (8001628 <main+0x134>)
 8001566:	f007 f8c3 	bl	80086f0 <puts>
  printf("PWM Channels iniciados. Principal: TIM2_CH3/TIM3_CH1, Backup: TIM3_CH4(PB1), TIM2_CH2(PB3)\r\n");
 800156a:	4830      	ldr	r0, [pc, #192]	@ (800162c <main+0x138>)
 800156c:	f007 f8c0 	bl	80086f0 <puts>
  HAL_TIM_Base_Start(&htim4);
 8001570:	482f      	ldr	r0, [pc, #188]	@ (8001630 <main+0x13c>)
 8001572:	f003 fbfb 	bl	8004d6c <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001576:	2100      	movs	r1, #0
 8001578:	482d      	ldr	r0, [pc, #180]	@ (8001630 <main+0x13c>)
 800157a:	f003 fdef 	bl	800515c <HAL_TIM_IC_Start_IT>
  float measurement = measure_distance_cm();
 800157e:	f7ff ff65 	bl	800144c <measure_distance_cm>
 8001582:	6578      	str	r0, [r7, #84]	@ 0x54
  distancia = measurement; // si quers usar el mismo valor
 8001584:	4a2b      	ldr	r2, [pc, #172]	@ (8001634 <main+0x140>)
 8001586:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001588:	6013      	str	r3, [r2, #0]


  update_motor_pid(setpoint, measurement, distancia);
 800158a:	4b24      	ldr	r3, [pc, #144]	@ (800161c <main+0x128>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a29      	ldr	r2, [pc, #164]	@ (8001634 <main+0x140>)
 8001590:	6812      	ldr	r2, [r2, #0]
 8001592:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001594:	4618      	mov	r0, r3
 8001596:	f000 fbbb 	bl	8001d10 <update_motor_pid>



  //printf("Contador TIM4: %lu\r\n", __HAL_TIM_GET_COUNTER(&htim4));
  HAL_Delay(500);
 800159a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800159e:	f001 fa35 	bl	8002a0c <HAL_Delay>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80015a2:	4b25      	ldr	r3, [pc, #148]	@ (8001638 <main+0x144>)
 80015a4:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80015a8:	461d      	mov	r5, r3
 80015aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f005 f919 	bl	80067f4 <osThreadCreate>
 80015c2:	4603      	mov	r3, r0
 80015c4:	4a1d      	ldr	r2, [pc, #116]	@ (800163c <main+0x148>)
 80015c6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_PID */
  osThreadDef(Task_PID, StartTaskPID, osPriorityNormal, 0, 256);
 80015c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001640 <main+0x14c>)
 80015ca:	f107 041c 	add.w	r4, r7, #28
 80015ce:	461d      	mov	r5, r3
 80015d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_PIDHandle = osThreadCreate(osThread(Task_PID), NULL);
 80015dc:	f107 031c 	add.w	r3, r7, #28
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f005 f906 	bl	80067f4 <osThreadCreate>
 80015e8:	4603      	mov	r3, r0
 80015ea:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <main+0x150>)
 80015ec:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_LCD */
  osThreadDef(Task_LCD, StartTaskLCD, osPriorityNormal, 0, 256);
 80015ee:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <main+0x154>)
 80015f0:	463c      	mov	r4, r7
 80015f2:	461d      	mov	r5, r3
 80015f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_LCDHandle = osThreadCreate(osThread(Task_LCD), NULL);
 8001600:	463b      	mov	r3, r7
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f005 f8f5 	bl	80067f4 <osThreadCreate>
 800160a:	4603      	mov	r3, r0
 800160c:	4a0f      	ldr	r2, [pc, #60]	@ (800164c <main+0x158>)
 800160e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001610:	f005 f8e9 	bl	80067e6 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


      /* Infinite loop */
      while (1) 
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <main+0x120>
 8001618:	20000458 	.word	0x20000458
 800161c:	2000000c 	.word	0x2000000c
 8001620:	20000524 	.word	0x20000524
 8001624:	2000056c 	.word	0x2000056c
 8001628:	0800a9f0 	.word	0x0800a9f0
 800162c:	0800aa38 	.word	0x0800aa38
 8001630:	200005b4 	.word	0x200005b4
 8001634:	2000065c 	.word	0x2000065c
 8001638:	0800aaa0 	.word	0x0800aaa0
 800163c:	20000644 	.word	0x20000644
 8001640:	0800aac8 	.word	0x0800aac8
 8001644:	20000648 	.word	0x20000648
 8001648:	0800aaf0 	.word	0x0800aaf0
 800164c:	2000064c 	.word	0x2000064c

08001650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b094      	sub	sp, #80	@ 0x50
 8001654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001656:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800165a:	2228      	movs	r2, #40	@ 0x28
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f007 f95c 	bl	800891c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001680:	2302      	movs	r3, #2
 8001682:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001684:	2301      	movs	r3, #1
 8001686:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001688:	2310      	movs	r3, #16
 800168a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800168c:	2302      	movs	r3, #2
 800168e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001690:	2300      	movs	r3, #0
 8001692:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001694:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001698:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800169a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800169e:	4618      	mov	r0, r3
 80016a0:	f002 fd98 	bl	80041d4 <HAL_RCC_OscConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80016aa:	f000 fe2f 	bl	800230c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ae:	230f      	movs	r3, #15
 80016b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016b2:	2302      	movs	r3, #2
 80016b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2102      	movs	r1, #2
 80016ca:	4618      	mov	r0, r3
 80016cc:	f003 f804 	bl	80046d8 <HAL_RCC_ClockConfig>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80016d6:	f000 fe19 	bl	800230c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016da:	2302      	movs	r3, #2
 80016dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80016de:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80016e2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	4618      	mov	r0, r3
 80016e8:	f003 f984 	bl	80049f4 <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80016f2:	f000 fe0b 	bl	800230c <Error_Handler>
  }
}
 80016f6:	bf00      	nop
 80016f8:	3750      	adds	r7, #80	@ 0x50
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001710:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <MX_ADC1_Init+0x74>)
 8001712:	4a19      	ldr	r2, [pc, #100]	@ (8001778 <MX_ADC1_Init+0x78>)
 8001714:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001716:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <MX_ADC1_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800171c:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <MX_ADC1_Init+0x74>)
 800171e:	2200      	movs	r2, #0
 8001720:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001722:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <MX_ADC1_Init+0x74>)
 8001724:	2200      	movs	r2, #0
 8001726:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <MX_ADC1_Init+0x74>)
 800172a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800172e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001730:	4b10      	ldr	r3, [pc, #64]	@ (8001774 <MX_ADC1_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001736:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <MX_ADC1_Init+0x74>)
 8001738:	2201      	movs	r2, #1
 800173a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800173c:	480d      	ldr	r0, [pc, #52]	@ (8001774 <MX_ADC1_Init+0x74>)
 800173e:	f001 f989 	bl	8002a54 <HAL_ADC_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001748:	f000 fde0 	bl	800230c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800174c:	2308      	movs	r3, #8
 800174e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001750:	2301      	movs	r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	4619      	mov	r1, r3
 800175c:	4805      	ldr	r0, [pc, #20]	@ (8001774 <MX_ADC1_Init+0x74>)
 800175e:	f001 fc3d 	bl	8002fdc <HAL_ADC_ConfigChannel>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001768:	f000 fdd0 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000458 	.word	0x20000458
 8001778:	40012400 	.word	0x40012400

0800177c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001780:	4b12      	ldr	r3, [pc, #72]	@ (80017cc <MX_I2C1_Init+0x50>)
 8001782:	4a13      	ldr	r2, [pc, #76]	@ (80017d0 <MX_I2C1_Init+0x54>)
 8001784:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001786:	4b11      	ldr	r3, [pc, #68]	@ (80017cc <MX_I2C1_Init+0x50>)
 8001788:	4a12      	ldr	r2, [pc, #72]	@ (80017d4 <MX_I2C1_Init+0x58>)
 800178a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800178c:	4b0f      	ldr	r3, [pc, #60]	@ (80017cc <MX_I2C1_Init+0x50>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001792:	4b0e      	ldr	r3, [pc, #56]	@ (80017cc <MX_I2C1_Init+0x50>)
 8001794:	2200      	movs	r2, #0
 8001796:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001798:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <MX_I2C1_Init+0x50>)
 800179a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800179e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a0:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <MX_I2C1_Init+0x50>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <MX_I2C1_Init+0x50>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ac:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <MX_I2C1_Init+0x50>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <MX_I2C1_Init+0x50>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017b8:	4804      	ldr	r0, [pc, #16]	@ (80017cc <MX_I2C1_Init+0x50>)
 80017ba:	f002 f86f 	bl	800389c <HAL_I2C_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017c4:	f000 fda2 	bl	800230c <Error_Handler>



  /* USER CODE END I2C1_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000488 	.word	0x20000488
 80017d0:	40005400 	.word	0x40005400
 80017d4:	000186a0 	.word	0x000186a0

080017d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b092      	sub	sp, #72	@ 0x48
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017de:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
 80017f8:	615a      	str	r2, [r3, #20]
 80017fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2220      	movs	r2, #32
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f007 f88a 	bl	800891c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001808:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 800180a:	4a33      	ldr	r2, [pc, #204]	@ (80018d8 <MX_TIM1_Init+0x100>)
 800180c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;  // Mismo prescaler que TIM2/3
 800180e:	4b31      	ldr	r3, [pc, #196]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001810:	2247      	movs	r2, #71	@ 0x47
 8001812:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001814:	4b2f      	ldr	r3, [pc, #188]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;    // Mismo perodo que TIM2/3
 800181a:	4b2e      	ldr	r3, [pc, #184]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 800181c:	2263      	movs	r2, #99	@ 0x63
 800181e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001820:	4b2c      	ldr	r3, [pc, #176]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001826:	4b2b      	ldr	r3, [pc, #172]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001828:	2200      	movs	r2, #0
 800182a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182c:	4b29      	ldr	r3, [pc, #164]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001832:	4828      	ldr	r0, [pc, #160]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001834:	f003 fae4 	bl	8004e00 <HAL_TIM_PWM_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800183e:	f000 fd65 	bl	800230c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001842:	2300      	movs	r3, #0
 8001844:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001846:	2300      	movs	r3, #0
 8001848:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800184a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800184e:	4619      	mov	r1, r3
 8001850:	4820      	ldr	r0, [pc, #128]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001852:	f004 fccb 	bl	80061ec <HAL_TIMEx_MasterConfigSynchronization>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800185c:	f000 fd56 	bl	800230c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001860:	2360      	movs	r3, #96	@ 0x60
 8001862:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001868:	2300      	movs	r3, #0
 800186a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800186c:	2300      	movs	r3, #0
 800186e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001874:	2300      	movs	r3, #0
 8001876:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001878:	2300      	movs	r3, #0
 800187a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800187c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001880:	2200      	movs	r2, #0
 8001882:	4619      	mov	r1, r3
 8001884:	4813      	ldr	r0, [pc, #76]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 8001886:	f003 ff01 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001890:	f000 fd3c 	bl	800230c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001894:	2300      	movs	r3, #0
 8001896:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	4619      	mov	r1, r3
 80018b6:	4807      	ldr	r0, [pc, #28]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 80018b8:	f004 fcf6 	bl	80062a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80018c2:	f000 fd23 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018c6:	4803      	ldr	r0, [pc, #12]	@ (80018d4 <MX_TIM1_Init+0xfc>)
 80018c8:	f000 fe60 	bl	800258c <HAL_TIM_MspPostInit>

}
 80018cc:	bf00      	nop
 80018ce:	3748      	adds	r7, #72	@ 0x48
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200004dc 	.word	0x200004dc
 80018d8:	40012c00 	.word	0x40012c00

080018dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e2:	f107 0320 	add.w	r3, r7, #32
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
 80018f8:	611a      	str	r2, [r3, #16]
 80018fa:	615a      	str	r2, [r3, #20]
 80018fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001900:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001904:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001906:	4b25      	ldr	r3, [pc, #148]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001908:	2247      	movs	r2, #71	@ 0x47
 800190a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190c:	4b23      	ldr	r3, [pc, #140]	@ (800199c <MX_TIM2_Init+0xc0>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001912:	4b22      	ldr	r3, [pc, #136]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001914:	2263      	movs	r2, #99	@ 0x63
 8001916:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001918:	4b20      	ldr	r3, [pc, #128]	@ (800199c <MX_TIM2_Init+0xc0>)
 800191a:	2200      	movs	r2, #0
 800191c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191e:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001924:	481d      	ldr	r0, [pc, #116]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001926:	f003 fa6b 	bl	8004e00 <HAL_TIM_PWM_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001930:	f000 fcec 	bl	800230c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001934:	2300      	movs	r3, #0
 8001936:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800193c:	f107 0320 	add.w	r3, r7, #32
 8001940:	4619      	mov	r1, r3
 8001942:	4816      	ldr	r0, [pc, #88]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001944:	f004 fc52 	bl	80061ec <HAL_TIMEx_MasterConfigSynchronization>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800194e:	f000 fcdd 	bl	800230c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001952:	2360      	movs	r3, #96	@ 0x60
 8001954:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2204      	movs	r2, #4
 8001966:	4619      	mov	r1, r3
 8001968:	480c      	ldr	r0, [pc, #48]	@ (800199c <MX_TIM2_Init+0xc0>)
 800196a:	f003 fe8f 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001974:	f000 fcca 	bl	800230c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	2208      	movs	r2, #8
 800197c:	4619      	mov	r1, r3
 800197e:	4807      	ldr	r0, [pc, #28]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001980:	f003 fe84 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800198a:	f000 fcbf 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800198e:	4803      	ldr	r0, [pc, #12]	@ (800199c <MX_TIM2_Init+0xc0>)
 8001990:	f000 fdfc 	bl	800258c <HAL_TIM_MspPostInit>

}
 8001994:	bf00      	nop
 8001996:	3728      	adds	r7, #40	@ 0x28
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000524 	.word	0x20000524

080019a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	@ 0x28
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a6:	f107 0320 	add.w	r3, r7, #32
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]
 80019be:	615a      	str	r2, [r3, #20]
 80019c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019c2:	4b27      	ldr	r3, [pc, #156]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019c4:	4a27      	ldr	r2, [pc, #156]	@ (8001a64 <MX_TIM3_Init+0xc4>)
 80019c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;    // Mismo prescaler que TIM2
 80019c8:	4b25      	ldr	r3, [pc, #148]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019ca:	2247      	movs	r2, #71	@ 0x47
 80019cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ce:	4b24      	ldr	r3, [pc, #144]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;       // Mismo periodo que TIM2
 80019d4:	4b22      	ldr	r3, [pc, #136]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019d6:	2263      	movs	r2, #99	@ 0x63
 80019d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019da:	4b21      	ldr	r3, [pc, #132]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019e6:	481e      	ldr	r0, [pc, #120]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 80019e8:	f003 fa0a 	bl	8004e00 <HAL_TIM_PWM_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80019f2:	f000 fc8b 	bl	800230c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f6:	2300      	movs	r3, #0
 80019f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019fe:	f107 0320 	add.w	r3, r7, #32
 8001a02:	4619      	mov	r1, r3
 8001a04:	4816      	ldr	r0, [pc, #88]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 8001a06:	f004 fbf1 	bl	80061ec <HAL_TIMEx_MasterConfigSynchronization>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001a10:	f000 fc7c 	bl	800230c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a14:	2360      	movs	r3, #96	@ 0x60
 8001a16:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	2200      	movs	r2, #0
 8001a28:	4619      	mov	r1, r3
 8001a2a:	480d      	ldr	r0, [pc, #52]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 8001a2c:	f003 fe2e 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001a36:	f000 fc69 	bl	800230c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	220c      	movs	r2, #12
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4807      	ldr	r0, [pc, #28]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 8001a42:	f003 fe23 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001a4c:	f000 fc5e 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a50:	4803      	ldr	r0, [pc, #12]	@ (8001a60 <MX_TIM3_Init+0xc0>)
 8001a52:	f000 fd9b 	bl	800258c <HAL_TIM_MspPostInit>

}
 8001a56:	bf00      	nop
 8001a58:	3728      	adds	r7, #40	@ 0x28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	2000056c 	.word	0x2000056c
 8001a64:	40000400 	.word	0x40000400

08001a68 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	@ 0x28
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0318 	add.w	r3, r7, #24
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a86:	463b      	mov	r3, r7
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a92:	4b2b      	ldr	r3, [pc, #172]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001a94:	4a2b      	ldr	r2, [pc, #172]	@ (8001b44 <MX_TIM4_Init+0xdc>)
 8001a96:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 8001a98:	4b29      	ldr	r3, [pc, #164]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001a9a:	223f      	movs	r2, #63	@ 0x3f
 8001a9c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9e:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001aa4:	4b26      	ldr	r3, [pc, #152]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001aa6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aaa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aac:	4b24      	ldr	r3, [pc, #144]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab2:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ab8:	4821      	ldr	r0, [pc, #132]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001aba:	f003 f907 	bl	8004ccc <HAL_TIM_Base_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8001ac4:	f000 fc22 	bl	800230c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001acc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ace:	f107 0318 	add.w	r3, r7, #24
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	481a      	ldr	r0, [pc, #104]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001ad6:	f003 fe9b 	bl	8005810 <HAL_TIM_ConfigClockSource>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001ae0:	f000 fc14 	bl	800230c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001ae4:	4816      	ldr	r0, [pc, #88]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001ae6:	f003 fae1 	bl	80050ac <HAL_TIM_IC_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001af0:	f000 fc0c 	bl	800230c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	4619      	mov	r1, r3
 8001b02:	480f      	ldr	r0, [pc, #60]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001b04:	f004 fb72 	bl	80061ec <HAL_TIMEx_MasterConfigSynchronization>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8001b0e:	f000 fbfd 	bl	800230c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b12:	2300      	movs	r3, #0
 8001b14:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b16:	2301      	movs	r3, #1
 8001b18:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b22:	463b      	mov	r3, r7
 8001b24:	2200      	movs	r2, #0
 8001b26:	4619      	mov	r1, r3
 8001b28:	4805      	ldr	r0, [pc, #20]	@ (8001b40 <MX_TIM4_Init+0xd8>)
 8001b2a:	f003 fd13 	bl	8005554 <HAL_TIM_IC_ConfigChannel>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001b34:	f000 fbea 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	3728      	adds	r7, #40	@ 0x28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	200005b4 	.word	0x200005b4
 8001b44:	40000800 	.word	0x40000800

08001b48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	@ (8001b98 <MX_USART2_UART_Init+0x50>)
 8001b50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b60:	4b0c      	ldr	r3, [pc, #48]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b66:	4b0b      	ldr	r3, [pc, #44]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b6c:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b6e:	220c      	movs	r2, #12
 8001b70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b72:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b7e:	4805      	ldr	r0, [pc, #20]	@ (8001b94 <MX_USART2_UART_Init+0x4c>)
 8001b80:	f004 fbf5 	bl	800636e <HAL_UART_Init>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b8a:	f000 fbbf 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	200005fc 	.word	0x200005fc
 8001b98:	40004400 	.word	0x40004400

08001b9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba2:	f107 0310 	add.w	r3, r7, #16
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	609a      	str	r2, [r3, #8]
 8001bae:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb0:	4b37      	ldr	r3, [pc, #220]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4a36      	ldr	r2, [pc, #216]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bb6:	f043 0310 	orr.w	r3, r3, #16
 8001bba:	6193      	str	r3, [r2, #24]
 8001bbc:	4b34      	ldr	r3, [pc, #208]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f003 0310 	and.w	r3, r3, #16
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bc8:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a30      	ldr	r2, [pc, #192]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bce:	f043 0320 	orr.w	r3, r3, #32
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0320 	and.w	r3, r3, #32
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	4a2a      	ldr	r2, [pc, #168]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001be6:	f043 0304 	orr.w	r3, r3, #4
 8001bea:	6193      	str	r3, [r2, #24]
 8001bec:	4b28      	ldr	r3, [pc, #160]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf8:	4b25      	ldr	r3, [pc, #148]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a24      	ldr	r2, [pc, #144]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001bfe:	f043 0308 	orr.w	r3, r3, #8
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <MX_GPIO_Init+0xf4>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0308 	and.w	r3, r3, #8
 8001c0c:	603b      	str	r3, [r7, #0]
 8001c0e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2120      	movs	r1, #32
 8001c14:	481f      	ldr	r0, [pc, #124]	@ (8001c94 <MX_GPIO_Init+0xf8>)
 8001c16:	f001 fe07 	bl	8003828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2120      	movs	r1, #32
 8001c1e:	481e      	ldr	r0, [pc, #120]	@ (8001c98 <MX_GPIO_Init+0xfc>)
 8001c20:	f001 fe02 	bl	8003828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001c9c <MX_GPIO_Init+0x100>)
 8001c2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	4619      	mov	r1, r3
 8001c38:	4819      	ldr	r0, [pc, #100]	@ (8001ca0 <MX_GPIO_Init+0x104>)
 8001c3a:	f001 fc71 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c3e:	2320      	movs	r3, #32
 8001c40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c42:	2301      	movs	r3, #1
 8001c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c4e:	f107 0310 	add.w	r3, r7, #16
 8001c52:	4619      	mov	r1, r3
 8001c54:	480f      	ldr	r0, [pc, #60]	@ (8001c94 <MX_GPIO_Init+0xf8>)
 8001c56:	f001 fc63 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c5a:	2320      	movs	r3, #32
 8001c5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c66:	2303      	movs	r3, #3
 8001c68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6a:	f107 0310 	add.w	r3, r7, #16
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4809      	ldr	r0, [pc, #36]	@ (8001c98 <MX_GPIO_Init+0xfc>)
 8001c72:	f001 fc55 	bl	8003520 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2105      	movs	r1, #5
 8001c7a:	2028      	movs	r0, #40	@ 0x28
 8001c7c:	f001 fc19 	bl	80034b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c80:	2028      	movs	r0, #40	@ 0x28
 8001c82:	f001 fc32 	bl	80034ea <HAL_NVIC_EnableIRQ>

  /* PB4 is configured as TIM3_CH1 in CubeMX (.ioc). Do not configure it here as GPIO
    TIM post-init will set the pin to the timer alternate function for PWM. */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c86:	bf00      	nop
 8001c88:	3720      	adds	r7, #32
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40010800 	.word	0x40010800
 8001c98:	40010c00 	.word	0x40010c00
 8001c9c:	10110000 	.word	0x10110000
 8001ca0:	40011000 	.word	0x40011000

08001ca4 <read_setpoint>:

/* USER CODE BEGIN 4 */

float read_setpoint(void) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001caa:	4815      	ldr	r0, [pc, #84]	@ (8001d00 <read_setpoint+0x5c>)
 8001cac:	f000 ffaa 	bl	8002c04 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb4:	4812      	ldr	r0, [pc, #72]	@ (8001d00 <read_setpoint+0x5c>)
 8001cb6:	f001 f87f 	bl	8002db8 <HAL_ADC_PollForConversion>
    uint16_t raw = HAL_ADC_GetValue(&hadc1);
 8001cba:	4811      	ldr	r0, [pc, #68]	@ (8001d00 <read_setpoint+0x5c>)
 8001cbc:	f001 f982 	bl	8002fc4 <HAL_ADC_GetValue>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	80fb      	strh	r3, [r7, #6]
    HAL_ADC_Stop(&hadc1);
 8001cc4:	480e      	ldr	r0, [pc, #56]	@ (8001d00 <read_setpoint+0x5c>)
 8001cc6:	f001 f84b 	bl	8002d60 <HAL_ADC_Stop>
    
    // Escala el valor de 0-4095 a 5-20cm para tener un rango til
    float setpoint = 5.0f + (raw / 4095.0f) * 15.0f; // Rango de 5 a 20 cm
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe ffef 	bl	8000cb0 <__aeabi_i2f>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	490b      	ldr	r1, [pc, #44]	@ (8001d04 <read_setpoint+0x60>)
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f8f2 	bl	8000ec0 <__aeabi_fdiv>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	490a      	ldr	r1, [pc, #40]	@ (8001d08 <read_setpoint+0x64>)
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff f839 	bl	8000d58 <__aeabi_fmul>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	4908      	ldr	r1, [pc, #32]	@ (8001d0c <read_setpoint+0x68>)
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe ff2c 	bl	8000b48 <__addsf3>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	603b      	str	r3, [r7, #0]
    return setpoint;
 8001cf4:	683b      	ldr	r3, [r7, #0]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000458 	.word	0x20000458
 8001d04:	457ff000 	.word	0x457ff000
 8001d08:	41700000 	.word	0x41700000
 8001d0c:	40a00000 	.word	0x40a00000

08001d10 <update_motor_pid>:


void update_motor_pid(float setpoint, float measurement, float distancia) {
 8001d10:	b5b0      	push	{r4, r5, r7, lr}
 8001d12:	b08c      	sub	sp, #48	@ 0x30
 8001d14:	af04      	add	r7, sp, #16
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
    float error = setpoint - measurement;
 8001d1c:	68b9      	ldr	r1, [r7, #8]
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f7fe ff10 	bl	8000b44 <__aeabi_fsub>
 8001d24:	4603      	mov	r3, r0
 8001d26:	61bb      	str	r3, [r7, #24]
    static float integral = 0;
    static float previous_error = 0;
    integral += error;
 8001d28:	4b4c      	ldr	r3, [pc, #304]	@ (8001e5c <update_motor_pid+0x14c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	69b9      	ldr	r1, [r7, #24]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe ff0a 	bl	8000b48 <__addsf3>
 8001d34:	4603      	mov	r3, r0
 8001d36:	461a      	mov	r2, r3
 8001d38:	4b48      	ldr	r3, [pc, #288]	@ (8001e5c <update_motor_pid+0x14c>)
 8001d3a:	601a      	str	r2, [r3, #0]
    float derivative = error - previous_error;
 8001d3c:	4b48      	ldr	r3, [pc, #288]	@ (8001e60 <update_motor_pid+0x150>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	69b8      	ldr	r0, [r7, #24]
 8001d44:	f7fe fefe 	bl	8000b44 <__aeabi_fsub>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	617b      	str	r3, [r7, #20]
    float pid_output = Kp * error + Ki * integral + Kd * derivative;
 8001d4c:	4b45      	ldr	r3, [pc, #276]	@ (8001e64 <update_motor_pid+0x154>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	69b9      	ldr	r1, [r7, #24]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f800 	bl	8000d58 <__aeabi_fmul>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	461c      	mov	r4, r3
 8001d5c:	4b42      	ldr	r3, [pc, #264]	@ (8001e68 <update_motor_pid+0x158>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a3e      	ldr	r2, [pc, #248]	@ (8001e5c <update_motor_pid+0x14c>)
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	4611      	mov	r1, r2
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fff6 	bl	8000d58 <__aeabi_fmul>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4620      	mov	r0, r4
 8001d72:	f7fe fee9 	bl	8000b48 <__addsf3>
 8001d76:	4603      	mov	r3, r0
 8001d78:	461c      	mov	r4, r3
 8001d7a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e6c <update_motor_pid+0x15c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6979      	ldr	r1, [r7, #20]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7fe ffe9 	bl	8000d58 <__aeabi_fmul>
 8001d86:	4603      	mov	r3, r0
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f7fe fedc 	bl	8000b48 <__addsf3>
 8001d90:	4603      	mov	r3, r0
 8001d92:	61fb      	str	r3, [r7, #28]
    previous_error = error;
 8001d94:	4a32      	ldr	r2, [pc, #200]	@ (8001e60 <update_motor_pid+0x150>)
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	6013      	str	r3, [r2, #0]

    if(integral >= 200){
 8001d9a:	4b30      	ldr	r3, [pc, #192]	@ (8001e5c <update_motor_pid+0x14c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4934      	ldr	r1, [pc, #208]	@ (8001e70 <update_motor_pid+0x160>)
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff f98b 	bl	80010bc <__aeabi_fcmpge>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <update_motor_pid+0xa4>
        integral = 200.00;
 8001dac:	4b2b      	ldr	r3, [pc, #172]	@ (8001e5c <update_motor_pid+0x14c>)
 8001dae:	4a30      	ldr	r2, [pc, #192]	@ (8001e70 <update_motor_pid+0x160>)
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	e00b      	b.n	8001dcc <update_motor_pid+0xbc>
    } else if(integral <= -200.00) {
 8001db4:	4b29      	ldr	r3, [pc, #164]	@ (8001e5c <update_motor_pid+0x14c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	492e      	ldr	r1, [pc, #184]	@ (8001e74 <update_motor_pid+0x164>)
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff f974 	bl	80010a8 <__aeabi_fcmple>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <update_motor_pid+0xbc>
    	integral = -200.00;
 8001dc6:	4b25      	ldr	r3, [pc, #148]	@ (8001e5c <update_motor_pid+0x14c>)
 8001dc8:	4a2a      	ldr	r2, [pc, #168]	@ (8001e74 <update_motor_pid+0x164>)
 8001dca:	601a      	str	r2, [r3, #0]
    }

    //uint8_t pwm_valu= (uint8_t)pid_output;
    // Clamp PID output to -100..100 and apply signed PWM
    if (pid_output > 100.0f) pid_output = 100.0f;
 8001dcc:	492a      	ldr	r1, [pc, #168]	@ (8001e78 <update_motor_pid+0x168>)
 8001dce:	69f8      	ldr	r0, [r7, #28]
 8001dd0:	f7ff f97e 	bl	80010d0 <__aeabi_fcmpgt>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <update_motor_pid+0xce>
 8001dda:	4b27      	ldr	r3, [pc, #156]	@ (8001e78 <update_motor_pid+0x168>)
 8001ddc:	61fb      	str	r3, [r7, #28]
    if (pid_output < -100.0f) pid_output = -100.0f;
 8001dde:	4927      	ldr	r1, [pc, #156]	@ (8001e7c <update_motor_pid+0x16c>)
 8001de0:	69f8      	ldr	r0, [r7, #28]
 8001de2:	f7ff f957 	bl	8001094 <__aeabi_fcmplt>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <update_motor_pid+0xe0>
 8001dec:	4b23      	ldr	r3, [pc, #140]	@ (8001e7c <update_motor_pid+0x16c>)
 8001dee:	61fb      	str	r3, [r7, #28]
    pwm_value = (int)pid_output;
 8001df0:	69f8      	ldr	r0, [r7, #28]
 8001df2:	f7ff f977 	bl	80010e4 <__aeabi_f2iz>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4a21      	ldr	r2, [pc, #132]	@ (8001e80 <update_motor_pid+0x170>)
 8001dfa:	6013      	str	r3, [r2, #0]
    setPWM((int16_t)pwm_value);
 8001dfc:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <update_motor_pid+0x170>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 f858 	bl	8001eb8 <setPWM>

    //  Diagnstico por UART
    printf("Error: %.2f | PID: %.2f | PWM: %+d%%\r\n",
 8001e08:	69b8      	ldr	r0, [r7, #24]
 8001e0a:	f7fe fb17 	bl	800043c <__aeabi_f2d>
 8001e0e:	4604      	mov	r4, r0
 8001e10:	460d      	mov	r5, r1
 8001e12:	69f8      	ldr	r0, [r7, #28]
 8001e14:	f7fe fb12 	bl	800043c <__aeabi_f2d>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4918      	ldr	r1, [pc, #96]	@ (8001e80 <update_motor_pid+0x170>)
 8001e1e:	6809      	ldr	r1, [r1, #0]
 8001e20:	9102      	str	r1, [sp, #8]
 8001e22:	e9cd 2300 	strd	r2, r3, [sp]
 8001e26:	4622      	mov	r2, r4
 8001e28:	462b      	mov	r3, r5
 8001e2a:	4816      	ldr	r0, [pc, #88]	@ (8001e84 <update_motor_pid+0x174>)
 8001e2c:	f006 fbf8 	bl	8008620 <iprintf>
      error, pid_output, pwm_value);
    printf("integral: %.2f\n", integral);
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <update_motor_pid+0x14c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe fb01 	bl	800043c <__aeabi_f2d>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4812      	ldr	r0, [pc, #72]	@ (8001e88 <update_motor_pid+0x178>)
 8001e40:	f006 fbee 	bl	8008620 <iprintf>

    lcd_print_diagnostico(distancia, pwm_value);
 8001e44:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <update_motor_pid+0x170>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff fa6d 	bl	800132c <lcd_print_diagnostico>
}
 8001e52:	bf00      	nop
 8001e54:	3720      	adds	r7, #32
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bdb0      	pop	{r4, r5, r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	200006a4 	.word	0x200006a4
 8001e60:	200006a8 	.word	0x200006a8
 8001e64:	20000000 	.word	0x20000000
 8001e68:	20000004 	.word	0x20000004
 8001e6c:	20000008 	.word	0x20000008
 8001e70:	43480000 	.word	0x43480000
 8001e74:	c3480000 	.word	0xc3480000
 8001e78:	42c80000 	.word	0x42c80000
 8001e7c:	c2c80000 	.word	0xc2c80000
 8001e80:	20000660 	.word	0x20000660
 8001e84:	0800ab0c 	.word	0x0800ab0c
 8001e88:	0800ab34 	.word	0x0800ab34

08001e8c <set_motor_direction>:

void set_motor_direction(uint8_t forward) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, forward ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	bf14      	ite	ne
 8001e9c:	2301      	movne	r3, #1
 8001e9e:	2300      	moveq	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	2180      	movs	r1, #128	@ 0x80
 8001ea6:	4803      	ldr	r0, [pc, #12]	@ (8001eb4 <set_motor_direction+0x28>)
 8001ea8:	f001 fcbe 	bl	8003828 <HAL_GPIO_WritePin>
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40010c00 	.word	0x40010c00

08001eb8 <setPWM>:

void setPWM(int16_t duty_percent) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	80fb      	strh	r3, [r7, #6]
  // duty_percent: -100 .. 100
  if (duty_percent > 100) duty_percent = 100;
 8001ec2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ec6:	2b64      	cmp	r3, #100	@ 0x64
 8001ec8:	dd01      	ble.n	8001ece <setPWM+0x16>
 8001eca:	2364      	movs	r3, #100	@ 0x64
 8001ecc:	80fb      	strh	r3, [r7, #6]
  if (duty_percent < -100) duty_percent = -100;
 8001ece:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ed2:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001ed6:	da02      	bge.n	8001ede <setPWM+0x26>
 8001ed8:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 8001edc:	80fb      	strh	r3, [r7, #6]
  
  // Calcular PWM exacto
  uint16_t abs_duty = (uint16_t)(duty_percent < 0 ? -duty_percent : duty_percent);
 8001ede:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	da03      	bge.n	8001eee <setPWM+0x36>
 8001ee6:	88fb      	ldrh	r3, [r7, #6]
 8001ee8:	425b      	negs	r3, r3
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	e000      	b.n	8001ef0 <setPWM+0x38>
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	81fb      	strh	r3, [r7, #14]
  uint32_t pulse = (abs_duty * (99 + 1)) / 100;
 8001ef2:	89fb      	ldrh	r3, [r7, #14]
 8001ef4:	60bb      	str	r3, [r7, #8]

  if (system_fault) {
 8001ef6:	4b30      	ldr	r3, [pc, #192]	@ (8001fb8 <setPWM+0x100>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d010      	beq.n	8001f20 <setPWM+0x68>
    // En caso de falla, apagar ambos motores
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001efe:	4b2f      	ldr	r3, [pc, #188]	@ (8001fbc <setPWM+0x104>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2200      	movs	r2, #0
 8001f04:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001f06:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc0 <setPWM+0x108>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8001f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc0 <setPWM+0x108>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2200      	movs	r2, #0
 8001f14:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001f16:	4b29      	ldr	r3, [pc, #164]	@ (8001fbc <setPWM+0x104>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	639a      	str	r2, [r3, #56]	@ 0x38
    return;
 8001f1e:	e047      	b.n	8001fb0 <setPWM+0xf8>
  }

  // Establecer direccin para ambos motores
  set_motor_direction(duty_percent >= 0);
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	43db      	mvns	r3, r3
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	0bdb      	lsrs	r3, r3, #15
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ffae 	bl	8001e8c <set_motor_direction>

  if (in_failover) {
 8001f30:	4b24      	ldr	r3, [pc, #144]	@ (8001fc4 <setPWM+0x10c>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d017      	beq.n	8001f68 <setPWM+0xb0>
    // Apagar motor principal primero
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001f38:	4b20      	ldr	r3, [pc, #128]	@ (8001fbc <setPWM+0x104>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001f40:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc0 <setPWM+0x108>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2200      	movs	r2, #0
 8001f46:	635a      	str	r2, [r3, #52]	@ 0x34
    // Motor backup usando PB1 (TIM3_CH4) y PB3 (TIM2_CH2)
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse); // PB3
 8001f48:	4b1c      	ldr	r3, [pc, #112]	@ (8001fbc <setPWM+0x104>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68ba      	ldr	r2, [r7, #8]
 8001f4e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pulse); // PB1
 8001f50:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc0 <setPWM+0x108>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	641a      	str	r2, [r3, #64]	@ 0x40
    printf("Backup motor activo - PWM:%d%%, Pulse:%lu\r\n", duty_percent, pulse);
 8001f58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4819      	ldr	r0, [pc, #100]	@ (8001fc8 <setPWM+0x110>)
 8001f62:	f006 fb5d 	bl	8008620 <iprintf>
 8001f66:	e023      	b.n	8001fb0 <setPWM+0xf8>
  } else {
    // Apagar motor backup primero
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);    // PB3
 8001f68:	4b14      	ldr	r3, [pc, #80]	@ (8001fbc <setPWM+0x104>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);    // PB1
 8001f70:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <setPWM+0x108>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2200      	movs	r2, #0
 8001f76:	641a      	str	r2, [r3, #64]	@ 0x40
    
    // Motor principal
    if (duty_percent < 0) {
 8001f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	da08      	bge.n	8001f92 <setPWM+0xda>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001f80:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <setPWM+0x104>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2200      	movs	r2, #0
 8001f86:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 8001f88:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <setPWM+0x108>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f90:	e007      	b.n	8001fa2 <setPWM+0xea>
    } else {
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001f92:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc0 <setPWM+0x108>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2200      	movs	r2, #0
 8001f98:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse);
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <setPWM+0x104>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
    printf("Main motor - PWM:%d%%, Pulse:%lu\r\n", duty_percent, pulse);
 8001fa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4808      	ldr	r0, [pc, #32]	@ (8001fcc <setPWM+0x114>)
 8001fac:	f006 fb38 	bl	8008620 <iprintf>
  }
}
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000678 	.word	0x20000678
 8001fbc:	20000524 	.word	0x20000524
 8001fc0:	2000056c 	.word	0x2000056c
 8001fc4:	2000066c 	.word	0x2000066c
 8001fc8:	0800ab44 	.word	0x0800ab44
 8001fcc:	0800ab70 	.word	0x0800ab70

08001fd0 <system_shutdown>:

void system_shutdown(void) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  system_fault = 1;
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002044 <system_shutdown+0x74>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
  
  // Stop all PWMs and force 0 duty
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);  // Motor principal
 8001fda:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <system_shutdown+0x78>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // Motor principal
 8001fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800204c <system_shutdown+0x7c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);  // Motor backup (PB1)
 8001fea:	4b18      	ldr	r3, [pc, #96]	@ (800204c <system_shutdown+0x7c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);  // Motor backup (PB3)
 8001ff2:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <system_shutdown+0x78>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001ffa:	2108      	movs	r1, #8
 8001ffc:	4812      	ldr	r0, [pc, #72]	@ (8002048 <system_shutdown+0x78>)
 8001ffe:	f002 fff1 	bl	8004fe4 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8002002:	2100      	movs	r1, #0
 8002004:	4811      	ldr	r0, [pc, #68]	@ (800204c <system_shutdown+0x7c>)
 8002006:	f002 ffed 	bl	8004fe4 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 800200a:	210c      	movs	r1, #12
 800200c:	480f      	ldr	r0, [pc, #60]	@ (800204c <system_shutdown+0x7c>)
 800200e:	f002 ffe9 	bl	8004fe4 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002012:	2104      	movs	r1, #4
 8002014:	480c      	ldr	r0, [pc, #48]	@ (8002048 <system_shutdown+0x78>)
 8002016:	f002 ffe5 	bl	8004fe4 <HAL_TIM_PWM_Stop>

  // Indicate error on LCD and serial
  lcd_clear();
 800201a:	f7ff f94b 	bl	80012b4 <lcd_clear>
  lcd_put_cursor(0,0);
 800201e:	2100      	movs	r1, #0
 8002020:	2000      	movs	r0, #0
 8002022:	f7ff f951 	bl	80012c8 <lcd_put_cursor>
  lcd_send_string("ERROR: MOTORES");
 8002026:	480a      	ldr	r0, [pc, #40]	@ (8002050 <system_shutdown+0x80>)
 8002028:	f7ff f96b 	bl	8001302 <lcd_send_string>
  lcd_put_cursor(1,0);
 800202c:	2100      	movs	r1, #0
 800202e:	2001      	movs	r0, #1
 8002030:	f7ff f94a 	bl	80012c8 <lcd_put_cursor>
  lcd_send_string("SATURADOS >20s");
 8002034:	4807      	ldr	r0, [pc, #28]	@ (8002054 <system_shutdown+0x84>)
 8002036:	f7ff f964 	bl	8001302 <lcd_send_string>

  printf("FATAL: Ambos motores saturados por >20s, apagando sistema\r\n");
 800203a:	4807      	ldr	r0, [pc, #28]	@ (8002058 <system_shutdown+0x88>)
 800203c:	f006 fb58 	bl	80086f0 <puts>
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000678 	.word	0x20000678
 8002048:	20000524 	.word	0x20000524
 800204c:	2000056c 	.word	0x2000056c
 8002050:	0800ab94 	.word	0x0800ab94
 8002054:	0800aba4 	.word	0x0800aba4
 8002058:	0800abb4 	.word	0x0800abb4

0800205c <HAL_TIM_IC_CaptureCallback>:

  HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, buffer, 3, HAL_MAX_DELAY);

}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a1b      	ldr	r2, [pc, #108]	@ (80020d8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d130      	bne.n	80020d0 <HAL_TIM_IC_CaptureCallback+0x74>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	7f1b      	ldrb	r3, [r3, #28]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d12c      	bne.n	80020d0 <HAL_TIM_IC_CaptureCallback+0x74>
        if (echo_captured == 0) {
 8002076:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <HAL_TIM_IC_CaptureCallback+0x80>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d11a      	bne.n	80020b4 <HAL_TIM_IC_CaptureCallback+0x58>
            echo_start = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800207e:	2100      	movs	r1, #0
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f003 fc8d 	bl	80059a0 <HAL_TIM_ReadCapturedValue>
 8002086:	4603      	mov	r3, r0
 8002088:	4a15      	ldr	r2, [pc, #84]	@ (80020e0 <HAL_TIM_IC_CaptureCallback+0x84>)
 800208a:	6013      	str	r3, [r2, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6a1a      	ldr	r2, [r3, #32]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 020a 	bic.w	r2, r2, #10
 800209a:	621a      	str	r2, [r3, #32]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6a1a      	ldr	r2, [r3, #32]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f042 0202 	orr.w	r2, r2, #2
 80020aa:	621a      	str	r2, [r3, #32]
            echo_captured = 1;
 80020ac:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_TIM_IC_CaptureCallback+0x80>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	701a      	strb	r2, [r3, #0]
            echo_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
            echo_captured = 2;
        }
        //printf("Callback activo\r\n");
    }
}
 80020b2:	e00d      	b.n	80020d0 <HAL_TIM_IC_CaptureCallback+0x74>
        } else if (echo_captured == 1) {
 80020b4:	4b09      	ldr	r3, [pc, #36]	@ (80020dc <HAL_TIM_IC_CaptureCallback+0x80>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d109      	bne.n	80020d0 <HAL_TIM_IC_CaptureCallback+0x74>
            echo_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80020bc:	2100      	movs	r1, #0
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f003 fc6e 	bl	80059a0 <HAL_TIM_ReadCapturedValue>
 80020c4:	4603      	mov	r3, r0
 80020c6:	4a07      	ldr	r2, [pc, #28]	@ (80020e4 <HAL_TIM_IC_CaptureCallback+0x88>)
 80020c8:	6013      	str	r3, [r2, #0]
            echo_captured = 2;
 80020ca:	4b04      	ldr	r3, [pc, #16]	@ (80020dc <HAL_TIM_IC_CaptureCallback+0x80>)
 80020cc:	2202      	movs	r2, #2
 80020ce:	701a      	strb	r2, [r3, #0]
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40000800 	.word	0x40000800
 80020dc:	20000658 	.word	0x20000658
 80020e0:	20000650 	.word	0x20000650
 80020e4:	20000654 	.word	0x20000654

080020e8 <loop_ultrasonic_pid>:

void loop_ultrasonic_pid(void) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
    float medida_ultra = measure_distance_cm();
 80020ee:	f7ff f9ad 	bl	800144c <measure_distance_cm>
 80020f2:	6078      	str	r0, [r7, #4]

    if (medida_ultra > 0 && medida_ultra <= 100.00f) {
 80020f4:	f04f 0100 	mov.w	r1, #0
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7fe ffe9 	bl	80010d0 <__aeabi_fcmpgt>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d021      	beq.n	8002148 <loop_ultrasonic_pid+0x60>
 8002104:	491e      	ldr	r1, [pc, #120]	@ (8002180 <loop_ultrasonic_pid+0x98>)
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7fe ffce 	bl	80010a8 <__aeabi_fcmple>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d01a      	beq.n	8002148 <loop_ultrasonic_pid+0x60>
        distancia = medida_ultra;
 8002112:	4a1c      	ldr	r2, [pc, #112]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6013      	str	r3, [r2, #0]
        ultima_distancia_valida = distancia;
 8002118:	4b1a      	ldr	r3, [pc, #104]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a1a      	ldr	r2, [pc, #104]	@ (8002188 <loop_ultrasonic_pid+0xa0>)
 800211e:	6013      	str	r3, [r2, #0]
        printf("Distancia: %.2f cm\r\n", distancia);
 8002120:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe f989 	bl	800043c <__aeabi_f2d>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4817      	ldr	r0, [pc, #92]	@ (800218c <loop_ultrasonic_pid+0xa4>)
 8002130:	f006 fa76 	bl	8008620 <iprintf>
        update_motor_pid(setpoint, distancia, distancia);
 8002134:	4b16      	ldr	r3, [pc, #88]	@ (8002190 <loop_ultrasonic_pid+0xa8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a12      	ldr	r2, [pc, #72]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 800213a:	6811      	ldr	r1, [r2, #0]
 800213c:	4a11      	ldr	r2, [pc, #68]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff fde5 	bl	8001d10 <update_motor_pid>
 8002146:	e017      	b.n	8002178 <loop_ultrasonic_pid+0x90>
    } else {
        distancia = ultima_distancia_valida;
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <loop_ultrasonic_pid+0xa0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 800214e:	6013      	str	r3, [r2, #0]
        printf("Usando ltima distancia vlida: %.2f cm\r\n", distancia);
 8002150:	4b0c      	ldr	r3, [pc, #48]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe f971 	bl	800043c <__aeabi_f2d>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	480d      	ldr	r0, [pc, #52]	@ (8002194 <loop_ultrasonic_pid+0xac>)
 8002160:	f006 fa5e 	bl	8008620 <iprintf>
        update_motor_pid(setpoint, distancia, distancia);
 8002164:	4b0a      	ldr	r3, [pc, #40]	@ (8002190 <loop_ultrasonic_pid+0xa8>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a06      	ldr	r2, [pc, #24]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 800216a:	6811      	ldr	r1, [r2, #0]
 800216c:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <loop_ultrasonic_pid+0x9c>)
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fdcd 	bl	8001d10 <update_motor_pid>
    }
}
 8002176:	bf00      	nop
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	42c80000 	.word	0x42c80000
 8002184:	2000065c 	.word	0x2000065c
 8002188:	20000664 	.word	0x20000664
 800218c:	0800abf0 	.word	0x0800abf0
 8002190:	2000000c 	.word	0x2000000c
 8002194:	0800ac08 	.word	0x0800ac08

08002198 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80021a0:	2001      	movs	r0, #1
 80021a2:	f004 fb73 	bl	800688c <osDelay>
 80021a6:	e7fb      	b.n	80021a0 <StartDefaultTask+0x8>

080021a8 <StartTaskPID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPID */
void StartTaskPID(void const * argument)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af02      	add	r7, sp, #8
 80021ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPID */
  /* Infinite loop */
  for(;;)
  {
      // Actualizar setpoint desde el potencimetro
      setpoint = read_setpoint();
 80021b0:	f7ff fd78 	bl	8001ca4 <read_setpoint>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a3d      	ldr	r2, [pc, #244]	@ (80022ac <StartTaskPID+0x104>)
 80021b8:	6013      	str	r3, [r2, #0]
      
      // Ejecutar el control PID
      loop_ultrasonic_pid();
 80021ba:	f7ff ff95 	bl	80020e8 <loop_ultrasonic_pid>
      
      // Failover detection and permanent disable behaviour
      // - If motor1 (principal) reaches 100% and stays 20s -> switch to backup permanently and set motor1_disabled=1
      // - While in backup (in_failover==1 or motor1_disabled==1): if backup reaches 100% and stays 20s -> fatal
      int abs_pwm = pwm_value < 0 ? -pwm_value : pwm_value;
 80021be:	4b3c      	ldr	r3, [pc, #240]	@ (80022b0 <StartTaskPID+0x108>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	bfb8      	it	lt
 80021c6:	425b      	neglt	r3, r3
 80021c8:	60fb      	str	r3, [r7, #12]
      uint32_t now = HAL_GetTick();
 80021ca:	f000 fc15 	bl	80029f8 <HAL_GetTick>
 80021ce:	60b8      	str	r0, [r7, #8]

      printf("Debug - PWM:%d abs:%d in_failover:%d motor1_disabled:%d\r\n", pwm_value, abs_pwm, in_failover, motor1_disabled);
 80021d0:	4b37      	ldr	r3, [pc, #220]	@ (80022b0 <StartTaskPID+0x108>)
 80021d2:	6819      	ldr	r1, [r3, #0]
 80021d4:	4b37      	ldr	r3, [pc, #220]	@ (80022b4 <StartTaskPID+0x10c>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	4b37      	ldr	r3, [pc, #220]	@ (80022b8 <StartTaskPID+0x110>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	4613      	mov	r3, r2
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	4835      	ldr	r0, [pc, #212]	@ (80022bc <StartTaskPID+0x114>)
 80021e6:	f006 fa1b 	bl	8008620 <iprintf>

      if (!in_failover && !motor1_disabled) {
 80021ea:	4b32      	ldr	r3, [pc, #200]	@ (80022b4 <StartTaskPID+0x10c>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d136      	bne.n	8002260 <StartTaskPID+0xb8>
 80021f2:	4b31      	ldr	r3, [pc, #196]	@ (80022b8 <StartTaskPID+0x110>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d132      	bne.n	8002260 <StartTaskPID+0xb8>
        // Monitor main motor saturation
        if (abs_pwm == 100) {
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2b64      	cmp	r3, #100	@ 0x64
 80021fe:	d12b      	bne.n	8002258 <StartTaskPID+0xb0>
          if (failover_start == 0) {
 8002200:	4b2f      	ldr	r3, [pc, #188]	@ (80022c0 <StartTaskPID+0x118>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d106      	bne.n	8002216 <StartTaskPID+0x6e>
            failover_start = now;
 8002208:	4a2d      	ldr	r2, [pc, #180]	@ (80022c0 <StartTaskPID+0x118>)
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	6013      	str	r3, [r2, #0]
            printf("Debug - Motor principal saturado, iniciando conteo: %lu\r\n", now);
 800220e:	68b9      	ldr	r1, [r7, #8]
 8002210:	482c      	ldr	r0, [pc, #176]	@ (80022c4 <StartTaskPID+0x11c>)
 8002212:	f006 fa05 	bl	8008620 <iprintf>
          }
          if ((now - failover_start) >= 20000) {
 8002216:	4b2a      	ldr	r3, [pc, #168]	@ (80022c0 <StartTaskPID+0x118>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002222:	4293      	cmp	r3, r2
 8002224:	d93c      	bls.n	80022a0 <StartTaskPID+0xf8>
            // Switch permanently to backup
            in_failover = 1;
 8002226:	4b23      	ldr	r3, [pc, #140]	@ (80022b4 <StartTaskPID+0x10c>)
 8002228:	2201      	movs	r2, #1
 800222a:	701a      	strb	r2, [r3, #0]
            motor1_disabled = 1;
 800222c:	4b22      	ldr	r3, [pc, #136]	@ (80022b8 <StartTaskPID+0x110>)
 800222e:	2201      	movs	r2, #1
 8002230:	701a      	strb	r2, [r3, #0]
            failover_start = 0;
 8002232:	4b23      	ldr	r3, [pc, #140]	@ (80022c0 <StartTaskPID+0x118>)
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
            aux_fail_start = 0;
 8002238:	4b23      	ldr	r3, [pc, #140]	@ (80022c8 <StartTaskPID+0x120>)
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
            last_switch_time = now;
 800223e:	4a23      	ldr	r2, [pc, #140]	@ (80022cc <StartTaskPID+0x124>)
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	6013      	str	r3, [r2, #0]
            printf("FAILOVER: motor principal 100% x20s -> cambiando a backup, motor1 deshabilitado\r\n");
 8002244:	4822      	ldr	r0, [pc, #136]	@ (80022d0 <StartTaskPID+0x128>)
 8002246:	f006 f9eb 	bl	8008620 <iprintf>
            setPWM((int16_t)pwm_value);
 800224a:	4b19      	ldr	r3, [pc, #100]	@ (80022b0 <StartTaskPID+0x108>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	b21b      	sxth	r3, r3
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff fe31 	bl	8001eb8 <setPWM>
        if (abs_pwm == 100) {
 8002256:	e023      	b.n	80022a0 <StartTaskPID+0xf8>
          }
        } else {
          // reset if not saturated
          failover_start = 0;
 8002258:	4b19      	ldr	r3, [pc, #100]	@ (80022c0 <StartTaskPID+0x118>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
        if (abs_pwm == 100) {
 800225e:	e01f      	b.n	80022a0 <StartTaskPID+0xf8>
        }
      } else {
        // We're in backup (either temporary or permanent). Monitor backup saturation for fatal condition.
        if (abs_pwm == 100) {
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2b64      	cmp	r3, #100	@ 0x64
 8002264:	d118      	bne.n	8002298 <StartTaskPID+0xf0>
          if (aux_fail_start == 0) {
 8002266:	4b18      	ldr	r3, [pc, #96]	@ (80022c8 <StartTaskPID+0x120>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <StartTaskPID+0xd4>
            aux_fail_start = now;
 800226e:	4a16      	ldr	r2, [pc, #88]	@ (80022c8 <StartTaskPID+0x120>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	6013      	str	r3, [r2, #0]
            printf("Debug - Motor backup saturado, iniciando conteo: %lu\r\n", now);
 8002274:	68b9      	ldr	r1, [r7, #8]
 8002276:	4817      	ldr	r0, [pc, #92]	@ (80022d4 <StartTaskPID+0x12c>)
 8002278:	f006 f9d2 	bl	8008620 <iprintf>
          }
          if ((now - aux_fail_start) >= 20000) {
 800227c:	4b12      	ldr	r3, [pc, #72]	@ (80022c8 <StartTaskPID+0x120>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002288:	4293      	cmp	r3, r2
 800228a:	d90a      	bls.n	80022a2 <StartTaskPID+0xfa>
            printf("FATAL: Motor backup 100% x20s -> apagando ambos motores\r\n");
 800228c:	4812      	ldr	r0, [pc, #72]	@ (80022d8 <StartTaskPID+0x130>)
 800228e:	f006 f9c7 	bl	8008620 <iprintf>
            system_shutdown();
 8002292:	f7ff fe9d 	bl	8001fd0 <system_shutdown>
 8002296:	e004      	b.n	80022a2 <StartTaskPID+0xfa>
          }
        } else {
          aux_fail_start = 0;
 8002298:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <StartTaskPID+0x120>)
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	e000      	b.n	80022a2 <StartTaskPID+0xfa>
        if (abs_pwm == 100) {
 80022a0:	bf00      	nop
        }
      }

      osDelay(50); // cada 50 ms
 80022a2:	2032      	movs	r0, #50	@ 0x32
 80022a4:	f004 faf2 	bl	800688c <osDelay>
  {
 80022a8:	e782      	b.n	80021b0 <StartTaskPID+0x8>
 80022aa:	bf00      	nop
 80022ac:	2000000c 	.word	0x2000000c
 80022b0:	20000660 	.word	0x20000660
 80022b4:	2000066c 	.word	0x2000066c
 80022b8:	20000679 	.word	0x20000679
 80022bc:	0800ac34 	.word	0x0800ac34
 80022c0:	20000668 	.word	0x20000668
 80022c4:	0800ac70 	.word	0x0800ac70
 80022c8:	20000674 	.word	0x20000674
 80022cc:	20000670 	.word	0x20000670
 80022d0:	0800acac 	.word	0x0800acac
 80022d4:	0800ad00 	.word	0x0800ad00
 80022d8:	0800ad38 	.word	0x0800ad38

080022dc <StartTaskLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLCD */
void StartTaskLCD(void const * argument)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLCD */
  /* Infinite loop */
  for(;;)
  {
      lcd_print_diagnostico(distancia, (int16_t)pwm_value);
 80022e4:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <StartTaskLCD+0x28>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a07      	ldr	r2, [pc, #28]	@ (8002308 <StartTaskLCD+0x2c>)
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	b212      	sxth	r2, r2
 80022ee:	4611      	mov	r1, r2
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff f81b 	bl	800132c <lcd_print_diagnostico>
      osDelay(1000); // cada 1000 ms
 80022f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022fa:	f004 fac7 	bl	800688c <osDelay>
      lcd_print_diagnostico(distancia, (int16_t)pwm_value);
 80022fe:	bf00      	nop
 8002300:	e7f0      	b.n	80022e4 <StartTaskLCD+0x8>
 8002302:	bf00      	nop
 8002304:	2000065c 	.word	0x2000065c
 8002308:	20000660 	.word	0x20000660

0800230c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002310:	b672      	cpsid	i
}
 8002312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <Error_Handler+0x8>

08002318 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800231e:	4b18      	ldr	r3, [pc, #96]	@ (8002380 <HAL_MspInit+0x68>)
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	4a17      	ldr	r2, [pc, #92]	@ (8002380 <HAL_MspInit+0x68>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6193      	str	r3, [r2, #24]
 800232a:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <HAL_MspInit+0x68>)
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002336:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_MspInit+0x68>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	4a11      	ldr	r2, [pc, #68]	@ (8002380 <HAL_MspInit+0x68>)
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002340:	61d3      	str	r3, [r2, #28]
 8002342:	4b0f      	ldr	r3, [pc, #60]	@ (8002380 <HAL_MspInit+0x68>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800234a:	607b      	str	r3, [r7, #4]
 800234c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	210f      	movs	r1, #15
 8002352:	f06f 0001 	mvn.w	r0, #1
 8002356:	f001 f8ac 	bl	80034b2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800235a:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <HAL_MspInit+0x6c>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	4a04      	ldr	r2, [pc, #16]	@ (8002384 <HAL_MspInit+0x6c>)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002376:	bf00      	nop
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40021000 	.word	0x40021000
 8002384:	40010000 	.word	0x40010000

08002388 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0310 	add.w	r3, r7, #16
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a14      	ldr	r2, [pc, #80]	@ (80023f4 <HAL_ADC_MspInit+0x6c>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d121      	bne.n	80023ec <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023a8:	4b13      	ldr	r3, [pc, #76]	@ (80023f8 <HAL_ADC_MspInit+0x70>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	4a12      	ldr	r2, [pc, #72]	@ (80023f8 <HAL_ADC_MspInit+0x70>)
 80023ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023b2:	6193      	str	r3, [r2, #24]
 80023b4:	4b10      	ldr	r3, [pc, #64]	@ (80023f8 <HAL_ADC_MspInit+0x70>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c0:	4b0d      	ldr	r3, [pc, #52]	@ (80023f8 <HAL_ADC_MspInit+0x70>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	4a0c      	ldr	r2, [pc, #48]	@ (80023f8 <HAL_ADC_MspInit+0x70>)
 80023c6:	f043 0308 	orr.w	r3, r3, #8
 80023ca:	6193      	str	r3, [r2, #24]
 80023cc:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <HAL_ADC_MspInit+0x70>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = potenciometro_Pin;
 80023d8:	2301      	movs	r3, #1
 80023da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023dc:	2303      	movs	r3, #3
 80023de:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(potenciometro_GPIO_Port, &GPIO_InitStruct);
 80023e0:	f107 0310 	add.w	r3, r7, #16
 80023e4:	4619      	mov	r1, r3
 80023e6:	4805      	ldr	r0, [pc, #20]	@ (80023fc <HAL_ADC_MspInit+0x74>)
 80023e8:	f001 f89a 	bl	8003520 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80023ec:	bf00      	nop
 80023ee:	3720      	adds	r7, #32
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40012400 	.word	0x40012400
 80023f8:	40021000 	.word	0x40021000
 80023fc:	40010c00 	.word	0x40010c00

08002400 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08a      	sub	sp, #40	@ 0x28
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a1d      	ldr	r2, [pc, #116]	@ (8002490 <HAL_I2C_MspInit+0x90>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d132      	bne.n	8002486 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002420:	4b1c      	ldr	r3, [pc, #112]	@ (8002494 <HAL_I2C_MspInit+0x94>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	4a1b      	ldr	r2, [pc, #108]	@ (8002494 <HAL_I2C_MspInit+0x94>)
 8002426:	f043 0308 	orr.w	r3, r3, #8
 800242a:	6193      	str	r3, [r2, #24]
 800242c:	4b19      	ldr	r3, [pc, #100]	@ (8002494 <HAL_I2C_MspInit+0x94>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002438:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800243c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800243e:	2312      	movs	r3, #18
 8002440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002442:	2303      	movs	r3, #3
 8002444:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002446:	f107 0314 	add.w	r3, r7, #20
 800244a:	4619      	mov	r1, r3
 800244c:	4812      	ldr	r0, [pc, #72]	@ (8002498 <HAL_I2C_MspInit+0x98>)
 800244e:	f001 f867 	bl	8003520 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002452:	4b12      	ldr	r3, [pc, #72]	@ (800249c <HAL_I2C_MspInit+0x9c>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	627b      	str	r3, [r7, #36]	@ 0x24
 8002458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	f043 0302 	orr.w	r3, r3, #2
 8002466:	627b      	str	r3, [r7, #36]	@ 0x24
 8002468:	4a0c      	ldr	r2, [pc, #48]	@ (800249c <HAL_I2C_MspInit+0x9c>)
 800246a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800246e:	4b09      	ldr	r3, [pc, #36]	@ (8002494 <HAL_I2C_MspInit+0x94>)
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	4a08      	ldr	r2, [pc, #32]	@ (8002494 <HAL_I2C_MspInit+0x94>)
 8002474:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002478:	61d3      	str	r3, [r2, #28]
 800247a:	4b06      	ldr	r3, [pc, #24]	@ (8002494 <HAL_I2C_MspInit+0x94>)
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002486:	bf00      	nop
 8002488:	3728      	adds	r7, #40	@ 0x28
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40005400 	.word	0x40005400
 8002494:	40021000 	.word	0x40021000
 8002498:	40010c00 	.word	0x40010c00
 800249c:	40010000 	.word	0x40010000

080024a0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024b0:	d10c      	bne.n	80024cc <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024b2:	4b11      	ldr	r3, [pc, #68]	@ (80024f8 <HAL_TIM_PWM_MspInit+0x58>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	4a10      	ldr	r2, [pc, #64]	@ (80024f8 <HAL_TIM_PWM_MspInit+0x58>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	61d3      	str	r3, [r2, #28]
 80024be:	4b0e      	ldr	r3, [pc, #56]	@ (80024f8 <HAL_TIM_PWM_MspInit+0x58>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024ca:	e010      	b.n	80024ee <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a0a      	ldr	r2, [pc, #40]	@ (80024fc <HAL_TIM_PWM_MspInit+0x5c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d10b      	bne.n	80024ee <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024d6:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <HAL_TIM_PWM_MspInit+0x58>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4a07      	ldr	r2, [pc, #28]	@ (80024f8 <HAL_TIM_PWM_MspInit+0x58>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	61d3      	str	r3, [r2, #28]
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <HAL_TIM_PWM_MspInit+0x58>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
}
 80024ee:	bf00      	nop
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40000400 	.word	0x40000400

08002500 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 0310 	add.w	r3, r7, #16
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM4)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a19      	ldr	r2, [pc, #100]	@ (8002580 <HAL_TIM_Base_MspInit+0x80>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d12b      	bne.n	8002578 <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002520:	4b18      	ldr	r3, [pc, #96]	@ (8002584 <HAL_TIM_Base_MspInit+0x84>)
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	4a17      	ldr	r2, [pc, #92]	@ (8002584 <HAL_TIM_Base_MspInit+0x84>)
 8002526:	f043 0304 	orr.w	r3, r3, #4
 800252a:	61d3      	str	r3, [r2, #28]
 800252c:	4b15      	ldr	r3, [pc, #84]	@ (8002584 <HAL_TIM_Base_MspInit+0x84>)
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002538:	4b12      	ldr	r3, [pc, #72]	@ (8002584 <HAL_TIM_Base_MspInit+0x84>)
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	4a11      	ldr	r2, [pc, #68]	@ (8002584 <HAL_TIM_Base_MspInit+0x84>)
 800253e:	f043 0308 	orr.w	r3, r3, #8
 8002542:	6193      	str	r3, [r2, #24]
 8002544:	4b0f      	ldr	r3, [pc, #60]	@ (8002584 <HAL_TIM_Base_MspInit+0x84>)
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f003 0308 	and.w	r3, r3, #8
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 8002550:	2340      	movs	r3, #64	@ 0x40
 8002552:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 800255c:	f107 0310 	add.w	r3, r7, #16
 8002560:	4619      	mov	r1, r3
 8002562:	4809      	ldr	r0, [pc, #36]	@ (8002588 <HAL_TIM_Base_MspInit+0x88>)
 8002564:	f000 ffdc 	bl	8003520 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002568:	2200      	movs	r2, #0
 800256a:	2105      	movs	r1, #5
 800256c:	201e      	movs	r0, #30
 800256e:	f000 ffa0 	bl	80034b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002572:	201e      	movs	r0, #30
 8002574:	f000 ffb9 	bl	80034ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002578:	bf00      	nop
 800257a:	3720      	adds	r7, #32
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40000800 	.word	0x40000800
 8002584:	40021000 	.word	0x40021000
 8002588:	40010c00 	.word	0x40010c00

0800258c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b08a      	sub	sp, #40	@ 0x28
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002594:	f107 0310 	add.w	r3, r7, #16
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025aa:	d12b      	bne.n	8002604 <HAL_TIM_MspPostInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ac:	4b2f      	ldr	r3, [pc, #188]	@ (800266c <HAL_TIM_MspPostInit+0xe0>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	4a2e      	ldr	r2, [pc, #184]	@ (800266c <HAL_TIM_MspPostInit+0xe0>)
 80025b2:	f043 0308 	orr.w	r3, r3, #8
 80025b6:	6193      	str	r3, [r2, #24]
 80025b8:	4b2c      	ldr	r3, [pc, #176]	@ (800266c <HAL_TIM_MspPostInit+0xe0>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = motor1_Pin|motor2B3_Pin;
 80025c4:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80025c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ca:	2302      	movs	r3, #2
 80025cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ce:	2302      	movs	r3, #2
 80025d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d2:	f107 0310 	add.w	r3, r7, #16
 80025d6:	4619      	mov	r1, r3
 80025d8:	4825      	ldr	r0, [pc, #148]	@ (8002670 <HAL_TIM_MspPostInit+0xe4>)
 80025da:	f000 ffa1 	bl	8003520 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_ENABLE();
 80025de:	4b25      	ldr	r3, [pc, #148]	@ (8002674 <HAL_TIM_MspPostInit+0xe8>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	623b      	str	r3, [r7, #32]
 80025e4:	6a3b      	ldr	r3, [r7, #32]
 80025e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025ea:	623b      	str	r3, [r7, #32]
 80025ec:	6a3b      	ldr	r3, [r7, #32]
 80025ee:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80025f2:	623b      	str	r3, [r7, #32]
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80025fa:	623b      	str	r3, [r7, #32]
 80025fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002674 <HAL_TIM_MspPostInit+0xe8>)
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002602:	e02e      	b.n	8002662 <HAL_TIM_MspPostInit+0xd6>
  else if(htim->Instance==TIM3)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a1b      	ldr	r2, [pc, #108]	@ (8002678 <HAL_TIM_MspPostInit+0xec>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d129      	bne.n	8002662 <HAL_TIM_MspPostInit+0xd6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <HAL_TIM_MspPostInit+0xe0>)
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	4a16      	ldr	r2, [pc, #88]	@ (800266c <HAL_TIM_MspPostInit+0xe0>)
 8002614:	f043 0308 	orr.w	r3, r3, #8
 8002618:	6193      	str	r3, [r2, #24]
 800261a:	4b14      	ldr	r3, [pc, #80]	@ (800266c <HAL_TIM_MspPostInit+0xe0>)
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = motor2_Pin|motor1B4_Pin;
 8002626:	2312      	movs	r3, #18
 8002628:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	2302      	movs	r3, #2
 800262c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262e:	2302      	movs	r3, #2
 8002630:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002632:	f107 0310 	add.w	r3, r7, #16
 8002636:	4619      	mov	r1, r3
 8002638:	480d      	ldr	r0, [pc, #52]	@ (8002670 <HAL_TIM_MspPostInit+0xe4>)
 800263a:	f000 ff71 	bl	8003520 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800263e:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <HAL_TIM_MspPostInit+0xe8>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	627b      	str	r3, [r7, #36]	@ 0x24
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800264a:	627b      	str	r3, [r7, #36]	@ 0x24
 800264c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
 8002654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002656:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
 800265c:	4a05      	ldr	r2, [pc, #20]	@ (8002674 <HAL_TIM_MspPostInit+0xe8>)
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	6053      	str	r3, [r2, #4]
}
 8002662:	bf00      	nop
 8002664:	3728      	adds	r7, #40	@ 0x28
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	40010c00 	.word	0x40010c00
 8002674:	40010000 	.word	0x40010000
 8002678:	40000400 	.word	0x40000400

0800267c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b088      	sub	sp, #32
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 0310 	add.w	r3, r7, #16
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a15      	ldr	r2, [pc, #84]	@ (80026ec <HAL_UART_MspInit+0x70>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d123      	bne.n	80026e4 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800269c:	4b14      	ldr	r3, [pc, #80]	@ (80026f0 <HAL_UART_MspInit+0x74>)
 800269e:	69db      	ldr	r3, [r3, #28]
 80026a0:	4a13      	ldr	r2, [pc, #76]	@ (80026f0 <HAL_UART_MspInit+0x74>)
 80026a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026a6:	61d3      	str	r3, [r2, #28]
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_UART_MspInit+0x74>)
 80026aa:	69db      	ldr	r3, [r3, #28]
 80026ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b4:	4b0e      	ldr	r3, [pc, #56]	@ (80026f0 <HAL_UART_MspInit+0x74>)
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	4a0d      	ldr	r2, [pc, #52]	@ (80026f0 <HAL_UART_MspInit+0x74>)
 80026ba:	f043 0304 	orr.w	r3, r3, #4
 80026be:	6193      	str	r3, [r2, #24]
 80026c0:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <HAL_UART_MspInit+0x74>)
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026cc:	230c      	movs	r3, #12
 80026ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d0:	2302      	movs	r3, #2
 80026d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2302      	movs	r3, #2
 80026d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	f107 0310 	add.w	r3, r7, #16
 80026dc:	4619      	mov	r1, r3
 80026de:	4805      	ldr	r0, [pc, #20]	@ (80026f4 <HAL_UART_MspInit+0x78>)
 80026e0:	f000 ff1e 	bl	8003520 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80026e4:	bf00      	nop
 80026e6:	3720      	adds	r7, #32
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40004400 	.word	0x40004400
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40010800 	.word	0x40010800

080026f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026fc:	bf00      	nop
 80026fe:	e7fd      	b.n	80026fc <NMI_Handler+0x4>

08002700 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002704:	bf00      	nop
 8002706:	e7fd      	b.n	8002704 <HardFault_Handler+0x4>

08002708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <MemManage_Handler+0x4>

08002710 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <BusFault_Handler+0x4>

08002718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800271c:	bf00      	nop
 800271e:	e7fd      	b.n	800271c <UsageFault_Handler+0x4>

08002720 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002730:	f000 f950 	bl	80029d4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002734:	f004 fe34 	bl	80073a0 <xTaskGetSchedulerState>
 8002738:	4603      	mov	r3, r0
 800273a:	2b01      	cmp	r3, #1
 800273c:	d001      	beq.n	8002742 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800273e:	f005 f823 	bl	8007788 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800274c:	4802      	ldr	r0, [pc, #8]	@ (8002758 <TIM4_IRQHandler+0x10>)
 800274e:	f002 fe11 	bl	8005374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200005b4 	.word	0x200005b4

0800275c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002760:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002764:	f001 f878 	bl	8003858 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}

0800276c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return 1;
 8002770:	2301      	movs	r3, #1
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr

0800277a <_kill>:

int _kill(int pid, int sig)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002784:	f006 f91c 	bl	80089c0 <__errno>
 8002788:	4603      	mov	r3, r0
 800278a:	2216      	movs	r2, #22
 800278c:	601a      	str	r2, [r3, #0]
  return -1;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <_exit>:

void _exit (int status)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b082      	sub	sp, #8
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027a2:	f04f 31ff 	mov.w	r1, #4294967295
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ffe7 	bl	800277a <_kill>
  while (1) {}    /* Make sure we hang here */
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <_exit+0x12>

080027b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	e00a      	b.n	80027d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027c2:	f3af 8000 	nop.w
 80027c6:	4601      	mov	r1, r0
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	1c5a      	adds	r2, r3, #1
 80027cc:	60ba      	str	r2, [r7, #8]
 80027ce:	b2ca      	uxtb	r2, r1
 80027d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	3301      	adds	r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	429a      	cmp	r2, r3
 80027de:	dbf0      	blt.n	80027c2 <_read+0x12>
  }

  return len;
 80027e0:	687b      	ldr	r3, [r7, #4]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3718      	adds	r7, #24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b086      	sub	sp, #24
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	60f8      	str	r0, [r7, #12]
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
 80027fa:	e009      	b.n	8002810 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	60ba      	str	r2, [r7, #8]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe fdf3 	bl	80013f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3301      	adds	r3, #1
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	429a      	cmp	r2, r3
 8002816:	dbf1      	blt.n	80027fc <_write+0x12>
  }
  return len;
 8002818:	687b      	ldr	r3, [r7, #4]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <_close>:

int _close(int file)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800282a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800282e:	4618      	mov	r0, r3
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002848:	605a      	str	r2, [r3, #4]
  return 0;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <_isatty>:

int _isatty(int file)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800285e:	2301      	movs	r3, #1
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr

0800286a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800286a:	b480      	push	{r7}
 800286c:	b085      	sub	sp, #20
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr
	...

08002884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800288c:	4a14      	ldr	r2, [pc, #80]	@ (80028e0 <_sbrk+0x5c>)
 800288e:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <_sbrk+0x60>)
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002898:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <_sbrk+0x64>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d102      	bne.n	80028a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028a0:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <_sbrk+0x64>)
 80028a2:	4a12      	ldr	r2, [pc, #72]	@ (80028ec <_sbrk+0x68>)
 80028a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028a6:	4b10      	ldr	r3, [pc, #64]	@ (80028e8 <_sbrk+0x64>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4413      	add	r3, r2
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d207      	bcs.n	80028c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028b4:	f006 f884 	bl	80089c0 <__errno>
 80028b8:	4603      	mov	r3, r0
 80028ba:	220c      	movs	r2, #12
 80028bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028be:	f04f 33ff 	mov.w	r3, #4294967295
 80028c2:	e009      	b.n	80028d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028c4:	4b08      	ldr	r3, [pc, #32]	@ (80028e8 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ca:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <_sbrk+0x64>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4413      	add	r3, r2
 80028d2:	4a05      	ldr	r2, [pc, #20]	@ (80028e8 <_sbrk+0x64>)
 80028d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028d6:	68fb      	ldr	r3, [r7, #12]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3718      	adds	r7, #24
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20005000 	.word	0x20005000
 80028e4:	00000400 	.word	0x00000400
 80028e8:	200006ac 	.word	0x200006ac
 80028ec:	20001558 	.word	0x20001558

080028f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028fc:	f7ff fff8 	bl	80028f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002900:	480b      	ldr	r0, [pc, #44]	@ (8002930 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002902:	490c      	ldr	r1, [pc, #48]	@ (8002934 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002904:	4a0c      	ldr	r2, [pc, #48]	@ (8002938 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002908:	e002      	b.n	8002910 <LoopCopyDataInit>

0800290a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800290a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800290c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290e:	3304      	adds	r3, #4

08002910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002914:	d3f9      	bcc.n	800290a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002916:	4a09      	ldr	r2, [pc, #36]	@ (800293c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002918:	4c09      	ldr	r4, [pc, #36]	@ (8002940 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800291a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800291c:	e001      	b.n	8002922 <LoopFillZerobss>

0800291e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002920:	3204      	adds	r2, #4

08002922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002924:	d3fb      	bcc.n	800291e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002926:	f006 f851 	bl	80089cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800292a:	f7fe fde3 	bl	80014f4 <main>
  bx lr
 800292e:	4770      	bx	lr
  ldr r0, =_sdata
 8002930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002934:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002938:	0800b13c 	.word	0x0800b13c
  ldr r2, =_sbss
 800293c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002940:	20001554 	.word	0x20001554

08002944 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002944:	e7fe      	b.n	8002944 <ADC1_2_IRQHandler>
	...

08002948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800294c:	4b08      	ldr	r3, [pc, #32]	@ (8002970 <HAL_Init+0x28>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a07      	ldr	r2, [pc, #28]	@ (8002970 <HAL_Init+0x28>)
 8002952:	f043 0310 	orr.w	r3, r3, #16
 8002956:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002958:	2003      	movs	r0, #3
 800295a:	f000 fd9f 	bl	800349c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800295e:	200f      	movs	r0, #15
 8002960:	f000 f808 	bl	8002974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002964:	f7ff fcd8 	bl	8002318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40022000 	.word	0x40022000

08002974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800297c:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_InitTick+0x54>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b12      	ldr	r3, [pc, #72]	@ (80029cc <HAL_InitTick+0x58>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	4619      	mov	r1, r3
 8002986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800298a:	fbb3 f3f1 	udiv	r3, r3, r1
 800298e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fdb7 	bl	8003506 <HAL_SYSTICK_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e00e      	b.n	80029c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b0f      	cmp	r3, #15
 80029a6:	d80a      	bhi.n	80029be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029a8:	2200      	movs	r2, #0
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	f000 fd7f 	bl	80034b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029b4:	4a06      	ldr	r2, [pc, #24]	@ (80029d0 <HAL_InitTick+0x5c>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000010 	.word	0x20000010
 80029cc:	20000018 	.word	0x20000018
 80029d0:	20000014 	.word	0x20000014

080029d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d8:	4b05      	ldr	r3, [pc, #20]	@ (80029f0 <HAL_IncTick+0x1c>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b05      	ldr	r3, [pc, #20]	@ (80029f4 <HAL_IncTick+0x20>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4413      	add	r3, r2
 80029e4:	4a03      	ldr	r2, [pc, #12]	@ (80029f4 <HAL_IncTick+0x20>)
 80029e6:	6013      	str	r3, [r2, #0]
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr
 80029f0:	20000018 	.word	0x20000018
 80029f4:	200006b0 	.word	0x200006b0

080029f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return uwTick;
 80029fc:	4b02      	ldr	r3, [pc, #8]	@ (8002a08 <HAL_GetTick+0x10>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr
 8002a08:	200006b0 	.word	0x200006b0

08002a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a14:	f7ff fff0 	bl	80029f8 <HAL_GetTick>
 8002a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a24:	d005      	beq.n	8002a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a26:	4b0a      	ldr	r3, [pc, #40]	@ (8002a50 <HAL_Delay+0x44>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4413      	add	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a32:	bf00      	nop
 8002a34:	f7ff ffe0 	bl	80029f8 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d8f7      	bhi.n	8002a34 <HAL_Delay+0x28>
  {
  }
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000018 	.word	0x20000018

08002a54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e0be      	b.n	8002bf4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d109      	bne.n	8002a98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff fc78 	bl	8002388 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fbf1 	bl	8003280 <ADC_ConversionStop_Disable>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f040 8099 	bne.w	8002be2 <HAL_ADC_Init+0x18e>
 8002ab0:	7dfb      	ldrb	r3, [r7, #23]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f040 8095 	bne.w	8002be2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002abc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ac0:	f023 0302 	bic.w	r3, r3, #2
 8002ac4:	f043 0202 	orr.w	r2, r3, #2
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ad4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	7b1b      	ldrb	r3, [r3, #12]
 8002ada:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002adc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002aec:	d003      	beq.n	8002af6 <HAL_ADC_Init+0xa2>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d102      	bne.n	8002afc <HAL_ADC_Init+0xa8>
 8002af6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002afa:	e000      	b.n	8002afe <HAL_ADC_Init+0xaa>
 8002afc:	2300      	movs	r3, #0
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	7d1b      	ldrb	r3, [r3, #20]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d119      	bne.n	8002b40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	7b1b      	ldrb	r3, [r3, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	035a      	lsls	r2, r3, #13
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	e00b      	b.n	8002b40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2c:	f043 0220 	orr.w	r2, r3, #32
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	f043 0201 	orr.w	r2, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	4b28      	ldr	r3, [pc, #160]	@ (8002bfc <HAL_ADC_Init+0x1a8>)
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	68b9      	ldr	r1, [r7, #8]
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b70:	d003      	beq.n	8002b7a <HAL_ADC_Init+0x126>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d104      	bne.n	8002b84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	051b      	lsls	r3, r3, #20
 8002b82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	4b18      	ldr	r3, [pc, #96]	@ (8002c00 <HAL_ADC_Init+0x1ac>)
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d10b      	bne.n	8002bc0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb2:	f023 0303 	bic.w	r3, r3, #3
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002bbe:	e018      	b.n	8002bf2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	f023 0312 	bic.w	r3, r3, #18
 8002bc8:	f043 0210 	orr.w	r2, r3, #16
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002be0:	e007      	b.n	8002bf2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be6:	f043 0210 	orr.w	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	ffe1f7fd 	.word	0xffe1f7fd
 8002c00:	ff1f0efe 	.word	0xff1f0efe

08002c04 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_Start+0x1a>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	e098      	b.n	8002d50 <HAL_ADC_Start+0x14c>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 fad0 	bl	80031cc <ADC_Enable>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f040 8087 	bne.w	8002d46 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c40:	f023 0301 	bic.w	r3, r3, #1
 8002c44:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a41      	ldr	r2, [pc, #260]	@ (8002d58 <HAL_ADC_Start+0x154>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d105      	bne.n	8002c62 <HAL_ADC_Start+0x5e>
 8002c56:	4b41      	ldr	r3, [pc, #260]	@ (8002d5c <HAL_ADC_Start+0x158>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d115      	bne.n	8002c8e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c66:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d026      	beq.n	8002cca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c80:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c84:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c8c:	e01d      	b.n	8002cca <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c92:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d5c <HAL_ADC_Start+0x158>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d004      	beq.n	8002cae <HAL_ADC_Start+0xaa>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a2b      	ldr	r2, [pc, #172]	@ (8002d58 <HAL_ADC_Start+0x154>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d10d      	bne.n	8002cca <HAL_ADC_Start+0xc6>
 8002cae:	4b2b      	ldr	r3, [pc, #172]	@ (8002d5c <HAL_ADC_Start+0x158>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cc2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d006      	beq.n	8002ce4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cda:	f023 0206 	bic.w	r2, r3, #6
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ce2:	e002      	b.n	8002cea <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f06f 0202 	mvn.w	r2, #2
 8002cfa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002d06:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002d0a:	d113      	bne.n	8002d34 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d10:	4a11      	ldr	r2, [pc, #68]	@ (8002d58 <HAL_ADC_Start+0x154>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d105      	bne.n	8002d22 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002d16:	4b11      	ldr	r3, [pc, #68]	@ (8002d5c <HAL_ADC_Start+0x158>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d108      	bne.n	8002d34 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002d30:	609a      	str	r2, [r3, #8]
 8002d32:	e00c      	b.n	8002d4e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	e003      	b.n	8002d4e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40012800 	.word	0x40012800
 8002d5c:	40012400 	.word	0x40012400

08002d60 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_Stop+0x1a>
 8002d76:	2302      	movs	r3, #2
 8002d78:	e01a      	b.n	8002db0 <HAL_ADC_Stop+0x50>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fa7c 	bl	8003280 <ADC_ConversionStop_Disable>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d109      	bne.n	8002da6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d96:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d9a:	f023 0301 	bic.w	r3, r3, #1
 8002d9e:	f043 0201 	orr.w	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002db8:	b590      	push	{r4, r7, lr}
 8002dba:	b087      	sub	sp, #28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002dce:	f7ff fe13 	bl	80029f8 <HAL_GetTick>
 8002dd2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de6:	f043 0220 	orr.w	r2, r3, #32
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e0d3      	b.n	8002fa2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d131      	bne.n	8002e6c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d12a      	bne.n	8002e6c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002e16:	e021      	b.n	8002e5c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1e:	d01d      	beq.n	8002e5c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d007      	beq.n	8002e36 <HAL_ADC_PollForConversion+0x7e>
 8002e26:	f7ff fde7 	bl	80029f8 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d212      	bcs.n	8002e5c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10b      	bne.n	8002e5c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e48:	f043 0204 	orr.w	r2, r3, #4
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e0a2      	b.n	8002fa2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0d6      	beq.n	8002e18 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e6a:	e070      	b.n	8002f4e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002e6c:	4b4f      	ldr	r3, [pc, #316]	@ (8002fac <HAL_ADC_PollForConversion+0x1f4>)
 8002e6e:	681c      	ldr	r4, [r3, #0]
 8002e70:	2002      	movs	r0, #2
 8002e72:	f001 fe75 	bl	8004b60 <HAL_RCCEx_GetPeriphCLKFreq>
 8002e76:	4603      	mov	r3, r0
 8002e78:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6919      	ldr	r1, [r3, #16]
 8002e82:	4b4b      	ldr	r3, [pc, #300]	@ (8002fb0 <HAL_ADC_PollForConversion+0x1f8>)
 8002e84:	400b      	ands	r3, r1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d118      	bne.n	8002ebc <HAL_ADC_PollForConversion+0x104>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68d9      	ldr	r1, [r3, #12]
 8002e90:	4b48      	ldr	r3, [pc, #288]	@ (8002fb4 <HAL_ADC_PollForConversion+0x1fc>)
 8002e92:	400b      	ands	r3, r1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d111      	bne.n	8002ebc <HAL_ADC_PollForConversion+0x104>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6919      	ldr	r1, [r3, #16]
 8002e9e:	4b46      	ldr	r3, [pc, #280]	@ (8002fb8 <HAL_ADC_PollForConversion+0x200>)
 8002ea0:	400b      	ands	r3, r1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d108      	bne.n	8002eb8 <HAL_ADC_PollForConversion+0x100>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68d9      	ldr	r1, [r3, #12]
 8002eac:	4b43      	ldr	r3, [pc, #268]	@ (8002fbc <HAL_ADC_PollForConversion+0x204>)
 8002eae:	400b      	ands	r3, r1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_PollForConversion+0x100>
 8002eb4:	2314      	movs	r3, #20
 8002eb6:	e020      	b.n	8002efa <HAL_ADC_PollForConversion+0x142>
 8002eb8:	2329      	movs	r3, #41	@ 0x29
 8002eba:	e01e      	b.n	8002efa <HAL_ADC_PollForConversion+0x142>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6919      	ldr	r1, [r3, #16]
 8002ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fb8 <HAL_ADC_PollForConversion+0x200>)
 8002ec4:	400b      	ands	r3, r1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_ADC_PollForConversion+0x120>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68d9      	ldr	r1, [r3, #12]
 8002ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8002fbc <HAL_ADC_PollForConversion+0x204>)
 8002ed2:	400b      	ands	r3, r1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00d      	beq.n	8002ef4 <HAL_ADC_PollForConversion+0x13c>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6919      	ldr	r1, [r3, #16]
 8002ede:	4b38      	ldr	r3, [pc, #224]	@ (8002fc0 <HAL_ADC_PollForConversion+0x208>)
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d108      	bne.n	8002ef8 <HAL_ADC_PollForConversion+0x140>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68d9      	ldr	r1, [r3, #12]
 8002eec:	4b34      	ldr	r3, [pc, #208]	@ (8002fc0 <HAL_ADC_PollForConversion+0x208>)
 8002eee:	400b      	ands	r3, r1
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_ADC_PollForConversion+0x140>
 8002ef4:	2354      	movs	r3, #84	@ 0x54
 8002ef6:	e000      	b.n	8002efa <HAL_ADC_PollForConversion+0x142>
 8002ef8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002efa:	fb02 f303 	mul.w	r3, r2, r3
 8002efe:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002f00:	e021      	b.n	8002f46 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f08:	d01a      	beq.n	8002f40 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d007      	beq.n	8002f20 <HAL_ADC_PollForConversion+0x168>
 8002f10:	f7ff fd72 	bl	80029f8 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d20f      	bcs.n	8002f40 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d90b      	bls.n	8002f40 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	f043 0204 	orr.w	r2, r3, #4
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e030      	b.n	8002fa2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	3301      	adds	r3, #1
 8002f44:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d8d9      	bhi.n	8002f02 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f06f 0212 	mvn.w	r2, #18
 8002f56:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002f6e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002f72:	d115      	bne.n	8002fa0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d111      	bne.n	8002fa0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d105      	bne.n	8002fa0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f98:	f043 0201 	orr.w	r2, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	371c      	adds	r7, #28
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd90      	pop	{r4, r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20000010 	.word	0x20000010
 8002fb0:	24924924 	.word	0x24924924
 8002fb4:	00924924 	.word	0x00924924
 8002fb8:	12492492 	.word	0x12492492
 8002fbc:	00492492 	.word	0x00492492
 8002fc0:	00249249 	.word	0x00249249

08002fc4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr

08002fdc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x20>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e0dc      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x1da>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b06      	cmp	r3, #6
 800300a:	d81c      	bhi.n	8003046 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	4613      	mov	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	3b05      	subs	r3, #5
 800301e:	221f      	movs	r2, #31
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	4019      	ands	r1, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	6818      	ldr	r0, [r3, #0]
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	3b05      	subs	r3, #5
 8003038:	fa00 f203 	lsl.w	r2, r0, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	635a      	str	r2, [r3, #52]	@ 0x34
 8003044:	e03c      	b.n	80030c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2b0c      	cmp	r3, #12
 800304c:	d81c      	bhi.n	8003088 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	3b23      	subs	r3, #35	@ 0x23
 8003060:	221f      	movs	r2, #31
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43db      	mvns	r3, r3
 8003068:	4019      	ands	r1, r3
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	3b23      	subs	r3, #35	@ 0x23
 800307a:	fa00 f203 	lsl.w	r2, r0, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	631a      	str	r2, [r3, #48]	@ 0x30
 8003086:	e01b      	b.n	80030c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	3b41      	subs	r3, #65	@ 0x41
 800309a:	221f      	movs	r2, #31
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	4019      	ands	r1, r3
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4413      	add	r3, r2
 80030b2:	3b41      	subs	r3, #65	@ 0x41
 80030b4:	fa00 f203 	lsl.w	r2, r0, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b09      	cmp	r3, #9
 80030c6:	d91c      	bls.n	8003102 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68d9      	ldr	r1, [r3, #12]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	4613      	mov	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	4413      	add	r3, r2
 80030d8:	3b1e      	subs	r3, #30
 80030da:	2207      	movs	r2, #7
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	4019      	ands	r1, r3
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	6898      	ldr	r0, [r3, #8]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	4613      	mov	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	4413      	add	r3, r2
 80030f2:	3b1e      	subs	r3, #30
 80030f4:	fa00 f203 	lsl.w	r2, r0, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	430a      	orrs	r2, r1
 80030fe:	60da      	str	r2, [r3, #12]
 8003100:	e019      	b.n	8003136 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	6919      	ldr	r1, [r3, #16]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	4413      	add	r3, r2
 8003112:	2207      	movs	r2, #7
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	43db      	mvns	r3, r3
 800311a:	4019      	ands	r1, r3
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	6898      	ldr	r0, [r3, #8]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	4413      	add	r3, r2
 800312a:	fa00 f203 	lsl.w	r2, r0, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2b10      	cmp	r3, #16
 800313c:	d003      	beq.n	8003146 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003142:	2b11      	cmp	r3, #17
 8003144:	d132      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a1d      	ldr	r2, [pc, #116]	@ (80031c0 <HAL_ADC_ConfigChannel+0x1e4>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d125      	bne.n	800319c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d126      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800316c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2b10      	cmp	r3, #16
 8003174:	d11a      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003176:	4b13      	ldr	r3, [pc, #76]	@ (80031c4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a13      	ldr	r2, [pc, #76]	@ (80031c8 <HAL_ADC_ConfigChannel+0x1ec>)
 800317c:	fba2 2303 	umull	r2, r3, r2, r3
 8003180:	0c9a      	lsrs	r2, r3, #18
 8003182:	4613      	mov	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4413      	add	r3, r2
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800318c:	e002      	b.n	8003194 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	3b01      	subs	r3, #1
 8003192:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f9      	bne.n	800318e <HAL_ADC_ConfigChannel+0x1b2>
 800319a:	e007      	b.n	80031ac <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a0:	f043 0220 	orr.w	r2, r3, #32
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3714      	adds	r7, #20
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	40012400 	.word	0x40012400
 80031c4:	20000010 	.word	0x20000010
 80031c8:	431bde83 	.word	0x431bde83

080031cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d040      	beq.n	800326c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003278 <ADC_Enable+0xac>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a1f      	ldr	r2, [pc, #124]	@ (800327c <ADC_Enable+0xb0>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	0c9b      	lsrs	r3, r3, #18
 8003206:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003208:	e002      	b.n	8003210 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	3b01      	subs	r3, #1
 800320e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f9      	bne.n	800320a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003216:	f7ff fbef 	bl	80029f8 <HAL_GetTick>
 800321a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800321c:	e01f      	b.n	800325e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800321e:	f7ff fbeb 	bl	80029f8 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d918      	bls.n	800325e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b01      	cmp	r3, #1
 8003238:	d011      	beq.n	800325e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323e:	f043 0210 	orr.w	r2, r3, #16
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324a:	f043 0201 	orr.w	r2, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e007      	b.n	800326e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b01      	cmp	r3, #1
 800326a:	d1d8      	bne.n	800321e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000010 	.word	0x20000010
 800327c:	431bde83 	.word	0x431bde83

08003280 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b01      	cmp	r3, #1
 8003298:	d12e      	bne.n	80032f8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0201 	bic.w	r2, r2, #1
 80032a8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032aa:	f7ff fba5 	bl	80029f8 <HAL_GetTick>
 80032ae:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032b0:	e01b      	b.n	80032ea <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032b2:	f7ff fba1 	bl	80029f8 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d914      	bls.n	80032ea <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d10d      	bne.n	80032ea <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	f043 0210 	orr.w	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032de:	f043 0201 	orr.w	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e007      	b.n	80032fa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d0dc      	beq.n	80032b2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
	...

08003304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003314:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003320:	4013      	ands	r3, r2
 8003322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800332c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003330:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003336:	4a04      	ldr	r2, [pc, #16]	@ (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	60d3      	str	r3, [r2, #12]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003350:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <__NVIC_GetPriorityGrouping+0x18>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	0a1b      	lsrs	r3, r3, #8
 8003356:	f003 0307 	and.w	r3, r3, #7
}
 800335a:	4618      	mov	r0, r3
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	e000ed00 	.word	0xe000ed00

08003368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	2b00      	cmp	r3, #0
 8003378:	db0b      	blt.n	8003392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800337a:	79fb      	ldrb	r3, [r7, #7]
 800337c:	f003 021f 	and.w	r2, r3, #31
 8003380:	4906      	ldr	r1, [pc, #24]	@ (800339c <__NVIC_EnableIRQ+0x34>)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	2001      	movs	r0, #1
 800338a:	fa00 f202 	lsl.w	r2, r0, r2
 800338e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr
 800339c:	e000e100 	.word	0xe000e100

080033a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	db0a      	blt.n	80033ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	490c      	ldr	r1, [pc, #48]	@ (80033ec <__NVIC_SetPriority+0x4c>)
 80033ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033be:	0112      	lsls	r2, r2, #4
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	440b      	add	r3, r1
 80033c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033c8:	e00a      	b.n	80033e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	4908      	ldr	r1, [pc, #32]	@ (80033f0 <__NVIC_SetPriority+0x50>)
 80033d0:	79fb      	ldrb	r3, [r7, #7]
 80033d2:	f003 030f 	and.w	r3, r3, #15
 80033d6:	3b04      	subs	r3, #4
 80033d8:	0112      	lsls	r2, r2, #4
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	440b      	add	r3, r1
 80033de:	761a      	strb	r2, [r3, #24]
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	e000e100 	.word	0xe000e100
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	@ 0x24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f1c3 0307 	rsb	r3, r3, #7
 800340e:	2b04      	cmp	r3, #4
 8003410:	bf28      	it	cs
 8003412:	2304      	movcs	r3, #4
 8003414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	3304      	adds	r3, #4
 800341a:	2b06      	cmp	r3, #6
 800341c:	d902      	bls.n	8003424 <NVIC_EncodePriority+0x30>
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	3b03      	subs	r3, #3
 8003422:	e000      	b.n	8003426 <NVIC_EncodePriority+0x32>
 8003424:	2300      	movs	r3, #0
 8003426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003428:	f04f 32ff 	mov.w	r2, #4294967295
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43da      	mvns	r2, r3
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	401a      	ands	r2, r3
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800343c:	f04f 31ff 	mov.w	r1, #4294967295
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	fa01 f303 	lsl.w	r3, r1, r3
 8003446:	43d9      	mvns	r1, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800344c:	4313      	orrs	r3, r2
         );
}
 800344e:	4618      	mov	r0, r3
 8003450:	3724      	adds	r7, #36	@ 0x24
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr

08003458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	3b01      	subs	r3, #1
 8003464:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003468:	d301      	bcc.n	800346e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800346a:	2301      	movs	r3, #1
 800346c:	e00f      	b.n	800348e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800346e:	4a0a      	ldr	r2, [pc, #40]	@ (8003498 <SysTick_Config+0x40>)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3b01      	subs	r3, #1
 8003474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003476:	210f      	movs	r1, #15
 8003478:	f04f 30ff 	mov.w	r0, #4294967295
 800347c:	f7ff ff90 	bl	80033a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003480:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <SysTick_Config+0x40>)
 8003482:	2200      	movs	r2, #0
 8003484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003486:	4b04      	ldr	r3, [pc, #16]	@ (8003498 <SysTick_Config+0x40>)
 8003488:	2207      	movs	r2, #7
 800348a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	e000e010 	.word	0xe000e010

0800349c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f7ff ff2d 	bl	8003304 <__NVIC_SetPriorityGrouping>
}
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b086      	sub	sp, #24
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	4603      	mov	r3, r0
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	607a      	str	r2, [r7, #4]
 80034be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034c4:	f7ff ff42 	bl	800334c <__NVIC_GetPriorityGrouping>
 80034c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	68b9      	ldr	r1, [r7, #8]
 80034ce:	6978      	ldr	r0, [r7, #20]
 80034d0:	f7ff ff90 	bl	80033f4 <NVIC_EncodePriority>
 80034d4:	4602      	mov	r2, r0
 80034d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034da:	4611      	mov	r1, r2
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff ff5f 	bl	80033a0 <__NVIC_SetPriority>
}
 80034e2:	bf00      	nop
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b082      	sub	sp, #8
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	4603      	mov	r3, r0
 80034f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff ff35 	bl	8003368 <__NVIC_EnableIRQ>
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff ffa2 	bl	8003458 <SysTick_Config>
 8003514:	4603      	mov	r3, r0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003520:	b480      	push	{r7}
 8003522:	b08b      	sub	sp, #44	@ 0x2c
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800352a:	2300      	movs	r3, #0
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800352e:	2300      	movs	r3, #0
 8003530:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003532:	e169      	b.n	8003808 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003534:	2201      	movs	r2, #1
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69fa      	ldr	r2, [r7, #28]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	429a      	cmp	r2, r3
 800354e:	f040 8158 	bne.w	8003802 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	4a9a      	ldr	r2, [pc, #616]	@ (80037c0 <HAL_GPIO_Init+0x2a0>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d05e      	beq.n	800361a <HAL_GPIO_Init+0xfa>
 800355c:	4a98      	ldr	r2, [pc, #608]	@ (80037c0 <HAL_GPIO_Init+0x2a0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d875      	bhi.n	800364e <HAL_GPIO_Init+0x12e>
 8003562:	4a98      	ldr	r2, [pc, #608]	@ (80037c4 <HAL_GPIO_Init+0x2a4>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d058      	beq.n	800361a <HAL_GPIO_Init+0xfa>
 8003568:	4a96      	ldr	r2, [pc, #600]	@ (80037c4 <HAL_GPIO_Init+0x2a4>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d86f      	bhi.n	800364e <HAL_GPIO_Init+0x12e>
 800356e:	4a96      	ldr	r2, [pc, #600]	@ (80037c8 <HAL_GPIO_Init+0x2a8>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d052      	beq.n	800361a <HAL_GPIO_Init+0xfa>
 8003574:	4a94      	ldr	r2, [pc, #592]	@ (80037c8 <HAL_GPIO_Init+0x2a8>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d869      	bhi.n	800364e <HAL_GPIO_Init+0x12e>
 800357a:	4a94      	ldr	r2, [pc, #592]	@ (80037cc <HAL_GPIO_Init+0x2ac>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d04c      	beq.n	800361a <HAL_GPIO_Init+0xfa>
 8003580:	4a92      	ldr	r2, [pc, #584]	@ (80037cc <HAL_GPIO_Init+0x2ac>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d863      	bhi.n	800364e <HAL_GPIO_Init+0x12e>
 8003586:	4a92      	ldr	r2, [pc, #584]	@ (80037d0 <HAL_GPIO_Init+0x2b0>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d046      	beq.n	800361a <HAL_GPIO_Init+0xfa>
 800358c:	4a90      	ldr	r2, [pc, #576]	@ (80037d0 <HAL_GPIO_Init+0x2b0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d85d      	bhi.n	800364e <HAL_GPIO_Init+0x12e>
 8003592:	2b12      	cmp	r3, #18
 8003594:	d82a      	bhi.n	80035ec <HAL_GPIO_Init+0xcc>
 8003596:	2b12      	cmp	r3, #18
 8003598:	d859      	bhi.n	800364e <HAL_GPIO_Init+0x12e>
 800359a:	a201      	add	r2, pc, #4	@ (adr r2, 80035a0 <HAL_GPIO_Init+0x80>)
 800359c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a0:	0800361b 	.word	0x0800361b
 80035a4:	080035f5 	.word	0x080035f5
 80035a8:	08003607 	.word	0x08003607
 80035ac:	08003649 	.word	0x08003649
 80035b0:	0800364f 	.word	0x0800364f
 80035b4:	0800364f 	.word	0x0800364f
 80035b8:	0800364f 	.word	0x0800364f
 80035bc:	0800364f 	.word	0x0800364f
 80035c0:	0800364f 	.word	0x0800364f
 80035c4:	0800364f 	.word	0x0800364f
 80035c8:	0800364f 	.word	0x0800364f
 80035cc:	0800364f 	.word	0x0800364f
 80035d0:	0800364f 	.word	0x0800364f
 80035d4:	0800364f 	.word	0x0800364f
 80035d8:	0800364f 	.word	0x0800364f
 80035dc:	0800364f 	.word	0x0800364f
 80035e0:	0800364f 	.word	0x0800364f
 80035e4:	080035fd 	.word	0x080035fd
 80035e8:	08003611 	.word	0x08003611
 80035ec:	4a79      	ldr	r2, [pc, #484]	@ (80037d4 <HAL_GPIO_Init+0x2b4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d013      	beq.n	800361a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035f2:	e02c      	b.n	800364e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	623b      	str	r3, [r7, #32]
          break;
 80035fa:	e029      	b.n	8003650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	3304      	adds	r3, #4
 8003602:	623b      	str	r3, [r7, #32]
          break;
 8003604:	e024      	b.n	8003650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	3308      	adds	r3, #8
 800360c:	623b      	str	r3, [r7, #32]
          break;
 800360e:	e01f      	b.n	8003650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	330c      	adds	r3, #12
 8003616:	623b      	str	r3, [r7, #32]
          break;
 8003618:	e01a      	b.n	8003650 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d102      	bne.n	8003628 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003622:	2304      	movs	r3, #4
 8003624:	623b      	str	r3, [r7, #32]
          break;
 8003626:	e013      	b.n	8003650 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d105      	bne.n	800363c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003630:	2308      	movs	r3, #8
 8003632:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69fa      	ldr	r2, [r7, #28]
 8003638:	611a      	str	r2, [r3, #16]
          break;
 800363a:	e009      	b.n	8003650 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800363c:	2308      	movs	r3, #8
 800363e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	69fa      	ldr	r2, [r7, #28]
 8003644:	615a      	str	r2, [r3, #20]
          break;
 8003646:	e003      	b.n	8003650 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003648:	2300      	movs	r3, #0
 800364a:	623b      	str	r3, [r7, #32]
          break;
 800364c:	e000      	b.n	8003650 <HAL_GPIO_Init+0x130>
          break;
 800364e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	2bff      	cmp	r3, #255	@ 0xff
 8003654:	d801      	bhi.n	800365a <HAL_GPIO_Init+0x13a>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	e001      	b.n	800365e <HAL_GPIO_Init+0x13e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3304      	adds	r3, #4
 800365e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	2bff      	cmp	r3, #255	@ 0xff
 8003664:	d802      	bhi.n	800366c <HAL_GPIO_Init+0x14c>
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	e002      	b.n	8003672 <HAL_GPIO_Init+0x152>
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	3b08      	subs	r3, #8
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	210f      	movs	r1, #15
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	fa01 f303 	lsl.w	r3, r1, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	401a      	ands	r2, r3
 8003684:	6a39      	ldr	r1, [r7, #32]
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	fa01 f303 	lsl.w	r3, r1, r3
 800368c:	431a      	orrs	r2, r3
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 80b1 	beq.w	8003802 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036a0:	4b4d      	ldr	r3, [pc, #308]	@ (80037d8 <HAL_GPIO_Init+0x2b8>)
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	4a4c      	ldr	r2, [pc, #304]	@ (80037d8 <HAL_GPIO_Init+0x2b8>)
 80036a6:	f043 0301 	orr.w	r3, r3, #1
 80036aa:	6193      	str	r3, [r2, #24]
 80036ac:	4b4a      	ldr	r3, [pc, #296]	@ (80037d8 <HAL_GPIO_Init+0x2b8>)
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036b8:	4a48      	ldr	r2, [pc, #288]	@ (80037dc <HAL_GPIO_Init+0x2bc>)
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	089b      	lsrs	r3, r3, #2
 80036be:	3302      	adds	r3, #2
 80036c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	f003 0303 	and.w	r3, r3, #3
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	220f      	movs	r2, #15
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	43db      	mvns	r3, r3
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	4013      	ands	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a40      	ldr	r2, [pc, #256]	@ (80037e0 <HAL_GPIO_Init+0x2c0>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d013      	beq.n	800370c <HAL_GPIO_Init+0x1ec>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a3f      	ldr	r2, [pc, #252]	@ (80037e4 <HAL_GPIO_Init+0x2c4>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d00d      	beq.n	8003708 <HAL_GPIO_Init+0x1e8>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a3e      	ldr	r2, [pc, #248]	@ (80037e8 <HAL_GPIO_Init+0x2c8>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d007      	beq.n	8003704 <HAL_GPIO_Init+0x1e4>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a3d      	ldr	r2, [pc, #244]	@ (80037ec <HAL_GPIO_Init+0x2cc>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d101      	bne.n	8003700 <HAL_GPIO_Init+0x1e0>
 80036fc:	2303      	movs	r3, #3
 80036fe:	e006      	b.n	800370e <HAL_GPIO_Init+0x1ee>
 8003700:	2304      	movs	r3, #4
 8003702:	e004      	b.n	800370e <HAL_GPIO_Init+0x1ee>
 8003704:	2302      	movs	r3, #2
 8003706:	e002      	b.n	800370e <HAL_GPIO_Init+0x1ee>
 8003708:	2301      	movs	r3, #1
 800370a:	e000      	b.n	800370e <HAL_GPIO_Init+0x1ee>
 800370c:	2300      	movs	r3, #0
 800370e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003710:	f002 0203 	and.w	r2, r2, #3
 8003714:	0092      	lsls	r2, r2, #2
 8003716:	4093      	lsls	r3, r2
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800371e:	492f      	ldr	r1, [pc, #188]	@ (80037dc <HAL_GPIO_Init+0x2bc>)
 8003720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003722:	089b      	lsrs	r3, r3, #2
 8003724:	3302      	adds	r3, #2
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d006      	beq.n	8003746 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003738:	4b2d      	ldr	r3, [pc, #180]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	492c      	ldr	r1, [pc, #176]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	4313      	orrs	r3, r2
 8003742:	608b      	str	r3, [r1, #8]
 8003744:	e006      	b.n	8003754 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003746:	4b2a      	ldr	r3, [pc, #168]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	43db      	mvns	r3, r3
 800374e:	4928      	ldr	r1, [pc, #160]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003750:	4013      	ands	r3, r2
 8003752:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d006      	beq.n	800376e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003760:	4b23      	ldr	r3, [pc, #140]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003762:	68da      	ldr	r2, [r3, #12]
 8003764:	4922      	ldr	r1, [pc, #136]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	4313      	orrs	r3, r2
 800376a:	60cb      	str	r3, [r1, #12]
 800376c:	e006      	b.n	800377c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800376e:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	43db      	mvns	r3, r3
 8003776:	491e      	ldr	r1, [pc, #120]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003778:	4013      	ands	r3, r2
 800377a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d006      	beq.n	8003796 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003788:	4b19      	ldr	r3, [pc, #100]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	4918      	ldr	r1, [pc, #96]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	4313      	orrs	r3, r2
 8003792:	604b      	str	r3, [r1, #4]
 8003794:	e006      	b.n	80037a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003796:	4b16      	ldr	r3, [pc, #88]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	43db      	mvns	r3, r3
 800379e:	4914      	ldr	r1, [pc, #80]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 80037a0:	4013      	ands	r3, r2
 80037a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d021      	beq.n	80037f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037b0:	4b0f      	ldr	r3, [pc, #60]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	490e      	ldr	r1, [pc, #56]	@ (80037f0 <HAL_GPIO_Init+0x2d0>)
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	600b      	str	r3, [r1, #0]
 80037bc:	e021      	b.n	8003802 <HAL_GPIO_Init+0x2e2>
 80037be:	bf00      	nop
 80037c0:	10320000 	.word	0x10320000
 80037c4:	10310000 	.word	0x10310000
 80037c8:	10220000 	.word	0x10220000
 80037cc:	10210000 	.word	0x10210000
 80037d0:	10120000 	.word	0x10120000
 80037d4:	10110000 	.word	0x10110000
 80037d8:	40021000 	.word	0x40021000
 80037dc:	40010000 	.word	0x40010000
 80037e0:	40010800 	.word	0x40010800
 80037e4:	40010c00 	.word	0x40010c00
 80037e8:	40011000 	.word	0x40011000
 80037ec:	40011400 	.word	0x40011400
 80037f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003824 <HAL_GPIO_Init+0x304>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	43db      	mvns	r3, r3
 80037fc:	4909      	ldr	r1, [pc, #36]	@ (8003824 <HAL_GPIO_Init+0x304>)
 80037fe:	4013      	ands	r3, r2
 8003800:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003804:	3301      	adds	r3, #1
 8003806:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380e:	fa22 f303 	lsr.w	r3, r2, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	f47f ae8e 	bne.w	8003534 <HAL_GPIO_Init+0x14>
  }
}
 8003818:	bf00      	nop
 800381a:	bf00      	nop
 800381c:	372c      	adds	r7, #44	@ 0x2c
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr
 8003824:	40010400 	.word	0x40010400

08003828 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	807b      	strh	r3, [r7, #2]
 8003834:	4613      	mov	r3, r2
 8003836:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003838:	787b      	ldrb	r3, [r7, #1]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800383e:	887a      	ldrh	r2, [r7, #2]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003844:	e003      	b.n	800384e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003846:	887b      	ldrh	r3, [r7, #2]
 8003848:	041a      	lsls	r2, r3, #16
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	611a      	str	r2, [r3, #16]
}
 800384e:	bf00      	nop
 8003850:	370c      	adds	r7, #12
 8003852:	46bd      	mov	sp, r7
 8003854:	bc80      	pop	{r7}
 8003856:	4770      	bx	lr

08003858 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003862:	4b08      	ldr	r3, [pc, #32]	@ (8003884 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003864:	695a      	ldr	r2, [r3, #20]
 8003866:	88fb      	ldrh	r3, [r7, #6]
 8003868:	4013      	ands	r3, r2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d006      	beq.n	800387c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800386e:	4a05      	ldr	r2, [pc, #20]	@ (8003884 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	4618      	mov	r0, r3
 8003878:	f000 f806 	bl	8003888 <HAL_GPIO_EXTI_Callback>
  }
}
 800387c:	bf00      	nop
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40010400 	.word	0x40010400

08003888 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e12b      	b.n	8003b06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fe fd9c 	bl	8002400 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2224      	movs	r2, #36	@ 0x24
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0201 	bic.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003900:	f001 f832 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8003904:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	4a81      	ldr	r2, [pc, #516]	@ (8003b10 <HAL_I2C_Init+0x274>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d807      	bhi.n	8003920 <HAL_I2C_Init+0x84>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4a80      	ldr	r2, [pc, #512]	@ (8003b14 <HAL_I2C_Init+0x278>)
 8003914:	4293      	cmp	r3, r2
 8003916:	bf94      	ite	ls
 8003918:	2301      	movls	r3, #1
 800391a:	2300      	movhi	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	e006      	b.n	800392e <HAL_I2C_Init+0x92>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4a7d      	ldr	r2, [pc, #500]	@ (8003b18 <HAL_I2C_Init+0x27c>)
 8003924:	4293      	cmp	r3, r2
 8003926:	bf94      	ite	ls
 8003928:	2301      	movls	r3, #1
 800392a:	2300      	movhi	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e0e7      	b.n	8003b06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4a78      	ldr	r2, [pc, #480]	@ (8003b1c <HAL_I2C_Init+0x280>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	0c9b      	lsrs	r3, r3, #18
 8003940:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4a6a      	ldr	r2, [pc, #424]	@ (8003b10 <HAL_I2C_Init+0x274>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d802      	bhi.n	8003970 <HAL_I2C_Init+0xd4>
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	3301      	adds	r3, #1
 800396e:	e009      	b.n	8003984 <HAL_I2C_Init+0xe8>
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003976:	fb02 f303 	mul.w	r3, r2, r3
 800397a:	4a69      	ldr	r2, [pc, #420]	@ (8003b20 <HAL_I2C_Init+0x284>)
 800397c:	fba2 2303 	umull	r2, r3, r2, r3
 8003980:	099b      	lsrs	r3, r3, #6
 8003982:	3301      	adds	r3, #1
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	430b      	orrs	r3, r1
 800398a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003996:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	495c      	ldr	r1, [pc, #368]	@ (8003b10 <HAL_I2C_Init+0x274>)
 80039a0:	428b      	cmp	r3, r1
 80039a2:	d819      	bhi.n	80039d8 <HAL_I2C_Init+0x13c>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	1e59      	subs	r1, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80039b2:	1c59      	adds	r1, r3, #1
 80039b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039b8:	400b      	ands	r3, r1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <HAL_I2C_Init+0x138>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1e59      	subs	r1, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80039cc:	3301      	adds	r3, #1
 80039ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d2:	e051      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 80039d4:	2304      	movs	r3, #4
 80039d6:	e04f      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d111      	bne.n	8003a04 <HAL_I2C_Init+0x168>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	1e58      	subs	r0, r3, #1
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6859      	ldr	r1, [r3, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	440b      	add	r3, r1
 80039ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80039f2:	3301      	adds	r3, #1
 80039f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	bf0c      	ite	eq
 80039fc:	2301      	moveq	r3, #1
 80039fe:	2300      	movne	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	e012      	b.n	8003a2a <HAL_I2C_Init+0x18e>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	1e58      	subs	r0, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6859      	ldr	r1, [r3, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	0099      	lsls	r1, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	bf0c      	ite	eq
 8003a24:	2301      	moveq	r3, #1
 8003a26:	2300      	movne	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_I2C_Init+0x196>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e022      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10e      	bne.n	8003a58 <HAL_I2C_Init+0x1bc>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1e58      	subs	r0, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6859      	ldr	r1, [r3, #4]
 8003a42:	460b      	mov	r3, r1
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	440b      	add	r3, r1
 8003a48:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a56:	e00f      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	1e58      	subs	r0, r3, #1
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6859      	ldr	r1, [r3, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	0099      	lsls	r1, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a6e:	3301      	adds	r3, #1
 8003a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a78:	6879      	ldr	r1, [r7, #4]
 8003a7a:	6809      	ldr	r1, [r1, #0]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69da      	ldr	r2, [r3, #28]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003aa6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6911      	ldr	r1, [r2, #16]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	68d2      	ldr	r2, [r2, #12]
 8003ab2:	4311      	orrs	r1, r2
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6812      	ldr	r2, [r2, #0]
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695a      	ldr	r2, [r3, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0201 	orr.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2220      	movs	r2, #32
 8003af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	000186a0 	.word	0x000186a0
 8003b14:	001e847f 	.word	0x001e847f
 8003b18:	003d08ff 	.word	0x003d08ff
 8003b1c:	431bde83 	.word	0x431bde83
 8003b20:	10624dd3 	.word	0x10624dd3

08003b24 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	460b      	mov	r3, r1
 8003b32:	817b      	strh	r3, [r7, #10]
 8003b34:	4613      	mov	r3, r2
 8003b36:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b38:	f7fe ff5e 	bl	80029f8 <HAL_GetTick>
 8003b3c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	f040 80e0 	bne.w	8003d0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	2319      	movs	r3, #25
 8003b52:	2201      	movs	r2, #1
 8003b54:	4970      	ldr	r1, [pc, #448]	@ (8003d18 <HAL_I2C_Master_Transmit+0x1f4>)
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 f964 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b62:	2302      	movs	r3, #2
 8003b64:	e0d3      	b.n	8003d0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_I2C_Master_Transmit+0x50>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e0cc      	b.n	8003d0e <HAL_I2C_Master_Transmit+0x1ea>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d007      	beq.n	8003b9a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0201 	orr.w	r2, r2, #1
 8003b98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ba8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2221      	movs	r2, #33	@ 0x21
 8003bae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2210      	movs	r2, #16
 8003bb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	893a      	ldrh	r2, [r7, #8]
 8003bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4a50      	ldr	r2, [pc, #320]	@ (8003d1c <HAL_I2C_Master_Transmit+0x1f8>)
 8003bda:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003bdc:	8979      	ldrh	r1, [r7, #10]
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	6a3a      	ldr	r2, [r7, #32]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 f89c 	bl	8003d20 <I2C_MasterRequestWrite>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e08d      	b.n	8003d0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	613b      	str	r3, [r7, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	613b      	str	r3, [r7, #16]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	613b      	str	r3, [r7, #16]
 8003c06:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003c08:	e066      	b.n	8003cd8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	6a39      	ldr	r1, [r7, #32]
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f000 fa22 	bl	8004058 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00d      	beq.n	8003c36 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d107      	bne.n	8003c32 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e06b      	b.n	8003d0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3a:	781a      	ldrb	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	3b01      	subs	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d11b      	bne.n	8003cac <HAL_I2C_Master_Transmit+0x188>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d017      	beq.n	8003cac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	781a      	ldrb	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8c:	1c5a      	adds	r2, r3, #1
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29a      	uxth	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	6a39      	ldr	r1, [r7, #32]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 fa19 	bl	80040e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00d      	beq.n	8003cd8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d107      	bne.n	8003cd4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e01a      	b.n	8003d0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d194      	bne.n	8003c0a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2220      	movs	r2, #32
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e000      	b.n	8003d0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
  }
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3718      	adds	r7, #24
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	00100002 	.word	0x00100002
 8003d1c:	ffff0000 	.word	0xffff0000

08003d20 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b088      	sub	sp, #32
 8003d24:	af02      	add	r7, sp, #8
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	607a      	str	r2, [r7, #4]
 8003d2a:	603b      	str	r3, [r7, #0]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d34:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	d006      	beq.n	8003d4a <I2C_MasterRequestWrite+0x2a>
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d003      	beq.n	8003d4a <I2C_MasterRequestWrite+0x2a>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d48:	d108      	bne.n	8003d5c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e00b      	b.n	8003d74 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d60:	2b12      	cmp	r3, #18
 8003d62:	d107      	bne.n	8003d74 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 f84f 	bl	8003e24 <I2C_WaitOnFlagUntilTimeout>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00d      	beq.n	8003da8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d9a:	d103      	bne.n	8003da4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e035      	b.n	8003e14 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003db0:	d108      	bne.n	8003dc4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003db2:	897b      	ldrh	r3, [r7, #10]
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dc0:	611a      	str	r2, [r3, #16]
 8003dc2:	e01b      	b.n	8003dfc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003dc4:	897b      	ldrh	r3, [r7, #10]
 8003dc6:	11db      	asrs	r3, r3, #7
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	f003 0306 	and.w	r3, r3, #6
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	f063 030f 	orn	r3, r3, #15
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	490e      	ldr	r1, [pc, #56]	@ (8003e1c <I2C_MasterRequestWrite+0xfc>)
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 f898 	bl	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e010      	b.n	8003e14 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003df2:	897b      	ldrh	r3, [r7, #10]
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	4907      	ldr	r1, [pc, #28]	@ (8003e20 <I2C_MasterRequestWrite+0x100>)
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 f888 	bl	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e000      	b.n	8003e14 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	00010008 	.word	0x00010008
 8003e20:	00010002 	.word	0x00010002

08003e24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	4613      	mov	r3, r2
 8003e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e34:	e048      	b.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3c:	d044      	beq.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3e:	f7fe fddb 	bl	80029f8 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d302      	bcc.n	8003e54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d139      	bne.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	0c1b      	lsrs	r3, r3, #16
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d10d      	bne.n	8003e7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	43da      	mvns	r2, r3
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	461a      	mov	r2, r3
 8003e78:	e00c      	b.n	8003e94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	43da      	mvns	r2, r3
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	4013      	ands	r3, r2
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	bf0c      	ite	eq
 8003e8c:	2301      	moveq	r3, #1
 8003e8e:	2300      	movne	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	461a      	mov	r2, r3
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d116      	bne.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e023      	b.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	0c1b      	lsrs	r3, r3, #16
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d10d      	bne.n	8003eee <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	43da      	mvns	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	4013      	ands	r3, r2
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2301      	moveq	r3, #1
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	e00c      	b.n	8003f08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	43da      	mvns	r2, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d093      	beq.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
 8003f24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f26:	e071      	b.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f36:	d123      	bne.n	8003f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	f043 0204 	orr.w	r2, r3, #4
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e067      	b.n	8004050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f86:	d041      	beq.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f88:	f7fe fd36 	bl	80029f8 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d302      	bcc.n	8003f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d136      	bne.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	0c1b      	lsrs	r3, r3, #16
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d10c      	bne.n	8003fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	43da      	mvns	r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	bf14      	ite	ne
 8003fba:	2301      	movne	r3, #1
 8003fbc:	2300      	moveq	r3, #0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	e00b      	b.n	8003fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	43da      	mvns	r2, r3
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	bf14      	ite	ne
 8003fd4:	2301      	movne	r3, #1
 8003fd6:	2300      	moveq	r3, #0
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d016      	beq.n	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	f043 0220 	orr.w	r2, r3, #32
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e021      	b.n	8004050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	0c1b      	lsrs	r3, r3, #16
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b01      	cmp	r3, #1
 8004014:	d10c      	bne.n	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	43da      	mvns	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4013      	ands	r3, r2
 8004022:	b29b      	uxth	r3, r3
 8004024:	2b00      	cmp	r3, #0
 8004026:	bf14      	ite	ne
 8004028:	2301      	movne	r3, #1
 800402a:	2300      	moveq	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	e00b      	b.n	8004048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	43da      	mvns	r2, r3
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4013      	ands	r3, r2
 800403c:	b29b      	uxth	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	bf14      	ite	ne
 8004042:	2301      	movne	r3, #1
 8004044:	2300      	moveq	r3, #0
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	f47f af6d 	bne.w	8003f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004064:	e034      	b.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f886 	bl	8004178 <I2C_IsAcknowledgeFailed>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e034      	b.n	80040e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407c:	d028      	beq.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407e:	f7fe fcbb 	bl	80029f8 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	429a      	cmp	r2, r3
 800408c:	d302      	bcc.n	8004094 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d11d      	bne.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800409e:	2b80      	cmp	r3, #128	@ 0x80
 80040a0:	d016      	beq.n	80040d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	f043 0220 	orr.w	r2, r3, #32
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e007      	b.n	80040e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040da:	2b80      	cmp	r3, #128	@ 0x80
 80040dc:	d1c3      	bne.n	8004066 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040f4:	e034      	b.n	8004160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f000 f83e 	bl	8004178 <I2C_IsAcknowledgeFailed>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e034      	b.n	8004170 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410c:	d028      	beq.n	8004160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800410e:	f7fe fc73 	bl	80029f8 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	429a      	cmp	r2, r3
 800411c:	d302      	bcc.n	8004124 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d11d      	bne.n	8004160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b04      	cmp	r3, #4
 8004130:	d016      	beq.n	8004160 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2220      	movs	r2, #32
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	f043 0220 	orr.w	r2, r3, #32
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e007      	b.n	8004170 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	2b04      	cmp	r3, #4
 800416c:	d1c3      	bne.n	80040f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800418a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800418e:	d11b      	bne.n	80041c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004198:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b4:	f043 0204 	orr.w	r2, r3, #4
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e000      	b.n	80041ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	370c      	adds	r7, #12
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr

080041d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e272      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	f000 8087 	beq.w	8004302 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041f4:	4b92      	ldr	r3, [pc, #584]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f003 030c 	and.w	r3, r3, #12
 80041fc:	2b04      	cmp	r3, #4
 80041fe:	d00c      	beq.n	800421a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004200:	4b8f      	ldr	r3, [pc, #572]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 030c 	and.w	r3, r3, #12
 8004208:	2b08      	cmp	r3, #8
 800420a:	d112      	bne.n	8004232 <HAL_RCC_OscConfig+0x5e>
 800420c:	4b8c      	ldr	r3, [pc, #560]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004218:	d10b      	bne.n	8004232 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800421a:	4b89      	ldr	r3, [pc, #548]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d06c      	beq.n	8004300 <HAL_RCC_OscConfig+0x12c>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d168      	bne.n	8004300 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e24c      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800423a:	d106      	bne.n	800424a <HAL_RCC_OscConfig+0x76>
 800423c:	4b80      	ldr	r3, [pc, #512]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a7f      	ldr	r2, [pc, #508]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	e02e      	b.n	80042a8 <HAL_RCC_OscConfig+0xd4>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10c      	bne.n	800426c <HAL_RCC_OscConfig+0x98>
 8004252:	4b7b      	ldr	r3, [pc, #492]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a7a      	ldr	r2, [pc, #488]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004258:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	4b78      	ldr	r3, [pc, #480]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a77      	ldr	r2, [pc, #476]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004264:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004268:	6013      	str	r3, [r2, #0]
 800426a:	e01d      	b.n	80042a8 <HAL_RCC_OscConfig+0xd4>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004274:	d10c      	bne.n	8004290 <HAL_RCC_OscConfig+0xbc>
 8004276:	4b72      	ldr	r3, [pc, #456]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a71      	ldr	r2, [pc, #452]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800427c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b6f      	ldr	r3, [pc, #444]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a6e      	ldr	r2, [pc, #440]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004288:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800428c:	6013      	str	r3, [r2, #0]
 800428e:	e00b      	b.n	80042a8 <HAL_RCC_OscConfig+0xd4>
 8004290:	4b6b      	ldr	r3, [pc, #428]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a6a      	ldr	r2, [pc, #424]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004296:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800429a:	6013      	str	r3, [r2, #0]
 800429c:	4b68      	ldr	r3, [pc, #416]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a67      	ldr	r2, [pc, #412]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 80042a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d013      	beq.n	80042d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b0:	f7fe fba2 	bl	80029f8 <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042b8:	f7fe fb9e 	bl	80029f8 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	@ 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e200      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ca:	4b5d      	ldr	r3, [pc, #372]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0f0      	beq.n	80042b8 <HAL_RCC_OscConfig+0xe4>
 80042d6:	e014      	b.n	8004302 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d8:	f7fe fb8e 	bl	80029f8 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e0:	f7fe fb8a 	bl	80029f8 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b64      	cmp	r3, #100	@ 0x64
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e1ec      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042f2:	4b53      	ldr	r3, [pc, #332]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0x10c>
 80042fe:	e000      	b.n	8004302 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d063      	beq.n	80043d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800430e:	4b4c      	ldr	r3, [pc, #304]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f003 030c 	and.w	r3, r3, #12
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00b      	beq.n	8004332 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800431a:	4b49      	ldr	r3, [pc, #292]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f003 030c 	and.w	r3, r3, #12
 8004322:	2b08      	cmp	r3, #8
 8004324:	d11c      	bne.n	8004360 <HAL_RCC_OscConfig+0x18c>
 8004326:	4b46      	ldr	r3, [pc, #280]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d116      	bne.n	8004360 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004332:	4b43      	ldr	r3, [pc, #268]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <HAL_RCC_OscConfig+0x176>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d001      	beq.n	800434a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e1c0      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800434a:	4b3d      	ldr	r3, [pc, #244]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	4939      	ldr	r1, [pc, #228]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800435a:	4313      	orrs	r3, r2
 800435c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800435e:	e03a      	b.n	80043d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d020      	beq.n	80043aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004368:	4b36      	ldr	r3, [pc, #216]	@ (8004444 <HAL_RCC_OscConfig+0x270>)
 800436a:	2201      	movs	r2, #1
 800436c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436e:	f7fe fb43 	bl	80029f8 <HAL_GetTick>
 8004372:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004374:	e008      	b.n	8004388 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004376:	f7fe fb3f 	bl	80029f8 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e1a1      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004388:	4b2d      	ldr	r3, [pc, #180]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0f0      	beq.n	8004376 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004394:	4b2a      	ldr	r3, [pc, #168]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	4927      	ldr	r1, [pc, #156]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	600b      	str	r3, [r1, #0]
 80043a8:	e015      	b.n	80043d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043aa:	4b26      	ldr	r3, [pc, #152]	@ (8004444 <HAL_RCC_OscConfig+0x270>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b0:	f7fe fb22 	bl	80029f8 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043b8:	f7fe fb1e 	bl	80029f8 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e180      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f0      	bne.n	80043b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d03a      	beq.n	8004458 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d019      	beq.n	800441e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ea:	4b17      	ldr	r3, [pc, #92]	@ (8004448 <HAL_RCC_OscConfig+0x274>)
 80043ec:	2201      	movs	r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043f0:	f7fe fb02 	bl	80029f8 <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f8:	f7fe fafe 	bl	80029f8 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e160      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800440a:	4b0d      	ldr	r3, [pc, #52]	@ (8004440 <HAL_RCC_OscConfig+0x26c>)
 800440c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004416:	2001      	movs	r0, #1
 8004418:	f000 face 	bl	80049b8 <RCC_Delay>
 800441c:	e01c      	b.n	8004458 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800441e:	4b0a      	ldr	r3, [pc, #40]	@ (8004448 <HAL_RCC_OscConfig+0x274>)
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004424:	f7fe fae8 	bl	80029f8 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800442a:	e00f      	b.n	800444c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442c:	f7fe fae4 	bl	80029f8 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d908      	bls.n	800444c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e146      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
 800443e:	bf00      	nop
 8004440:	40021000 	.word	0x40021000
 8004444:	42420000 	.word	0x42420000
 8004448:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800444c:	4b92      	ldr	r3, [pc, #584]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1e9      	bne.n	800442c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 80a6 	beq.w	80045b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004466:	2300      	movs	r3, #0
 8004468:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800446a:	4b8b      	ldr	r3, [pc, #556]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10d      	bne.n	8004492 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004476:	4b88      	ldr	r3, [pc, #544]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	4a87      	ldr	r2, [pc, #540]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800447c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004480:	61d3      	str	r3, [r2, #28]
 8004482:	4b85      	ldr	r3, [pc, #532]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004484:	69db      	ldr	r3, [r3, #28]
 8004486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800448a:	60bb      	str	r3, [r7, #8]
 800448c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800448e:	2301      	movs	r3, #1
 8004490:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004492:	4b82      	ldr	r3, [pc, #520]	@ (800469c <HAL_RCC_OscConfig+0x4c8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800449a:	2b00      	cmp	r3, #0
 800449c:	d118      	bne.n	80044d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800449e:	4b7f      	ldr	r3, [pc, #508]	@ (800469c <HAL_RCC_OscConfig+0x4c8>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a7e      	ldr	r2, [pc, #504]	@ (800469c <HAL_RCC_OscConfig+0x4c8>)
 80044a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044aa:	f7fe faa5 	bl	80029f8 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044b2:	f7fe faa1 	bl	80029f8 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b64      	cmp	r3, #100	@ 0x64
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e103      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c4:	4b75      	ldr	r3, [pc, #468]	@ (800469c <HAL_RCC_OscConfig+0x4c8>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d0f0      	beq.n	80044b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d106      	bne.n	80044e6 <HAL_RCC_OscConfig+0x312>
 80044d8:	4b6f      	ldr	r3, [pc, #444]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80044de:	f043 0301 	orr.w	r3, r3, #1
 80044e2:	6213      	str	r3, [r2, #32]
 80044e4:	e02d      	b.n	8004542 <HAL_RCC_OscConfig+0x36e>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10c      	bne.n	8004508 <HAL_RCC_OscConfig+0x334>
 80044ee:	4b6a      	ldr	r3, [pc, #424]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	4a69      	ldr	r2, [pc, #420]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	6213      	str	r3, [r2, #32]
 80044fa:	4b67      	ldr	r3, [pc, #412]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	4a66      	ldr	r2, [pc, #408]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004500:	f023 0304 	bic.w	r3, r3, #4
 8004504:	6213      	str	r3, [r2, #32]
 8004506:	e01c      	b.n	8004542 <HAL_RCC_OscConfig+0x36e>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	2b05      	cmp	r3, #5
 800450e:	d10c      	bne.n	800452a <HAL_RCC_OscConfig+0x356>
 8004510:	4b61      	ldr	r3, [pc, #388]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	4a60      	ldr	r2, [pc, #384]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004516:	f043 0304 	orr.w	r3, r3, #4
 800451a:	6213      	str	r3, [r2, #32]
 800451c:	4b5e      	ldr	r3, [pc, #376]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800451e:	6a1b      	ldr	r3, [r3, #32]
 8004520:	4a5d      	ldr	r2, [pc, #372]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004522:	f043 0301 	orr.w	r3, r3, #1
 8004526:	6213      	str	r3, [r2, #32]
 8004528:	e00b      	b.n	8004542 <HAL_RCC_OscConfig+0x36e>
 800452a:	4b5b      	ldr	r3, [pc, #364]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800452c:	6a1b      	ldr	r3, [r3, #32]
 800452e:	4a5a      	ldr	r2, [pc, #360]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004530:	f023 0301 	bic.w	r3, r3, #1
 8004534:	6213      	str	r3, [r2, #32]
 8004536:	4b58      	ldr	r3, [pc, #352]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	4a57      	ldr	r2, [pc, #348]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800453c:	f023 0304 	bic.w	r3, r3, #4
 8004540:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d015      	beq.n	8004576 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800454a:	f7fe fa55 	bl	80029f8 <HAL_GetTick>
 800454e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004550:	e00a      	b.n	8004568 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004552:	f7fe fa51 	bl	80029f8 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004560:	4293      	cmp	r3, r2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e0b1      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004568:	4b4b      	ldr	r3, [pc, #300]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0ee      	beq.n	8004552 <HAL_RCC_OscConfig+0x37e>
 8004574:	e014      	b.n	80045a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004576:	f7fe fa3f 	bl	80029f8 <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800457c:	e00a      	b.n	8004594 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800457e:	f7fe fa3b 	bl	80029f8 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800458c:	4293      	cmp	r3, r2
 800458e:	d901      	bls.n	8004594 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e09b      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004594:	4b40      	ldr	r3, [pc, #256]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1ee      	bne.n	800457e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045a0:	7dfb      	ldrb	r3, [r7, #23]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d105      	bne.n	80045b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045a6:	4b3c      	ldr	r3, [pc, #240]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	4a3b      	ldr	r2, [pc, #236]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80045ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 8087 	beq.w	80046ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045bc:	4b36      	ldr	r3, [pc, #216]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 030c 	and.w	r3, r3, #12
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d061      	beq.n	800468c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d146      	bne.n	800465e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d0:	4b33      	ldr	r3, [pc, #204]	@ (80046a0 <HAL_RCC_OscConfig+0x4cc>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d6:	f7fe fa0f 	bl	80029f8 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045de:	f7fe fa0b 	bl	80029f8 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e06d      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045f0:	4b29      	ldr	r3, [pc, #164]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1f0      	bne.n	80045de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004604:	d108      	bne.n	8004618 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004606:	4b24      	ldr	r3, [pc, #144]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	4921      	ldr	r1, [pc, #132]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004614:	4313      	orrs	r3, r2
 8004616:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004618:	4b1f      	ldr	r3, [pc, #124]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a19      	ldr	r1, [r3, #32]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	430b      	orrs	r3, r1
 800462a:	491b      	ldr	r1, [pc, #108]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 800462c:	4313      	orrs	r3, r2
 800462e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004630:	4b1b      	ldr	r3, [pc, #108]	@ (80046a0 <HAL_RCC_OscConfig+0x4cc>)
 8004632:	2201      	movs	r2, #1
 8004634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004636:	f7fe f9df 	bl	80029f8 <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800463c:	e008      	b.n	8004650 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463e:	f7fe f9db 	bl	80029f8 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e03d      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004650:	4b11      	ldr	r3, [pc, #68]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0f0      	beq.n	800463e <HAL_RCC_OscConfig+0x46a>
 800465c:	e035      	b.n	80046ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465e:	4b10      	ldr	r3, [pc, #64]	@ (80046a0 <HAL_RCC_OscConfig+0x4cc>)
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004664:	f7fe f9c8 	bl	80029f8 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466c:	f7fe f9c4 	bl	80029f8 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e026      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800467e:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_RCC_OscConfig+0x4c4>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0x498>
 800468a:	e01e      	b.n	80046ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d107      	bne.n	80046a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e019      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
 8004698:	40021000 	.word	0x40021000
 800469c:	40007000 	.word	0x40007000
 80046a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCC_OscConfig+0x500>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d106      	bne.n	80046c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d001      	beq.n	80046ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e000      	b.n	80046cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40021000 	.word	0x40021000

080046d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d101      	bne.n	80046ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e0d0      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d910      	bls.n	800471c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046fa:	4b67      	ldr	r3, [pc, #412]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f023 0207 	bic.w	r2, r3, #7
 8004702:	4965      	ldr	r1, [pc, #404]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	4313      	orrs	r3, r2
 8004708:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800470a:	4b63      	ldr	r3, [pc, #396]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0307 	and.w	r3, r3, #7
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	429a      	cmp	r2, r3
 8004716:	d001      	beq.n	800471c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e0b8      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d020      	beq.n	800476a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004734:	4b59      	ldr	r3, [pc, #356]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	4a58      	ldr	r2, [pc, #352]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 800473a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800473e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0308 	and.w	r3, r3, #8
 8004748:	2b00      	cmp	r3, #0
 800474a:	d005      	beq.n	8004758 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800474c:	4b53      	ldr	r3, [pc, #332]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	4a52      	ldr	r2, [pc, #328]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004752:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004756:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004758:	4b50      	ldr	r3, [pc, #320]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	494d      	ldr	r1, [pc, #308]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004766:	4313      	orrs	r3, r2
 8004768:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d040      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d107      	bne.n	800478e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477e:	4b47      	ldr	r3, [pc, #284]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d115      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e07f      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d107      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004796:	4b41      	ldr	r3, [pc, #260]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d109      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e073      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a6:	4b3d      	ldr	r3, [pc, #244]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e06b      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047b6:	4b39      	ldr	r3, [pc, #228]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f023 0203 	bic.w	r2, r3, #3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	4936      	ldr	r1, [pc, #216]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c8:	f7fe f916 	bl	80029f8 <HAL_GetTick>
 80047cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ce:	e00a      	b.n	80047e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d0:	f7fe f912 	bl	80029f8 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047de:	4293      	cmp	r3, r2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e053      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e6:	4b2d      	ldr	r3, [pc, #180]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f003 020c 	and.w	r2, r3, #12
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d1eb      	bne.n	80047d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047f8:	4b27      	ldr	r3, [pc, #156]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0307 	and.w	r3, r3, #7
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	429a      	cmp	r2, r3
 8004804:	d210      	bcs.n	8004828 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004806:	4b24      	ldr	r3, [pc, #144]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f023 0207 	bic.w	r2, r3, #7
 800480e:	4922      	ldr	r1, [pc, #136]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	4313      	orrs	r3, r2
 8004814:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004816:	4b20      	ldr	r3, [pc, #128]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	429a      	cmp	r2, r3
 8004822:	d001      	beq.n	8004828 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e032      	b.n	800488e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004834:	4b19      	ldr	r3, [pc, #100]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	4916      	ldr	r1, [pc, #88]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004842:	4313      	orrs	r3, r2
 8004844:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d009      	beq.n	8004866 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004852:	4b12      	ldr	r3, [pc, #72]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	490e      	ldr	r1, [pc, #56]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004862:	4313      	orrs	r3, r2
 8004864:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004866:	f000 f821 	bl	80048ac <HAL_RCC_GetSysClockFreq>
 800486a:	4602      	mov	r2, r0
 800486c:	4b0b      	ldr	r3, [pc, #44]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	091b      	lsrs	r3, r3, #4
 8004872:	f003 030f 	and.w	r3, r3, #15
 8004876:	490a      	ldr	r1, [pc, #40]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004878:	5ccb      	ldrb	r3, [r1, r3]
 800487a:	fa22 f303 	lsr.w	r3, r2, r3
 800487e:	4a09      	ldr	r2, [pc, #36]	@ (80048a4 <HAL_RCC_ClockConfig+0x1cc>)
 8004880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004882:	4b09      	ldr	r3, [pc, #36]	@ (80048a8 <HAL_RCC_ClockConfig+0x1d0>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f7fe f874 	bl	8002974 <HAL_InitTick>

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	40022000 	.word	0x40022000
 800489c:	40021000 	.word	0x40021000
 80048a0:	0800ad7c 	.word	0x0800ad7c
 80048a4:	20000010 	.word	0x20000010
 80048a8:	20000014 	.word	0x20000014

080048ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	2300      	movs	r3, #0
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	2300      	movs	r3, #0
 80048bc:	617b      	str	r3, [r7, #20]
 80048be:	2300      	movs	r3, #0
 80048c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x94>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 030c 	and.w	r3, r3, #12
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d002      	beq.n	80048dc <HAL_RCC_GetSysClockFreq+0x30>
 80048d6:	2b08      	cmp	r3, #8
 80048d8:	d003      	beq.n	80048e2 <HAL_RCC_GetSysClockFreq+0x36>
 80048da:	e027      	b.n	800492c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048dc:	4b19      	ldr	r3, [pc, #100]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x98>)
 80048de:	613b      	str	r3, [r7, #16]
      break;
 80048e0:	e027      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	0c9b      	lsrs	r3, r3, #18
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	4a17      	ldr	r2, [pc, #92]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x9c>)
 80048ec:	5cd3      	ldrb	r3, [r2, r3]
 80048ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d010      	beq.n	800491c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048fa:	4b11      	ldr	r3, [pc, #68]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x94>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	0c5b      	lsrs	r3, r3, #17
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	4a11      	ldr	r2, [pc, #68]	@ (800494c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004906:	5cd3      	ldrb	r3, [r2, r3]
 8004908:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a0d      	ldr	r2, [pc, #52]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x98>)
 800490e:	fb03 f202 	mul.w	r2, r3, r2
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	fbb2 f3f3 	udiv	r3, r2, r3
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	e004      	b.n	8004926 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a0c      	ldr	r2, [pc, #48]	@ (8004950 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004920:	fb02 f303 	mul.w	r3, r2, r3
 8004924:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	613b      	str	r3, [r7, #16]
      break;
 800492a:	e002      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800492c:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x98>)
 800492e:	613b      	str	r3, [r7, #16]
      break;
 8004930:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004932:	693b      	ldr	r3, [r7, #16]
}
 8004934:	4618      	mov	r0, r3
 8004936:	371c      	adds	r7, #28
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40021000 	.word	0x40021000
 8004944:	007a1200 	.word	0x007a1200
 8004948:	0800ad94 	.word	0x0800ad94
 800494c:	0800ada4 	.word	0x0800ada4
 8004950:	003d0900 	.word	0x003d0900

08004954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004958:	4b02      	ldr	r3, [pc, #8]	@ (8004964 <HAL_RCC_GetHCLKFreq+0x10>)
 800495a:	681b      	ldr	r3, [r3, #0]
}
 800495c:	4618      	mov	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr
 8004964:	20000010 	.word	0x20000010

08004968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800496c:	f7ff fff2 	bl	8004954 <HAL_RCC_GetHCLKFreq>
 8004970:	4602      	mov	r2, r0
 8004972:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	0a1b      	lsrs	r3, r3, #8
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	4903      	ldr	r1, [pc, #12]	@ (800498c <HAL_RCC_GetPCLK1Freq+0x24>)
 800497e:	5ccb      	ldrb	r3, [r1, r3]
 8004980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004984:	4618      	mov	r0, r3
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40021000 	.word	0x40021000
 800498c:	0800ad8c 	.word	0x0800ad8c

08004990 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004994:	f7ff ffde 	bl	8004954 <HAL_RCC_GetHCLKFreq>
 8004998:	4602      	mov	r2, r0
 800499a:	4b05      	ldr	r3, [pc, #20]	@ (80049b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	0adb      	lsrs	r3, r3, #11
 80049a0:	f003 0307 	and.w	r3, r3, #7
 80049a4:	4903      	ldr	r1, [pc, #12]	@ (80049b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049a6:	5ccb      	ldrb	r3, [r1, r3]
 80049a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40021000 	.word	0x40021000
 80049b4:	0800ad8c 	.word	0x0800ad8c

080049b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80049c0:	4b0a      	ldr	r3, [pc, #40]	@ (80049ec <RCC_Delay+0x34>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a0a      	ldr	r2, [pc, #40]	@ (80049f0 <RCC_Delay+0x38>)
 80049c6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ca:	0a5b      	lsrs	r3, r3, #9
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	fb02 f303 	mul.w	r3, r2, r3
 80049d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80049d4:	bf00      	nop
  }
  while (Delay --);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	1e5a      	subs	r2, r3, #1
 80049da:	60fa      	str	r2, [r7, #12]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1f9      	bne.n	80049d4 <RCC_Delay+0x1c>
}
 80049e0:	bf00      	nop
 80049e2:	bf00      	nop
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bc80      	pop	{r7}
 80049ea:	4770      	bx	lr
 80049ec:	20000010 	.word	0x20000010
 80049f0:	10624dd3 	.word	0x10624dd3

080049f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	613b      	str	r3, [r7, #16]
 8004a00:	2300      	movs	r3, #0
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d07d      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a10:	2300      	movs	r3, #0
 8004a12:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a14:	4b4f      	ldr	r3, [pc, #316]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10d      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a20:	4b4c      	ldr	r3, [pc, #304]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	4a4b      	ldr	r2, [pc, #300]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a2a:	61d3      	str	r3, [r2, #28]
 8004a2c:	4b49      	ldr	r3, [pc, #292]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a34:	60bb      	str	r3, [r7, #8]
 8004a36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a3c:	4b46      	ldr	r3, [pc, #280]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d118      	bne.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a48:	4b43      	ldr	r3, [pc, #268]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a42      	ldr	r2, [pc, #264]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a54:	f7fd ffd0 	bl	80029f8 <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a5a:	e008      	b.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a5c:	f7fd ffcc 	bl	80029f8 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b64      	cmp	r3, #100	@ 0x64
 8004a68:	d901      	bls.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e06d      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a6e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0f0      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a7a:	4b36      	ldr	r3, [pc, #216]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a82:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d02e      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d027      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a98:	4b2e      	ldr	r3, [pc, #184]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aa0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004aae:	4a29      	ldr	r2, [pc, #164]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d014      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abe:	f7fd ff9b 	bl	80029f8 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ac4:	e00a      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac6:	f7fd ff97 	bl	80029f8 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d901      	bls.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e036      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004adc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d0ee      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	4917      	ldr	r1, [pc, #92]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004afa:	7dfb      	ldrb	r3, [r7, #23]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d105      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b00:	4b14      	ldr	r3, [pc, #80]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	4a13      	ldr	r2, [pc, #76]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b18:	4b0e      	ldr	r3, [pc, #56]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	490b      	ldr	r1, [pc, #44]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0310 	and.w	r3, r3, #16
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d008      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	4904      	ldr	r1, [pc, #16]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3718      	adds	r7, #24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40007000 	.word	0x40007000
 8004b5c:	42420440 	.word	0x42420440

08004b60 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b088      	sub	sp, #32
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	61fb      	str	r3, [r7, #28]
 8004b70:	2300      	movs	r3, #0
 8004b72:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	2300      	movs	r3, #0
 8004b7a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b10      	cmp	r3, #16
 8004b80:	d00a      	beq.n	8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b10      	cmp	r3, #16
 8004b86:	f200 808a 	bhi.w	8004c9e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d045      	beq.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d075      	beq.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004b96:	e082      	b.n	8004c9e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004b98:	4b46      	ldr	r3, [pc, #280]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004b9e:	4b45      	ldr	r3, [pc, #276]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d07b      	beq.n	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	0c9b      	lsrs	r3, r3, #18
 8004bae:	f003 030f 	and.w	r3, r3, #15
 8004bb2:	4a41      	ldr	r2, [pc, #260]	@ (8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004bb4:	5cd3      	ldrb	r3, [r2, r3]
 8004bb6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d015      	beq.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004bc2:	4b3c      	ldr	r3, [pc, #240]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	0c5b      	lsrs	r3, r3, #17
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004bce:	5cd3      	ldrb	r3, [r2, r3]
 8004bd0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00d      	beq.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004bdc:	4a38      	ldr	r2, [pc, #224]	@ (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	fb02 f303 	mul.w	r3, r2, r3
 8004bea:	61fb      	str	r3, [r7, #28]
 8004bec:	e004      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	4a34      	ldr	r2, [pc, #208]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004bf2:	fb02 f303 	mul.w	r3, r2, r3
 8004bf6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004bf8:	4b2e      	ldr	r3, [pc, #184]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c04:	d102      	bne.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	61bb      	str	r3, [r7, #24]
      break;
 8004c0a:	e04a      	b.n	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004c12:	fba2 2303 	umull	r2, r3, r2, r3
 8004c16:	085b      	lsrs	r3, r3, #1
 8004c18:	61bb      	str	r3, [r7, #24]
      break;
 8004c1a:	e042      	b.n	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004c1c:	4b25      	ldr	r3, [pc, #148]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c2c:	d108      	bne.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d003      	beq.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004c38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c3c:	61bb      	str	r3, [r7, #24]
 8004c3e:	e01f      	b.n	8004c80 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c4a:	d109      	bne.n	8004c60 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004c4c:	4b19      	ldr	r3, [pc, #100]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d003      	beq.n	8004c60 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004c58:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	e00f      	b.n	8004c80 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c6a:	d11c      	bne.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004c6c:	4b11      	ldr	r3, [pc, #68]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d016      	beq.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004c78:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004c7c:	61bb      	str	r3, [r7, #24]
      break;
 8004c7e:	e012      	b.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004c80:	e011      	b.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004c82:	f7ff fe85 	bl	8004990 <HAL_RCC_GetPCLK2Freq>
 8004c86:	4602      	mov	r2, r0
 8004c88:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	0b9b      	lsrs	r3, r3, #14
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	3301      	adds	r3, #1
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	61bb      	str	r3, [r7, #24]
      break;
 8004c9c:	e004      	b.n	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004c9e:	bf00      	nop
 8004ca0:	e002      	b.n	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004ca2:	bf00      	nop
 8004ca4:	e000      	b.n	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004ca6:	bf00      	nop
    }
  }
  return (frequency);
 8004ca8:	69bb      	ldr	r3, [r7, #24]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3720      	adds	r7, #32
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	0800ada8 	.word	0x0800ada8
 8004cbc:	0800adb8 	.word	0x0800adb8
 8004cc0:	007a1200 	.word	0x007a1200
 8004cc4:	003d0900 	.word	0x003d0900
 8004cc8:	aaaaaaab 	.word	0xaaaaaaab

08004ccc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d101      	bne.n	8004cde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e041      	b.n	8004d62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d106      	bne.n	8004cf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f7fd fc04 	bl	8002500 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3304      	adds	r3, #4
 8004d08:	4619      	mov	r1, r3
 8004d0a:	4610      	mov	r0, r2
 8004d0c:	f000 feb0 	bl	8005a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
	...

08004d6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d001      	beq.n	8004d84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e032      	b.n	8004dea <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2202      	movs	r2, #2
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a18      	ldr	r2, [pc, #96]	@ (8004df4 <HAL_TIM_Base_Start+0x88>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00e      	beq.n	8004db4 <HAL_TIM_Base_Start+0x48>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d9e:	d009      	beq.n	8004db4 <HAL_TIM_Base_Start+0x48>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a14      	ldr	r2, [pc, #80]	@ (8004df8 <HAL_TIM_Base_Start+0x8c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d004      	beq.n	8004db4 <HAL_TIM_Base_Start+0x48>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a13      	ldr	r2, [pc, #76]	@ (8004dfc <HAL_TIM_Base_Start+0x90>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d111      	bne.n	8004dd8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 0307 	and.w	r3, r3, #7
 8004dbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2b06      	cmp	r3, #6
 8004dc4:	d010      	beq.n	8004de8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 0201 	orr.w	r2, r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd6:	e007      	b.n	8004de8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bc80      	pop	{r7}
 8004df2:	4770      	bx	lr
 8004df4:	40012c00 	.word	0x40012c00
 8004df8:	40000400 	.word	0x40000400
 8004dfc:	40000800 	.word	0x40000800

08004e00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e041      	b.n	8004e96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d106      	bne.n	8004e2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7fd fb3a 	bl	80024a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	3304      	adds	r3, #4
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4610      	mov	r0, r2
 8004e40:	f000 fe16 	bl	8005a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
	...

08004ea0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d109      	bne.n	8004ec4 <HAL_TIM_PWM_Start+0x24>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	bf14      	ite	ne
 8004ebc:	2301      	movne	r3, #1
 8004ebe:	2300      	moveq	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	e022      	b.n	8004f0a <HAL_TIM_PWM_Start+0x6a>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d109      	bne.n	8004ede <HAL_TIM_PWM_Start+0x3e>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	bf14      	ite	ne
 8004ed6:	2301      	movne	r3, #1
 8004ed8:	2300      	moveq	r3, #0
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	e015      	b.n	8004f0a <HAL_TIM_PWM_Start+0x6a>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d109      	bne.n	8004ef8 <HAL_TIM_PWM_Start+0x58>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	bf14      	ite	ne
 8004ef0:	2301      	movne	r3, #1
 8004ef2:	2300      	moveq	r3, #0
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	e008      	b.n	8004f0a <HAL_TIM_PWM_Start+0x6a>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	bf14      	ite	ne
 8004f04:	2301      	movne	r3, #1
 8004f06:	2300      	moveq	r3, #0
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e05e      	b.n	8004fd0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d104      	bne.n	8004f22 <HAL_TIM_PWM_Start+0x82>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f20:	e013      	b.n	8004f4a <HAL_TIM_PWM_Start+0xaa>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	d104      	bne.n	8004f32 <HAL_TIM_PWM_Start+0x92>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f30:	e00b      	b.n	8004f4a <HAL_TIM_PWM_Start+0xaa>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d104      	bne.n	8004f42 <HAL_TIM_PWM_Start+0xa2>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f40:	e003      	b.n	8004f4a <HAL_TIM_PWM_Start+0xaa>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2202      	movs	r2, #2
 8004f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	6839      	ldr	r1, [r7, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f001 f925 	bl	80061a2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8004fd8 <HAL_TIM_PWM_Start+0x138>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d107      	bne.n	8004f72 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f70:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a18      	ldr	r2, [pc, #96]	@ (8004fd8 <HAL_TIM_PWM_Start+0x138>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d00e      	beq.n	8004f9a <HAL_TIM_PWM_Start+0xfa>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f84:	d009      	beq.n	8004f9a <HAL_TIM_PWM_Start+0xfa>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a14      	ldr	r2, [pc, #80]	@ (8004fdc <HAL_TIM_PWM_Start+0x13c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d004      	beq.n	8004f9a <HAL_TIM_PWM_Start+0xfa>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a12      	ldr	r2, [pc, #72]	@ (8004fe0 <HAL_TIM_PWM_Start+0x140>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d111      	bne.n	8004fbe <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f003 0307 	and.w	r3, r3, #7
 8004fa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2b06      	cmp	r3, #6
 8004faa:	d010      	beq.n	8004fce <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f042 0201 	orr.w	r2, r2, #1
 8004fba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fbc:	e007      	b.n	8004fce <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0201 	orr.w	r2, r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40012c00 	.word	0x40012c00
 8004fdc:	40000400 	.word	0x40000400
 8004fe0:	40000800 	.word	0x40000800

08004fe4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	6839      	ldr	r1, [r7, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f001 f8d3 	bl	80061a2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a29      	ldr	r2, [pc, #164]	@ (80050a8 <HAL_TIM_PWM_Stop+0xc4>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d117      	bne.n	8005036 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6a1a      	ldr	r2, [r3, #32]
 800500c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005010:	4013      	ands	r3, r2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10f      	bne.n	8005036 <HAL_TIM_PWM_Stop+0x52>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6a1a      	ldr	r2, [r3, #32]
 800501c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005020:	4013      	ands	r3, r2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d107      	bne.n	8005036 <HAL_TIM_PWM_Stop+0x52>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005034:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6a1a      	ldr	r2, [r3, #32]
 800503c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005040:	4013      	ands	r3, r2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10f      	bne.n	8005066 <HAL_TIM_PWM_Stop+0x82>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	6a1a      	ldr	r2, [r3, #32]
 800504c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005050:	4013      	ands	r3, r2
 8005052:	2b00      	cmp	r3, #0
 8005054:	d107      	bne.n	8005066 <HAL_TIM_PWM_Stop+0x82>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f022 0201 	bic.w	r2, r2, #1
 8005064:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d104      	bne.n	8005076 <HAL_TIM_PWM_Stop+0x92>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005074:	e013      	b.n	800509e <HAL_TIM_PWM_Stop+0xba>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b04      	cmp	r3, #4
 800507a:	d104      	bne.n	8005086 <HAL_TIM_PWM_Stop+0xa2>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005084:	e00b      	b.n	800509e <HAL_TIM_PWM_Stop+0xba>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b08      	cmp	r3, #8
 800508a:	d104      	bne.n	8005096 <HAL_TIM_PWM_Stop+0xb2>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005094:	e003      	b.n	800509e <HAL_TIM_PWM_Stop+0xba>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40012c00 	.word	0x40012c00

080050ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e041      	b.n	8005142 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d106      	bne.n	80050d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f839 	bl	800514a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3304      	adds	r3, #4
 80050e8:	4619      	mov	r1, r3
 80050ea:	4610      	mov	r0, r2
 80050ec:	f000 fcc0 	bl	8005a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005152:	bf00      	nop
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	bc80      	pop	{r7}
 800515a:	4770      	bx	lr

0800515c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d104      	bne.n	800517a <HAL_TIM_IC_Start_IT+0x1e>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005176:	b2db      	uxtb	r3, r3
 8005178:	e013      	b.n	80051a2 <HAL_TIM_IC_Start_IT+0x46>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b04      	cmp	r3, #4
 800517e:	d104      	bne.n	800518a <HAL_TIM_IC_Start_IT+0x2e>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005186:	b2db      	uxtb	r3, r3
 8005188:	e00b      	b.n	80051a2 <HAL_TIM_IC_Start_IT+0x46>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b08      	cmp	r3, #8
 800518e:	d104      	bne.n	800519a <HAL_TIM_IC_Start_IT+0x3e>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005196:	b2db      	uxtb	r3, r3
 8005198:	e003      	b.n	80051a2 <HAL_TIM_IC_Start_IT+0x46>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d104      	bne.n	80051b4 <HAL_TIM_IC_Start_IT+0x58>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	e013      	b.n	80051dc <HAL_TIM_IC_Start_IT+0x80>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d104      	bne.n	80051c4 <HAL_TIM_IC_Start_IT+0x68>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	e00b      	b.n	80051dc <HAL_TIM_IC_Start_IT+0x80>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d104      	bne.n	80051d4 <HAL_TIM_IC_Start_IT+0x78>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	e003      	b.n	80051dc <HAL_TIM_IC_Start_IT+0x80>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80051de:	7bbb      	ldrb	r3, [r7, #14]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d102      	bne.n	80051ea <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80051e4:	7b7b      	ldrb	r3, [r7, #13]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d001      	beq.n	80051ee <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e0b8      	b.n	8005360 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <HAL_TIM_IC_Start_IT+0xa2>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051fc:	e013      	b.n	8005226 <HAL_TIM_IC_Start_IT+0xca>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b04      	cmp	r3, #4
 8005202:	d104      	bne.n	800520e <HAL_TIM_IC_Start_IT+0xb2>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800520c:	e00b      	b.n	8005226 <HAL_TIM_IC_Start_IT+0xca>
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b08      	cmp	r3, #8
 8005212:	d104      	bne.n	800521e <HAL_TIM_IC_Start_IT+0xc2>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800521c:	e003      	b.n	8005226 <HAL_TIM_IC_Start_IT+0xca>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2202      	movs	r2, #2
 8005222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d104      	bne.n	8005236 <HAL_TIM_IC_Start_IT+0xda>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005234:	e013      	b.n	800525e <HAL_TIM_IC_Start_IT+0x102>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	2b04      	cmp	r3, #4
 800523a:	d104      	bne.n	8005246 <HAL_TIM_IC_Start_IT+0xea>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2202      	movs	r2, #2
 8005240:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005244:	e00b      	b.n	800525e <HAL_TIM_IC_Start_IT+0x102>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	2b08      	cmp	r3, #8
 800524a:	d104      	bne.n	8005256 <HAL_TIM_IC_Start_IT+0xfa>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005254:	e003      	b.n	800525e <HAL_TIM_IC_Start_IT+0x102>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b0c      	cmp	r3, #12
 8005262:	d841      	bhi.n	80052e8 <HAL_TIM_IC_Start_IT+0x18c>
 8005264:	a201      	add	r2, pc, #4	@ (adr r2, 800526c <HAL_TIM_IC_Start_IT+0x110>)
 8005266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526a:	bf00      	nop
 800526c:	080052a1 	.word	0x080052a1
 8005270:	080052e9 	.word	0x080052e9
 8005274:	080052e9 	.word	0x080052e9
 8005278:	080052e9 	.word	0x080052e9
 800527c:	080052b3 	.word	0x080052b3
 8005280:	080052e9 	.word	0x080052e9
 8005284:	080052e9 	.word	0x080052e9
 8005288:	080052e9 	.word	0x080052e9
 800528c:	080052c5 	.word	0x080052c5
 8005290:	080052e9 	.word	0x080052e9
 8005294:	080052e9 	.word	0x080052e9
 8005298:	080052e9 	.word	0x080052e9
 800529c:	080052d7 	.word	0x080052d7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0202 	orr.w	r2, r2, #2
 80052ae:	60da      	str	r2, [r3, #12]
      break;
 80052b0:	e01d      	b.n	80052ee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0204 	orr.w	r2, r2, #4
 80052c0:	60da      	str	r2, [r3, #12]
      break;
 80052c2:	e014      	b.n	80052ee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0208 	orr.w	r2, r2, #8
 80052d2:	60da      	str	r2, [r3, #12]
      break;
 80052d4:	e00b      	b.n	80052ee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f042 0210 	orr.w	r2, r2, #16
 80052e4:	60da      	str	r2, [r3, #12]
      break;
 80052e6:	e002      	b.n	80052ee <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	73fb      	strb	r3, [r7, #15]
      break;
 80052ec:	bf00      	nop
  }

  if (status == HAL_OK)
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d134      	bne.n	800535e <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2201      	movs	r2, #1
 80052fa:	6839      	ldr	r1, [r7, #0]
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 ff50 	bl	80061a2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a18      	ldr	r2, [pc, #96]	@ (8005368 <HAL_TIM_IC_Start_IT+0x20c>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00e      	beq.n	800532a <HAL_TIM_IC_Start_IT+0x1ce>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005314:	d009      	beq.n	800532a <HAL_TIM_IC_Start_IT+0x1ce>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a14      	ldr	r2, [pc, #80]	@ (800536c <HAL_TIM_IC_Start_IT+0x210>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d004      	beq.n	800532a <HAL_TIM_IC_Start_IT+0x1ce>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <HAL_TIM_IC_Start_IT+0x214>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d111      	bne.n	800534e <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 0307 	and.w	r3, r3, #7
 8005334:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	2b06      	cmp	r3, #6
 800533a:	d010      	beq.n	800535e <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0201 	orr.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	e007      	b.n	800535e <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f042 0201 	orr.w	r2, r2, #1
 800535c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800535e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40012c00 	.word	0x40012c00
 800536c:	40000400 	.word	0x40000400
 8005370:	40000800 	.word	0x40000800

08005374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d020      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	2b00      	cmp	r3, #0
 800539e:	d01b      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f06f 0202 	mvn.w	r2, #2
 80053a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f7fc fe4c 	bl	800205c <HAL_TIM_IC_CaptureCallback>
 80053c4:	e005      	b.n	80053d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fb37 	bl	8005a3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 fb3d 	bl	8005a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d020      	beq.n	8005424 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d01b      	beq.n	8005424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0204 	mvn.w	r2, #4
 80053f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7fc fe26 	bl	800205c <HAL_TIM_IC_CaptureCallback>
 8005410:	e005      	b.n	800541e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fb11 	bl	8005a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fb17 	bl	8005a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f003 0308 	and.w	r3, r3, #8
 800542a:	2b00      	cmp	r3, #0
 800542c:	d020      	beq.n	8005470 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b00      	cmp	r3, #0
 8005436:	d01b      	beq.n	8005470 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f06f 0208 	mvn.w	r2, #8
 8005440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2204      	movs	r2, #4
 8005446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f7fc fe00 	bl	800205c <HAL_TIM_IC_CaptureCallback>
 800545c:	e005      	b.n	800546a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 faeb 	bl	8005a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 faf1 	bl	8005a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	f003 0310 	and.w	r3, r3, #16
 8005476:	2b00      	cmp	r3, #0
 8005478:	d020      	beq.n	80054bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f003 0310 	and.w	r3, r3, #16
 8005480:	2b00      	cmp	r3, #0
 8005482:	d01b      	beq.n	80054bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f06f 0210 	mvn.w	r2, #16
 800548c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2208      	movs	r2, #8
 8005492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7fc fdda 	bl	800205c <HAL_TIM_IC_CaptureCallback>
 80054a8:	e005      	b.n	80054b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 fac5 	bl	8005a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 facb 	bl	8005a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00c      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d007      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f06f 0201 	mvn.w	r2, #1
 80054d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 faa4 	bl	8005a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00c      	beq.n	8005504 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d007      	beq.n	8005504 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80054fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 ff2c 	bl	800635c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00c      	beq.n	8005528 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005514:	2b00      	cmp	r3, #0
 8005516:	d007      	beq.n	8005528 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 fa9b 	bl	8005a5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00c      	beq.n	800554c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f003 0320 	and.w	r3, r3, #32
 8005538:	2b00      	cmp	r3, #0
 800553a:	d007      	beq.n	800554c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f06f 0220 	mvn.w	r2, #32
 8005544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 feff 	bl	800634a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800554c:	bf00      	nop
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005560:	2300      	movs	r3, #0
 8005562:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_TIM_IC_ConfigChannel+0x1e>
 800556e:	2302      	movs	r3, #2
 8005570:	e088      	b.n	8005684 <HAL_TIM_IC_ConfigChannel+0x130>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d11b      	bne.n	80055b8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005590:	f000 fc64 	bl	8005e5c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 020c 	bic.w	r2, r2, #12
 80055a2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6999      	ldr	r1, [r3, #24]
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	689a      	ldr	r2, [r3, #8]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	619a      	str	r2, [r3, #24]
 80055b6:	e060      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d11c      	bne.n	80055f8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80055ce:	f000 fccd 	bl	8005f6c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	699a      	ldr	r2, [r3, #24]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6999      	ldr	r1, [r3, #24]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	021a      	lsls	r2, r3, #8
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	430a      	orrs	r2, r1
 80055f4:	619a      	str	r2, [r3, #24]
 80055f6:	e040      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d11b      	bne.n	8005636 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800560e:	f000 fd18 	bl	8006042 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 020c 	bic.w	r2, r2, #12
 8005620:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	69d9      	ldr	r1, [r3, #28]
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	61da      	str	r2, [r3, #28]
 8005634:	e021      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b0c      	cmp	r3, #12
 800563a:	d11c      	bne.n	8005676 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800564c:	f000 fd34 	bl	80060b8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	69da      	ldr	r2, [r3, #28]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800565e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	69d9      	ldr	r1, [r3, #28]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	021a      	lsls	r2, r3, #8
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	430a      	orrs	r2, r1
 8005672:	61da      	str	r2, [r3, #28]
 8005674:	e001      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005682:	7dfb      	ldrb	r3, [r7, #23]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3718      	adds	r7, #24
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005698:	2300      	movs	r3, #0
 800569a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d101      	bne.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056a6:	2302      	movs	r3, #2
 80056a8:	e0ae      	b.n	8005808 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b0c      	cmp	r3, #12
 80056b6:	f200 809f 	bhi.w	80057f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80056ba:	a201      	add	r2, pc, #4	@ (adr r2, 80056c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c0:	080056f5 	.word	0x080056f5
 80056c4:	080057f9 	.word	0x080057f9
 80056c8:	080057f9 	.word	0x080057f9
 80056cc:	080057f9 	.word	0x080057f9
 80056d0:	08005735 	.word	0x08005735
 80056d4:	080057f9 	.word	0x080057f9
 80056d8:	080057f9 	.word	0x080057f9
 80056dc:	080057f9 	.word	0x080057f9
 80056e0:	08005777 	.word	0x08005777
 80056e4:	080057f9 	.word	0x080057f9
 80056e8:	080057f9 	.word	0x080057f9
 80056ec:	080057f9 	.word	0x080057f9
 80056f0:	080057b7 	.word	0x080057b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fa26 	bl	8005b4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699a      	ldr	r2, [r3, #24]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0208 	orr.w	r2, r2, #8
 800570e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0204 	bic.w	r2, r2, #4
 800571e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6999      	ldr	r1, [r3, #24]
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	619a      	str	r2, [r3, #24]
      break;
 8005732:	e064      	b.n	80057fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68b9      	ldr	r1, [r7, #8]
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fa6c 	bl	8005c18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	699a      	ldr	r2, [r3, #24]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800574e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699a      	ldr	r2, [r3, #24]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800575e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6999      	ldr	r1, [r3, #24]
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	021a      	lsls	r2, r3, #8
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	619a      	str	r2, [r3, #24]
      break;
 8005774:	e043      	b.n	80057fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68b9      	ldr	r1, [r7, #8]
 800577c:	4618      	mov	r0, r3
 800577e:	f000 fab5 	bl	8005cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0208 	orr.w	r2, r2, #8
 8005790:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69da      	ldr	r2, [r3, #28]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 0204 	bic.w	r2, r2, #4
 80057a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69d9      	ldr	r1, [r3, #28]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	691a      	ldr	r2, [r3, #16]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	61da      	str	r2, [r3, #28]
      break;
 80057b4:	e023      	b.n	80057fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	4618      	mov	r0, r3
 80057be:	f000 faff 	bl	8005dc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69da      	ldr	r2, [r3, #28]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69da      	ldr	r2, [r3, #28]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69d9      	ldr	r1, [r3, #28]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	021a      	lsls	r2, r3, #8
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	61da      	str	r2, [r3, #28]
      break;
 80057f6:	e002      	b.n	80057fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	75fb      	strb	r3, [r7, #23]
      break;
 80057fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005806:	7dfb      	ldrb	r3, [r7, #23]
}
 8005808:	4618      	mov	r0, r3
 800580a:	3718      	adds	r7, #24
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800581a:	2300      	movs	r3, #0
 800581c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005824:	2b01      	cmp	r3, #1
 8005826:	d101      	bne.n	800582c <HAL_TIM_ConfigClockSource+0x1c>
 8005828:	2302      	movs	r3, #2
 800582a:	e0b4      	b.n	8005996 <HAL_TIM_ConfigClockSource+0x186>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800584a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005852:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005864:	d03e      	beq.n	80058e4 <HAL_TIM_ConfigClockSource+0xd4>
 8005866:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800586a:	f200 8087 	bhi.w	800597c <HAL_TIM_ConfigClockSource+0x16c>
 800586e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005872:	f000 8086 	beq.w	8005982 <HAL_TIM_ConfigClockSource+0x172>
 8005876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800587a:	d87f      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 800587c:	2b70      	cmp	r3, #112	@ 0x70
 800587e:	d01a      	beq.n	80058b6 <HAL_TIM_ConfigClockSource+0xa6>
 8005880:	2b70      	cmp	r3, #112	@ 0x70
 8005882:	d87b      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 8005884:	2b60      	cmp	r3, #96	@ 0x60
 8005886:	d050      	beq.n	800592a <HAL_TIM_ConfigClockSource+0x11a>
 8005888:	2b60      	cmp	r3, #96	@ 0x60
 800588a:	d877      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 800588c:	2b50      	cmp	r3, #80	@ 0x50
 800588e:	d03c      	beq.n	800590a <HAL_TIM_ConfigClockSource+0xfa>
 8005890:	2b50      	cmp	r3, #80	@ 0x50
 8005892:	d873      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 8005894:	2b40      	cmp	r3, #64	@ 0x40
 8005896:	d058      	beq.n	800594a <HAL_TIM_ConfigClockSource+0x13a>
 8005898:	2b40      	cmp	r3, #64	@ 0x40
 800589a:	d86f      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 800589c:	2b30      	cmp	r3, #48	@ 0x30
 800589e:	d064      	beq.n	800596a <HAL_TIM_ConfigClockSource+0x15a>
 80058a0:	2b30      	cmp	r3, #48	@ 0x30
 80058a2:	d86b      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d060      	beq.n	800596a <HAL_TIM_ConfigClockSource+0x15a>
 80058a8:	2b20      	cmp	r3, #32
 80058aa:	d867      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d05c      	beq.n	800596a <HAL_TIM_ConfigClockSource+0x15a>
 80058b0:	2b10      	cmp	r3, #16
 80058b2:	d05a      	beq.n	800596a <HAL_TIM_ConfigClockSource+0x15a>
 80058b4:	e062      	b.n	800597c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058c6:	f000 fc4d 	bl	8006164 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	609a      	str	r2, [r3, #8]
      break;
 80058e2:	e04f      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058f4:	f000 fc36 	bl	8006164 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689a      	ldr	r2, [r3, #8]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005906:	609a      	str	r2, [r3, #8]
      break;
 8005908:	e03c      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005916:	461a      	mov	r2, r3
 8005918:	f000 fafa 	bl	8005f10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2150      	movs	r1, #80	@ 0x50
 8005922:	4618      	mov	r0, r3
 8005924:	f000 fc04 	bl	8006130 <TIM_ITRx_SetConfig>
      break;
 8005928:	e02c      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005936:	461a      	mov	r2, r3
 8005938:	f000 fb54 	bl	8005fe4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2160      	movs	r1, #96	@ 0x60
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fbf4 	bl	8006130 <TIM_ITRx_SetConfig>
      break;
 8005948:	e01c      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005956:	461a      	mov	r2, r3
 8005958:	f000 fada 	bl	8005f10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2140      	movs	r1, #64	@ 0x40
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fbe4 	bl	8006130 <TIM_ITRx_SetConfig>
      break;
 8005968:	e00c      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4619      	mov	r1, r3
 8005974:	4610      	mov	r0, r2
 8005976:	f000 fbdb 	bl	8006130 <TIM_ITRx_SetConfig>
      break;
 800597a:	e003      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	73fb      	strb	r3, [r7, #15]
      break;
 8005980:	e000      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005982:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005994:	7bfb      	ldrb	r3, [r7, #15]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
	...

080059a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2b0c      	cmp	r3, #12
 80059b2:	d831      	bhi.n	8005a18 <HAL_TIM_ReadCapturedValue+0x78>
 80059b4:	a201      	add	r2, pc, #4	@ (adr r2, 80059bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80059b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ba:	bf00      	nop
 80059bc:	080059f1 	.word	0x080059f1
 80059c0:	08005a19 	.word	0x08005a19
 80059c4:	08005a19 	.word	0x08005a19
 80059c8:	08005a19 	.word	0x08005a19
 80059cc:	080059fb 	.word	0x080059fb
 80059d0:	08005a19 	.word	0x08005a19
 80059d4:	08005a19 	.word	0x08005a19
 80059d8:	08005a19 	.word	0x08005a19
 80059dc:	08005a05 	.word	0x08005a05
 80059e0:	08005a19 	.word	0x08005a19
 80059e4:	08005a19 	.word	0x08005a19
 80059e8:	08005a19 	.word	0x08005a19
 80059ec:	08005a0f 	.word	0x08005a0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059f6:	60fb      	str	r3, [r7, #12]

      break;
 80059f8:	e00f      	b.n	8005a1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a00:	60fb      	str	r3, [r7, #12]

      break;
 8005a02:	e00a      	b.n	8005a1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a0a:	60fb      	str	r3, [r7, #12]

      break;
 8005a0c:	e005      	b.n	8005a1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a14:	60fb      	str	r3, [r7, #12]

      break;
 8005a16:	e000      	b.n	8005a1a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005a18:	bf00      	nop
  }

  return tmpreg;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3714      	adds	r7, #20
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bc80      	pop	{r7}
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop

08005a28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bc80      	pop	{r7}
 8005a38:	4770      	bx	lr

08005a3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b083      	sub	sp, #12
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a42:	bf00      	nop
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bc80      	pop	{r7}
 8005a4a:	4770      	bx	lr

08005a4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bc80      	pop	{r7}
 8005a5c:	4770      	bx	lr

08005a5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b083      	sub	sp, #12
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bc80      	pop	{r7}
 8005a6e:	4770      	bx	lr

08005a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a2f      	ldr	r2, [pc, #188]	@ (8005b40 <TIM_Base_SetConfig+0xd0>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d00b      	beq.n	8005aa0 <TIM_Base_SetConfig+0x30>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a8e:	d007      	beq.n	8005aa0 <TIM_Base_SetConfig+0x30>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a2c      	ldr	r2, [pc, #176]	@ (8005b44 <TIM_Base_SetConfig+0xd4>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d003      	beq.n	8005aa0 <TIM_Base_SetConfig+0x30>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a2b      	ldr	r2, [pc, #172]	@ (8005b48 <TIM_Base_SetConfig+0xd8>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d108      	bne.n	8005ab2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a22      	ldr	r2, [pc, #136]	@ (8005b40 <TIM_Base_SetConfig+0xd0>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d00b      	beq.n	8005ad2 <TIM_Base_SetConfig+0x62>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac0:	d007      	beq.n	8005ad2 <TIM_Base_SetConfig+0x62>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b44 <TIM_Base_SetConfig+0xd4>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d003      	beq.n	8005ad2 <TIM_Base_SetConfig+0x62>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a1e      	ldr	r2, [pc, #120]	@ (8005b48 <TIM_Base_SetConfig+0xd8>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d108      	bne.n	8005ae4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a0d      	ldr	r2, [pc, #52]	@ (8005b40 <TIM_Base_SetConfig+0xd0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d103      	bne.n	8005b18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	691a      	ldr	r2, [r3, #16]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f023 0201 	bic.w	r2, r3, #1
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	611a      	str	r2, [r3, #16]
  }
}
 8005b36:	bf00      	nop
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bc80      	pop	{r7}
 8005b3e:	4770      	bx	lr
 8005b40:	40012c00 	.word	0x40012c00
 8005b44:	40000400 	.word	0x40000400
 8005b48:	40000800 	.word	0x40000800

08005b4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	f023 0201 	bic.w	r2, r3, #1
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 0302 	bic.w	r3, r3, #2
 8005b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c14 <TIM_OC1_SetConfig+0xc8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10c      	bne.n	8005bc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0308 	bic.w	r3, r3, #8
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f023 0304 	bic.w	r3, r3, #4
 8005bc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a13      	ldr	r2, [pc, #76]	@ (8005c14 <TIM_OC1_SetConfig+0xc8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d111      	bne.n	8005bee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	621a      	str	r2, [r3, #32]
}
 8005c08:	bf00      	nop
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bc80      	pop	{r7}
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40012c00 	.word	0x40012c00

08005c18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	f023 0210 	bic.w	r2, r3, #16
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0320 	bic.w	r3, r3, #32
 8005c62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a1d      	ldr	r2, [pc, #116]	@ (8005ce8 <TIM_OC2_SetConfig+0xd0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d10d      	bne.n	8005c94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a14      	ldr	r2, [pc, #80]	@ (8005ce8 <TIM_OC2_SetConfig+0xd0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d113      	bne.n	8005cc4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ca2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005caa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr
 8005ce8:	40012c00 	.word	0x40012c00

08005cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b087      	sub	sp, #28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f023 0303 	bic.w	r3, r3, #3
 8005d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	021b      	lsls	r3, r3, #8
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a1d      	ldr	r2, [pc, #116]	@ (8005dbc <TIM_OC3_SetConfig+0xd0>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d10d      	bne.n	8005d66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a14      	ldr	r2, [pc, #80]	@ (8005dbc <TIM_OC3_SetConfig+0xd0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d113      	bne.n	8005d96 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	011b      	lsls	r3, r3, #4
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	011b      	lsls	r3, r3, #4
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685a      	ldr	r2, [r3, #4]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	621a      	str	r2, [r3, #32]
}
 8005db0:	bf00      	nop
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bc80      	pop	{r7}
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	40012c00 	.word	0x40012c00

08005dc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a0f      	ldr	r2, [pc, #60]	@ (8005e58 <TIM_OC4_SetConfig+0x98>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d109      	bne.n	8005e34 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	019b      	lsls	r3, r3, #6
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	621a      	str	r2, [r3, #32]
}
 8005e4e:	bf00      	nop
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr
 8005e58:	40012c00 	.word	0x40012c00

08005e5c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	f023 0201 	bic.w	r2, r3, #1
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4a1f      	ldr	r2, [pc, #124]	@ (8005f04 <TIM_TI1_SetConfig+0xa8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d00b      	beq.n	8005ea2 <TIM_TI1_SetConfig+0x46>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e90:	d007      	beq.n	8005ea2 <TIM_TI1_SetConfig+0x46>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	4a1c      	ldr	r2, [pc, #112]	@ (8005f08 <TIM_TI1_SetConfig+0xac>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d003      	beq.n	8005ea2 <TIM_TI1_SetConfig+0x46>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f0c <TIM_TI1_SetConfig+0xb0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d101      	bne.n	8005ea6 <TIM_TI1_SetConfig+0x4a>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e000      	b.n	8005ea8 <TIM_TI1_SetConfig+0x4c>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d008      	beq.n	8005ebe <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	e003      	b.n	8005ec6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f043 0301 	orr.w	r3, r3, #1
 8005ec4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ecc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	011b      	lsls	r3, r3, #4
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f023 030a 	bic.w	r3, r3, #10
 8005ee0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f003 030a 	and.w	r3, r3, #10
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	621a      	str	r2, [r3, #32]
}
 8005efa:	bf00      	nop
 8005efc:	371c      	adds	r7, #28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bc80      	pop	{r7}
 8005f02:	4770      	bx	lr
 8005f04:	40012c00 	.word	0x40012c00
 8005f08:	40000400 	.word	0x40000400
 8005f0c:	40000800 	.word	0x40000800

08005f10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b087      	sub	sp, #28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	f023 0201 	bic.w	r2, r3, #1
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	f023 030a 	bic.w	r3, r3, #10
 8005f4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	621a      	str	r2, [r3, #32]
}
 8005f62:	bf00      	nop
 8005f64:	371c      	adds	r7, #28
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bc80      	pop	{r7}
 8005f6a:	4770      	bx	lr

08005f6c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	f023 0210 	bic.w	r2, r3, #16
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	021b      	lsls	r3, r3, #8
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005faa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	031b      	lsls	r3, r3, #12
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005fbe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	011b      	lsls	r3, r3, #4
 8005fc4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	621a      	str	r2, [r3, #32]
}
 8005fda:	bf00      	nop
 8005fdc:	371c      	adds	r7, #28
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	f023 0210 	bic.w	r2, r3, #16
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800600e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	031b      	lsls	r3, r3, #12
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	4313      	orrs	r3, r2
 8006018:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006020:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	011b      	lsls	r3, r3, #4
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	4313      	orrs	r3, r2
 800602a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	621a      	str	r2, [r3, #32]
}
 8006038:	bf00      	nop
 800603a:	371c      	adds	r7, #28
 800603c:	46bd      	mov	sp, r7
 800603e:	bc80      	pop	{r7}
 8006040:	4770      	bx	lr

08006042 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006042:	b480      	push	{r7}
 8006044:	b087      	sub	sp, #28
 8006046:	af00      	add	r7, sp, #0
 8006048:	60f8      	str	r0, [r7, #12]
 800604a:	60b9      	str	r1, [r7, #8]
 800604c:	607a      	str	r2, [r7, #4]
 800604e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	f023 0303 	bic.w	r3, r3, #3
 800606e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4313      	orrs	r3, r2
 8006076:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800607e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	b2db      	uxtb	r3, r3
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006092:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	021b      	lsls	r3, r3, #8
 8006098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	4313      	orrs	r3, r2
 80060a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr

080060b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
 80060c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	69db      	ldr	r3, [r3, #28]
 80060dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	021b      	lsls	r3, r3, #8
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060f6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	031b      	lsls	r3, r3, #12
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4313      	orrs	r3, r2
 8006102:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800610a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	031b      	lsls	r3, r3, #12
 8006110:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	4313      	orrs	r3, r2
 8006118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	621a      	str	r2, [r3, #32]
}
 8006126:	bf00      	nop
 8006128:	371c      	adds	r7, #28
 800612a:	46bd      	mov	sp, r7
 800612c:	bc80      	pop	{r7}
 800612e:	4770      	bx	lr

08006130 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006146:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	4313      	orrs	r3, r2
 800614e:	f043 0307 	orr.w	r3, r3, #7
 8006152:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	609a      	str	r2, [r3, #8]
}
 800615a:	bf00      	nop
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	bc80      	pop	{r7}
 8006162:	4770      	bx	lr

08006164 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800617e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	021a      	lsls	r2, r3, #8
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	431a      	orrs	r2, r3
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	4313      	orrs	r3, r2
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	697a      	ldr	r2, [r7, #20]
 8006196:	609a      	str	r2, [r3, #8]
}
 8006198:	bf00      	nop
 800619a:	371c      	adds	r7, #28
 800619c:	46bd      	mov	sp, r7
 800619e:	bc80      	pop	{r7}
 80061a0:	4770      	bx	lr

080061a2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b087      	sub	sp, #28
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	60f8      	str	r0, [r7, #12]
 80061aa:	60b9      	str	r1, [r7, #8]
 80061ac:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f003 031f 	and.w	r3, r3, #31
 80061b4:	2201      	movs	r2, #1
 80061b6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ba:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a1a      	ldr	r2, [r3, #32]
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	43db      	mvns	r3, r3
 80061c4:	401a      	ands	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6a1a      	ldr	r2, [r3, #32]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f003 031f 	and.w	r3, r3, #31
 80061d4:	6879      	ldr	r1, [r7, #4]
 80061d6:	fa01 f303 	lsl.w	r3, r1, r3
 80061da:	431a      	orrs	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	621a      	str	r2, [r3, #32]
}
 80061e0:	bf00      	nop
 80061e2:	371c      	adds	r7, #28
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc80      	pop	{r7}
 80061e8:	4770      	bx	lr
	...

080061ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d101      	bne.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006200:	2302      	movs	r3, #2
 8006202:	e046      	b.n	8006292 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800622a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a16      	ldr	r2, [pc, #88]	@ (800629c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d00e      	beq.n	8006266 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006250:	d009      	beq.n	8006266 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a12      	ldr	r2, [pc, #72]	@ (80062a0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d004      	beq.n	8006266 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a10      	ldr	r2, [pc, #64]	@ (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d10c      	bne.n	8006280 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800626c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	68ba      	ldr	r2, [r7, #8]
 8006274:	4313      	orrs	r3, r2
 8006276:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	bc80      	pop	{r7}
 800629a:	4770      	bx	lr
 800629c:	40012c00 	.word	0x40012c00
 80062a0:	40000400 	.word	0x40000400
 80062a4:	40000800 	.word	0x40000800

080062a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d101      	bne.n	80062c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80062c0:	2302      	movs	r3, #2
 80062c2:	e03d      	b.n	8006340 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4313      	orrs	r3, r2
 8006302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	4313      	orrs	r3, r2
 8006310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	695b      	ldr	r3, [r3, #20]
 800631c:	4313      	orrs	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	69db      	ldr	r3, [r3, #28]
 800632a:	4313      	orrs	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	bc80      	pop	{r7}
 8006348:	4770      	bx	lr

0800634a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	bc80      	pop	{r7}
 800635a:	4770      	bx	lr

0800635c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	bc80      	pop	{r7}
 800636c:	4770      	bx	lr

0800636e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b082      	sub	sp, #8
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e042      	b.n	8006406 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b00      	cmp	r3, #0
 800638a:	d106      	bne.n	800639a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7fc f971 	bl	800267c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2224      	movs	r2, #36	@ 0x24
 800639e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68da      	ldr	r2, [r3, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063b0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f972 	bl	800669c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	691a      	ldr	r2, [r3, #16]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	695a      	ldr	r2, [r3, #20]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063e6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b08a      	sub	sp, #40	@ 0x28
 8006412:	af02      	add	r7, sp, #8
 8006414:	60f8      	str	r0, [r7, #12]
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	603b      	str	r3, [r7, #0]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800641e:	2300      	movs	r3, #0
 8006420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006428:	b2db      	uxtb	r3, r3
 800642a:	2b20      	cmp	r3, #32
 800642c:	d175      	bne.n	800651a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_UART_Transmit+0x2c>
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e06e      	b.n	800651c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2221      	movs	r2, #33	@ 0x21
 8006448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800644c:	f7fc fad4 	bl	80029f8 <HAL_GetTick>
 8006450:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	88fa      	ldrh	r2, [r7, #6]
 8006456:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	88fa      	ldrh	r2, [r7, #6]
 800645c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006466:	d108      	bne.n	800647a <HAL_UART_Transmit+0x6c>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d104      	bne.n	800647a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006470:	2300      	movs	r3, #0
 8006472:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	61bb      	str	r3, [r7, #24]
 8006478:	e003      	b.n	8006482 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800647e:	2300      	movs	r3, #0
 8006480:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006482:	e02e      	b.n	80064e2 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	2200      	movs	r2, #0
 800648c:	2180      	movs	r1, #128	@ 0x80
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 f848 	bl	8006524 <UART_WaitOnFlagUntilTimeout>
 8006494:	4603      	mov	r3, r0
 8006496:	2b00      	cmp	r3, #0
 8006498:	d005      	beq.n	80064a6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e03a      	b.n	800651c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10b      	bne.n	80064c4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	881b      	ldrh	r3, [r3, #0]
 80064b0:	461a      	mov	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064ba:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	3302      	adds	r3, #2
 80064c0:	61bb      	str	r3, [r7, #24]
 80064c2:	e007      	b.n	80064d4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	781a      	ldrb	r2, [r3, #0]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	3301      	adds	r3, #1
 80064d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064d8:	b29b      	uxth	r3, r3
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1cb      	bne.n	8006484 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	9300      	str	r3, [sp, #0]
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	2200      	movs	r2, #0
 80064f4:	2140      	movs	r1, #64	@ 0x40
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	f000 f814 	bl	8006524 <UART_WaitOnFlagUntilTimeout>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d005      	beq.n	800650e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e006      	b.n	800651c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2220      	movs	r2, #32
 8006512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	e000      	b.n	800651c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800651a:	2302      	movs	r3, #2
  }
}
 800651c:	4618      	mov	r0, r3
 800651e:	3720      	adds	r7, #32
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	603b      	str	r3, [r7, #0]
 8006530:	4613      	mov	r3, r2
 8006532:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006534:	e03b      	b.n	80065ae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653c:	d037      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800653e:	f7fc fa5b 	bl	80029f8 <HAL_GetTick>
 8006542:	4602      	mov	r2, r0
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	6a3a      	ldr	r2, [r7, #32]
 800654a:	429a      	cmp	r2, r3
 800654c:	d302      	bcc.n	8006554 <UART_WaitOnFlagUntilTimeout+0x30>
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e03a      	b.n	80065ce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	f003 0304 	and.w	r3, r3, #4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d023      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0x8a>
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b80      	cmp	r3, #128	@ 0x80
 800656a:	d020      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0x8a>
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b40      	cmp	r3, #64	@ 0x40
 8006570:	d01d      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0308 	and.w	r3, r3, #8
 800657c:	2b08      	cmp	r3, #8
 800657e:	d116      	bne.n	80065ae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006580:	2300      	movs	r3, #0
 8006582:	617b      	str	r3, [r7, #20]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	617b      	str	r3, [r7, #20]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	617b      	str	r3, [r7, #20]
 8006594:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 f81d 	bl	80065d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2208      	movs	r2, #8
 80065a0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e00f      	b.n	80065ce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	4013      	ands	r3, r2
 80065b8:	68ba      	ldr	r2, [r7, #8]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	bf0c      	ite	eq
 80065be:	2301      	moveq	r3, #1
 80065c0:	2300      	movne	r3, #0
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	461a      	mov	r2, r3
 80065c6:	79fb      	ldrb	r3, [r7, #7]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d0b4      	beq.n	8006536 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3718      	adds	r7, #24
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b095      	sub	sp, #84	@ 0x54
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	330c      	adds	r3, #12
 80065e4:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e8:	e853 3f00 	ldrex	r3, [r3]
 80065ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	330c      	adds	r3, #12
 80065fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80065fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8006600:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006602:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006604:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006606:	e841 2300 	strex	r3, r2, [r1]
 800660a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800660c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1e5      	bne.n	80065de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	3314      	adds	r3, #20
 8006618:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	e853 3f00 	ldrex	r3, [r3]
 8006620:	61fb      	str	r3, [r7, #28]
   return(result);
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	f023 0301 	bic.w	r3, r3, #1
 8006628:	64bb      	str	r3, [r7, #72]	@ 0x48
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3314      	adds	r3, #20
 8006630:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006632:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006634:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006636:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006638:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e5      	bne.n	8006612 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800664a:	2b01      	cmp	r3, #1
 800664c:	d119      	bne.n	8006682 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	330c      	adds	r3, #12
 8006654:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	e853 3f00 	ldrex	r3, [r3]
 800665c:	60bb      	str	r3, [r7, #8]
   return(result);
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	f023 0310 	bic.w	r3, r3, #16
 8006664:	647b      	str	r3, [r7, #68]	@ 0x44
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	330c      	adds	r3, #12
 800666c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800666e:	61ba      	str	r2, [r7, #24]
 8006670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	6979      	ldr	r1, [r7, #20]
 8006674:	69ba      	ldr	r2, [r7, #24]
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	613b      	str	r3, [r7, #16]
   return(result);
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e5      	bne.n	800664e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2220      	movs	r2, #32
 8006686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006690:	bf00      	nop
 8006692:	3754      	adds	r7, #84	@ 0x54
 8006694:	46bd      	mov	sp, r7
 8006696:	bc80      	pop	{r7}
 8006698:	4770      	bx	lr
	...

0800669c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	68da      	ldr	r2, [r3, #12]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	689a      	ldr	r2, [r3, #8]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	691b      	ldr	r3, [r3, #16]
 80066c2:	431a      	orrs	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80066d6:	f023 030c 	bic.w	r3, r3, #12
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	6812      	ldr	r2, [r2, #0]
 80066de:	68b9      	ldr	r1, [r7, #8]
 80066e0:	430b      	orrs	r3, r1
 80066e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	699a      	ldr	r2, [r3, #24]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a2c      	ldr	r2, [pc, #176]	@ (80067b0 <UART_SetConfig+0x114>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d103      	bne.n	800670c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006704:	f7fe f944 	bl	8004990 <HAL_RCC_GetPCLK2Freq>
 8006708:	60f8      	str	r0, [r7, #12]
 800670a:	e002      	b.n	8006712 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800670c:	f7fe f92c 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8006710:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	4613      	mov	r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	4413      	add	r3, r2
 800671a:	009a      	lsls	r2, r3, #2
 800671c:	441a      	add	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	fbb2 f3f3 	udiv	r3, r2, r3
 8006728:	4a22      	ldr	r2, [pc, #136]	@ (80067b4 <UART_SetConfig+0x118>)
 800672a:	fba2 2303 	umull	r2, r3, r2, r3
 800672e:	095b      	lsrs	r3, r3, #5
 8006730:	0119      	lsls	r1, r3, #4
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	4613      	mov	r3, r2
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	009a      	lsls	r2, r3, #2
 800673c:	441a      	add	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	fbb2 f2f3 	udiv	r2, r2, r3
 8006748:	4b1a      	ldr	r3, [pc, #104]	@ (80067b4 <UART_SetConfig+0x118>)
 800674a:	fba3 0302 	umull	r0, r3, r3, r2
 800674e:	095b      	lsrs	r3, r3, #5
 8006750:	2064      	movs	r0, #100	@ 0x64
 8006752:	fb00 f303 	mul.w	r3, r0, r3
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	011b      	lsls	r3, r3, #4
 800675a:	3332      	adds	r3, #50	@ 0x32
 800675c:	4a15      	ldr	r2, [pc, #84]	@ (80067b4 <UART_SetConfig+0x118>)
 800675e:	fba2 2303 	umull	r2, r3, r2, r3
 8006762:	095b      	lsrs	r3, r3, #5
 8006764:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006768:	4419      	add	r1, r3
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	4613      	mov	r3, r2
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4413      	add	r3, r2
 8006772:	009a      	lsls	r2, r3, #2
 8006774:	441a      	add	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006780:	4b0c      	ldr	r3, [pc, #48]	@ (80067b4 <UART_SetConfig+0x118>)
 8006782:	fba3 0302 	umull	r0, r3, r3, r2
 8006786:	095b      	lsrs	r3, r3, #5
 8006788:	2064      	movs	r0, #100	@ 0x64
 800678a:	fb00 f303 	mul.w	r3, r0, r3
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	011b      	lsls	r3, r3, #4
 8006792:	3332      	adds	r3, #50	@ 0x32
 8006794:	4a07      	ldr	r2, [pc, #28]	@ (80067b4 <UART_SetConfig+0x118>)
 8006796:	fba2 2303 	umull	r2, r3, r2, r3
 800679a:	095b      	lsrs	r3, r3, #5
 800679c:	f003 020f 	and.w	r2, r3, #15
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	440a      	add	r2, r1
 80067a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80067a8:	bf00      	nop
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	40013800 	.word	0x40013800
 80067b4:	51eb851f 	.word	0x51eb851f

080067b8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	4603      	mov	r3, r0
 80067c0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80067c2:	2300      	movs	r3, #0
 80067c4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80067c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80067ca:	2b84      	cmp	r3, #132	@ 0x84
 80067cc:	d005      	beq.n	80067da <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80067ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	4413      	add	r3, r2
 80067d6:	3303      	adds	r3, #3
 80067d8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80067da:	68fb      	ldr	r3, [r7, #12]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3714      	adds	r7, #20
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bc80      	pop	{r7}
 80067e4:	4770      	bx	lr

080067e6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80067ea:	f000 fadf 	bl	8006dac <vTaskStartScheduler>
  
  return osOK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80067f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067f6:	b089      	sub	sp, #36	@ 0x24
 80067f8:	af04      	add	r7, sp, #16
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d020      	beq.n	8006848 <osThreadCreate+0x54>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d01c      	beq.n	8006848 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685c      	ldr	r4, [r3, #4]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691e      	ldr	r6, [r3, #16]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006820:	4618      	mov	r0, r3
 8006822:	f7ff ffc9 	bl	80067b8 <makeFreeRtosPriority>
 8006826:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006830:	9202      	str	r2, [sp, #8]
 8006832:	9301      	str	r3, [sp, #4]
 8006834:	9100      	str	r1, [sp, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	4632      	mov	r2, r6
 800683a:	4629      	mov	r1, r5
 800683c:	4620      	mov	r0, r4
 800683e:	f000 f8e8 	bl	8006a12 <xTaskCreateStatic>
 8006842:	4603      	mov	r3, r0
 8006844:	60fb      	str	r3, [r7, #12]
 8006846:	e01c      	b.n	8006882 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685c      	ldr	r4, [r3, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006854:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff ffab 	bl	80067b8 <makeFreeRtosPriority>
 8006862:	4602      	mov	r2, r0
 8006864:	f107 030c 	add.w	r3, r7, #12
 8006868:	9301      	str	r3, [sp, #4]
 800686a:	9200      	str	r2, [sp, #0]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	4632      	mov	r2, r6
 8006870:	4629      	mov	r1, r5
 8006872:	4620      	mov	r0, r4
 8006874:	f000 f92d 	bl	8006ad2 <xTaskCreate>
 8006878:	4603      	mov	r3, r0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d001      	beq.n	8006882 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800687e:	2300      	movs	r3, #0
 8006880:	e000      	b.n	8006884 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006882:	68fb      	ldr	r3, [r7, #12]
}
 8006884:	4618      	mov	r0, r3
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800688c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <osDelay+0x16>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	e000      	b.n	80068a4 <osDelay+0x18>
 80068a2:	2301      	movs	r3, #1
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 fa4b 	bl	8006d40 <vTaskDelay>
  
  return osOK;
 80068aa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f103 0208 	add.w	r2, r3, #8
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f04f 32ff 	mov.w	r2, #4294967295
 80068cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f103 0208 	add.w	r2, r3, #8
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f103 0208 	add.w	r2, r3, #8
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr

080068f2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	bc80      	pop	{r7}
 8006908:	4770      	bx	lr

0800690a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800690a:	b480      	push	{r7}
 800690c:	b085      	sub	sp, #20
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
 8006912:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	683a      	ldr	r2, [r7, #0]
 800692e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	683a      	ldr	r2, [r7, #0]
 8006934:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	1c5a      	adds	r2, r3, #1
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	601a      	str	r2, [r3, #0]
}
 8006946:	bf00      	nop
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	bc80      	pop	{r7}
 800694e:	4770      	bx	lr

08006950 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006966:	d103      	bne.n	8006970 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	60fb      	str	r3, [r7, #12]
 800696e:	e00c      	b.n	800698a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	3308      	adds	r3, #8
 8006974:	60fb      	str	r3, [r7, #12]
 8006976:	e002      	b.n	800697e <vListInsert+0x2e>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	60fb      	str	r3, [r7, #12]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	429a      	cmp	r2, r3
 8006988:	d2f6      	bcs.n	8006978 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	683a      	ldr	r2, [r7, #0]
 80069a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	1c5a      	adds	r2, r3, #1
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	601a      	str	r2, [r3, #0]
}
 80069b6:	bf00      	nop
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr

080069c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	6892      	ldr	r2, [r2, #8]
 80069d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6852      	ldr	r2, [r2, #4]
 80069e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d103      	bne.n	80069f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689a      	ldr	r2, [r3, #8]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	1e5a      	subs	r2, r3, #1
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3714      	adds	r7, #20
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bc80      	pop	{r7}
 8006a10:	4770      	bx	lr

08006a12 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b08e      	sub	sp, #56	@ 0x38
 8006a16:	af04      	add	r7, sp, #16
 8006a18:	60f8      	str	r0, [r7, #12]
 8006a1a:	60b9      	str	r1, [r7, #8]
 8006a1c:	607a      	str	r2, [r7, #4]
 8006a1e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10b      	bne.n	8006a3e <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	e7fd      	b.n	8006a3a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d10b      	bne.n	8006a5c <xTaskCreateStatic+0x4a>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	61fb      	str	r3, [r7, #28]
}
 8006a56:	bf00      	nop
 8006a58:	bf00      	nop
 8006a5a:	e7fd      	b.n	8006a58 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a5c:	2354      	movs	r3, #84	@ 0x54
 8006a5e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	2b54      	cmp	r3, #84	@ 0x54
 8006a64:	d00b      	beq.n	8006a7e <xTaskCreateStatic+0x6c>
	__asm volatile
 8006a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6a:	f383 8811 	msr	BASEPRI, r3
 8006a6e:	f3bf 8f6f 	isb	sy
 8006a72:	f3bf 8f4f 	dsb	sy
 8006a76:	61bb      	str	r3, [r7, #24]
}
 8006a78:	bf00      	nop
 8006a7a:	bf00      	nop
 8006a7c:	e7fd      	b.n	8006a7a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01e      	beq.n	8006ac4 <xTaskCreateStatic+0xb2>
 8006a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d01b      	beq.n	8006ac4 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a8e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a94:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a98:	2202      	movs	r2, #2
 8006a9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	9303      	str	r3, [sp, #12]
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa4:	9302      	str	r3, [sp, #8]
 8006aa6:	f107 0314 	add.w	r3, r7, #20
 8006aaa:	9301      	str	r3, [sp, #4]
 8006aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	68b9      	ldr	r1, [r7, #8]
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 f850 	bl	8006b5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006abc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006abe:	f000 f8d5 	bl	8006c6c <prvAddNewTaskToReadyList>
 8006ac2:	e001      	b.n	8006ac8 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ac8:	697b      	ldr	r3, [r7, #20]
	}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3728      	adds	r7, #40	@ 0x28
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b08c      	sub	sp, #48	@ 0x30
 8006ad6:	af04      	add	r7, sp, #16
 8006ad8:	60f8      	str	r0, [r7, #12]
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	603b      	str	r3, [r7, #0]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ae2:	88fb      	ldrh	r3, [r7, #6]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f000 fe92 	bl	8007810 <pvPortMalloc>
 8006aec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00e      	beq.n	8006b12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006af4:	2054      	movs	r0, #84	@ 0x54
 8006af6:	f000 fe8b 	bl	8007810 <pvPortMalloc>
 8006afa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b08:	e005      	b.n	8006b16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b0a:	6978      	ldr	r0, [r7, #20]
 8006b0c:	f000 ff4e 	bl	80079ac <vPortFree>
 8006b10:	e001      	b.n	8006b16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b12:	2300      	movs	r3, #0
 8006b14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d017      	beq.n	8006b4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b24:	88fa      	ldrh	r2, [r7, #6]
 8006b26:	2300      	movs	r3, #0
 8006b28:	9303      	str	r3, [sp, #12]
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	9302      	str	r3, [sp, #8]
 8006b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b30:	9301      	str	r3, [sp, #4]
 8006b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68b9      	ldr	r1, [r7, #8]
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 f80e 	bl	8006b5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b40:	69f8      	ldr	r0, [r7, #28]
 8006b42:	f000 f893 	bl	8006c6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b46:	2301      	movs	r3, #1
 8006b48:	61bb      	str	r3, [r7, #24]
 8006b4a:	e002      	b.n	8006b52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b52:	69bb      	ldr	r3, [r7, #24]
	}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3720      	adds	r7, #32
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
 8006b68:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006b74:	3b01      	subs	r3, #1
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	f023 0307 	bic.w	r3, r3, #7
 8006b82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00b      	beq.n	8006ba6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	617b      	str	r3, [r7, #20]
}
 8006ba0:	bf00      	nop
 8006ba2:	bf00      	nop
 8006ba4:	e7fd      	b.n	8006ba2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01f      	beq.n	8006bec <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bac:	2300      	movs	r3, #0
 8006bae:	61fb      	str	r3, [r7, #28]
 8006bb0:	e012      	b.n	8006bd8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	7819      	ldrb	r1, [r3, #0]
 8006bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	3334      	adds	r3, #52	@ 0x34
 8006bc2:	460a      	mov	r2, r1
 8006bc4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	4413      	add	r3, r2
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d006      	beq.n	8006be0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	61fb      	str	r3, [r7, #28]
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	2b0f      	cmp	r3, #15
 8006bdc:	d9e9      	bls.n	8006bb2 <prvInitialiseNewTask+0x56>
 8006bde:	e000      	b.n	8006be2 <prvInitialiseNewTask+0x86>
			{
				break;
 8006be0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006bea:	e003      	b.n	8006bf4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf6:	2b06      	cmp	r3, #6
 8006bf8:	d901      	bls.n	8006bfe <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006bfa:	2306      	movs	r3, #6
 8006bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c02:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c08:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c12:	3304      	adds	r3, #4
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7ff fe6c 	bl	80068f2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	3318      	adds	r3, #24
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7ff fe67 	bl	80068f2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2c:	f1c3 0207 	rsb	r2, r3, #7
 8006c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c38:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c48:	683a      	ldr	r2, [r7, #0]
 8006c4a:	68f9      	ldr	r1, [r7, #12]
 8006c4c:	69b8      	ldr	r0, [r7, #24]
 8006c4e:	f000 fc2b 	bl	80074a8 <pxPortInitialiseStack>
 8006c52:	4602      	mov	r2, r0
 8006c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c56:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d002      	beq.n	8006c64 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c62:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c64:	bf00      	nop
 8006c66:	3720      	adds	r7, #32
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c74:	f000 fd0a 	bl	800768c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c78:	4b2a      	ldr	r3, [pc, #168]	@ (8006d24 <prvAddNewTaskToReadyList+0xb8>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	4a29      	ldr	r2, [pc, #164]	@ (8006d24 <prvAddNewTaskToReadyList+0xb8>)
 8006c80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c82:	4b29      	ldr	r3, [pc, #164]	@ (8006d28 <prvAddNewTaskToReadyList+0xbc>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d109      	bne.n	8006c9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c8a:	4a27      	ldr	r2, [pc, #156]	@ (8006d28 <prvAddNewTaskToReadyList+0xbc>)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c90:	4b24      	ldr	r3, [pc, #144]	@ (8006d24 <prvAddNewTaskToReadyList+0xb8>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d110      	bne.n	8006cba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c98:	f000 fac4 	bl	8007224 <prvInitialiseTaskLists>
 8006c9c:	e00d      	b.n	8006cba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c9e:	4b23      	ldr	r3, [pc, #140]	@ (8006d2c <prvAddNewTaskToReadyList+0xc0>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d109      	bne.n	8006cba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ca6:	4b20      	ldr	r3, [pc, #128]	@ (8006d28 <prvAddNewTaskToReadyList+0xbc>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d802      	bhi.n	8006cba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d28 <prvAddNewTaskToReadyList+0xbc>)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006cba:	4b1d      	ldr	r3, [pc, #116]	@ (8006d30 <prvAddNewTaskToReadyList+0xc4>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d30 <prvAddNewTaskToReadyList+0xc4>)
 8006cc2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc8:	2201      	movs	r2, #1
 8006cca:	409a      	lsls	r2, r3
 8006ccc:	4b19      	ldr	r3, [pc, #100]	@ (8006d34 <prvAddNewTaskToReadyList+0xc8>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	4a18      	ldr	r2, [pc, #96]	@ (8006d34 <prvAddNewTaskToReadyList+0xc8>)
 8006cd4:	6013      	str	r3, [r2, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cda:	4613      	mov	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4413      	add	r3, r2
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	4a15      	ldr	r2, [pc, #84]	@ (8006d38 <prvAddNewTaskToReadyList+0xcc>)
 8006ce4:	441a      	add	r2, r3
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4619      	mov	r1, r3
 8006cec:	4610      	mov	r0, r2
 8006cee:	f7ff fe0c 	bl	800690a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006cf2:	f000 fcfb 	bl	80076ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8006d2c <prvAddNewTaskToReadyList+0xc0>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00e      	beq.n	8006d1c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8006d28 <prvAddNewTaskToReadyList+0xbc>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d207      	bcs.n	8006d1c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <prvAddNewTaskToReadyList+0xd0>)
 8006d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d1c:	bf00      	nop
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	200007b4 	.word	0x200007b4
 8006d28:	200006b4 	.word	0x200006b4
 8006d2c:	200007c0 	.word	0x200007c0
 8006d30:	200007d0 	.word	0x200007d0
 8006d34:	200007bc 	.word	0x200007bc
 8006d38:	200006b8 	.word	0x200006b8
 8006d3c:	e000ed04 	.word	0xe000ed04

08006d40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d018      	beq.n	8006d84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d52:	4b14      	ldr	r3, [pc, #80]	@ (8006da4 <vTaskDelay+0x64>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00b      	beq.n	8006d72 <vTaskDelay+0x32>
	__asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	60bb      	str	r3, [r7, #8]
}
 8006d6c:	bf00      	nop
 8006d6e:	bf00      	nop
 8006d70:	e7fd      	b.n	8006d6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d72:	f000 f87d 	bl	8006e70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d76:	2100      	movs	r1, #0
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 fb2f 	bl	80073dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d7e:	f000 f885 	bl	8006e8c <xTaskResumeAll>
 8006d82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d107      	bne.n	8006d9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006d8a:	4b07      	ldr	r3, [pc, #28]	@ (8006da8 <vTaskDelay+0x68>)
 8006d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d90:	601a      	str	r2, [r3, #0]
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d9a:	bf00      	nop
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	200007dc 	.word	0x200007dc
 8006da8:	e000ed04 	.word	0xe000ed04

08006dac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b08a      	sub	sp, #40	@ 0x28
 8006db0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006db6:	2300      	movs	r3, #0
 8006db8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006dba:	463a      	mov	r2, r7
 8006dbc:	1d39      	adds	r1, r7, #4
 8006dbe:	f107 0308 	add.w	r3, r7, #8
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fa f9b4 	bl	8001130 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006dc8:	6839      	ldr	r1, [r7, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	9202      	str	r2, [sp, #8]
 8006dd0:	9301      	str	r3, [sp, #4]
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	460a      	mov	r2, r1
 8006dda:	491f      	ldr	r1, [pc, #124]	@ (8006e58 <vTaskStartScheduler+0xac>)
 8006ddc:	481f      	ldr	r0, [pc, #124]	@ (8006e5c <vTaskStartScheduler+0xb0>)
 8006dde:	f7ff fe18 	bl	8006a12 <xTaskCreateStatic>
 8006de2:	4603      	mov	r3, r0
 8006de4:	4a1e      	ldr	r2, [pc, #120]	@ (8006e60 <vTaskStartScheduler+0xb4>)
 8006de6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006de8:	4b1d      	ldr	r3, [pc, #116]	@ (8006e60 <vTaskStartScheduler+0xb4>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d002      	beq.n	8006df6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006df0:	2301      	movs	r3, #1
 8006df2:	617b      	str	r3, [r7, #20]
 8006df4:	e001      	b.n	8006dfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006df6:	2300      	movs	r3, #0
 8006df8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d116      	bne.n	8006e2e <vTaskStartScheduler+0x82>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	613b      	str	r3, [r7, #16]
}
 8006e12:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e14:	4b13      	ldr	r3, [pc, #76]	@ (8006e64 <vTaskStartScheduler+0xb8>)
 8006e16:	f04f 32ff 	mov.w	r2, #4294967295
 8006e1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e1c:	4b12      	ldr	r3, [pc, #72]	@ (8006e68 <vTaskStartScheduler+0xbc>)
 8006e1e:	2201      	movs	r2, #1
 8006e20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e22:	4b12      	ldr	r3, [pc, #72]	@ (8006e6c <vTaskStartScheduler+0xc0>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e28:	f000 fbbe 	bl	80075a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e2c:	e00f      	b.n	8006e4e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e34:	d10b      	bne.n	8006e4e <vTaskStartScheduler+0xa2>
	__asm volatile
 8006e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
 8006e46:	60fb      	str	r3, [r7, #12]
}
 8006e48:	bf00      	nop
 8006e4a:	bf00      	nop
 8006e4c:	e7fd      	b.n	8006e4a <vTaskStartScheduler+0x9e>
}
 8006e4e:	bf00      	nop
 8006e50:	3718      	adds	r7, #24
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	0800ad74 	.word	0x0800ad74
 8006e5c:	080071f5 	.word	0x080071f5
 8006e60:	200007d8 	.word	0x200007d8
 8006e64:	200007d4 	.word	0x200007d4
 8006e68:	200007c0 	.word	0x200007c0
 8006e6c:	200007b8 	.word	0x200007b8

08006e70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e74:	4b04      	ldr	r3, [pc, #16]	@ (8006e88 <vTaskSuspendAll+0x18>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	4a03      	ldr	r2, [pc, #12]	@ (8006e88 <vTaskSuspendAll+0x18>)
 8006e7c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e7e:	bf00      	nop
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bc80      	pop	{r7}
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	200007dc 	.word	0x200007dc

08006e8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e96:	2300      	movs	r3, #0
 8006e98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e9a:	4b42      	ldr	r3, [pc, #264]	@ (8006fa4 <xTaskResumeAll+0x118>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10b      	bne.n	8006eba <xTaskResumeAll+0x2e>
	__asm volatile
 8006ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea6:	f383 8811 	msr	BASEPRI, r3
 8006eaa:	f3bf 8f6f 	isb	sy
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	603b      	str	r3, [r7, #0]
}
 8006eb4:	bf00      	nop
 8006eb6:	bf00      	nop
 8006eb8:	e7fd      	b.n	8006eb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006eba:	f000 fbe7 	bl	800768c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ebe:	4b39      	ldr	r3, [pc, #228]	@ (8006fa4 <xTaskResumeAll+0x118>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	4a37      	ldr	r2, [pc, #220]	@ (8006fa4 <xTaskResumeAll+0x118>)
 8006ec6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ec8:	4b36      	ldr	r3, [pc, #216]	@ (8006fa4 <xTaskResumeAll+0x118>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d161      	bne.n	8006f94 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ed0:	4b35      	ldr	r3, [pc, #212]	@ (8006fa8 <xTaskResumeAll+0x11c>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d05d      	beq.n	8006f94 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ed8:	e02e      	b.n	8006f38 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006eda:	4b34      	ldr	r3, [pc, #208]	@ (8006fac <xTaskResumeAll+0x120>)
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	3318      	adds	r3, #24
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f7ff fd6a 	bl	80069c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	3304      	adds	r3, #4
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff fd65 	bl	80069c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efa:	2201      	movs	r2, #1
 8006efc:	409a      	lsls	r2, r3
 8006efe:	4b2c      	ldr	r3, [pc, #176]	@ (8006fb0 <xTaskResumeAll+0x124>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb0 <xTaskResumeAll+0x124>)
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	4413      	add	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4a27      	ldr	r2, [pc, #156]	@ (8006fb4 <xTaskResumeAll+0x128>)
 8006f16:	441a      	add	r2, r3
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	3304      	adds	r3, #4
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	4610      	mov	r0, r2
 8006f20:	f7ff fcf3 	bl	800690a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f28:	4b23      	ldr	r3, [pc, #140]	@ (8006fb8 <xTaskResumeAll+0x12c>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d302      	bcc.n	8006f38 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006f32:	4b22      	ldr	r3, [pc, #136]	@ (8006fbc <xTaskResumeAll+0x130>)
 8006f34:	2201      	movs	r2, #1
 8006f36:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f38:	4b1c      	ldr	r3, [pc, #112]	@ (8006fac <xTaskResumeAll+0x120>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1cc      	bne.n	8006eda <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f46:	f000 fa0b 	bl	8007360 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc0 <xTaskResumeAll+0x134>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d010      	beq.n	8006f78 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f56:	f000 f837 	bl	8006fc8 <xTaskIncrementTick>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d002      	beq.n	8006f66 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006f60:	4b16      	ldr	r3, [pc, #88]	@ (8006fbc <xTaskResumeAll+0x130>)
 8006f62:	2201      	movs	r2, #1
 8006f64:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1f1      	bne.n	8006f56 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006f72:	4b13      	ldr	r3, [pc, #76]	@ (8006fc0 <xTaskResumeAll+0x134>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f78:	4b10      	ldr	r3, [pc, #64]	@ (8006fbc <xTaskResumeAll+0x130>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d009      	beq.n	8006f94 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f80:	2301      	movs	r3, #1
 8006f82:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f84:	4b0f      	ldr	r3, [pc, #60]	@ (8006fc4 <xTaskResumeAll+0x138>)
 8006f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f8a:	601a      	str	r2, [r3, #0]
 8006f8c:	f3bf 8f4f 	dsb	sy
 8006f90:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f94:	f000 fbaa 	bl	80076ec <vPortExitCritical>

	return xAlreadyYielded;
 8006f98:	68bb      	ldr	r3, [r7, #8]
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3710      	adds	r7, #16
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	200007dc 	.word	0x200007dc
 8006fa8:	200007b4 	.word	0x200007b4
 8006fac:	20000774 	.word	0x20000774
 8006fb0:	200007bc 	.word	0x200007bc
 8006fb4:	200006b8 	.word	0x200006b8
 8006fb8:	200006b4 	.word	0x200006b4
 8006fbc:	200007c8 	.word	0x200007c8
 8006fc0:	200007c4 	.word	0x200007c4
 8006fc4:	e000ed04 	.word	0xe000ed04

08006fc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b086      	sub	sp, #24
 8006fcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fd2:	4b4f      	ldr	r3, [pc, #316]	@ (8007110 <xTaskIncrementTick+0x148>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f040 808f 	bne.w	80070fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fdc:	4b4d      	ldr	r3, [pc, #308]	@ (8007114 <xTaskIncrementTick+0x14c>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8007114 <xTaskIncrementTick+0x14c>)
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d121      	bne.n	8007034 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ff0:	4b49      	ldr	r3, [pc, #292]	@ (8007118 <xTaskIncrementTick+0x150>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00b      	beq.n	8007012 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffe:	f383 8811 	msr	BASEPRI, r3
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	603b      	str	r3, [r7, #0]
}
 800700c:	bf00      	nop
 800700e:	bf00      	nop
 8007010:	e7fd      	b.n	800700e <xTaskIncrementTick+0x46>
 8007012:	4b41      	ldr	r3, [pc, #260]	@ (8007118 <xTaskIncrementTick+0x150>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60fb      	str	r3, [r7, #12]
 8007018:	4b40      	ldr	r3, [pc, #256]	@ (800711c <xTaskIncrementTick+0x154>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a3e      	ldr	r2, [pc, #248]	@ (8007118 <xTaskIncrementTick+0x150>)
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	4a3e      	ldr	r2, [pc, #248]	@ (800711c <xTaskIncrementTick+0x154>)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6013      	str	r3, [r2, #0]
 8007026:	4b3e      	ldr	r3, [pc, #248]	@ (8007120 <xTaskIncrementTick+0x158>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	3301      	adds	r3, #1
 800702c:	4a3c      	ldr	r2, [pc, #240]	@ (8007120 <xTaskIncrementTick+0x158>)
 800702e:	6013      	str	r3, [r2, #0]
 8007030:	f000 f996 	bl	8007360 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007034:	4b3b      	ldr	r3, [pc, #236]	@ (8007124 <xTaskIncrementTick+0x15c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	429a      	cmp	r2, r3
 800703c:	d348      	bcc.n	80070d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800703e:	4b36      	ldr	r3, [pc, #216]	@ (8007118 <xTaskIncrementTick+0x150>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d104      	bne.n	8007052 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007048:	4b36      	ldr	r3, [pc, #216]	@ (8007124 <xTaskIncrementTick+0x15c>)
 800704a:	f04f 32ff 	mov.w	r2, #4294967295
 800704e:	601a      	str	r2, [r3, #0]
					break;
 8007050:	e03e      	b.n	80070d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007052:	4b31      	ldr	r3, [pc, #196]	@ (8007118 <xTaskIncrementTick+0x150>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	429a      	cmp	r2, r3
 8007068:	d203      	bcs.n	8007072 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800706a:	4a2e      	ldr	r2, [pc, #184]	@ (8007124 <xTaskIncrementTick+0x15c>)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007070:	e02e      	b.n	80070d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	3304      	adds	r3, #4
 8007076:	4618      	mov	r0, r3
 8007078:	f7ff fca2 	bl	80069c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007080:	2b00      	cmp	r3, #0
 8007082:	d004      	beq.n	800708e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	3318      	adds	r3, #24
 8007088:	4618      	mov	r0, r3
 800708a:	f7ff fc99 	bl	80069c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007092:	2201      	movs	r2, #1
 8007094:	409a      	lsls	r2, r3
 8007096:	4b24      	ldr	r3, [pc, #144]	@ (8007128 <xTaskIncrementTick+0x160>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4313      	orrs	r3, r2
 800709c:	4a22      	ldr	r2, [pc, #136]	@ (8007128 <xTaskIncrementTick+0x160>)
 800709e:	6013      	str	r3, [r2, #0]
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070a4:	4613      	mov	r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4a1f      	ldr	r2, [pc, #124]	@ (800712c <xTaskIncrementTick+0x164>)
 80070ae:	441a      	add	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	3304      	adds	r3, #4
 80070b4:	4619      	mov	r1, r3
 80070b6:	4610      	mov	r0, r2
 80070b8:	f7ff fc27 	bl	800690a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070c0:	4b1b      	ldr	r3, [pc, #108]	@ (8007130 <xTaskIncrementTick+0x168>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d3b9      	bcc.n	800703e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80070ca:	2301      	movs	r3, #1
 80070cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070ce:	e7b6      	b.n	800703e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070d0:	4b17      	ldr	r3, [pc, #92]	@ (8007130 <xTaskIncrementTick+0x168>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d6:	4915      	ldr	r1, [pc, #84]	@ (800712c <xTaskIncrementTick+0x164>)
 80070d8:	4613      	mov	r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	4413      	add	r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	440b      	add	r3, r1
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d901      	bls.n	80070ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80070e8:	2301      	movs	r3, #1
 80070ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80070ec:	4b11      	ldr	r3, [pc, #68]	@ (8007134 <xTaskIncrementTick+0x16c>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d007      	beq.n	8007104 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80070f4:	2301      	movs	r3, #1
 80070f6:	617b      	str	r3, [r7, #20]
 80070f8:	e004      	b.n	8007104 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007138 <xTaskIncrementTick+0x170>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3301      	adds	r3, #1
 8007100:	4a0d      	ldr	r2, [pc, #52]	@ (8007138 <xTaskIncrementTick+0x170>)
 8007102:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007104:	697b      	ldr	r3, [r7, #20]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3718      	adds	r7, #24
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	200007dc 	.word	0x200007dc
 8007114:	200007b8 	.word	0x200007b8
 8007118:	2000076c 	.word	0x2000076c
 800711c:	20000770 	.word	0x20000770
 8007120:	200007cc 	.word	0x200007cc
 8007124:	200007d4 	.word	0x200007d4
 8007128:	200007bc 	.word	0x200007bc
 800712c:	200006b8 	.word	0x200006b8
 8007130:	200006b4 	.word	0x200006b4
 8007134:	200007c8 	.word	0x200007c8
 8007138:	200007c4 	.word	0x200007c4

0800713c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007142:	4b27      	ldr	r3, [pc, #156]	@ (80071e0 <vTaskSwitchContext+0xa4>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d003      	beq.n	8007152 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800714a:	4b26      	ldr	r3, [pc, #152]	@ (80071e4 <vTaskSwitchContext+0xa8>)
 800714c:	2201      	movs	r2, #1
 800714e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007150:	e040      	b.n	80071d4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007152:	4b24      	ldr	r3, [pc, #144]	@ (80071e4 <vTaskSwitchContext+0xa8>)
 8007154:	2200      	movs	r2, #0
 8007156:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007158:	4b23      	ldr	r3, [pc, #140]	@ (80071e8 <vTaskSwitchContext+0xac>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	fab3 f383 	clz	r3, r3
 8007164:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007166:	7afb      	ldrb	r3, [r7, #11]
 8007168:	f1c3 031f 	rsb	r3, r3, #31
 800716c:	617b      	str	r3, [r7, #20]
 800716e:	491f      	ldr	r1, [pc, #124]	@ (80071ec <vTaskSwitchContext+0xb0>)
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4613      	mov	r3, r2
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	4413      	add	r3, r2
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	440b      	add	r3, r1
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10b      	bne.n	800719a <vTaskSwitchContext+0x5e>
	__asm volatile
 8007182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007186:	f383 8811 	msr	BASEPRI, r3
 800718a:	f3bf 8f6f 	isb	sy
 800718e:	f3bf 8f4f 	dsb	sy
 8007192:	607b      	str	r3, [r7, #4]
}
 8007194:	bf00      	nop
 8007196:	bf00      	nop
 8007198:	e7fd      	b.n	8007196 <vTaskSwitchContext+0x5a>
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	4613      	mov	r3, r2
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4413      	add	r3, r2
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4a11      	ldr	r2, [pc, #68]	@ (80071ec <vTaskSwitchContext+0xb0>)
 80071a6:	4413      	add	r3, r2
 80071a8:	613b      	str	r3, [r7, #16]
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	685a      	ldr	r2, [r3, #4]
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	605a      	str	r2, [r3, #4]
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	685a      	ldr	r2, [r3, #4]
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3308      	adds	r3, #8
 80071bc:	429a      	cmp	r2, r3
 80071be:	d104      	bne.n	80071ca <vTaskSwitchContext+0x8e>
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	685a      	ldr	r2, [r3, #4]
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	605a      	str	r2, [r3, #4]
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	4a07      	ldr	r2, [pc, #28]	@ (80071f0 <vTaskSwitchContext+0xb4>)
 80071d2:	6013      	str	r3, [r2, #0]
}
 80071d4:	bf00      	nop
 80071d6:	371c      	adds	r7, #28
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	200007dc 	.word	0x200007dc
 80071e4:	200007c8 	.word	0x200007c8
 80071e8:	200007bc 	.word	0x200007bc
 80071ec:	200006b8 	.word	0x200006b8
 80071f0:	200006b4 	.word	0x200006b4

080071f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071fc:	f000 f852 	bl	80072a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007200:	4b06      	ldr	r3, [pc, #24]	@ (800721c <prvIdleTask+0x28>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d9f9      	bls.n	80071fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007208:	4b05      	ldr	r3, [pc, #20]	@ (8007220 <prvIdleTask+0x2c>)
 800720a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	f3bf 8f4f 	dsb	sy
 8007214:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007218:	e7f0      	b.n	80071fc <prvIdleTask+0x8>
 800721a:	bf00      	nop
 800721c:	200006b8 	.word	0x200006b8
 8007220:	e000ed04 	.word	0xe000ed04

08007224 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800722a:	2300      	movs	r3, #0
 800722c:	607b      	str	r3, [r7, #4]
 800722e:	e00c      	b.n	800724a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	4613      	mov	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4a12      	ldr	r2, [pc, #72]	@ (8007284 <prvInitialiseTaskLists+0x60>)
 800723c:	4413      	add	r3, r2
 800723e:	4618      	mov	r0, r3
 8007240:	f7ff fb38 	bl	80068b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	3301      	adds	r3, #1
 8007248:	607b      	str	r3, [r7, #4]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2b06      	cmp	r3, #6
 800724e:	d9ef      	bls.n	8007230 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007250:	480d      	ldr	r0, [pc, #52]	@ (8007288 <prvInitialiseTaskLists+0x64>)
 8007252:	f7ff fb2f 	bl	80068b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007256:	480d      	ldr	r0, [pc, #52]	@ (800728c <prvInitialiseTaskLists+0x68>)
 8007258:	f7ff fb2c 	bl	80068b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800725c:	480c      	ldr	r0, [pc, #48]	@ (8007290 <prvInitialiseTaskLists+0x6c>)
 800725e:	f7ff fb29 	bl	80068b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007262:	480c      	ldr	r0, [pc, #48]	@ (8007294 <prvInitialiseTaskLists+0x70>)
 8007264:	f7ff fb26 	bl	80068b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007268:	480b      	ldr	r0, [pc, #44]	@ (8007298 <prvInitialiseTaskLists+0x74>)
 800726a:	f7ff fb23 	bl	80068b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800726e:	4b0b      	ldr	r3, [pc, #44]	@ (800729c <prvInitialiseTaskLists+0x78>)
 8007270:	4a05      	ldr	r2, [pc, #20]	@ (8007288 <prvInitialiseTaskLists+0x64>)
 8007272:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007274:	4b0a      	ldr	r3, [pc, #40]	@ (80072a0 <prvInitialiseTaskLists+0x7c>)
 8007276:	4a05      	ldr	r2, [pc, #20]	@ (800728c <prvInitialiseTaskLists+0x68>)
 8007278:	601a      	str	r2, [r3, #0]
}
 800727a:	bf00      	nop
 800727c:	3708      	adds	r7, #8
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	200006b8 	.word	0x200006b8
 8007288:	20000744 	.word	0x20000744
 800728c:	20000758 	.word	0x20000758
 8007290:	20000774 	.word	0x20000774
 8007294:	20000788 	.word	0x20000788
 8007298:	200007a0 	.word	0x200007a0
 800729c:	2000076c 	.word	0x2000076c
 80072a0:	20000770 	.word	0x20000770

080072a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072aa:	e019      	b.n	80072e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072ac:	f000 f9ee 	bl	800768c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072b0:	4b10      	ldr	r3, [pc, #64]	@ (80072f4 <prvCheckTasksWaitingTermination+0x50>)
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	3304      	adds	r3, #4
 80072bc:	4618      	mov	r0, r3
 80072be:	f7ff fb7f 	bl	80069c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072c2:	4b0d      	ldr	r3, [pc, #52]	@ (80072f8 <prvCheckTasksWaitingTermination+0x54>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3b01      	subs	r3, #1
 80072c8:	4a0b      	ldr	r2, [pc, #44]	@ (80072f8 <prvCheckTasksWaitingTermination+0x54>)
 80072ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072cc:	4b0b      	ldr	r3, [pc, #44]	@ (80072fc <prvCheckTasksWaitingTermination+0x58>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3b01      	subs	r3, #1
 80072d2:	4a0a      	ldr	r2, [pc, #40]	@ (80072fc <prvCheckTasksWaitingTermination+0x58>)
 80072d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072d6:	f000 fa09 	bl	80076ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 f810 	bl	8007300 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072e0:	4b06      	ldr	r3, [pc, #24]	@ (80072fc <prvCheckTasksWaitingTermination+0x58>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e1      	bne.n	80072ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072e8:	bf00      	nop
 80072ea:	bf00      	nop
 80072ec:	3708      	adds	r7, #8
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	20000788 	.word	0x20000788
 80072f8:	200007b4 	.word	0x200007b4
 80072fc:	2000079c 	.word	0x2000079c

08007300 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800730e:	2b00      	cmp	r3, #0
 8007310:	d108      	bne.n	8007324 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007316:	4618      	mov	r0, r3
 8007318:	f000 fb48 	bl	80079ac <vPortFree>
				vPortFree( pxTCB );
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 fb45 	bl	80079ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007322:	e019      	b.n	8007358 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800732a:	2b01      	cmp	r3, #1
 800732c:	d103      	bne.n	8007336 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fb3c 	bl	80079ac <vPortFree>
	}
 8007334:	e010      	b.n	8007358 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800733c:	2b02      	cmp	r3, #2
 800733e:	d00b      	beq.n	8007358 <prvDeleteTCB+0x58>
	__asm volatile
 8007340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007344:	f383 8811 	msr	BASEPRI, r3
 8007348:	f3bf 8f6f 	isb	sy
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	60fb      	str	r3, [r7, #12]
}
 8007352:	bf00      	nop
 8007354:	bf00      	nop
 8007356:	e7fd      	b.n	8007354 <prvDeleteTCB+0x54>
	}
 8007358:	bf00      	nop
 800735a:	3710      	adds	r7, #16
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007366:	4b0c      	ldr	r3, [pc, #48]	@ (8007398 <prvResetNextTaskUnblockTime+0x38>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d104      	bne.n	800737a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007370:	4b0a      	ldr	r3, [pc, #40]	@ (800739c <prvResetNextTaskUnblockTime+0x3c>)
 8007372:	f04f 32ff 	mov.w	r2, #4294967295
 8007376:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007378:	e008      	b.n	800738c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800737a:	4b07      	ldr	r3, [pc, #28]	@ (8007398 <prvResetNextTaskUnblockTime+0x38>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	4a04      	ldr	r2, [pc, #16]	@ (800739c <prvResetNextTaskUnblockTime+0x3c>)
 800738a:	6013      	str	r3, [r2, #0]
}
 800738c:	bf00      	nop
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	bc80      	pop	{r7}
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	2000076c 	.word	0x2000076c
 800739c:	200007d4 	.word	0x200007d4

080073a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80073a6:	4b0b      	ldr	r3, [pc, #44]	@ (80073d4 <xTaskGetSchedulerState+0x34>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d102      	bne.n	80073b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80073ae:	2301      	movs	r3, #1
 80073b0:	607b      	str	r3, [r7, #4]
 80073b2:	e008      	b.n	80073c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073b4:	4b08      	ldr	r3, [pc, #32]	@ (80073d8 <xTaskGetSchedulerState+0x38>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d102      	bne.n	80073c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80073bc:	2302      	movs	r3, #2
 80073be:	607b      	str	r3, [r7, #4]
 80073c0:	e001      	b.n	80073c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80073c2:	2300      	movs	r3, #0
 80073c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073c6:	687b      	ldr	r3, [r7, #4]
	}
 80073c8:	4618      	mov	r0, r3
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc80      	pop	{r7}
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	200007c0 	.word	0x200007c0
 80073d8:	200007dc 	.word	0x200007dc

080073dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80073e6:	4b29      	ldr	r3, [pc, #164]	@ (800748c <prvAddCurrentTaskToDelayedList+0xb0>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073ec:	4b28      	ldr	r3, [pc, #160]	@ (8007490 <prvAddCurrentTaskToDelayedList+0xb4>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3304      	adds	r3, #4
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7ff fae4 	bl	80069c0 <uxListRemove>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10b      	bne.n	8007416 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80073fe:	4b24      	ldr	r3, [pc, #144]	@ (8007490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007404:	2201      	movs	r2, #1
 8007406:	fa02 f303 	lsl.w	r3, r2, r3
 800740a:	43da      	mvns	r2, r3
 800740c:	4b21      	ldr	r3, [pc, #132]	@ (8007494 <prvAddCurrentTaskToDelayedList+0xb8>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4013      	ands	r3, r2
 8007412:	4a20      	ldr	r2, [pc, #128]	@ (8007494 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007414:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741c:	d10a      	bne.n	8007434 <prvAddCurrentTaskToDelayedList+0x58>
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d007      	beq.n	8007434 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007424:	4b1a      	ldr	r3, [pc, #104]	@ (8007490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	3304      	adds	r3, #4
 800742a:	4619      	mov	r1, r3
 800742c:	481a      	ldr	r0, [pc, #104]	@ (8007498 <prvAddCurrentTaskToDelayedList+0xbc>)
 800742e:	f7ff fa6c 	bl	800690a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007432:	e026      	b.n	8007482 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4413      	add	r3, r2
 800743a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800743c:	4b14      	ldr	r3, [pc, #80]	@ (8007490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68ba      	ldr	r2, [r7, #8]
 8007442:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	429a      	cmp	r2, r3
 800744a:	d209      	bcs.n	8007460 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800744c:	4b13      	ldr	r3, [pc, #76]	@ (800749c <prvAddCurrentTaskToDelayedList+0xc0>)
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	4b0f      	ldr	r3, [pc, #60]	@ (8007490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3304      	adds	r3, #4
 8007456:	4619      	mov	r1, r3
 8007458:	4610      	mov	r0, r2
 800745a:	f7ff fa79 	bl	8006950 <vListInsert>
}
 800745e:	e010      	b.n	8007482 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007460:	4b0f      	ldr	r3, [pc, #60]	@ (80074a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	4b0a      	ldr	r3, [pc, #40]	@ (8007490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3304      	adds	r3, #4
 800746a:	4619      	mov	r1, r3
 800746c:	4610      	mov	r0, r2
 800746e:	f7ff fa6f 	bl	8006950 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007472:	4b0c      	ldr	r3, [pc, #48]	@ (80074a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68ba      	ldr	r2, [r7, #8]
 8007478:	429a      	cmp	r2, r3
 800747a:	d202      	bcs.n	8007482 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800747c:	4a09      	ldr	r2, [pc, #36]	@ (80074a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	6013      	str	r3, [r2, #0]
}
 8007482:	bf00      	nop
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	200007b8 	.word	0x200007b8
 8007490:	200006b4 	.word	0x200006b4
 8007494:	200007bc 	.word	0x200007bc
 8007498:	200007a0 	.word	0x200007a0
 800749c:	20000770 	.word	0x20000770
 80074a0:	2000076c 	.word	0x2000076c
 80074a4:	200007d4 	.word	0x200007d4

080074a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	3b04      	subs	r3, #4
 80074b8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80074c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	3b04      	subs	r3, #4
 80074c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	f023 0201 	bic.w	r2, r3, #1
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	3b04      	subs	r3, #4
 80074d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80074d8:	4a08      	ldr	r2, [pc, #32]	@ (80074fc <pxPortInitialiseStack+0x54>)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	3b14      	subs	r3, #20
 80074e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	3b20      	subs	r3, #32
 80074ee:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80074f0:	68fb      	ldr	r3, [r7, #12]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bc80      	pop	{r7}
 80074fa:	4770      	bx	lr
 80074fc:	08007501 	.word	0x08007501

08007500 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007500:	b480      	push	{r7}
 8007502:	b085      	sub	sp, #20
 8007504:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007506:	2300      	movs	r3, #0
 8007508:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800750a:	4b12      	ldr	r3, [pc, #72]	@ (8007554 <prvTaskExitError+0x54>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007512:	d00b      	beq.n	800752c <prvTaskExitError+0x2c>
	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	60fb      	str	r3, [r7, #12]
}
 8007526:	bf00      	nop
 8007528:	bf00      	nop
 800752a:	e7fd      	b.n	8007528 <prvTaskExitError+0x28>
	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	60bb      	str	r3, [r7, #8]
}
 800753e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007540:	bf00      	nop
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0fc      	beq.n	8007542 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007548:	bf00      	nop
 800754a:	bf00      	nop
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr
 8007554:	2000001c 	.word	0x2000001c
	...

08007560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007560:	4b07      	ldr	r3, [pc, #28]	@ (8007580 <pxCurrentTCBConst2>)
 8007562:	6819      	ldr	r1, [r3, #0]
 8007564:	6808      	ldr	r0, [r1, #0]
 8007566:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800756a:	f380 8809 	msr	PSP, r0
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f04f 0000 	mov.w	r0, #0
 8007576:	f380 8811 	msr	BASEPRI, r0
 800757a:	f04e 0e0d 	orr.w	lr, lr, #13
 800757e:	4770      	bx	lr

08007580 <pxCurrentTCBConst2>:
 8007580:	200006b4 	.word	0x200006b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop

08007588 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007588:	4806      	ldr	r0, [pc, #24]	@ (80075a4 <prvPortStartFirstTask+0x1c>)
 800758a:	6800      	ldr	r0, [r0, #0]
 800758c:	6800      	ldr	r0, [r0, #0]
 800758e:	f380 8808 	msr	MSP, r0
 8007592:	b662      	cpsie	i
 8007594:	b661      	cpsie	f
 8007596:	f3bf 8f4f 	dsb	sy
 800759a:	f3bf 8f6f 	isb	sy
 800759e:	df00      	svc	0
 80075a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80075a2:	bf00      	nop
 80075a4:	e000ed08 	.word	0xe000ed08

080075a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80075ae:	4b32      	ldr	r3, [pc, #200]	@ (8007678 <xPortStartScheduler+0xd0>)
 80075b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	22ff      	movs	r2, #255	@ 0xff
 80075be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80075c8:	78fb      	ldrb	r3, [r7, #3]
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80075d0:	b2da      	uxtb	r2, r3
 80075d2:	4b2a      	ldr	r3, [pc, #168]	@ (800767c <xPortStartScheduler+0xd4>)
 80075d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80075d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007680 <xPortStartScheduler+0xd8>)
 80075d8:	2207      	movs	r2, #7
 80075da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075dc:	e009      	b.n	80075f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80075de:	4b28      	ldr	r3, [pc, #160]	@ (8007680 <xPortStartScheduler+0xd8>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3b01      	subs	r3, #1
 80075e4:	4a26      	ldr	r2, [pc, #152]	@ (8007680 <xPortStartScheduler+0xd8>)
 80075e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80075e8:	78fb      	ldrb	r3, [r7, #3]
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	005b      	lsls	r3, r3, #1
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075f2:	78fb      	ldrb	r3, [r7, #3]
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075fa:	2b80      	cmp	r3, #128	@ 0x80
 80075fc:	d0ef      	beq.n	80075de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80075fe:	4b20      	ldr	r3, [pc, #128]	@ (8007680 <xPortStartScheduler+0xd8>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f1c3 0307 	rsb	r3, r3, #7
 8007606:	2b04      	cmp	r3, #4
 8007608:	d00b      	beq.n	8007622 <xPortStartScheduler+0x7a>
	__asm volatile
 800760a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760e:	f383 8811 	msr	BASEPRI, r3
 8007612:	f3bf 8f6f 	isb	sy
 8007616:	f3bf 8f4f 	dsb	sy
 800761a:	60bb      	str	r3, [r7, #8]
}
 800761c:	bf00      	nop
 800761e:	bf00      	nop
 8007620:	e7fd      	b.n	800761e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007622:	4b17      	ldr	r3, [pc, #92]	@ (8007680 <xPortStartScheduler+0xd8>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	021b      	lsls	r3, r3, #8
 8007628:	4a15      	ldr	r2, [pc, #84]	@ (8007680 <xPortStartScheduler+0xd8>)
 800762a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800762c:	4b14      	ldr	r3, [pc, #80]	@ (8007680 <xPortStartScheduler+0xd8>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007634:	4a12      	ldr	r2, [pc, #72]	@ (8007680 <xPortStartScheduler+0xd8>)
 8007636:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	b2da      	uxtb	r2, r3
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007640:	4b10      	ldr	r3, [pc, #64]	@ (8007684 <xPortStartScheduler+0xdc>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a0f      	ldr	r2, [pc, #60]	@ (8007684 <xPortStartScheduler+0xdc>)
 8007646:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800764a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800764c:	4b0d      	ldr	r3, [pc, #52]	@ (8007684 <xPortStartScheduler+0xdc>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a0c      	ldr	r2, [pc, #48]	@ (8007684 <xPortStartScheduler+0xdc>)
 8007652:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007656:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007658:	f000 f8b8 	bl	80077cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800765c:	4b0a      	ldr	r3, [pc, #40]	@ (8007688 <xPortStartScheduler+0xe0>)
 800765e:	2200      	movs	r2, #0
 8007660:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007662:	f7ff ff91 	bl	8007588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007666:	f7ff fd69 	bl	800713c <vTaskSwitchContext>
	prvTaskExitError();
 800766a:	f7ff ff49 	bl	8007500 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3710      	adds	r7, #16
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	e000e400 	.word	0xe000e400
 800767c:	200007e0 	.word	0x200007e0
 8007680:	200007e4 	.word	0x200007e4
 8007684:	e000ed20 	.word	0xe000ed20
 8007688:	2000001c 	.word	0x2000001c

0800768c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
	__asm volatile
 8007692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007696:	f383 8811 	msr	BASEPRI, r3
 800769a:	f3bf 8f6f 	isb	sy
 800769e:	f3bf 8f4f 	dsb	sy
 80076a2:	607b      	str	r3, [r7, #4]
}
 80076a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80076a6:	4b0f      	ldr	r3, [pc, #60]	@ (80076e4 <vPortEnterCritical+0x58>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	3301      	adds	r3, #1
 80076ac:	4a0d      	ldr	r2, [pc, #52]	@ (80076e4 <vPortEnterCritical+0x58>)
 80076ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80076b0:	4b0c      	ldr	r3, [pc, #48]	@ (80076e4 <vPortEnterCritical+0x58>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d110      	bne.n	80076da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80076b8:	4b0b      	ldr	r3, [pc, #44]	@ (80076e8 <vPortEnterCritical+0x5c>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00b      	beq.n	80076da <vPortEnterCritical+0x4e>
	__asm volatile
 80076c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c6:	f383 8811 	msr	BASEPRI, r3
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	603b      	str	r3, [r7, #0]
}
 80076d4:	bf00      	nop
 80076d6:	bf00      	nop
 80076d8:	e7fd      	b.n	80076d6 <vPortEnterCritical+0x4a>
	}
}
 80076da:	bf00      	nop
 80076dc:	370c      	adds	r7, #12
 80076de:	46bd      	mov	sp, r7
 80076e0:	bc80      	pop	{r7}
 80076e2:	4770      	bx	lr
 80076e4:	2000001c 	.word	0x2000001c
 80076e8:	e000ed04 	.word	0xe000ed04

080076ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80076f2:	4b12      	ldr	r3, [pc, #72]	@ (800773c <vPortExitCritical+0x50>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10b      	bne.n	8007712 <vPortExitCritical+0x26>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	607b      	str	r3, [r7, #4]
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	e7fd      	b.n	800770e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007712:	4b0a      	ldr	r3, [pc, #40]	@ (800773c <vPortExitCritical+0x50>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3b01      	subs	r3, #1
 8007718:	4a08      	ldr	r2, [pc, #32]	@ (800773c <vPortExitCritical+0x50>)
 800771a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800771c:	4b07      	ldr	r3, [pc, #28]	@ (800773c <vPortExitCritical+0x50>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d105      	bne.n	8007730 <vPortExitCritical+0x44>
 8007724:	2300      	movs	r3, #0
 8007726:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800772e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007730:	bf00      	nop
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	bc80      	pop	{r7}
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	2000001c 	.word	0x2000001c

08007740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007740:	f3ef 8009 	mrs	r0, PSP
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	4b0d      	ldr	r3, [pc, #52]	@ (8007780 <pxCurrentTCBConst>)
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007750:	6010      	str	r0, [r2, #0]
 8007752:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007756:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800775a:	f380 8811 	msr	BASEPRI, r0
 800775e:	f7ff fced 	bl	800713c <vTaskSwitchContext>
 8007762:	f04f 0000 	mov.w	r0, #0
 8007766:	f380 8811 	msr	BASEPRI, r0
 800776a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800776e:	6819      	ldr	r1, [r3, #0]
 8007770:	6808      	ldr	r0, [r1, #0]
 8007772:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007776:	f380 8809 	msr	PSP, r0
 800777a:	f3bf 8f6f 	isb	sy
 800777e:	4770      	bx	lr

08007780 <pxCurrentTCBConst>:
 8007780:	200006b4 	.word	0x200006b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007784:	bf00      	nop
 8007786:	bf00      	nop

08007788 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
	__asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	607b      	str	r3, [r7, #4]
}
 80077a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80077a2:	f7ff fc11 	bl	8006fc8 <xTaskIncrementTick>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d003      	beq.n	80077b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80077ac:	4b06      	ldr	r3, [pc, #24]	@ (80077c8 <xPortSysTickHandler+0x40>)
 80077ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	2300      	movs	r3, #0
 80077b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	f383 8811 	msr	BASEPRI, r3
}
 80077be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80077c0:	bf00      	nop
 80077c2:	3708      	adds	r7, #8
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	e000ed04 	.word	0xe000ed04

080077cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80077d0:	4b0a      	ldr	r3, [pc, #40]	@ (80077fc <vPortSetupTimerInterrupt+0x30>)
 80077d2:	2200      	movs	r2, #0
 80077d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80077d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007800 <vPortSetupTimerInterrupt+0x34>)
 80077d8:	2200      	movs	r2, #0
 80077da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077dc:	4b09      	ldr	r3, [pc, #36]	@ (8007804 <vPortSetupTimerInterrupt+0x38>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a09      	ldr	r2, [pc, #36]	@ (8007808 <vPortSetupTimerInterrupt+0x3c>)
 80077e2:	fba2 2303 	umull	r2, r3, r2, r3
 80077e6:	099b      	lsrs	r3, r3, #6
 80077e8:	4a08      	ldr	r2, [pc, #32]	@ (800780c <vPortSetupTimerInterrupt+0x40>)
 80077ea:	3b01      	subs	r3, #1
 80077ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80077ee:	4b03      	ldr	r3, [pc, #12]	@ (80077fc <vPortSetupTimerInterrupt+0x30>)
 80077f0:	2207      	movs	r2, #7
 80077f2:	601a      	str	r2, [r3, #0]
}
 80077f4:	bf00      	nop
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bc80      	pop	{r7}
 80077fa:	4770      	bx	lr
 80077fc:	e000e010 	.word	0xe000e010
 8007800:	e000e018 	.word	0xe000e018
 8007804:	20000010 	.word	0x20000010
 8007808:	10624dd3 	.word	0x10624dd3
 800780c:	e000e014 	.word	0xe000e014

08007810 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b08a      	sub	sp, #40	@ 0x28
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007818:	2300      	movs	r3, #0
 800781a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800781c:	f7ff fb28 	bl	8006e70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007820:	4b5c      	ldr	r3, [pc, #368]	@ (8007994 <pvPortMalloc+0x184>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d101      	bne.n	800782c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007828:	f000 f924 	bl	8007a74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800782c:	4b5a      	ldr	r3, [pc, #360]	@ (8007998 <pvPortMalloc+0x188>)
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4013      	ands	r3, r2
 8007834:	2b00      	cmp	r3, #0
 8007836:	f040 8095 	bne.w	8007964 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d01e      	beq.n	800787e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007840:	2208      	movs	r2, #8
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4413      	add	r3, r2
 8007846:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f003 0307 	and.w	r3, r3, #7
 800784e:	2b00      	cmp	r3, #0
 8007850:	d015      	beq.n	800787e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f023 0307 	bic.w	r3, r3, #7
 8007858:	3308      	adds	r3, #8
 800785a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00b      	beq.n	800787e <pvPortMalloc+0x6e>
	__asm volatile
 8007866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786a:	f383 8811 	msr	BASEPRI, r3
 800786e:	f3bf 8f6f 	isb	sy
 8007872:	f3bf 8f4f 	dsb	sy
 8007876:	617b      	str	r3, [r7, #20]
}
 8007878:	bf00      	nop
 800787a:	bf00      	nop
 800787c:	e7fd      	b.n	800787a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d06f      	beq.n	8007964 <pvPortMalloc+0x154>
 8007884:	4b45      	ldr	r3, [pc, #276]	@ (800799c <pvPortMalloc+0x18c>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	429a      	cmp	r2, r3
 800788c:	d86a      	bhi.n	8007964 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800788e:	4b44      	ldr	r3, [pc, #272]	@ (80079a0 <pvPortMalloc+0x190>)
 8007890:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007892:	4b43      	ldr	r3, [pc, #268]	@ (80079a0 <pvPortMalloc+0x190>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007898:	e004      	b.n	80078a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800789a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800789e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d903      	bls.n	80078b6 <pvPortMalloc+0xa6>
 80078ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1f1      	bne.n	800789a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80078b6:	4b37      	ldr	r3, [pc, #220]	@ (8007994 <pvPortMalloc+0x184>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078bc:	429a      	cmp	r2, r3
 80078be:	d051      	beq.n	8007964 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80078c0:	6a3b      	ldr	r3, [r7, #32]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2208      	movs	r2, #8
 80078c6:	4413      	add	r3, r2
 80078c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80078ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80078d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	1ad2      	subs	r2, r2, r3
 80078da:	2308      	movs	r3, #8
 80078dc:	005b      	lsls	r3, r3, #1
 80078de:	429a      	cmp	r2, r3
 80078e0:	d920      	bls.n	8007924 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80078e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4413      	add	r3, r2
 80078e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	f003 0307 	and.w	r3, r3, #7
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00b      	beq.n	800790c <pvPortMalloc+0xfc>
	__asm volatile
 80078f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f8:	f383 8811 	msr	BASEPRI, r3
 80078fc:	f3bf 8f6f 	isb	sy
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	613b      	str	r3, [r7, #16]
}
 8007906:	bf00      	nop
 8007908:	bf00      	nop
 800790a:	e7fd      	b.n	8007908 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800790c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790e:	685a      	ldr	r2, [r3, #4]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	1ad2      	subs	r2, r2, r3
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800791e:	69b8      	ldr	r0, [r7, #24]
 8007920:	f000 f90a 	bl	8007b38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007924:	4b1d      	ldr	r3, [pc, #116]	@ (800799c <pvPortMalloc+0x18c>)
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	4a1b      	ldr	r2, [pc, #108]	@ (800799c <pvPortMalloc+0x18c>)
 8007930:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007932:	4b1a      	ldr	r3, [pc, #104]	@ (800799c <pvPortMalloc+0x18c>)
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	4b1b      	ldr	r3, [pc, #108]	@ (80079a4 <pvPortMalloc+0x194>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	429a      	cmp	r2, r3
 800793c:	d203      	bcs.n	8007946 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800793e:	4b17      	ldr	r3, [pc, #92]	@ (800799c <pvPortMalloc+0x18c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a18      	ldr	r2, [pc, #96]	@ (80079a4 <pvPortMalloc+0x194>)
 8007944:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007948:	685a      	ldr	r2, [r3, #4]
 800794a:	4b13      	ldr	r3, [pc, #76]	@ (8007998 <pvPortMalloc+0x188>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	431a      	orrs	r2, r3
 8007950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007952:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007956:	2200      	movs	r2, #0
 8007958:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800795a:	4b13      	ldr	r3, [pc, #76]	@ (80079a8 <pvPortMalloc+0x198>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	3301      	adds	r3, #1
 8007960:	4a11      	ldr	r2, [pc, #68]	@ (80079a8 <pvPortMalloc+0x198>)
 8007962:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007964:	f7ff fa92 	bl	8006e8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	f003 0307 	and.w	r3, r3, #7
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00b      	beq.n	800798a <pvPortMalloc+0x17a>
	__asm volatile
 8007972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007976:	f383 8811 	msr	BASEPRI, r3
 800797a:	f3bf 8f6f 	isb	sy
 800797e:	f3bf 8f4f 	dsb	sy
 8007982:	60fb      	str	r3, [r7, #12]
}
 8007984:	bf00      	nop
 8007986:	bf00      	nop
 8007988:	e7fd      	b.n	8007986 <pvPortMalloc+0x176>
	return pvReturn;
 800798a:	69fb      	ldr	r3, [r7, #28]
}
 800798c:	4618      	mov	r0, r3
 800798e:	3728      	adds	r7, #40	@ 0x28
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	200013f0 	.word	0x200013f0
 8007998:	20001404 	.word	0x20001404
 800799c:	200013f4 	.word	0x200013f4
 80079a0:	200013e8 	.word	0x200013e8
 80079a4:	200013f8 	.word	0x200013f8
 80079a8:	200013fc 	.word	0x200013fc

080079ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d04f      	beq.n	8007a5e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80079be:	2308      	movs	r3, #8
 80079c0:	425b      	negs	r3, r3
 80079c2:	697a      	ldr	r2, [r7, #20]
 80079c4:	4413      	add	r3, r2
 80079c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	685a      	ldr	r2, [r3, #4]
 80079d0:	4b25      	ldr	r3, [pc, #148]	@ (8007a68 <vPortFree+0xbc>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4013      	ands	r3, r2
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d10b      	bne.n	80079f2 <vPortFree+0x46>
	__asm volatile
 80079da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079de:	f383 8811 	msr	BASEPRI, r3
 80079e2:	f3bf 8f6f 	isb	sy
 80079e6:	f3bf 8f4f 	dsb	sy
 80079ea:	60fb      	str	r3, [r7, #12]
}
 80079ec:	bf00      	nop
 80079ee:	bf00      	nop
 80079f0:	e7fd      	b.n	80079ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00b      	beq.n	8007a12 <vPortFree+0x66>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	60bb      	str	r3, [r7, #8]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	4b14      	ldr	r3, [pc, #80]	@ (8007a68 <vPortFree+0xbc>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d01e      	beq.n	8007a5e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d11a      	bne.n	8007a5e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8007a68 <vPortFree+0xbc>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	43db      	mvns	r3, r3
 8007a32:	401a      	ands	r2, r3
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a38:	f7ff fa1a 	bl	8006e70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	685a      	ldr	r2, [r3, #4]
 8007a40:	4b0a      	ldr	r3, [pc, #40]	@ (8007a6c <vPortFree+0xc0>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4413      	add	r3, r2
 8007a46:	4a09      	ldr	r2, [pc, #36]	@ (8007a6c <vPortFree+0xc0>)
 8007a48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a4a:	6938      	ldr	r0, [r7, #16]
 8007a4c:	f000 f874 	bl	8007b38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007a50:	4b07      	ldr	r3, [pc, #28]	@ (8007a70 <vPortFree+0xc4>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	3301      	adds	r3, #1
 8007a56:	4a06      	ldr	r2, [pc, #24]	@ (8007a70 <vPortFree+0xc4>)
 8007a58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007a5a:	f7ff fa17 	bl	8006e8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a5e:	bf00      	nop
 8007a60:	3718      	adds	r7, #24
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	20001404 	.word	0x20001404
 8007a6c:	200013f4 	.word	0x200013f4
 8007a70:	20001400 	.word	0x20001400

08007a74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a74:	b480      	push	{r7}
 8007a76:	b085      	sub	sp, #20
 8007a78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a7a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007a7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a80:	4b27      	ldr	r3, [pc, #156]	@ (8007b20 <prvHeapInit+0xac>)
 8007a82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00c      	beq.n	8007aa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3307      	adds	r3, #7
 8007a92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f023 0307 	bic.w	r3, r3, #7
 8007a9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8007b20 <prvHeapInit+0xac>)
 8007aa4:	4413      	add	r3, r2
 8007aa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007aac:	4a1d      	ldr	r2, [pc, #116]	@ (8007b24 <prvHeapInit+0xb0>)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8007b24 <prvHeapInit+0xb0>)
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	4413      	add	r3, r2
 8007abe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ac0:	2208      	movs	r2, #8
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	1a9b      	subs	r3, r3, r2
 8007ac6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 0307 	bic.w	r3, r3, #7
 8007ace:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	4a15      	ldr	r2, [pc, #84]	@ (8007b28 <prvHeapInit+0xb4>)
 8007ad4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ad6:	4b14      	ldr	r3, [pc, #80]	@ (8007b28 <prvHeapInit+0xb4>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2200      	movs	r2, #0
 8007adc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ade:	4b12      	ldr	r3, [pc, #72]	@ (8007b28 <prvHeapInit+0xb4>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	1ad2      	subs	r2, r2, r3
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007af4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b28 <prvHeapInit+0xb4>)
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	4a0a      	ldr	r2, [pc, #40]	@ (8007b2c <prvHeapInit+0xb8>)
 8007b02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	4a09      	ldr	r2, [pc, #36]	@ (8007b30 <prvHeapInit+0xbc>)
 8007b0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007b0c:	4b09      	ldr	r3, [pc, #36]	@ (8007b34 <prvHeapInit+0xc0>)
 8007b0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007b12:	601a      	str	r2, [r3, #0]
}
 8007b14:	bf00      	nop
 8007b16:	3714      	adds	r7, #20
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bc80      	pop	{r7}
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	200007e8 	.word	0x200007e8
 8007b24:	200013e8 	.word	0x200013e8
 8007b28:	200013f0 	.word	0x200013f0
 8007b2c:	200013f8 	.word	0x200013f8
 8007b30:	200013f4 	.word	0x200013f4
 8007b34:	20001404 	.word	0x20001404

08007b38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b40:	4b27      	ldr	r3, [pc, #156]	@ (8007be0 <prvInsertBlockIntoFreeList+0xa8>)
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	e002      	b.n	8007b4c <prvInsertBlockIntoFreeList+0x14>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	60fb      	str	r3, [r7, #12]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d8f7      	bhi.n	8007b46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	68ba      	ldr	r2, [r7, #8]
 8007b60:	4413      	add	r3, r2
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d108      	bne.n	8007b7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	441a      	add	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	68ba      	ldr	r2, [r7, #8]
 8007b84:	441a      	add	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d118      	bne.n	8007bc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	4b14      	ldr	r3, [pc, #80]	@ (8007be4 <prvInsertBlockIntoFreeList+0xac>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d00d      	beq.n	8007bb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685a      	ldr	r2, [r3, #4]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	441a      	add	r2, r3
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	601a      	str	r2, [r3, #0]
 8007bb4:	e008      	b.n	8007bc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007be4 <prvInsertBlockIntoFreeList+0xac>)
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	601a      	str	r2, [r3, #0]
 8007bbe:	e003      	b.n	8007bc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d002      	beq.n	8007bd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bd6:	bf00      	nop
 8007bd8:	3714      	adds	r7, #20
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bc80      	pop	{r7}
 8007bde:	4770      	bx	lr
 8007be0:	200013e8 	.word	0x200013e8
 8007be4:	200013f0 	.word	0x200013f0

08007be8 <__cvt>:
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bee:	461d      	mov	r5, r3
 8007bf0:	bfbb      	ittet	lt
 8007bf2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007bf6:	461d      	movlt	r5, r3
 8007bf8:	2300      	movge	r3, #0
 8007bfa:	232d      	movlt	r3, #45	@ 0x2d
 8007bfc:	b088      	sub	sp, #32
 8007bfe:	4614      	mov	r4, r2
 8007c00:	bfb8      	it	lt
 8007c02:	4614      	movlt	r4, r2
 8007c04:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c06:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007c08:	7013      	strb	r3, [r2, #0]
 8007c0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c0c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007c10:	f023 0820 	bic.w	r8, r3, #32
 8007c14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c18:	d005      	beq.n	8007c26 <__cvt+0x3e>
 8007c1a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007c1e:	d100      	bne.n	8007c22 <__cvt+0x3a>
 8007c20:	3601      	adds	r6, #1
 8007c22:	2302      	movs	r3, #2
 8007c24:	e000      	b.n	8007c28 <__cvt+0x40>
 8007c26:	2303      	movs	r3, #3
 8007c28:	aa07      	add	r2, sp, #28
 8007c2a:	9204      	str	r2, [sp, #16]
 8007c2c:	aa06      	add	r2, sp, #24
 8007c2e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007c32:	e9cd 3600 	strd	r3, r6, [sp]
 8007c36:	4622      	mov	r2, r4
 8007c38:	462b      	mov	r3, r5
 8007c3a:	f000 ff9d 	bl	8008b78 <_dtoa_r>
 8007c3e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007c42:	4607      	mov	r7, r0
 8007c44:	d119      	bne.n	8007c7a <__cvt+0x92>
 8007c46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c48:	07db      	lsls	r3, r3, #31
 8007c4a:	d50e      	bpl.n	8007c6a <__cvt+0x82>
 8007c4c:	eb00 0906 	add.w	r9, r0, r6
 8007c50:	2200      	movs	r2, #0
 8007c52:	2300      	movs	r3, #0
 8007c54:	4620      	mov	r0, r4
 8007c56:	4629      	mov	r1, r5
 8007c58:	f7f8 feb0 	bl	80009bc <__aeabi_dcmpeq>
 8007c5c:	b108      	cbz	r0, 8007c62 <__cvt+0x7a>
 8007c5e:	f8cd 901c 	str.w	r9, [sp, #28]
 8007c62:	2230      	movs	r2, #48	@ 0x30
 8007c64:	9b07      	ldr	r3, [sp, #28]
 8007c66:	454b      	cmp	r3, r9
 8007c68:	d31e      	bcc.n	8007ca8 <__cvt+0xc0>
 8007c6a:	4638      	mov	r0, r7
 8007c6c:	9b07      	ldr	r3, [sp, #28]
 8007c6e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007c70:	1bdb      	subs	r3, r3, r7
 8007c72:	6013      	str	r3, [r2, #0]
 8007c74:	b008      	add	sp, #32
 8007c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c7a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c7e:	eb00 0906 	add.w	r9, r0, r6
 8007c82:	d1e5      	bne.n	8007c50 <__cvt+0x68>
 8007c84:	7803      	ldrb	r3, [r0, #0]
 8007c86:	2b30      	cmp	r3, #48	@ 0x30
 8007c88:	d10a      	bne.n	8007ca0 <__cvt+0xb8>
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	4620      	mov	r0, r4
 8007c90:	4629      	mov	r1, r5
 8007c92:	f7f8 fe93 	bl	80009bc <__aeabi_dcmpeq>
 8007c96:	b918      	cbnz	r0, 8007ca0 <__cvt+0xb8>
 8007c98:	f1c6 0601 	rsb	r6, r6, #1
 8007c9c:	f8ca 6000 	str.w	r6, [sl]
 8007ca0:	f8da 3000 	ldr.w	r3, [sl]
 8007ca4:	4499      	add	r9, r3
 8007ca6:	e7d3      	b.n	8007c50 <__cvt+0x68>
 8007ca8:	1c59      	adds	r1, r3, #1
 8007caa:	9107      	str	r1, [sp, #28]
 8007cac:	701a      	strb	r2, [r3, #0]
 8007cae:	e7d9      	b.n	8007c64 <__cvt+0x7c>

08007cb0 <__exponent>:
 8007cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cb2:	2900      	cmp	r1, #0
 8007cb4:	bfb6      	itet	lt
 8007cb6:	232d      	movlt	r3, #45	@ 0x2d
 8007cb8:	232b      	movge	r3, #43	@ 0x2b
 8007cba:	4249      	neglt	r1, r1
 8007cbc:	2909      	cmp	r1, #9
 8007cbe:	7002      	strb	r2, [r0, #0]
 8007cc0:	7043      	strb	r3, [r0, #1]
 8007cc2:	dd29      	ble.n	8007d18 <__exponent+0x68>
 8007cc4:	f10d 0307 	add.w	r3, sp, #7
 8007cc8:	461d      	mov	r5, r3
 8007cca:	270a      	movs	r7, #10
 8007ccc:	fbb1 f6f7 	udiv	r6, r1, r7
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	fb07 1416 	mls	r4, r7, r6, r1
 8007cd6:	3430      	adds	r4, #48	@ 0x30
 8007cd8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007cdc:	460c      	mov	r4, r1
 8007cde:	2c63      	cmp	r4, #99	@ 0x63
 8007ce0:	4631      	mov	r1, r6
 8007ce2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ce6:	dcf1      	bgt.n	8007ccc <__exponent+0x1c>
 8007ce8:	3130      	adds	r1, #48	@ 0x30
 8007cea:	1e94      	subs	r4, r2, #2
 8007cec:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007cf0:	4623      	mov	r3, r4
 8007cf2:	1c41      	adds	r1, r0, #1
 8007cf4:	42ab      	cmp	r3, r5
 8007cf6:	d30a      	bcc.n	8007d0e <__exponent+0x5e>
 8007cf8:	f10d 0309 	add.w	r3, sp, #9
 8007cfc:	1a9b      	subs	r3, r3, r2
 8007cfe:	42ac      	cmp	r4, r5
 8007d00:	bf88      	it	hi
 8007d02:	2300      	movhi	r3, #0
 8007d04:	3302      	adds	r3, #2
 8007d06:	4403      	add	r3, r0
 8007d08:	1a18      	subs	r0, r3, r0
 8007d0a:	b003      	add	sp, #12
 8007d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d12:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007d16:	e7ed      	b.n	8007cf4 <__exponent+0x44>
 8007d18:	2330      	movs	r3, #48	@ 0x30
 8007d1a:	3130      	adds	r1, #48	@ 0x30
 8007d1c:	7083      	strb	r3, [r0, #2]
 8007d1e:	70c1      	strb	r1, [r0, #3]
 8007d20:	1d03      	adds	r3, r0, #4
 8007d22:	e7f1      	b.n	8007d08 <__exponent+0x58>

08007d24 <_printf_float>:
 8007d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d28:	b091      	sub	sp, #68	@ 0x44
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007d30:	4616      	mov	r6, r2
 8007d32:	461f      	mov	r7, r3
 8007d34:	4605      	mov	r5, r0
 8007d36:	f000 fdf9 	bl	800892c <_localeconv_r>
 8007d3a:	6803      	ldr	r3, [r0, #0]
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	9308      	str	r3, [sp, #32]
 8007d40:	f7f8 fa10 	bl	8000164 <strlen>
 8007d44:	2300      	movs	r3, #0
 8007d46:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d48:	f8d8 3000 	ldr.w	r3, [r8]
 8007d4c:	9009      	str	r0, [sp, #36]	@ 0x24
 8007d4e:	3307      	adds	r3, #7
 8007d50:	f023 0307 	bic.w	r3, r3, #7
 8007d54:	f103 0208 	add.w	r2, r3, #8
 8007d58:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007d5c:	f8d4 b000 	ldr.w	fp, [r4]
 8007d60:	f8c8 2000 	str.w	r2, [r8]
 8007d64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007d6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d6e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007d72:	f04f 32ff 	mov.w	r2, #4294967295
 8007d76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007d7e:	4b9c      	ldr	r3, [pc, #624]	@ (8007ff0 <_printf_float+0x2cc>)
 8007d80:	f7f8 fe4e 	bl	8000a20 <__aeabi_dcmpun>
 8007d84:	bb70      	cbnz	r0, 8007de4 <_printf_float+0xc0>
 8007d86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d8e:	4b98      	ldr	r3, [pc, #608]	@ (8007ff0 <_printf_float+0x2cc>)
 8007d90:	f7f8 fe28 	bl	80009e4 <__aeabi_dcmple>
 8007d94:	bb30      	cbnz	r0, 8007de4 <_printf_float+0xc0>
 8007d96:	2200      	movs	r2, #0
 8007d98:	2300      	movs	r3, #0
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	4649      	mov	r1, r9
 8007d9e:	f7f8 fe17 	bl	80009d0 <__aeabi_dcmplt>
 8007da2:	b110      	cbz	r0, 8007daa <_printf_float+0x86>
 8007da4:	232d      	movs	r3, #45	@ 0x2d
 8007da6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007daa:	4a92      	ldr	r2, [pc, #584]	@ (8007ff4 <_printf_float+0x2d0>)
 8007dac:	4b92      	ldr	r3, [pc, #584]	@ (8007ff8 <_printf_float+0x2d4>)
 8007dae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007db2:	bf8c      	ite	hi
 8007db4:	4690      	movhi	r8, r2
 8007db6:	4698      	movls	r8, r3
 8007db8:	2303      	movs	r3, #3
 8007dba:	f04f 0900 	mov.w	r9, #0
 8007dbe:	6123      	str	r3, [r4, #16]
 8007dc0:	f02b 0304 	bic.w	r3, fp, #4
 8007dc4:	6023      	str	r3, [r4, #0]
 8007dc6:	4633      	mov	r3, r6
 8007dc8:	4621      	mov	r1, r4
 8007dca:	4628      	mov	r0, r5
 8007dcc:	9700      	str	r7, [sp, #0]
 8007dce:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007dd0:	f000 f9d4 	bl	800817c <_printf_common>
 8007dd4:	3001      	adds	r0, #1
 8007dd6:	f040 8090 	bne.w	8007efa <_printf_float+0x1d6>
 8007dda:	f04f 30ff 	mov.w	r0, #4294967295
 8007dde:	b011      	add	sp, #68	@ 0x44
 8007de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de4:	4642      	mov	r2, r8
 8007de6:	464b      	mov	r3, r9
 8007de8:	4640      	mov	r0, r8
 8007dea:	4649      	mov	r1, r9
 8007dec:	f7f8 fe18 	bl	8000a20 <__aeabi_dcmpun>
 8007df0:	b148      	cbz	r0, 8007e06 <_printf_float+0xe2>
 8007df2:	464b      	mov	r3, r9
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	bfb8      	it	lt
 8007df8:	232d      	movlt	r3, #45	@ 0x2d
 8007dfa:	4a80      	ldr	r2, [pc, #512]	@ (8007ffc <_printf_float+0x2d8>)
 8007dfc:	bfb8      	it	lt
 8007dfe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007e02:	4b7f      	ldr	r3, [pc, #508]	@ (8008000 <_printf_float+0x2dc>)
 8007e04:	e7d3      	b.n	8007dae <_printf_float+0x8a>
 8007e06:	6863      	ldr	r3, [r4, #4]
 8007e08:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007e0c:	1c5a      	adds	r2, r3, #1
 8007e0e:	d13f      	bne.n	8007e90 <_printf_float+0x16c>
 8007e10:	2306      	movs	r3, #6
 8007e12:	6063      	str	r3, [r4, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007e1a:	6023      	str	r3, [r4, #0]
 8007e1c:	9206      	str	r2, [sp, #24]
 8007e1e:	aa0e      	add	r2, sp, #56	@ 0x38
 8007e20:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007e24:	aa0d      	add	r2, sp, #52	@ 0x34
 8007e26:	9203      	str	r2, [sp, #12]
 8007e28:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007e2c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007e30:	6863      	ldr	r3, [r4, #4]
 8007e32:	4642      	mov	r2, r8
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	4628      	mov	r0, r5
 8007e38:	464b      	mov	r3, r9
 8007e3a:	910a      	str	r1, [sp, #40]	@ 0x28
 8007e3c:	f7ff fed4 	bl	8007be8 <__cvt>
 8007e40:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e42:	4680      	mov	r8, r0
 8007e44:	2947      	cmp	r1, #71	@ 0x47
 8007e46:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007e48:	d128      	bne.n	8007e9c <_printf_float+0x178>
 8007e4a:	1cc8      	adds	r0, r1, #3
 8007e4c:	db02      	blt.n	8007e54 <_printf_float+0x130>
 8007e4e:	6863      	ldr	r3, [r4, #4]
 8007e50:	4299      	cmp	r1, r3
 8007e52:	dd40      	ble.n	8007ed6 <_printf_float+0x1b2>
 8007e54:	f1aa 0a02 	sub.w	sl, sl, #2
 8007e58:	fa5f fa8a 	uxtb.w	sl, sl
 8007e5c:	4652      	mov	r2, sl
 8007e5e:	3901      	subs	r1, #1
 8007e60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007e64:	910d      	str	r1, [sp, #52]	@ 0x34
 8007e66:	f7ff ff23 	bl	8007cb0 <__exponent>
 8007e6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e6c:	4681      	mov	r9, r0
 8007e6e:	1813      	adds	r3, r2, r0
 8007e70:	2a01      	cmp	r2, #1
 8007e72:	6123      	str	r3, [r4, #16]
 8007e74:	dc02      	bgt.n	8007e7c <_printf_float+0x158>
 8007e76:	6822      	ldr	r2, [r4, #0]
 8007e78:	07d2      	lsls	r2, r2, #31
 8007e7a:	d501      	bpl.n	8007e80 <_printf_float+0x15c>
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	6123      	str	r3, [r4, #16]
 8007e80:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d09e      	beq.n	8007dc6 <_printf_float+0xa2>
 8007e88:	232d      	movs	r3, #45	@ 0x2d
 8007e8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e8e:	e79a      	b.n	8007dc6 <_printf_float+0xa2>
 8007e90:	2947      	cmp	r1, #71	@ 0x47
 8007e92:	d1bf      	bne.n	8007e14 <_printf_float+0xf0>
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1bd      	bne.n	8007e14 <_printf_float+0xf0>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e7ba      	b.n	8007e12 <_printf_float+0xee>
 8007e9c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ea0:	d9dc      	bls.n	8007e5c <_printf_float+0x138>
 8007ea2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007ea6:	d118      	bne.n	8007eda <_printf_float+0x1b6>
 8007ea8:	2900      	cmp	r1, #0
 8007eaa:	6863      	ldr	r3, [r4, #4]
 8007eac:	dd0b      	ble.n	8007ec6 <_printf_float+0x1a2>
 8007eae:	6121      	str	r1, [r4, #16]
 8007eb0:	b913      	cbnz	r3, 8007eb8 <_printf_float+0x194>
 8007eb2:	6822      	ldr	r2, [r4, #0]
 8007eb4:	07d0      	lsls	r0, r2, #31
 8007eb6:	d502      	bpl.n	8007ebe <_printf_float+0x19a>
 8007eb8:	3301      	adds	r3, #1
 8007eba:	440b      	add	r3, r1
 8007ebc:	6123      	str	r3, [r4, #16]
 8007ebe:	f04f 0900 	mov.w	r9, #0
 8007ec2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007ec4:	e7dc      	b.n	8007e80 <_printf_float+0x15c>
 8007ec6:	b913      	cbnz	r3, 8007ece <_printf_float+0x1aa>
 8007ec8:	6822      	ldr	r2, [r4, #0]
 8007eca:	07d2      	lsls	r2, r2, #31
 8007ecc:	d501      	bpl.n	8007ed2 <_printf_float+0x1ae>
 8007ece:	3302      	adds	r3, #2
 8007ed0:	e7f4      	b.n	8007ebc <_printf_float+0x198>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e7f2      	b.n	8007ebc <_printf_float+0x198>
 8007ed6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007eda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007edc:	4299      	cmp	r1, r3
 8007ede:	db05      	blt.n	8007eec <_printf_float+0x1c8>
 8007ee0:	6823      	ldr	r3, [r4, #0]
 8007ee2:	6121      	str	r1, [r4, #16]
 8007ee4:	07d8      	lsls	r0, r3, #31
 8007ee6:	d5ea      	bpl.n	8007ebe <_printf_float+0x19a>
 8007ee8:	1c4b      	adds	r3, r1, #1
 8007eea:	e7e7      	b.n	8007ebc <_printf_float+0x198>
 8007eec:	2900      	cmp	r1, #0
 8007eee:	bfcc      	ite	gt
 8007ef0:	2201      	movgt	r2, #1
 8007ef2:	f1c1 0202 	rsble	r2, r1, #2
 8007ef6:	4413      	add	r3, r2
 8007ef8:	e7e0      	b.n	8007ebc <_printf_float+0x198>
 8007efa:	6823      	ldr	r3, [r4, #0]
 8007efc:	055a      	lsls	r2, r3, #21
 8007efe:	d407      	bmi.n	8007f10 <_printf_float+0x1ec>
 8007f00:	6923      	ldr	r3, [r4, #16]
 8007f02:	4642      	mov	r2, r8
 8007f04:	4631      	mov	r1, r6
 8007f06:	4628      	mov	r0, r5
 8007f08:	47b8      	blx	r7
 8007f0a:	3001      	adds	r0, #1
 8007f0c:	d12b      	bne.n	8007f66 <_printf_float+0x242>
 8007f0e:	e764      	b.n	8007dda <_printf_float+0xb6>
 8007f10:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f14:	f240 80dc 	bls.w	80080d0 <_printf_float+0x3ac>
 8007f18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	2300      	movs	r3, #0
 8007f20:	f7f8 fd4c 	bl	80009bc <__aeabi_dcmpeq>
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d033      	beq.n	8007f90 <_printf_float+0x26c>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	4a35      	ldr	r2, [pc, #212]	@ (8008004 <_printf_float+0x2e0>)
 8007f30:	47b8      	blx	r7
 8007f32:	3001      	adds	r0, #1
 8007f34:	f43f af51 	beq.w	8007dda <_printf_float+0xb6>
 8007f38:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007f3c:	4543      	cmp	r3, r8
 8007f3e:	db02      	blt.n	8007f46 <_printf_float+0x222>
 8007f40:	6823      	ldr	r3, [r4, #0]
 8007f42:	07d8      	lsls	r0, r3, #31
 8007f44:	d50f      	bpl.n	8007f66 <_printf_float+0x242>
 8007f46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	47b8      	blx	r7
 8007f50:	3001      	adds	r0, #1
 8007f52:	f43f af42 	beq.w	8007dda <_printf_float+0xb6>
 8007f56:	f04f 0900 	mov.w	r9, #0
 8007f5a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f5e:	f104 0a1a 	add.w	sl, r4, #26
 8007f62:	45c8      	cmp	r8, r9
 8007f64:	dc09      	bgt.n	8007f7a <_printf_float+0x256>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	079b      	lsls	r3, r3, #30
 8007f6a:	f100 8102 	bmi.w	8008172 <_printf_float+0x44e>
 8007f6e:	68e0      	ldr	r0, [r4, #12]
 8007f70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f72:	4298      	cmp	r0, r3
 8007f74:	bfb8      	it	lt
 8007f76:	4618      	movlt	r0, r3
 8007f78:	e731      	b.n	8007dde <_printf_float+0xba>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	4652      	mov	r2, sl
 8007f7e:	4631      	mov	r1, r6
 8007f80:	4628      	mov	r0, r5
 8007f82:	47b8      	blx	r7
 8007f84:	3001      	adds	r0, #1
 8007f86:	f43f af28 	beq.w	8007dda <_printf_float+0xb6>
 8007f8a:	f109 0901 	add.w	r9, r9, #1
 8007f8e:	e7e8      	b.n	8007f62 <_printf_float+0x23e>
 8007f90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	dc38      	bgt.n	8008008 <_printf_float+0x2e4>
 8007f96:	2301      	movs	r3, #1
 8007f98:	4631      	mov	r1, r6
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	4a19      	ldr	r2, [pc, #100]	@ (8008004 <_printf_float+0x2e0>)
 8007f9e:	47b8      	blx	r7
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	f43f af1a 	beq.w	8007dda <_printf_float+0xb6>
 8007fa6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007faa:	ea59 0303 	orrs.w	r3, r9, r3
 8007fae:	d102      	bne.n	8007fb6 <_printf_float+0x292>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	07d9      	lsls	r1, r3, #31
 8007fb4:	d5d7      	bpl.n	8007f66 <_printf_float+0x242>
 8007fb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007fba:	4631      	mov	r1, r6
 8007fbc:	4628      	mov	r0, r5
 8007fbe:	47b8      	blx	r7
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	f43f af0a 	beq.w	8007dda <_printf_float+0xb6>
 8007fc6:	f04f 0a00 	mov.w	sl, #0
 8007fca:	f104 0b1a 	add.w	fp, r4, #26
 8007fce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fd0:	425b      	negs	r3, r3
 8007fd2:	4553      	cmp	r3, sl
 8007fd4:	dc01      	bgt.n	8007fda <_printf_float+0x2b6>
 8007fd6:	464b      	mov	r3, r9
 8007fd8:	e793      	b.n	8007f02 <_printf_float+0x1de>
 8007fda:	2301      	movs	r3, #1
 8007fdc:	465a      	mov	r2, fp
 8007fde:	4631      	mov	r1, r6
 8007fe0:	4628      	mov	r0, r5
 8007fe2:	47b8      	blx	r7
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	f43f aef8 	beq.w	8007dda <_printf_float+0xb6>
 8007fea:	f10a 0a01 	add.w	sl, sl, #1
 8007fee:	e7ee      	b.n	8007fce <_printf_float+0x2aa>
 8007ff0:	7fefffff 	.word	0x7fefffff
 8007ff4:	0800adbe 	.word	0x0800adbe
 8007ff8:	0800adba 	.word	0x0800adba
 8007ffc:	0800adc6 	.word	0x0800adc6
 8008000:	0800adc2 	.word	0x0800adc2
 8008004:	0800adca 	.word	0x0800adca
 8008008:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800800a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800800e:	4553      	cmp	r3, sl
 8008010:	bfa8      	it	ge
 8008012:	4653      	movge	r3, sl
 8008014:	2b00      	cmp	r3, #0
 8008016:	4699      	mov	r9, r3
 8008018:	dc36      	bgt.n	8008088 <_printf_float+0x364>
 800801a:	f04f 0b00 	mov.w	fp, #0
 800801e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008022:	f104 021a 	add.w	r2, r4, #26
 8008026:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008028:	930a      	str	r3, [sp, #40]	@ 0x28
 800802a:	eba3 0309 	sub.w	r3, r3, r9
 800802e:	455b      	cmp	r3, fp
 8008030:	dc31      	bgt.n	8008096 <_printf_float+0x372>
 8008032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008034:	459a      	cmp	sl, r3
 8008036:	dc3a      	bgt.n	80080ae <_printf_float+0x38a>
 8008038:	6823      	ldr	r3, [r4, #0]
 800803a:	07da      	lsls	r2, r3, #31
 800803c:	d437      	bmi.n	80080ae <_printf_float+0x38a>
 800803e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008040:	ebaa 0903 	sub.w	r9, sl, r3
 8008044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008046:	ebaa 0303 	sub.w	r3, sl, r3
 800804a:	4599      	cmp	r9, r3
 800804c:	bfa8      	it	ge
 800804e:	4699      	movge	r9, r3
 8008050:	f1b9 0f00 	cmp.w	r9, #0
 8008054:	dc33      	bgt.n	80080be <_printf_float+0x39a>
 8008056:	f04f 0800 	mov.w	r8, #0
 800805a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800805e:	f104 0b1a 	add.w	fp, r4, #26
 8008062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008064:	ebaa 0303 	sub.w	r3, sl, r3
 8008068:	eba3 0309 	sub.w	r3, r3, r9
 800806c:	4543      	cmp	r3, r8
 800806e:	f77f af7a 	ble.w	8007f66 <_printf_float+0x242>
 8008072:	2301      	movs	r3, #1
 8008074:	465a      	mov	r2, fp
 8008076:	4631      	mov	r1, r6
 8008078:	4628      	mov	r0, r5
 800807a:	47b8      	blx	r7
 800807c:	3001      	adds	r0, #1
 800807e:	f43f aeac 	beq.w	8007dda <_printf_float+0xb6>
 8008082:	f108 0801 	add.w	r8, r8, #1
 8008086:	e7ec      	b.n	8008062 <_printf_float+0x33e>
 8008088:	4642      	mov	r2, r8
 800808a:	4631      	mov	r1, r6
 800808c:	4628      	mov	r0, r5
 800808e:	47b8      	blx	r7
 8008090:	3001      	adds	r0, #1
 8008092:	d1c2      	bne.n	800801a <_printf_float+0x2f6>
 8008094:	e6a1      	b.n	8007dda <_printf_float+0xb6>
 8008096:	2301      	movs	r3, #1
 8008098:	4631      	mov	r1, r6
 800809a:	4628      	mov	r0, r5
 800809c:	920a      	str	r2, [sp, #40]	@ 0x28
 800809e:	47b8      	blx	r7
 80080a0:	3001      	adds	r0, #1
 80080a2:	f43f ae9a 	beq.w	8007dda <_printf_float+0xb6>
 80080a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080a8:	f10b 0b01 	add.w	fp, fp, #1
 80080ac:	e7bb      	b.n	8008026 <_printf_float+0x302>
 80080ae:	4631      	mov	r1, r6
 80080b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80080b4:	4628      	mov	r0, r5
 80080b6:	47b8      	blx	r7
 80080b8:	3001      	adds	r0, #1
 80080ba:	d1c0      	bne.n	800803e <_printf_float+0x31a>
 80080bc:	e68d      	b.n	8007dda <_printf_float+0xb6>
 80080be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080c0:	464b      	mov	r3, r9
 80080c2:	4631      	mov	r1, r6
 80080c4:	4628      	mov	r0, r5
 80080c6:	4442      	add	r2, r8
 80080c8:	47b8      	blx	r7
 80080ca:	3001      	adds	r0, #1
 80080cc:	d1c3      	bne.n	8008056 <_printf_float+0x332>
 80080ce:	e684      	b.n	8007dda <_printf_float+0xb6>
 80080d0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80080d4:	f1ba 0f01 	cmp.w	sl, #1
 80080d8:	dc01      	bgt.n	80080de <_printf_float+0x3ba>
 80080da:	07db      	lsls	r3, r3, #31
 80080dc:	d536      	bpl.n	800814c <_printf_float+0x428>
 80080de:	2301      	movs	r3, #1
 80080e0:	4642      	mov	r2, r8
 80080e2:	4631      	mov	r1, r6
 80080e4:	4628      	mov	r0, r5
 80080e6:	47b8      	blx	r7
 80080e8:	3001      	adds	r0, #1
 80080ea:	f43f ae76 	beq.w	8007dda <_printf_float+0xb6>
 80080ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80080f2:	4631      	mov	r1, r6
 80080f4:	4628      	mov	r0, r5
 80080f6:	47b8      	blx	r7
 80080f8:	3001      	adds	r0, #1
 80080fa:	f43f ae6e 	beq.w	8007dda <_printf_float+0xb6>
 80080fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008102:	2200      	movs	r2, #0
 8008104:	2300      	movs	r3, #0
 8008106:	f10a 3aff 	add.w	sl, sl, #4294967295
 800810a:	f7f8 fc57 	bl	80009bc <__aeabi_dcmpeq>
 800810e:	b9c0      	cbnz	r0, 8008142 <_printf_float+0x41e>
 8008110:	4653      	mov	r3, sl
 8008112:	f108 0201 	add.w	r2, r8, #1
 8008116:	4631      	mov	r1, r6
 8008118:	4628      	mov	r0, r5
 800811a:	47b8      	blx	r7
 800811c:	3001      	adds	r0, #1
 800811e:	d10c      	bne.n	800813a <_printf_float+0x416>
 8008120:	e65b      	b.n	8007dda <_printf_float+0xb6>
 8008122:	2301      	movs	r3, #1
 8008124:	465a      	mov	r2, fp
 8008126:	4631      	mov	r1, r6
 8008128:	4628      	mov	r0, r5
 800812a:	47b8      	blx	r7
 800812c:	3001      	adds	r0, #1
 800812e:	f43f ae54 	beq.w	8007dda <_printf_float+0xb6>
 8008132:	f108 0801 	add.w	r8, r8, #1
 8008136:	45d0      	cmp	r8, sl
 8008138:	dbf3      	blt.n	8008122 <_printf_float+0x3fe>
 800813a:	464b      	mov	r3, r9
 800813c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008140:	e6e0      	b.n	8007f04 <_printf_float+0x1e0>
 8008142:	f04f 0800 	mov.w	r8, #0
 8008146:	f104 0b1a 	add.w	fp, r4, #26
 800814a:	e7f4      	b.n	8008136 <_printf_float+0x412>
 800814c:	2301      	movs	r3, #1
 800814e:	4642      	mov	r2, r8
 8008150:	e7e1      	b.n	8008116 <_printf_float+0x3f2>
 8008152:	2301      	movs	r3, #1
 8008154:	464a      	mov	r2, r9
 8008156:	4631      	mov	r1, r6
 8008158:	4628      	mov	r0, r5
 800815a:	47b8      	blx	r7
 800815c:	3001      	adds	r0, #1
 800815e:	f43f ae3c 	beq.w	8007dda <_printf_float+0xb6>
 8008162:	f108 0801 	add.w	r8, r8, #1
 8008166:	68e3      	ldr	r3, [r4, #12]
 8008168:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800816a:	1a5b      	subs	r3, r3, r1
 800816c:	4543      	cmp	r3, r8
 800816e:	dcf0      	bgt.n	8008152 <_printf_float+0x42e>
 8008170:	e6fd      	b.n	8007f6e <_printf_float+0x24a>
 8008172:	f04f 0800 	mov.w	r8, #0
 8008176:	f104 0919 	add.w	r9, r4, #25
 800817a:	e7f4      	b.n	8008166 <_printf_float+0x442>

0800817c <_printf_common>:
 800817c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008180:	4616      	mov	r6, r2
 8008182:	4698      	mov	r8, r3
 8008184:	688a      	ldr	r2, [r1, #8]
 8008186:	690b      	ldr	r3, [r1, #16]
 8008188:	4607      	mov	r7, r0
 800818a:	4293      	cmp	r3, r2
 800818c:	bfb8      	it	lt
 800818e:	4613      	movlt	r3, r2
 8008190:	6033      	str	r3, [r6, #0]
 8008192:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008196:	460c      	mov	r4, r1
 8008198:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800819c:	b10a      	cbz	r2, 80081a2 <_printf_common+0x26>
 800819e:	3301      	adds	r3, #1
 80081a0:	6033      	str	r3, [r6, #0]
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	0699      	lsls	r1, r3, #26
 80081a6:	bf42      	ittt	mi
 80081a8:	6833      	ldrmi	r3, [r6, #0]
 80081aa:	3302      	addmi	r3, #2
 80081ac:	6033      	strmi	r3, [r6, #0]
 80081ae:	6825      	ldr	r5, [r4, #0]
 80081b0:	f015 0506 	ands.w	r5, r5, #6
 80081b4:	d106      	bne.n	80081c4 <_printf_common+0x48>
 80081b6:	f104 0a19 	add.w	sl, r4, #25
 80081ba:	68e3      	ldr	r3, [r4, #12]
 80081bc:	6832      	ldr	r2, [r6, #0]
 80081be:	1a9b      	subs	r3, r3, r2
 80081c0:	42ab      	cmp	r3, r5
 80081c2:	dc2b      	bgt.n	800821c <_printf_common+0xa0>
 80081c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80081c8:	6822      	ldr	r2, [r4, #0]
 80081ca:	3b00      	subs	r3, #0
 80081cc:	bf18      	it	ne
 80081ce:	2301      	movne	r3, #1
 80081d0:	0692      	lsls	r2, r2, #26
 80081d2:	d430      	bmi.n	8008236 <_printf_common+0xba>
 80081d4:	4641      	mov	r1, r8
 80081d6:	4638      	mov	r0, r7
 80081d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80081dc:	47c8      	blx	r9
 80081de:	3001      	adds	r0, #1
 80081e0:	d023      	beq.n	800822a <_printf_common+0xae>
 80081e2:	6823      	ldr	r3, [r4, #0]
 80081e4:	6922      	ldr	r2, [r4, #16]
 80081e6:	f003 0306 	and.w	r3, r3, #6
 80081ea:	2b04      	cmp	r3, #4
 80081ec:	bf14      	ite	ne
 80081ee:	2500      	movne	r5, #0
 80081f0:	6833      	ldreq	r3, [r6, #0]
 80081f2:	f04f 0600 	mov.w	r6, #0
 80081f6:	bf08      	it	eq
 80081f8:	68e5      	ldreq	r5, [r4, #12]
 80081fa:	f104 041a 	add.w	r4, r4, #26
 80081fe:	bf08      	it	eq
 8008200:	1aed      	subeq	r5, r5, r3
 8008202:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008206:	bf08      	it	eq
 8008208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800820c:	4293      	cmp	r3, r2
 800820e:	bfc4      	itt	gt
 8008210:	1a9b      	subgt	r3, r3, r2
 8008212:	18ed      	addgt	r5, r5, r3
 8008214:	42b5      	cmp	r5, r6
 8008216:	d11a      	bne.n	800824e <_printf_common+0xd2>
 8008218:	2000      	movs	r0, #0
 800821a:	e008      	b.n	800822e <_printf_common+0xb2>
 800821c:	2301      	movs	r3, #1
 800821e:	4652      	mov	r2, sl
 8008220:	4641      	mov	r1, r8
 8008222:	4638      	mov	r0, r7
 8008224:	47c8      	blx	r9
 8008226:	3001      	adds	r0, #1
 8008228:	d103      	bne.n	8008232 <_printf_common+0xb6>
 800822a:	f04f 30ff 	mov.w	r0, #4294967295
 800822e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008232:	3501      	adds	r5, #1
 8008234:	e7c1      	b.n	80081ba <_printf_common+0x3e>
 8008236:	2030      	movs	r0, #48	@ 0x30
 8008238:	18e1      	adds	r1, r4, r3
 800823a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800823e:	1c5a      	adds	r2, r3, #1
 8008240:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008244:	4422      	add	r2, r4
 8008246:	3302      	adds	r3, #2
 8008248:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800824c:	e7c2      	b.n	80081d4 <_printf_common+0x58>
 800824e:	2301      	movs	r3, #1
 8008250:	4622      	mov	r2, r4
 8008252:	4641      	mov	r1, r8
 8008254:	4638      	mov	r0, r7
 8008256:	47c8      	blx	r9
 8008258:	3001      	adds	r0, #1
 800825a:	d0e6      	beq.n	800822a <_printf_common+0xae>
 800825c:	3601      	adds	r6, #1
 800825e:	e7d9      	b.n	8008214 <_printf_common+0x98>

08008260 <_printf_i>:
 8008260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008264:	7e0f      	ldrb	r7, [r1, #24]
 8008266:	4691      	mov	r9, r2
 8008268:	2f78      	cmp	r7, #120	@ 0x78
 800826a:	4680      	mov	r8, r0
 800826c:	460c      	mov	r4, r1
 800826e:	469a      	mov	sl, r3
 8008270:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008272:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008276:	d807      	bhi.n	8008288 <_printf_i+0x28>
 8008278:	2f62      	cmp	r7, #98	@ 0x62
 800827a:	d80a      	bhi.n	8008292 <_printf_i+0x32>
 800827c:	2f00      	cmp	r7, #0
 800827e:	f000 80d1 	beq.w	8008424 <_printf_i+0x1c4>
 8008282:	2f58      	cmp	r7, #88	@ 0x58
 8008284:	f000 80b8 	beq.w	80083f8 <_printf_i+0x198>
 8008288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800828c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008290:	e03a      	b.n	8008308 <_printf_i+0xa8>
 8008292:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008296:	2b15      	cmp	r3, #21
 8008298:	d8f6      	bhi.n	8008288 <_printf_i+0x28>
 800829a:	a101      	add	r1, pc, #4	@ (adr r1, 80082a0 <_printf_i+0x40>)
 800829c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082a0:	080082f9 	.word	0x080082f9
 80082a4:	0800830d 	.word	0x0800830d
 80082a8:	08008289 	.word	0x08008289
 80082ac:	08008289 	.word	0x08008289
 80082b0:	08008289 	.word	0x08008289
 80082b4:	08008289 	.word	0x08008289
 80082b8:	0800830d 	.word	0x0800830d
 80082bc:	08008289 	.word	0x08008289
 80082c0:	08008289 	.word	0x08008289
 80082c4:	08008289 	.word	0x08008289
 80082c8:	08008289 	.word	0x08008289
 80082cc:	0800840b 	.word	0x0800840b
 80082d0:	08008337 	.word	0x08008337
 80082d4:	080083c5 	.word	0x080083c5
 80082d8:	08008289 	.word	0x08008289
 80082dc:	08008289 	.word	0x08008289
 80082e0:	0800842d 	.word	0x0800842d
 80082e4:	08008289 	.word	0x08008289
 80082e8:	08008337 	.word	0x08008337
 80082ec:	08008289 	.word	0x08008289
 80082f0:	08008289 	.word	0x08008289
 80082f4:	080083cd 	.word	0x080083cd
 80082f8:	6833      	ldr	r3, [r6, #0]
 80082fa:	1d1a      	adds	r2, r3, #4
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6032      	str	r2, [r6, #0]
 8008300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008304:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008308:	2301      	movs	r3, #1
 800830a:	e09c      	b.n	8008446 <_printf_i+0x1e6>
 800830c:	6833      	ldr	r3, [r6, #0]
 800830e:	6820      	ldr	r0, [r4, #0]
 8008310:	1d19      	adds	r1, r3, #4
 8008312:	6031      	str	r1, [r6, #0]
 8008314:	0606      	lsls	r6, r0, #24
 8008316:	d501      	bpl.n	800831c <_printf_i+0xbc>
 8008318:	681d      	ldr	r5, [r3, #0]
 800831a:	e003      	b.n	8008324 <_printf_i+0xc4>
 800831c:	0645      	lsls	r5, r0, #25
 800831e:	d5fb      	bpl.n	8008318 <_printf_i+0xb8>
 8008320:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008324:	2d00      	cmp	r5, #0
 8008326:	da03      	bge.n	8008330 <_printf_i+0xd0>
 8008328:	232d      	movs	r3, #45	@ 0x2d
 800832a:	426d      	negs	r5, r5
 800832c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008330:	230a      	movs	r3, #10
 8008332:	4858      	ldr	r0, [pc, #352]	@ (8008494 <_printf_i+0x234>)
 8008334:	e011      	b.n	800835a <_printf_i+0xfa>
 8008336:	6821      	ldr	r1, [r4, #0]
 8008338:	6833      	ldr	r3, [r6, #0]
 800833a:	0608      	lsls	r0, r1, #24
 800833c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008340:	d402      	bmi.n	8008348 <_printf_i+0xe8>
 8008342:	0649      	lsls	r1, r1, #25
 8008344:	bf48      	it	mi
 8008346:	b2ad      	uxthmi	r5, r5
 8008348:	2f6f      	cmp	r7, #111	@ 0x6f
 800834a:	6033      	str	r3, [r6, #0]
 800834c:	bf14      	ite	ne
 800834e:	230a      	movne	r3, #10
 8008350:	2308      	moveq	r3, #8
 8008352:	4850      	ldr	r0, [pc, #320]	@ (8008494 <_printf_i+0x234>)
 8008354:	2100      	movs	r1, #0
 8008356:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800835a:	6866      	ldr	r6, [r4, #4]
 800835c:	2e00      	cmp	r6, #0
 800835e:	60a6      	str	r6, [r4, #8]
 8008360:	db05      	blt.n	800836e <_printf_i+0x10e>
 8008362:	6821      	ldr	r1, [r4, #0]
 8008364:	432e      	orrs	r6, r5
 8008366:	f021 0104 	bic.w	r1, r1, #4
 800836a:	6021      	str	r1, [r4, #0]
 800836c:	d04b      	beq.n	8008406 <_printf_i+0x1a6>
 800836e:	4616      	mov	r6, r2
 8008370:	fbb5 f1f3 	udiv	r1, r5, r3
 8008374:	fb03 5711 	mls	r7, r3, r1, r5
 8008378:	5dc7      	ldrb	r7, [r0, r7]
 800837a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800837e:	462f      	mov	r7, r5
 8008380:	42bb      	cmp	r3, r7
 8008382:	460d      	mov	r5, r1
 8008384:	d9f4      	bls.n	8008370 <_printf_i+0x110>
 8008386:	2b08      	cmp	r3, #8
 8008388:	d10b      	bne.n	80083a2 <_printf_i+0x142>
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	07df      	lsls	r7, r3, #31
 800838e:	d508      	bpl.n	80083a2 <_printf_i+0x142>
 8008390:	6923      	ldr	r3, [r4, #16]
 8008392:	6861      	ldr	r1, [r4, #4]
 8008394:	4299      	cmp	r1, r3
 8008396:	bfde      	ittt	le
 8008398:	2330      	movle	r3, #48	@ 0x30
 800839a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800839e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80083a2:	1b92      	subs	r2, r2, r6
 80083a4:	6122      	str	r2, [r4, #16]
 80083a6:	464b      	mov	r3, r9
 80083a8:	4621      	mov	r1, r4
 80083aa:	4640      	mov	r0, r8
 80083ac:	f8cd a000 	str.w	sl, [sp]
 80083b0:	aa03      	add	r2, sp, #12
 80083b2:	f7ff fee3 	bl	800817c <_printf_common>
 80083b6:	3001      	adds	r0, #1
 80083b8:	d14a      	bne.n	8008450 <_printf_i+0x1f0>
 80083ba:	f04f 30ff 	mov.w	r0, #4294967295
 80083be:	b004      	add	sp, #16
 80083c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083c4:	6823      	ldr	r3, [r4, #0]
 80083c6:	f043 0320 	orr.w	r3, r3, #32
 80083ca:	6023      	str	r3, [r4, #0]
 80083cc:	2778      	movs	r7, #120	@ 0x78
 80083ce:	4832      	ldr	r0, [pc, #200]	@ (8008498 <_printf_i+0x238>)
 80083d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	6831      	ldr	r1, [r6, #0]
 80083d8:	061f      	lsls	r7, r3, #24
 80083da:	f851 5b04 	ldr.w	r5, [r1], #4
 80083de:	d402      	bmi.n	80083e6 <_printf_i+0x186>
 80083e0:	065f      	lsls	r7, r3, #25
 80083e2:	bf48      	it	mi
 80083e4:	b2ad      	uxthmi	r5, r5
 80083e6:	6031      	str	r1, [r6, #0]
 80083e8:	07d9      	lsls	r1, r3, #31
 80083ea:	bf44      	itt	mi
 80083ec:	f043 0320 	orrmi.w	r3, r3, #32
 80083f0:	6023      	strmi	r3, [r4, #0]
 80083f2:	b11d      	cbz	r5, 80083fc <_printf_i+0x19c>
 80083f4:	2310      	movs	r3, #16
 80083f6:	e7ad      	b.n	8008354 <_printf_i+0xf4>
 80083f8:	4826      	ldr	r0, [pc, #152]	@ (8008494 <_printf_i+0x234>)
 80083fa:	e7e9      	b.n	80083d0 <_printf_i+0x170>
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	f023 0320 	bic.w	r3, r3, #32
 8008402:	6023      	str	r3, [r4, #0]
 8008404:	e7f6      	b.n	80083f4 <_printf_i+0x194>
 8008406:	4616      	mov	r6, r2
 8008408:	e7bd      	b.n	8008386 <_printf_i+0x126>
 800840a:	6833      	ldr	r3, [r6, #0]
 800840c:	6825      	ldr	r5, [r4, #0]
 800840e:	1d18      	adds	r0, r3, #4
 8008410:	6961      	ldr	r1, [r4, #20]
 8008412:	6030      	str	r0, [r6, #0]
 8008414:	062e      	lsls	r6, r5, #24
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	d501      	bpl.n	800841e <_printf_i+0x1be>
 800841a:	6019      	str	r1, [r3, #0]
 800841c:	e002      	b.n	8008424 <_printf_i+0x1c4>
 800841e:	0668      	lsls	r0, r5, #25
 8008420:	d5fb      	bpl.n	800841a <_printf_i+0x1ba>
 8008422:	8019      	strh	r1, [r3, #0]
 8008424:	2300      	movs	r3, #0
 8008426:	4616      	mov	r6, r2
 8008428:	6123      	str	r3, [r4, #16]
 800842a:	e7bc      	b.n	80083a6 <_printf_i+0x146>
 800842c:	6833      	ldr	r3, [r6, #0]
 800842e:	2100      	movs	r1, #0
 8008430:	1d1a      	adds	r2, r3, #4
 8008432:	6032      	str	r2, [r6, #0]
 8008434:	681e      	ldr	r6, [r3, #0]
 8008436:	6862      	ldr	r2, [r4, #4]
 8008438:	4630      	mov	r0, r6
 800843a:	f000 faf6 	bl	8008a2a <memchr>
 800843e:	b108      	cbz	r0, 8008444 <_printf_i+0x1e4>
 8008440:	1b80      	subs	r0, r0, r6
 8008442:	6060      	str	r0, [r4, #4]
 8008444:	6863      	ldr	r3, [r4, #4]
 8008446:	6123      	str	r3, [r4, #16]
 8008448:	2300      	movs	r3, #0
 800844a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800844e:	e7aa      	b.n	80083a6 <_printf_i+0x146>
 8008450:	4632      	mov	r2, r6
 8008452:	4649      	mov	r1, r9
 8008454:	4640      	mov	r0, r8
 8008456:	6923      	ldr	r3, [r4, #16]
 8008458:	47d0      	blx	sl
 800845a:	3001      	adds	r0, #1
 800845c:	d0ad      	beq.n	80083ba <_printf_i+0x15a>
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	079b      	lsls	r3, r3, #30
 8008462:	d413      	bmi.n	800848c <_printf_i+0x22c>
 8008464:	68e0      	ldr	r0, [r4, #12]
 8008466:	9b03      	ldr	r3, [sp, #12]
 8008468:	4298      	cmp	r0, r3
 800846a:	bfb8      	it	lt
 800846c:	4618      	movlt	r0, r3
 800846e:	e7a6      	b.n	80083be <_printf_i+0x15e>
 8008470:	2301      	movs	r3, #1
 8008472:	4632      	mov	r2, r6
 8008474:	4649      	mov	r1, r9
 8008476:	4640      	mov	r0, r8
 8008478:	47d0      	blx	sl
 800847a:	3001      	adds	r0, #1
 800847c:	d09d      	beq.n	80083ba <_printf_i+0x15a>
 800847e:	3501      	adds	r5, #1
 8008480:	68e3      	ldr	r3, [r4, #12]
 8008482:	9903      	ldr	r1, [sp, #12]
 8008484:	1a5b      	subs	r3, r3, r1
 8008486:	42ab      	cmp	r3, r5
 8008488:	dcf2      	bgt.n	8008470 <_printf_i+0x210>
 800848a:	e7eb      	b.n	8008464 <_printf_i+0x204>
 800848c:	2500      	movs	r5, #0
 800848e:	f104 0619 	add.w	r6, r4, #25
 8008492:	e7f5      	b.n	8008480 <_printf_i+0x220>
 8008494:	0800adcc 	.word	0x0800adcc
 8008498:	0800addd 	.word	0x0800addd

0800849c <std>:
 800849c:	2300      	movs	r3, #0
 800849e:	b510      	push	{r4, lr}
 80084a0:	4604      	mov	r4, r0
 80084a2:	e9c0 3300 	strd	r3, r3, [r0]
 80084a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084aa:	6083      	str	r3, [r0, #8]
 80084ac:	8181      	strh	r1, [r0, #12]
 80084ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80084b0:	81c2      	strh	r2, [r0, #14]
 80084b2:	6183      	str	r3, [r0, #24]
 80084b4:	4619      	mov	r1, r3
 80084b6:	2208      	movs	r2, #8
 80084b8:	305c      	adds	r0, #92	@ 0x5c
 80084ba:	f000 fa2f 	bl	800891c <memset>
 80084be:	4b0d      	ldr	r3, [pc, #52]	@ (80084f4 <std+0x58>)
 80084c0:	6224      	str	r4, [r4, #32]
 80084c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80084c4:	4b0c      	ldr	r3, [pc, #48]	@ (80084f8 <std+0x5c>)
 80084c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084c8:	4b0c      	ldr	r3, [pc, #48]	@ (80084fc <std+0x60>)
 80084ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008500 <std+0x64>)
 80084ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80084d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008504 <std+0x68>)
 80084d2:	429c      	cmp	r4, r3
 80084d4:	d006      	beq.n	80084e4 <std+0x48>
 80084d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084da:	4294      	cmp	r4, r2
 80084dc:	d002      	beq.n	80084e4 <std+0x48>
 80084de:	33d0      	adds	r3, #208	@ 0xd0
 80084e0:	429c      	cmp	r4, r3
 80084e2:	d105      	bne.n	80084f0 <std+0x54>
 80084e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084ec:	f000 ba92 	b.w	8008a14 <__retarget_lock_init_recursive>
 80084f0:	bd10      	pop	{r4, pc}
 80084f2:	bf00      	nop
 80084f4:	0800876d 	.word	0x0800876d
 80084f8:	0800878f 	.word	0x0800878f
 80084fc:	080087c7 	.word	0x080087c7
 8008500:	080087eb 	.word	0x080087eb
 8008504:	20001408 	.word	0x20001408

08008508 <stdio_exit_handler>:
 8008508:	4a02      	ldr	r2, [pc, #8]	@ (8008514 <stdio_exit_handler+0xc>)
 800850a:	4903      	ldr	r1, [pc, #12]	@ (8008518 <stdio_exit_handler+0x10>)
 800850c:	4803      	ldr	r0, [pc, #12]	@ (800851c <stdio_exit_handler+0x14>)
 800850e:	f000 b869 	b.w	80085e4 <_fwalk_sglue>
 8008512:	bf00      	nop
 8008514:	20000020 	.word	0x20000020
 8008518:	0800a641 	.word	0x0800a641
 800851c:	20000030 	.word	0x20000030

08008520 <cleanup_stdio>:
 8008520:	6841      	ldr	r1, [r0, #4]
 8008522:	4b0c      	ldr	r3, [pc, #48]	@ (8008554 <cleanup_stdio+0x34>)
 8008524:	b510      	push	{r4, lr}
 8008526:	4299      	cmp	r1, r3
 8008528:	4604      	mov	r4, r0
 800852a:	d001      	beq.n	8008530 <cleanup_stdio+0x10>
 800852c:	f002 f888 	bl	800a640 <_fflush_r>
 8008530:	68a1      	ldr	r1, [r4, #8]
 8008532:	4b09      	ldr	r3, [pc, #36]	@ (8008558 <cleanup_stdio+0x38>)
 8008534:	4299      	cmp	r1, r3
 8008536:	d002      	beq.n	800853e <cleanup_stdio+0x1e>
 8008538:	4620      	mov	r0, r4
 800853a:	f002 f881 	bl	800a640 <_fflush_r>
 800853e:	68e1      	ldr	r1, [r4, #12]
 8008540:	4b06      	ldr	r3, [pc, #24]	@ (800855c <cleanup_stdio+0x3c>)
 8008542:	4299      	cmp	r1, r3
 8008544:	d004      	beq.n	8008550 <cleanup_stdio+0x30>
 8008546:	4620      	mov	r0, r4
 8008548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800854c:	f002 b878 	b.w	800a640 <_fflush_r>
 8008550:	bd10      	pop	{r4, pc}
 8008552:	bf00      	nop
 8008554:	20001408 	.word	0x20001408
 8008558:	20001470 	.word	0x20001470
 800855c:	200014d8 	.word	0x200014d8

08008560 <global_stdio_init.part.0>:
 8008560:	b510      	push	{r4, lr}
 8008562:	4b0b      	ldr	r3, [pc, #44]	@ (8008590 <global_stdio_init.part.0+0x30>)
 8008564:	4c0b      	ldr	r4, [pc, #44]	@ (8008594 <global_stdio_init.part.0+0x34>)
 8008566:	4a0c      	ldr	r2, [pc, #48]	@ (8008598 <global_stdio_init.part.0+0x38>)
 8008568:	4620      	mov	r0, r4
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	2104      	movs	r1, #4
 800856e:	2200      	movs	r2, #0
 8008570:	f7ff ff94 	bl	800849c <std>
 8008574:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008578:	2201      	movs	r2, #1
 800857a:	2109      	movs	r1, #9
 800857c:	f7ff ff8e 	bl	800849c <std>
 8008580:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008584:	2202      	movs	r2, #2
 8008586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800858a:	2112      	movs	r1, #18
 800858c:	f7ff bf86 	b.w	800849c <std>
 8008590:	20001540 	.word	0x20001540
 8008594:	20001408 	.word	0x20001408
 8008598:	08008509 	.word	0x08008509

0800859c <__sfp_lock_acquire>:
 800859c:	4801      	ldr	r0, [pc, #4]	@ (80085a4 <__sfp_lock_acquire+0x8>)
 800859e:	f000 ba3a 	b.w	8008a16 <__retarget_lock_acquire_recursive>
 80085a2:	bf00      	nop
 80085a4:	20001549 	.word	0x20001549

080085a8 <__sfp_lock_release>:
 80085a8:	4801      	ldr	r0, [pc, #4]	@ (80085b0 <__sfp_lock_release+0x8>)
 80085aa:	f000 ba35 	b.w	8008a18 <__retarget_lock_release_recursive>
 80085ae:	bf00      	nop
 80085b0:	20001549 	.word	0x20001549

080085b4 <__sinit>:
 80085b4:	b510      	push	{r4, lr}
 80085b6:	4604      	mov	r4, r0
 80085b8:	f7ff fff0 	bl	800859c <__sfp_lock_acquire>
 80085bc:	6a23      	ldr	r3, [r4, #32]
 80085be:	b11b      	cbz	r3, 80085c8 <__sinit+0x14>
 80085c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085c4:	f7ff bff0 	b.w	80085a8 <__sfp_lock_release>
 80085c8:	4b04      	ldr	r3, [pc, #16]	@ (80085dc <__sinit+0x28>)
 80085ca:	6223      	str	r3, [r4, #32]
 80085cc:	4b04      	ldr	r3, [pc, #16]	@ (80085e0 <__sinit+0x2c>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1f5      	bne.n	80085c0 <__sinit+0xc>
 80085d4:	f7ff ffc4 	bl	8008560 <global_stdio_init.part.0>
 80085d8:	e7f2      	b.n	80085c0 <__sinit+0xc>
 80085da:	bf00      	nop
 80085dc:	08008521 	.word	0x08008521
 80085e0:	20001540 	.word	0x20001540

080085e4 <_fwalk_sglue>:
 80085e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085e8:	4607      	mov	r7, r0
 80085ea:	4688      	mov	r8, r1
 80085ec:	4614      	mov	r4, r2
 80085ee:	2600      	movs	r6, #0
 80085f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085f4:	f1b9 0901 	subs.w	r9, r9, #1
 80085f8:	d505      	bpl.n	8008606 <_fwalk_sglue+0x22>
 80085fa:	6824      	ldr	r4, [r4, #0]
 80085fc:	2c00      	cmp	r4, #0
 80085fe:	d1f7      	bne.n	80085f0 <_fwalk_sglue+0xc>
 8008600:	4630      	mov	r0, r6
 8008602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008606:	89ab      	ldrh	r3, [r5, #12]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d907      	bls.n	800861c <_fwalk_sglue+0x38>
 800860c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008610:	3301      	adds	r3, #1
 8008612:	d003      	beq.n	800861c <_fwalk_sglue+0x38>
 8008614:	4629      	mov	r1, r5
 8008616:	4638      	mov	r0, r7
 8008618:	47c0      	blx	r8
 800861a:	4306      	orrs	r6, r0
 800861c:	3568      	adds	r5, #104	@ 0x68
 800861e:	e7e9      	b.n	80085f4 <_fwalk_sglue+0x10>

08008620 <iprintf>:
 8008620:	b40f      	push	{r0, r1, r2, r3}
 8008622:	b507      	push	{r0, r1, r2, lr}
 8008624:	4906      	ldr	r1, [pc, #24]	@ (8008640 <iprintf+0x20>)
 8008626:	ab04      	add	r3, sp, #16
 8008628:	6808      	ldr	r0, [r1, #0]
 800862a:	f853 2b04 	ldr.w	r2, [r3], #4
 800862e:	6881      	ldr	r1, [r0, #8]
 8008630:	9301      	str	r3, [sp, #4]
 8008632:	f001 fe6d 	bl	800a310 <_vfiprintf_r>
 8008636:	b003      	add	sp, #12
 8008638:	f85d eb04 	ldr.w	lr, [sp], #4
 800863c:	b004      	add	sp, #16
 800863e:	4770      	bx	lr
 8008640:	2000002c 	.word	0x2000002c

08008644 <_puts_r>:
 8008644:	6a03      	ldr	r3, [r0, #32]
 8008646:	b570      	push	{r4, r5, r6, lr}
 8008648:	4605      	mov	r5, r0
 800864a:	460e      	mov	r6, r1
 800864c:	6884      	ldr	r4, [r0, #8]
 800864e:	b90b      	cbnz	r3, 8008654 <_puts_r+0x10>
 8008650:	f7ff ffb0 	bl	80085b4 <__sinit>
 8008654:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008656:	07db      	lsls	r3, r3, #31
 8008658:	d405      	bmi.n	8008666 <_puts_r+0x22>
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	0598      	lsls	r0, r3, #22
 800865e:	d402      	bmi.n	8008666 <_puts_r+0x22>
 8008660:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008662:	f000 f9d8 	bl	8008a16 <__retarget_lock_acquire_recursive>
 8008666:	89a3      	ldrh	r3, [r4, #12]
 8008668:	0719      	lsls	r1, r3, #28
 800866a:	d502      	bpl.n	8008672 <_puts_r+0x2e>
 800866c:	6923      	ldr	r3, [r4, #16]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d135      	bne.n	80086de <_puts_r+0x9a>
 8008672:	4621      	mov	r1, r4
 8008674:	4628      	mov	r0, r5
 8008676:	f000 f8fb 	bl	8008870 <__swsetup_r>
 800867a:	b380      	cbz	r0, 80086de <_puts_r+0x9a>
 800867c:	f04f 35ff 	mov.w	r5, #4294967295
 8008680:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008682:	07da      	lsls	r2, r3, #31
 8008684:	d405      	bmi.n	8008692 <_puts_r+0x4e>
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	059b      	lsls	r3, r3, #22
 800868a:	d402      	bmi.n	8008692 <_puts_r+0x4e>
 800868c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800868e:	f000 f9c3 	bl	8008a18 <__retarget_lock_release_recursive>
 8008692:	4628      	mov	r0, r5
 8008694:	bd70      	pop	{r4, r5, r6, pc}
 8008696:	2b00      	cmp	r3, #0
 8008698:	da04      	bge.n	80086a4 <_puts_r+0x60>
 800869a:	69a2      	ldr	r2, [r4, #24]
 800869c:	429a      	cmp	r2, r3
 800869e:	dc17      	bgt.n	80086d0 <_puts_r+0x8c>
 80086a0:	290a      	cmp	r1, #10
 80086a2:	d015      	beq.n	80086d0 <_puts_r+0x8c>
 80086a4:	6823      	ldr	r3, [r4, #0]
 80086a6:	1c5a      	adds	r2, r3, #1
 80086a8:	6022      	str	r2, [r4, #0]
 80086aa:	7019      	strb	r1, [r3, #0]
 80086ac:	68a3      	ldr	r3, [r4, #8]
 80086ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80086b2:	3b01      	subs	r3, #1
 80086b4:	60a3      	str	r3, [r4, #8]
 80086b6:	2900      	cmp	r1, #0
 80086b8:	d1ed      	bne.n	8008696 <_puts_r+0x52>
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	da11      	bge.n	80086e2 <_puts_r+0x9e>
 80086be:	4622      	mov	r2, r4
 80086c0:	210a      	movs	r1, #10
 80086c2:	4628      	mov	r0, r5
 80086c4:	f000 f895 	bl	80087f2 <__swbuf_r>
 80086c8:	3001      	adds	r0, #1
 80086ca:	d0d7      	beq.n	800867c <_puts_r+0x38>
 80086cc:	250a      	movs	r5, #10
 80086ce:	e7d7      	b.n	8008680 <_puts_r+0x3c>
 80086d0:	4622      	mov	r2, r4
 80086d2:	4628      	mov	r0, r5
 80086d4:	f000 f88d 	bl	80087f2 <__swbuf_r>
 80086d8:	3001      	adds	r0, #1
 80086da:	d1e7      	bne.n	80086ac <_puts_r+0x68>
 80086dc:	e7ce      	b.n	800867c <_puts_r+0x38>
 80086de:	3e01      	subs	r6, #1
 80086e0:	e7e4      	b.n	80086ac <_puts_r+0x68>
 80086e2:	6823      	ldr	r3, [r4, #0]
 80086e4:	1c5a      	adds	r2, r3, #1
 80086e6:	6022      	str	r2, [r4, #0]
 80086e8:	220a      	movs	r2, #10
 80086ea:	701a      	strb	r2, [r3, #0]
 80086ec:	e7ee      	b.n	80086cc <_puts_r+0x88>
	...

080086f0 <puts>:
 80086f0:	4b02      	ldr	r3, [pc, #8]	@ (80086fc <puts+0xc>)
 80086f2:	4601      	mov	r1, r0
 80086f4:	6818      	ldr	r0, [r3, #0]
 80086f6:	f7ff bfa5 	b.w	8008644 <_puts_r>
 80086fa:	bf00      	nop
 80086fc:	2000002c 	.word	0x2000002c

08008700 <sniprintf>:
 8008700:	b40c      	push	{r2, r3}
 8008702:	b530      	push	{r4, r5, lr}
 8008704:	4b18      	ldr	r3, [pc, #96]	@ (8008768 <sniprintf+0x68>)
 8008706:	1e0c      	subs	r4, r1, #0
 8008708:	681d      	ldr	r5, [r3, #0]
 800870a:	b09d      	sub	sp, #116	@ 0x74
 800870c:	da08      	bge.n	8008720 <sniprintf+0x20>
 800870e:	238b      	movs	r3, #139	@ 0x8b
 8008710:	f04f 30ff 	mov.w	r0, #4294967295
 8008714:	602b      	str	r3, [r5, #0]
 8008716:	b01d      	add	sp, #116	@ 0x74
 8008718:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800871c:	b002      	add	sp, #8
 800871e:	4770      	bx	lr
 8008720:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008724:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008728:	f04f 0300 	mov.w	r3, #0
 800872c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800872e:	bf0c      	ite	eq
 8008730:	4623      	moveq	r3, r4
 8008732:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	9307      	str	r3, [sp, #28]
 800873a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800873e:	9002      	str	r0, [sp, #8]
 8008740:	9006      	str	r0, [sp, #24]
 8008742:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008746:	4628      	mov	r0, r5
 8008748:	ab21      	add	r3, sp, #132	@ 0x84
 800874a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800874c:	a902      	add	r1, sp, #8
 800874e:	9301      	str	r3, [sp, #4]
 8008750:	f001 fcba 	bl	800a0c8 <_svfiprintf_r>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	bfbc      	itt	lt
 8008758:	238b      	movlt	r3, #139	@ 0x8b
 800875a:	602b      	strlt	r3, [r5, #0]
 800875c:	2c00      	cmp	r4, #0
 800875e:	d0da      	beq.n	8008716 <sniprintf+0x16>
 8008760:	2200      	movs	r2, #0
 8008762:	9b02      	ldr	r3, [sp, #8]
 8008764:	701a      	strb	r2, [r3, #0]
 8008766:	e7d6      	b.n	8008716 <sniprintf+0x16>
 8008768:	2000002c 	.word	0x2000002c

0800876c <__sread>:
 800876c:	b510      	push	{r4, lr}
 800876e:	460c      	mov	r4, r1
 8008770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008774:	f000 f900 	bl	8008978 <_read_r>
 8008778:	2800      	cmp	r0, #0
 800877a:	bfab      	itete	ge
 800877c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800877e:	89a3      	ldrhlt	r3, [r4, #12]
 8008780:	181b      	addge	r3, r3, r0
 8008782:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008786:	bfac      	ite	ge
 8008788:	6563      	strge	r3, [r4, #84]	@ 0x54
 800878a:	81a3      	strhlt	r3, [r4, #12]
 800878c:	bd10      	pop	{r4, pc}

0800878e <__swrite>:
 800878e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008792:	461f      	mov	r7, r3
 8008794:	898b      	ldrh	r3, [r1, #12]
 8008796:	4605      	mov	r5, r0
 8008798:	05db      	lsls	r3, r3, #23
 800879a:	460c      	mov	r4, r1
 800879c:	4616      	mov	r6, r2
 800879e:	d505      	bpl.n	80087ac <__swrite+0x1e>
 80087a0:	2302      	movs	r3, #2
 80087a2:	2200      	movs	r2, #0
 80087a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087a8:	f000 f8d4 	bl	8008954 <_lseek_r>
 80087ac:	89a3      	ldrh	r3, [r4, #12]
 80087ae:	4632      	mov	r2, r6
 80087b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087b4:	81a3      	strh	r3, [r4, #12]
 80087b6:	4628      	mov	r0, r5
 80087b8:	463b      	mov	r3, r7
 80087ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087c2:	f000 b8eb 	b.w	800899c <_write_r>

080087c6 <__sseek>:
 80087c6:	b510      	push	{r4, lr}
 80087c8:	460c      	mov	r4, r1
 80087ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ce:	f000 f8c1 	bl	8008954 <_lseek_r>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	89a3      	ldrh	r3, [r4, #12]
 80087d6:	bf15      	itete	ne
 80087d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80087da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80087de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80087e2:	81a3      	strheq	r3, [r4, #12]
 80087e4:	bf18      	it	ne
 80087e6:	81a3      	strhne	r3, [r4, #12]
 80087e8:	bd10      	pop	{r4, pc}

080087ea <__sclose>:
 80087ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ee:	f000 b8a1 	b.w	8008934 <_close_r>

080087f2 <__swbuf_r>:
 80087f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f4:	460e      	mov	r6, r1
 80087f6:	4614      	mov	r4, r2
 80087f8:	4605      	mov	r5, r0
 80087fa:	b118      	cbz	r0, 8008804 <__swbuf_r+0x12>
 80087fc:	6a03      	ldr	r3, [r0, #32]
 80087fe:	b90b      	cbnz	r3, 8008804 <__swbuf_r+0x12>
 8008800:	f7ff fed8 	bl	80085b4 <__sinit>
 8008804:	69a3      	ldr	r3, [r4, #24]
 8008806:	60a3      	str	r3, [r4, #8]
 8008808:	89a3      	ldrh	r3, [r4, #12]
 800880a:	071a      	lsls	r2, r3, #28
 800880c:	d501      	bpl.n	8008812 <__swbuf_r+0x20>
 800880e:	6923      	ldr	r3, [r4, #16]
 8008810:	b943      	cbnz	r3, 8008824 <__swbuf_r+0x32>
 8008812:	4621      	mov	r1, r4
 8008814:	4628      	mov	r0, r5
 8008816:	f000 f82b 	bl	8008870 <__swsetup_r>
 800881a:	b118      	cbz	r0, 8008824 <__swbuf_r+0x32>
 800881c:	f04f 37ff 	mov.w	r7, #4294967295
 8008820:	4638      	mov	r0, r7
 8008822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008824:	6823      	ldr	r3, [r4, #0]
 8008826:	6922      	ldr	r2, [r4, #16]
 8008828:	b2f6      	uxtb	r6, r6
 800882a:	1a98      	subs	r0, r3, r2
 800882c:	6963      	ldr	r3, [r4, #20]
 800882e:	4637      	mov	r7, r6
 8008830:	4283      	cmp	r3, r0
 8008832:	dc05      	bgt.n	8008840 <__swbuf_r+0x4e>
 8008834:	4621      	mov	r1, r4
 8008836:	4628      	mov	r0, r5
 8008838:	f001 ff02 	bl	800a640 <_fflush_r>
 800883c:	2800      	cmp	r0, #0
 800883e:	d1ed      	bne.n	800881c <__swbuf_r+0x2a>
 8008840:	68a3      	ldr	r3, [r4, #8]
 8008842:	3b01      	subs	r3, #1
 8008844:	60a3      	str	r3, [r4, #8]
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	1c5a      	adds	r2, r3, #1
 800884a:	6022      	str	r2, [r4, #0]
 800884c:	701e      	strb	r6, [r3, #0]
 800884e:	6962      	ldr	r2, [r4, #20]
 8008850:	1c43      	adds	r3, r0, #1
 8008852:	429a      	cmp	r2, r3
 8008854:	d004      	beq.n	8008860 <__swbuf_r+0x6e>
 8008856:	89a3      	ldrh	r3, [r4, #12]
 8008858:	07db      	lsls	r3, r3, #31
 800885a:	d5e1      	bpl.n	8008820 <__swbuf_r+0x2e>
 800885c:	2e0a      	cmp	r6, #10
 800885e:	d1df      	bne.n	8008820 <__swbuf_r+0x2e>
 8008860:	4621      	mov	r1, r4
 8008862:	4628      	mov	r0, r5
 8008864:	f001 feec 	bl	800a640 <_fflush_r>
 8008868:	2800      	cmp	r0, #0
 800886a:	d0d9      	beq.n	8008820 <__swbuf_r+0x2e>
 800886c:	e7d6      	b.n	800881c <__swbuf_r+0x2a>
	...

08008870 <__swsetup_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	4b29      	ldr	r3, [pc, #164]	@ (8008918 <__swsetup_r+0xa8>)
 8008874:	4605      	mov	r5, r0
 8008876:	6818      	ldr	r0, [r3, #0]
 8008878:	460c      	mov	r4, r1
 800887a:	b118      	cbz	r0, 8008884 <__swsetup_r+0x14>
 800887c:	6a03      	ldr	r3, [r0, #32]
 800887e:	b90b      	cbnz	r3, 8008884 <__swsetup_r+0x14>
 8008880:	f7ff fe98 	bl	80085b4 <__sinit>
 8008884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008888:	0719      	lsls	r1, r3, #28
 800888a:	d422      	bmi.n	80088d2 <__swsetup_r+0x62>
 800888c:	06da      	lsls	r2, r3, #27
 800888e:	d407      	bmi.n	80088a0 <__swsetup_r+0x30>
 8008890:	2209      	movs	r2, #9
 8008892:	602a      	str	r2, [r5, #0]
 8008894:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008898:	f04f 30ff 	mov.w	r0, #4294967295
 800889c:	81a3      	strh	r3, [r4, #12]
 800889e:	e033      	b.n	8008908 <__swsetup_r+0x98>
 80088a0:	0758      	lsls	r0, r3, #29
 80088a2:	d512      	bpl.n	80088ca <__swsetup_r+0x5a>
 80088a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088a6:	b141      	cbz	r1, 80088ba <__swsetup_r+0x4a>
 80088a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088ac:	4299      	cmp	r1, r3
 80088ae:	d002      	beq.n	80088b6 <__swsetup_r+0x46>
 80088b0:	4628      	mov	r0, r5
 80088b2:	f000 ff35 	bl	8009720 <_free_r>
 80088b6:	2300      	movs	r3, #0
 80088b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80088ba:	89a3      	ldrh	r3, [r4, #12]
 80088bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80088c0:	81a3      	strh	r3, [r4, #12]
 80088c2:	2300      	movs	r3, #0
 80088c4:	6063      	str	r3, [r4, #4]
 80088c6:	6923      	ldr	r3, [r4, #16]
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	89a3      	ldrh	r3, [r4, #12]
 80088cc:	f043 0308 	orr.w	r3, r3, #8
 80088d0:	81a3      	strh	r3, [r4, #12]
 80088d2:	6923      	ldr	r3, [r4, #16]
 80088d4:	b94b      	cbnz	r3, 80088ea <__swsetup_r+0x7a>
 80088d6:	89a3      	ldrh	r3, [r4, #12]
 80088d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80088dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088e0:	d003      	beq.n	80088ea <__swsetup_r+0x7a>
 80088e2:	4621      	mov	r1, r4
 80088e4:	4628      	mov	r0, r5
 80088e6:	f001 fef8 	bl	800a6da <__smakebuf_r>
 80088ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ee:	f013 0201 	ands.w	r2, r3, #1
 80088f2:	d00a      	beq.n	800890a <__swsetup_r+0x9a>
 80088f4:	2200      	movs	r2, #0
 80088f6:	60a2      	str	r2, [r4, #8]
 80088f8:	6962      	ldr	r2, [r4, #20]
 80088fa:	4252      	negs	r2, r2
 80088fc:	61a2      	str	r2, [r4, #24]
 80088fe:	6922      	ldr	r2, [r4, #16]
 8008900:	b942      	cbnz	r2, 8008914 <__swsetup_r+0xa4>
 8008902:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008906:	d1c5      	bne.n	8008894 <__swsetup_r+0x24>
 8008908:	bd38      	pop	{r3, r4, r5, pc}
 800890a:	0799      	lsls	r1, r3, #30
 800890c:	bf58      	it	pl
 800890e:	6962      	ldrpl	r2, [r4, #20]
 8008910:	60a2      	str	r2, [r4, #8]
 8008912:	e7f4      	b.n	80088fe <__swsetup_r+0x8e>
 8008914:	2000      	movs	r0, #0
 8008916:	e7f7      	b.n	8008908 <__swsetup_r+0x98>
 8008918:	2000002c 	.word	0x2000002c

0800891c <memset>:
 800891c:	4603      	mov	r3, r0
 800891e:	4402      	add	r2, r0
 8008920:	4293      	cmp	r3, r2
 8008922:	d100      	bne.n	8008926 <memset+0xa>
 8008924:	4770      	bx	lr
 8008926:	f803 1b01 	strb.w	r1, [r3], #1
 800892a:	e7f9      	b.n	8008920 <memset+0x4>

0800892c <_localeconv_r>:
 800892c:	4800      	ldr	r0, [pc, #0]	@ (8008930 <_localeconv_r+0x4>)
 800892e:	4770      	bx	lr
 8008930:	2000016c 	.word	0x2000016c

08008934 <_close_r>:
 8008934:	b538      	push	{r3, r4, r5, lr}
 8008936:	2300      	movs	r3, #0
 8008938:	4d05      	ldr	r5, [pc, #20]	@ (8008950 <_close_r+0x1c>)
 800893a:	4604      	mov	r4, r0
 800893c:	4608      	mov	r0, r1
 800893e:	602b      	str	r3, [r5, #0]
 8008940:	f7f9 ff6f 	bl	8002822 <_close>
 8008944:	1c43      	adds	r3, r0, #1
 8008946:	d102      	bne.n	800894e <_close_r+0x1a>
 8008948:	682b      	ldr	r3, [r5, #0]
 800894a:	b103      	cbz	r3, 800894e <_close_r+0x1a>
 800894c:	6023      	str	r3, [r4, #0]
 800894e:	bd38      	pop	{r3, r4, r5, pc}
 8008950:	20001544 	.word	0x20001544

08008954 <_lseek_r>:
 8008954:	b538      	push	{r3, r4, r5, lr}
 8008956:	4604      	mov	r4, r0
 8008958:	4608      	mov	r0, r1
 800895a:	4611      	mov	r1, r2
 800895c:	2200      	movs	r2, #0
 800895e:	4d05      	ldr	r5, [pc, #20]	@ (8008974 <_lseek_r+0x20>)
 8008960:	602a      	str	r2, [r5, #0]
 8008962:	461a      	mov	r2, r3
 8008964:	f7f9 ff81 	bl	800286a <_lseek>
 8008968:	1c43      	adds	r3, r0, #1
 800896a:	d102      	bne.n	8008972 <_lseek_r+0x1e>
 800896c:	682b      	ldr	r3, [r5, #0]
 800896e:	b103      	cbz	r3, 8008972 <_lseek_r+0x1e>
 8008970:	6023      	str	r3, [r4, #0]
 8008972:	bd38      	pop	{r3, r4, r5, pc}
 8008974:	20001544 	.word	0x20001544

08008978 <_read_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4604      	mov	r4, r0
 800897c:	4608      	mov	r0, r1
 800897e:	4611      	mov	r1, r2
 8008980:	2200      	movs	r2, #0
 8008982:	4d05      	ldr	r5, [pc, #20]	@ (8008998 <_read_r+0x20>)
 8008984:	602a      	str	r2, [r5, #0]
 8008986:	461a      	mov	r2, r3
 8008988:	f7f9 ff12 	bl	80027b0 <_read>
 800898c:	1c43      	adds	r3, r0, #1
 800898e:	d102      	bne.n	8008996 <_read_r+0x1e>
 8008990:	682b      	ldr	r3, [r5, #0]
 8008992:	b103      	cbz	r3, 8008996 <_read_r+0x1e>
 8008994:	6023      	str	r3, [r4, #0]
 8008996:	bd38      	pop	{r3, r4, r5, pc}
 8008998:	20001544 	.word	0x20001544

0800899c <_write_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	4604      	mov	r4, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	4611      	mov	r1, r2
 80089a4:	2200      	movs	r2, #0
 80089a6:	4d05      	ldr	r5, [pc, #20]	@ (80089bc <_write_r+0x20>)
 80089a8:	602a      	str	r2, [r5, #0]
 80089aa:	461a      	mov	r2, r3
 80089ac:	f7f9 ff1d 	bl	80027ea <_write>
 80089b0:	1c43      	adds	r3, r0, #1
 80089b2:	d102      	bne.n	80089ba <_write_r+0x1e>
 80089b4:	682b      	ldr	r3, [r5, #0]
 80089b6:	b103      	cbz	r3, 80089ba <_write_r+0x1e>
 80089b8:	6023      	str	r3, [r4, #0]
 80089ba:	bd38      	pop	{r3, r4, r5, pc}
 80089bc:	20001544 	.word	0x20001544

080089c0 <__errno>:
 80089c0:	4b01      	ldr	r3, [pc, #4]	@ (80089c8 <__errno+0x8>)
 80089c2:	6818      	ldr	r0, [r3, #0]
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	2000002c 	.word	0x2000002c

080089cc <__libc_init_array>:
 80089cc:	b570      	push	{r4, r5, r6, lr}
 80089ce:	2600      	movs	r6, #0
 80089d0:	4d0c      	ldr	r5, [pc, #48]	@ (8008a04 <__libc_init_array+0x38>)
 80089d2:	4c0d      	ldr	r4, [pc, #52]	@ (8008a08 <__libc_init_array+0x3c>)
 80089d4:	1b64      	subs	r4, r4, r5
 80089d6:	10a4      	asrs	r4, r4, #2
 80089d8:	42a6      	cmp	r6, r4
 80089da:	d109      	bne.n	80089f0 <__libc_init_array+0x24>
 80089dc:	f001 ffec 	bl	800a9b8 <_init>
 80089e0:	2600      	movs	r6, #0
 80089e2:	4d0a      	ldr	r5, [pc, #40]	@ (8008a0c <__libc_init_array+0x40>)
 80089e4:	4c0a      	ldr	r4, [pc, #40]	@ (8008a10 <__libc_init_array+0x44>)
 80089e6:	1b64      	subs	r4, r4, r5
 80089e8:	10a4      	asrs	r4, r4, #2
 80089ea:	42a6      	cmp	r6, r4
 80089ec:	d105      	bne.n	80089fa <__libc_init_array+0x2e>
 80089ee:	bd70      	pop	{r4, r5, r6, pc}
 80089f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80089f4:	4798      	blx	r3
 80089f6:	3601      	adds	r6, #1
 80089f8:	e7ee      	b.n	80089d8 <__libc_init_array+0xc>
 80089fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80089fe:	4798      	blx	r3
 8008a00:	3601      	adds	r6, #1
 8008a02:	e7f2      	b.n	80089ea <__libc_init_array+0x1e>
 8008a04:	0800b134 	.word	0x0800b134
 8008a08:	0800b134 	.word	0x0800b134
 8008a0c:	0800b134 	.word	0x0800b134
 8008a10:	0800b138 	.word	0x0800b138

08008a14 <__retarget_lock_init_recursive>:
 8008a14:	4770      	bx	lr

08008a16 <__retarget_lock_acquire_recursive>:
 8008a16:	4770      	bx	lr

08008a18 <__retarget_lock_release_recursive>:
 8008a18:	4770      	bx	lr

08008a1a <strcpy>:
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a20:	f803 2b01 	strb.w	r2, [r3], #1
 8008a24:	2a00      	cmp	r2, #0
 8008a26:	d1f9      	bne.n	8008a1c <strcpy+0x2>
 8008a28:	4770      	bx	lr

08008a2a <memchr>:
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	b510      	push	{r4, lr}
 8008a2e:	b2c9      	uxtb	r1, r1
 8008a30:	4402      	add	r2, r0
 8008a32:	4293      	cmp	r3, r2
 8008a34:	4618      	mov	r0, r3
 8008a36:	d101      	bne.n	8008a3c <memchr+0x12>
 8008a38:	2000      	movs	r0, #0
 8008a3a:	e003      	b.n	8008a44 <memchr+0x1a>
 8008a3c:	7804      	ldrb	r4, [r0, #0]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	428c      	cmp	r4, r1
 8008a42:	d1f6      	bne.n	8008a32 <memchr+0x8>
 8008a44:	bd10      	pop	{r4, pc}

08008a46 <memcpy>:
 8008a46:	440a      	add	r2, r1
 8008a48:	4291      	cmp	r1, r2
 8008a4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a4e:	d100      	bne.n	8008a52 <memcpy+0xc>
 8008a50:	4770      	bx	lr
 8008a52:	b510      	push	{r4, lr}
 8008a54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a58:	4291      	cmp	r1, r2
 8008a5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a5e:	d1f9      	bne.n	8008a54 <memcpy+0xe>
 8008a60:	bd10      	pop	{r4, pc}

08008a62 <quorem>:
 8008a62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a66:	6903      	ldr	r3, [r0, #16]
 8008a68:	690c      	ldr	r4, [r1, #16]
 8008a6a:	4607      	mov	r7, r0
 8008a6c:	42a3      	cmp	r3, r4
 8008a6e:	db7e      	blt.n	8008b6e <quorem+0x10c>
 8008a70:	3c01      	subs	r4, #1
 8008a72:	00a3      	lsls	r3, r4, #2
 8008a74:	f100 0514 	add.w	r5, r0, #20
 8008a78:	f101 0814 	add.w	r8, r1, #20
 8008a7c:	9300      	str	r3, [sp, #0]
 8008a7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a82:	9301      	str	r3, [sp, #4]
 8008a84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008a88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	fbb2 f6f3 	udiv	r6, r2, r3
 8008a94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008a98:	d32e      	bcc.n	8008af8 <quorem+0x96>
 8008a9a:	f04f 0a00 	mov.w	sl, #0
 8008a9e:	46c4      	mov	ip, r8
 8008aa0:	46ae      	mov	lr, r5
 8008aa2:	46d3      	mov	fp, sl
 8008aa4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008aa8:	b298      	uxth	r0, r3
 8008aaa:	fb06 a000 	mla	r0, r6, r0, sl
 8008aae:	0c1b      	lsrs	r3, r3, #16
 8008ab0:	0c02      	lsrs	r2, r0, #16
 8008ab2:	fb06 2303 	mla	r3, r6, r3, r2
 8008ab6:	f8de 2000 	ldr.w	r2, [lr]
 8008aba:	b280      	uxth	r0, r0
 8008abc:	b292      	uxth	r2, r2
 8008abe:	1a12      	subs	r2, r2, r0
 8008ac0:	445a      	add	r2, fp
 8008ac2:	f8de 0000 	ldr.w	r0, [lr]
 8008ac6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008ad0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008ad4:	b292      	uxth	r2, r2
 8008ad6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008ada:	45e1      	cmp	r9, ip
 8008adc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008ae0:	f84e 2b04 	str.w	r2, [lr], #4
 8008ae4:	d2de      	bcs.n	8008aa4 <quorem+0x42>
 8008ae6:	9b00      	ldr	r3, [sp, #0]
 8008ae8:	58eb      	ldr	r3, [r5, r3]
 8008aea:	b92b      	cbnz	r3, 8008af8 <quorem+0x96>
 8008aec:	9b01      	ldr	r3, [sp, #4]
 8008aee:	3b04      	subs	r3, #4
 8008af0:	429d      	cmp	r5, r3
 8008af2:	461a      	mov	r2, r3
 8008af4:	d32f      	bcc.n	8008b56 <quorem+0xf4>
 8008af6:	613c      	str	r4, [r7, #16]
 8008af8:	4638      	mov	r0, r7
 8008afa:	f001 f981 	bl	8009e00 <__mcmp>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	db25      	blt.n	8008b4e <quorem+0xec>
 8008b02:	4629      	mov	r1, r5
 8008b04:	2000      	movs	r0, #0
 8008b06:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b0a:	f8d1 c000 	ldr.w	ip, [r1]
 8008b0e:	fa1f fe82 	uxth.w	lr, r2
 8008b12:	fa1f f38c 	uxth.w	r3, ip
 8008b16:	eba3 030e 	sub.w	r3, r3, lr
 8008b1a:	4403      	add	r3, r0
 8008b1c:	0c12      	lsrs	r2, r2, #16
 8008b1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008b22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b2c:	45c1      	cmp	r9, r8
 8008b2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008b32:	f841 3b04 	str.w	r3, [r1], #4
 8008b36:	d2e6      	bcs.n	8008b06 <quorem+0xa4>
 8008b38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b40:	b922      	cbnz	r2, 8008b4c <quorem+0xea>
 8008b42:	3b04      	subs	r3, #4
 8008b44:	429d      	cmp	r5, r3
 8008b46:	461a      	mov	r2, r3
 8008b48:	d30b      	bcc.n	8008b62 <quorem+0x100>
 8008b4a:	613c      	str	r4, [r7, #16]
 8008b4c:	3601      	adds	r6, #1
 8008b4e:	4630      	mov	r0, r6
 8008b50:	b003      	add	sp, #12
 8008b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b56:	6812      	ldr	r2, [r2, #0]
 8008b58:	3b04      	subs	r3, #4
 8008b5a:	2a00      	cmp	r2, #0
 8008b5c:	d1cb      	bne.n	8008af6 <quorem+0x94>
 8008b5e:	3c01      	subs	r4, #1
 8008b60:	e7c6      	b.n	8008af0 <quorem+0x8e>
 8008b62:	6812      	ldr	r2, [r2, #0]
 8008b64:	3b04      	subs	r3, #4
 8008b66:	2a00      	cmp	r2, #0
 8008b68:	d1ef      	bne.n	8008b4a <quorem+0xe8>
 8008b6a:	3c01      	subs	r4, #1
 8008b6c:	e7ea      	b.n	8008b44 <quorem+0xe2>
 8008b6e:	2000      	movs	r0, #0
 8008b70:	e7ee      	b.n	8008b50 <quorem+0xee>
 8008b72:	0000      	movs	r0, r0
 8008b74:	0000      	movs	r0, r0
	...

08008b78 <_dtoa_r>:
 8008b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b7c:	4614      	mov	r4, r2
 8008b7e:	461d      	mov	r5, r3
 8008b80:	69c7      	ldr	r7, [r0, #28]
 8008b82:	b097      	sub	sp, #92	@ 0x5c
 8008b84:	4681      	mov	r9, r0
 8008b86:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008b8a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008b8c:	b97f      	cbnz	r7, 8008bae <_dtoa_r+0x36>
 8008b8e:	2010      	movs	r0, #16
 8008b90:	f000 fe0e 	bl	80097b0 <malloc>
 8008b94:	4602      	mov	r2, r0
 8008b96:	f8c9 001c 	str.w	r0, [r9, #28]
 8008b9a:	b920      	cbnz	r0, 8008ba6 <_dtoa_r+0x2e>
 8008b9c:	21ef      	movs	r1, #239	@ 0xef
 8008b9e:	4bac      	ldr	r3, [pc, #688]	@ (8008e50 <_dtoa_r+0x2d8>)
 8008ba0:	48ac      	ldr	r0, [pc, #688]	@ (8008e54 <_dtoa_r+0x2dc>)
 8008ba2:	f001 fe23 	bl	800a7ec <__assert_func>
 8008ba6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008baa:	6007      	str	r7, [r0, #0]
 8008bac:	60c7      	str	r7, [r0, #12]
 8008bae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008bb2:	6819      	ldr	r1, [r3, #0]
 8008bb4:	b159      	cbz	r1, 8008bce <_dtoa_r+0x56>
 8008bb6:	685a      	ldr	r2, [r3, #4]
 8008bb8:	2301      	movs	r3, #1
 8008bba:	4093      	lsls	r3, r2
 8008bbc:	604a      	str	r2, [r1, #4]
 8008bbe:	608b      	str	r3, [r1, #8]
 8008bc0:	4648      	mov	r0, r9
 8008bc2:	f000 feeb 	bl	800999c <_Bfree>
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	1e2b      	subs	r3, r5, #0
 8008bd0:	bfaf      	iteee	ge
 8008bd2:	2300      	movge	r3, #0
 8008bd4:	2201      	movlt	r2, #1
 8008bd6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008bda:	9307      	strlt	r3, [sp, #28]
 8008bdc:	bfa8      	it	ge
 8008bde:	6033      	strge	r3, [r6, #0]
 8008be0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008be4:	4b9c      	ldr	r3, [pc, #624]	@ (8008e58 <_dtoa_r+0x2e0>)
 8008be6:	bfb8      	it	lt
 8008be8:	6032      	strlt	r2, [r6, #0]
 8008bea:	ea33 0308 	bics.w	r3, r3, r8
 8008bee:	d112      	bne.n	8008c16 <_dtoa_r+0x9e>
 8008bf0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008bf4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008bfc:	4323      	orrs	r3, r4
 8008bfe:	f000 855e 	beq.w	80096be <_dtoa_r+0xb46>
 8008c02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008c04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008e5c <_dtoa_r+0x2e4>
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 8560 	beq.w	80096ce <_dtoa_r+0xb56>
 8008c0e:	f10a 0303 	add.w	r3, sl, #3
 8008c12:	f000 bd5a 	b.w	80096ca <_dtoa_r+0xb52>
 8008c16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c1a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c22:	2200      	movs	r2, #0
 8008c24:	2300      	movs	r3, #0
 8008c26:	f7f7 fec9 	bl	80009bc <__aeabi_dcmpeq>
 8008c2a:	4607      	mov	r7, r0
 8008c2c:	b158      	cbz	r0, 8008c46 <_dtoa_r+0xce>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008c32:	6013      	str	r3, [r2, #0]
 8008c34:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008c36:	b113      	cbz	r3, 8008c3e <_dtoa_r+0xc6>
 8008c38:	4b89      	ldr	r3, [pc, #548]	@ (8008e60 <_dtoa_r+0x2e8>)
 8008c3a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008e64 <_dtoa_r+0x2ec>
 8008c42:	f000 bd44 	b.w	80096ce <_dtoa_r+0xb56>
 8008c46:	ab14      	add	r3, sp, #80	@ 0x50
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	ab15      	add	r3, sp, #84	@ 0x54
 8008c4c:	9300      	str	r3, [sp, #0]
 8008c4e:	4648      	mov	r0, r9
 8008c50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008c54:	f001 f984 	bl	8009f60 <__d2b>
 8008c58:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008c5c:	9003      	str	r0, [sp, #12]
 8008c5e:	2e00      	cmp	r6, #0
 8008c60:	d078      	beq.n	8008d54 <_dtoa_r+0x1dc>
 8008c62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c68:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c70:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008c74:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008c78:	9712      	str	r7, [sp, #72]	@ 0x48
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	4b7a      	ldr	r3, [pc, #488]	@ (8008e68 <_dtoa_r+0x2f0>)
 8008c80:	f7f7 fa7c 	bl	800017c <__aeabi_dsub>
 8008c84:	a36c      	add	r3, pc, #432	@ (adr r3, 8008e38 <_dtoa_r+0x2c0>)
 8008c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8a:	f7f7 fc2f 	bl	80004ec <__aeabi_dmul>
 8008c8e:	a36c      	add	r3, pc, #432	@ (adr r3, 8008e40 <_dtoa_r+0x2c8>)
 8008c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c94:	f7f7 fa74 	bl	8000180 <__adddf3>
 8008c98:	4604      	mov	r4, r0
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	460d      	mov	r5, r1
 8008c9e:	f7f7 fbbb 	bl	8000418 <__aeabi_i2d>
 8008ca2:	a369      	add	r3, pc, #420	@ (adr r3, 8008e48 <_dtoa_r+0x2d0>)
 8008ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca8:	f7f7 fc20 	bl	80004ec <__aeabi_dmul>
 8008cac:	4602      	mov	r2, r0
 8008cae:	460b      	mov	r3, r1
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	f7f7 fa64 	bl	8000180 <__adddf3>
 8008cb8:	4604      	mov	r4, r0
 8008cba:	460d      	mov	r5, r1
 8008cbc:	f7f7 fec6 	bl	8000a4c <__aeabi_d2iz>
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	4607      	mov	r7, r0
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	4620      	mov	r0, r4
 8008cc8:	4629      	mov	r1, r5
 8008cca:	f7f7 fe81 	bl	80009d0 <__aeabi_dcmplt>
 8008cce:	b140      	cbz	r0, 8008ce2 <_dtoa_r+0x16a>
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f7f7 fba1 	bl	8000418 <__aeabi_i2d>
 8008cd6:	4622      	mov	r2, r4
 8008cd8:	462b      	mov	r3, r5
 8008cda:	f7f7 fe6f 	bl	80009bc <__aeabi_dcmpeq>
 8008cde:	b900      	cbnz	r0, 8008ce2 <_dtoa_r+0x16a>
 8008ce0:	3f01      	subs	r7, #1
 8008ce2:	2f16      	cmp	r7, #22
 8008ce4:	d854      	bhi.n	8008d90 <_dtoa_r+0x218>
 8008ce6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cea:	4b60      	ldr	r3, [pc, #384]	@ (8008e6c <_dtoa_r+0x2f4>)
 8008cec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	f7f7 fe6c 	bl	80009d0 <__aeabi_dcmplt>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d04b      	beq.n	8008d94 <_dtoa_r+0x21c>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	3f01      	subs	r7, #1
 8008d00:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d04:	1b9b      	subs	r3, r3, r6
 8008d06:	1e5a      	subs	r2, r3, #1
 8008d08:	bf49      	itett	mi
 8008d0a:	f1c3 0301 	rsbmi	r3, r3, #1
 8008d0e:	2300      	movpl	r3, #0
 8008d10:	9304      	strmi	r3, [sp, #16]
 8008d12:	2300      	movmi	r3, #0
 8008d14:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d16:	bf54      	ite	pl
 8008d18:	9304      	strpl	r3, [sp, #16]
 8008d1a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008d1c:	2f00      	cmp	r7, #0
 8008d1e:	db3b      	blt.n	8008d98 <_dtoa_r+0x220>
 8008d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d22:	970e      	str	r7, [sp, #56]	@ 0x38
 8008d24:	443b      	add	r3, r7
 8008d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d28:	2300      	movs	r3, #0
 8008d2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d2c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008d2e:	2b09      	cmp	r3, #9
 8008d30:	d865      	bhi.n	8008dfe <_dtoa_r+0x286>
 8008d32:	2b05      	cmp	r3, #5
 8008d34:	bfc4      	itt	gt
 8008d36:	3b04      	subgt	r3, #4
 8008d38:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008d3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008d3c:	bfc8      	it	gt
 8008d3e:	2400      	movgt	r4, #0
 8008d40:	f1a3 0302 	sub.w	r3, r3, #2
 8008d44:	bfd8      	it	le
 8008d46:	2401      	movle	r4, #1
 8008d48:	2b03      	cmp	r3, #3
 8008d4a:	d864      	bhi.n	8008e16 <_dtoa_r+0x29e>
 8008d4c:	e8df f003 	tbb	[pc, r3]
 8008d50:	2c385553 	.word	0x2c385553
 8008d54:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008d58:	441e      	add	r6, r3
 8008d5a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008d5e:	2b20      	cmp	r3, #32
 8008d60:	bfc1      	itttt	gt
 8008d62:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008d66:	fa08 f803 	lslgt.w	r8, r8, r3
 8008d6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008d6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008d72:	bfd6      	itet	le
 8008d74:	f1c3 0320 	rsble	r3, r3, #32
 8008d78:	ea48 0003 	orrgt.w	r0, r8, r3
 8008d7c:	fa04 f003 	lslle.w	r0, r4, r3
 8008d80:	f7f7 fb3a 	bl	80003f8 <__aeabi_ui2d>
 8008d84:	2201      	movs	r2, #1
 8008d86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008d8a:	3e01      	subs	r6, #1
 8008d8c:	9212      	str	r2, [sp, #72]	@ 0x48
 8008d8e:	e774      	b.n	8008c7a <_dtoa_r+0x102>
 8008d90:	2301      	movs	r3, #1
 8008d92:	e7b5      	b.n	8008d00 <_dtoa_r+0x188>
 8008d94:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008d96:	e7b4      	b.n	8008d02 <_dtoa_r+0x18a>
 8008d98:	9b04      	ldr	r3, [sp, #16]
 8008d9a:	1bdb      	subs	r3, r3, r7
 8008d9c:	9304      	str	r3, [sp, #16]
 8008d9e:	427b      	negs	r3, r7
 8008da0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008da2:	2300      	movs	r3, #0
 8008da4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008da6:	e7c1      	b.n	8008d2c <_dtoa_r+0x1b4>
 8008da8:	2301      	movs	r3, #1
 8008daa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008dac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008dae:	eb07 0b03 	add.w	fp, r7, r3
 8008db2:	f10b 0301 	add.w	r3, fp, #1
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	9308      	str	r3, [sp, #32]
 8008dba:	bfb8      	it	lt
 8008dbc:	2301      	movlt	r3, #1
 8008dbe:	e006      	b.n	8008dce <_dtoa_r+0x256>
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008dc4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	dd28      	ble.n	8008e1c <_dtoa_r+0x2a4>
 8008dca:	469b      	mov	fp, r3
 8008dcc:	9308      	str	r3, [sp, #32]
 8008dce:	2100      	movs	r1, #0
 8008dd0:	2204      	movs	r2, #4
 8008dd2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008dd6:	f102 0514 	add.w	r5, r2, #20
 8008dda:	429d      	cmp	r5, r3
 8008ddc:	d926      	bls.n	8008e2c <_dtoa_r+0x2b4>
 8008dde:	6041      	str	r1, [r0, #4]
 8008de0:	4648      	mov	r0, r9
 8008de2:	f000 fd9b 	bl	800991c <_Balloc>
 8008de6:	4682      	mov	sl, r0
 8008de8:	2800      	cmp	r0, #0
 8008dea:	d143      	bne.n	8008e74 <_dtoa_r+0x2fc>
 8008dec:	4602      	mov	r2, r0
 8008dee:	f240 11af 	movw	r1, #431	@ 0x1af
 8008df2:	4b1f      	ldr	r3, [pc, #124]	@ (8008e70 <_dtoa_r+0x2f8>)
 8008df4:	e6d4      	b.n	8008ba0 <_dtoa_r+0x28>
 8008df6:	2300      	movs	r3, #0
 8008df8:	e7e3      	b.n	8008dc2 <_dtoa_r+0x24a>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	e7d5      	b.n	8008daa <_dtoa_r+0x232>
 8008dfe:	2401      	movs	r4, #1
 8008e00:	2300      	movs	r3, #0
 8008e02:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e04:	9320      	str	r3, [sp, #128]	@ 0x80
 8008e06:	f04f 3bff 	mov.w	fp, #4294967295
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2312      	movs	r3, #18
 8008e0e:	f8cd b020 	str.w	fp, [sp, #32]
 8008e12:	9221      	str	r2, [sp, #132]	@ 0x84
 8008e14:	e7db      	b.n	8008dce <_dtoa_r+0x256>
 8008e16:	2301      	movs	r3, #1
 8008e18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e1a:	e7f4      	b.n	8008e06 <_dtoa_r+0x28e>
 8008e1c:	f04f 0b01 	mov.w	fp, #1
 8008e20:	465b      	mov	r3, fp
 8008e22:	f8cd b020 	str.w	fp, [sp, #32]
 8008e26:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8008e2a:	e7d0      	b.n	8008dce <_dtoa_r+0x256>
 8008e2c:	3101      	adds	r1, #1
 8008e2e:	0052      	lsls	r2, r2, #1
 8008e30:	e7d1      	b.n	8008dd6 <_dtoa_r+0x25e>
 8008e32:	bf00      	nop
 8008e34:	f3af 8000 	nop.w
 8008e38:	636f4361 	.word	0x636f4361
 8008e3c:	3fd287a7 	.word	0x3fd287a7
 8008e40:	8b60c8b3 	.word	0x8b60c8b3
 8008e44:	3fc68a28 	.word	0x3fc68a28
 8008e48:	509f79fb 	.word	0x509f79fb
 8008e4c:	3fd34413 	.word	0x3fd34413
 8008e50:	0800adfb 	.word	0x0800adfb
 8008e54:	0800ae12 	.word	0x0800ae12
 8008e58:	7ff00000 	.word	0x7ff00000
 8008e5c:	0800adf7 	.word	0x0800adf7
 8008e60:	0800adcb 	.word	0x0800adcb
 8008e64:	0800adca 	.word	0x0800adca
 8008e68:	3ff80000 	.word	0x3ff80000
 8008e6c:	0800af60 	.word	0x0800af60
 8008e70:	0800ae6a 	.word	0x0800ae6a
 8008e74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e78:	6018      	str	r0, [r3, #0]
 8008e7a:	9b08      	ldr	r3, [sp, #32]
 8008e7c:	2b0e      	cmp	r3, #14
 8008e7e:	f200 80a1 	bhi.w	8008fc4 <_dtoa_r+0x44c>
 8008e82:	2c00      	cmp	r4, #0
 8008e84:	f000 809e 	beq.w	8008fc4 <_dtoa_r+0x44c>
 8008e88:	2f00      	cmp	r7, #0
 8008e8a:	dd33      	ble.n	8008ef4 <_dtoa_r+0x37c>
 8008e8c:	4b9c      	ldr	r3, [pc, #624]	@ (8009100 <_dtoa_r+0x588>)
 8008e8e:	f007 020f 	and.w	r2, r7, #15
 8008e92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e96:	05f8      	lsls	r0, r7, #23
 8008e98:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008e9c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8008ea0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008ea4:	d516      	bpl.n	8008ed4 <_dtoa_r+0x35c>
 8008ea6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008eaa:	4b96      	ldr	r3, [pc, #600]	@ (8009104 <_dtoa_r+0x58c>)
 8008eac:	2603      	movs	r6, #3
 8008eae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008eb2:	f7f7 fc45 	bl	8000740 <__aeabi_ddiv>
 8008eb6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008eba:	f004 040f 	and.w	r4, r4, #15
 8008ebe:	4d91      	ldr	r5, [pc, #580]	@ (8009104 <_dtoa_r+0x58c>)
 8008ec0:	b954      	cbnz	r4, 8008ed8 <_dtoa_r+0x360>
 8008ec2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008ec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008eca:	f7f7 fc39 	bl	8000740 <__aeabi_ddiv>
 8008ece:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008ed2:	e028      	b.n	8008f26 <_dtoa_r+0x3ae>
 8008ed4:	2602      	movs	r6, #2
 8008ed6:	e7f2      	b.n	8008ebe <_dtoa_r+0x346>
 8008ed8:	07e1      	lsls	r1, r4, #31
 8008eda:	d508      	bpl.n	8008eee <_dtoa_r+0x376>
 8008edc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008ee0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008ee4:	f7f7 fb02 	bl	80004ec <__aeabi_dmul>
 8008ee8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008eec:	3601      	adds	r6, #1
 8008eee:	1064      	asrs	r4, r4, #1
 8008ef0:	3508      	adds	r5, #8
 8008ef2:	e7e5      	b.n	8008ec0 <_dtoa_r+0x348>
 8008ef4:	f000 80af 	beq.w	8009056 <_dtoa_r+0x4de>
 8008ef8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008efc:	427c      	negs	r4, r7
 8008efe:	4b80      	ldr	r3, [pc, #512]	@ (8009100 <_dtoa_r+0x588>)
 8008f00:	f004 020f 	and.w	r2, r4, #15
 8008f04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0c:	f7f7 faee 	bl	80004ec <__aeabi_dmul>
 8008f10:	2602      	movs	r6, #2
 8008f12:	2300      	movs	r3, #0
 8008f14:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f18:	4d7a      	ldr	r5, [pc, #488]	@ (8009104 <_dtoa_r+0x58c>)
 8008f1a:	1124      	asrs	r4, r4, #4
 8008f1c:	2c00      	cmp	r4, #0
 8008f1e:	f040 808f 	bne.w	8009040 <_dtoa_r+0x4c8>
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1d3      	bne.n	8008ece <_dtoa_r+0x356>
 8008f26:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008f2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	f000 8094 	beq.w	800905a <_dtoa_r+0x4e2>
 8008f32:	2200      	movs	r2, #0
 8008f34:	4620      	mov	r0, r4
 8008f36:	4629      	mov	r1, r5
 8008f38:	4b73      	ldr	r3, [pc, #460]	@ (8009108 <_dtoa_r+0x590>)
 8008f3a:	f7f7 fd49 	bl	80009d0 <__aeabi_dcmplt>
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	f000 808b 	beq.w	800905a <_dtoa_r+0x4e2>
 8008f44:	9b08      	ldr	r3, [sp, #32]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 8087 	beq.w	800905a <_dtoa_r+0x4e2>
 8008f4c:	f1bb 0f00 	cmp.w	fp, #0
 8008f50:	dd34      	ble.n	8008fbc <_dtoa_r+0x444>
 8008f52:	4620      	mov	r0, r4
 8008f54:	2200      	movs	r2, #0
 8008f56:	4629      	mov	r1, r5
 8008f58:	4b6c      	ldr	r3, [pc, #432]	@ (800910c <_dtoa_r+0x594>)
 8008f5a:	f7f7 fac7 	bl	80004ec <__aeabi_dmul>
 8008f5e:	465c      	mov	r4, fp
 8008f60:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f64:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f68:	3601      	adds	r6, #1
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	f7f7 fa54 	bl	8000418 <__aeabi_i2d>
 8008f70:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f74:	f7f7 faba 	bl	80004ec <__aeabi_dmul>
 8008f78:	2200      	movs	r2, #0
 8008f7a:	4b65      	ldr	r3, [pc, #404]	@ (8009110 <_dtoa_r+0x598>)
 8008f7c:	f7f7 f900 	bl	8000180 <__adddf3>
 8008f80:	4605      	mov	r5, r0
 8008f82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008f86:	2c00      	cmp	r4, #0
 8008f88:	d16a      	bne.n	8009060 <_dtoa_r+0x4e8>
 8008f8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	4b60      	ldr	r3, [pc, #384]	@ (8009114 <_dtoa_r+0x59c>)
 8008f92:	f7f7 f8f3 	bl	800017c <__aeabi_dsub>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f9e:	462a      	mov	r2, r5
 8008fa0:	4633      	mov	r3, r6
 8008fa2:	f7f7 fd33 	bl	8000a0c <__aeabi_dcmpgt>
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f040 8298 	bne.w	80094dc <_dtoa_r+0x964>
 8008fac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fb0:	462a      	mov	r2, r5
 8008fb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008fb6:	f7f7 fd0b 	bl	80009d0 <__aeabi_dcmplt>
 8008fba:	bb38      	cbnz	r0, 800900c <_dtoa_r+0x494>
 8008fbc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008fc0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008fc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f2c0 8157 	blt.w	800927a <_dtoa_r+0x702>
 8008fcc:	2f0e      	cmp	r7, #14
 8008fce:	f300 8154 	bgt.w	800927a <_dtoa_r+0x702>
 8008fd2:	4b4b      	ldr	r3, [pc, #300]	@ (8009100 <_dtoa_r+0x588>)
 8008fd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008fd8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008fdc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008fe0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	f280 80e5 	bge.w	80091b2 <_dtoa_r+0x63a>
 8008fe8:	9b08      	ldr	r3, [sp, #32]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	f300 80e1 	bgt.w	80091b2 <_dtoa_r+0x63a>
 8008ff0:	d10c      	bne.n	800900c <_dtoa_r+0x494>
 8008ff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	4b46      	ldr	r3, [pc, #280]	@ (8009114 <_dtoa_r+0x59c>)
 8008ffa:	f7f7 fa77 	bl	80004ec <__aeabi_dmul>
 8008ffe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009002:	f7f7 fcf9 	bl	80009f8 <__aeabi_dcmpge>
 8009006:	2800      	cmp	r0, #0
 8009008:	f000 8266 	beq.w	80094d8 <_dtoa_r+0x960>
 800900c:	2400      	movs	r4, #0
 800900e:	4625      	mov	r5, r4
 8009010:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009012:	4656      	mov	r6, sl
 8009014:	ea6f 0803 	mvn.w	r8, r3
 8009018:	2700      	movs	r7, #0
 800901a:	4621      	mov	r1, r4
 800901c:	4648      	mov	r0, r9
 800901e:	f000 fcbd 	bl	800999c <_Bfree>
 8009022:	2d00      	cmp	r5, #0
 8009024:	f000 80bd 	beq.w	80091a2 <_dtoa_r+0x62a>
 8009028:	b12f      	cbz	r7, 8009036 <_dtoa_r+0x4be>
 800902a:	42af      	cmp	r7, r5
 800902c:	d003      	beq.n	8009036 <_dtoa_r+0x4be>
 800902e:	4639      	mov	r1, r7
 8009030:	4648      	mov	r0, r9
 8009032:	f000 fcb3 	bl	800999c <_Bfree>
 8009036:	4629      	mov	r1, r5
 8009038:	4648      	mov	r0, r9
 800903a:	f000 fcaf 	bl	800999c <_Bfree>
 800903e:	e0b0      	b.n	80091a2 <_dtoa_r+0x62a>
 8009040:	07e2      	lsls	r2, r4, #31
 8009042:	d505      	bpl.n	8009050 <_dtoa_r+0x4d8>
 8009044:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009048:	f7f7 fa50 	bl	80004ec <__aeabi_dmul>
 800904c:	2301      	movs	r3, #1
 800904e:	3601      	adds	r6, #1
 8009050:	1064      	asrs	r4, r4, #1
 8009052:	3508      	adds	r5, #8
 8009054:	e762      	b.n	8008f1c <_dtoa_r+0x3a4>
 8009056:	2602      	movs	r6, #2
 8009058:	e765      	b.n	8008f26 <_dtoa_r+0x3ae>
 800905a:	46b8      	mov	r8, r7
 800905c:	9c08      	ldr	r4, [sp, #32]
 800905e:	e784      	b.n	8008f6a <_dtoa_r+0x3f2>
 8009060:	4b27      	ldr	r3, [pc, #156]	@ (8009100 <_dtoa_r+0x588>)
 8009062:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009064:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009068:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800906c:	4454      	add	r4, sl
 800906e:	2900      	cmp	r1, #0
 8009070:	d054      	beq.n	800911c <_dtoa_r+0x5a4>
 8009072:	2000      	movs	r0, #0
 8009074:	4928      	ldr	r1, [pc, #160]	@ (8009118 <_dtoa_r+0x5a0>)
 8009076:	f7f7 fb63 	bl	8000740 <__aeabi_ddiv>
 800907a:	4633      	mov	r3, r6
 800907c:	462a      	mov	r2, r5
 800907e:	f7f7 f87d 	bl	800017c <__aeabi_dsub>
 8009082:	4656      	mov	r6, sl
 8009084:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009088:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800908c:	f7f7 fcde 	bl	8000a4c <__aeabi_d2iz>
 8009090:	4605      	mov	r5, r0
 8009092:	f7f7 f9c1 	bl	8000418 <__aeabi_i2d>
 8009096:	4602      	mov	r2, r0
 8009098:	460b      	mov	r3, r1
 800909a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800909e:	f7f7 f86d 	bl	800017c <__aeabi_dsub>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	3530      	adds	r5, #48	@ 0x30
 80090a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80090ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80090b0:	f806 5b01 	strb.w	r5, [r6], #1
 80090b4:	f7f7 fc8c 	bl	80009d0 <__aeabi_dcmplt>
 80090b8:	2800      	cmp	r0, #0
 80090ba:	d172      	bne.n	80091a2 <_dtoa_r+0x62a>
 80090bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090c0:	2000      	movs	r0, #0
 80090c2:	4911      	ldr	r1, [pc, #68]	@ (8009108 <_dtoa_r+0x590>)
 80090c4:	f7f7 f85a 	bl	800017c <__aeabi_dsub>
 80090c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80090cc:	f7f7 fc80 	bl	80009d0 <__aeabi_dcmplt>
 80090d0:	2800      	cmp	r0, #0
 80090d2:	f040 80b4 	bne.w	800923e <_dtoa_r+0x6c6>
 80090d6:	42a6      	cmp	r6, r4
 80090d8:	f43f af70 	beq.w	8008fbc <_dtoa_r+0x444>
 80090dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80090e0:	2200      	movs	r2, #0
 80090e2:	4b0a      	ldr	r3, [pc, #40]	@ (800910c <_dtoa_r+0x594>)
 80090e4:	f7f7 fa02 	bl	80004ec <__aeabi_dmul>
 80090e8:	2200      	movs	r2, #0
 80090ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80090ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090f2:	4b06      	ldr	r3, [pc, #24]	@ (800910c <_dtoa_r+0x594>)
 80090f4:	f7f7 f9fa 	bl	80004ec <__aeabi_dmul>
 80090f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090fc:	e7c4      	b.n	8009088 <_dtoa_r+0x510>
 80090fe:	bf00      	nop
 8009100:	0800af60 	.word	0x0800af60
 8009104:	0800af38 	.word	0x0800af38
 8009108:	3ff00000 	.word	0x3ff00000
 800910c:	40240000 	.word	0x40240000
 8009110:	401c0000 	.word	0x401c0000
 8009114:	40140000 	.word	0x40140000
 8009118:	3fe00000 	.word	0x3fe00000
 800911c:	4631      	mov	r1, r6
 800911e:	4628      	mov	r0, r5
 8009120:	f7f7 f9e4 	bl	80004ec <__aeabi_dmul>
 8009124:	4656      	mov	r6, sl
 8009126:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800912a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800912c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009130:	f7f7 fc8c 	bl	8000a4c <__aeabi_d2iz>
 8009134:	4605      	mov	r5, r0
 8009136:	f7f7 f96f 	bl	8000418 <__aeabi_i2d>
 800913a:	4602      	mov	r2, r0
 800913c:	460b      	mov	r3, r1
 800913e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009142:	f7f7 f81b 	bl	800017c <__aeabi_dsub>
 8009146:	4602      	mov	r2, r0
 8009148:	460b      	mov	r3, r1
 800914a:	3530      	adds	r5, #48	@ 0x30
 800914c:	f806 5b01 	strb.w	r5, [r6], #1
 8009150:	42a6      	cmp	r6, r4
 8009152:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009156:	f04f 0200 	mov.w	r2, #0
 800915a:	d124      	bne.n	80091a6 <_dtoa_r+0x62e>
 800915c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009160:	4bae      	ldr	r3, [pc, #696]	@ (800941c <_dtoa_r+0x8a4>)
 8009162:	f7f7 f80d 	bl	8000180 <__adddf3>
 8009166:	4602      	mov	r2, r0
 8009168:	460b      	mov	r3, r1
 800916a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800916e:	f7f7 fc4d 	bl	8000a0c <__aeabi_dcmpgt>
 8009172:	2800      	cmp	r0, #0
 8009174:	d163      	bne.n	800923e <_dtoa_r+0x6c6>
 8009176:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800917a:	2000      	movs	r0, #0
 800917c:	49a7      	ldr	r1, [pc, #668]	@ (800941c <_dtoa_r+0x8a4>)
 800917e:	f7f6 fffd 	bl	800017c <__aeabi_dsub>
 8009182:	4602      	mov	r2, r0
 8009184:	460b      	mov	r3, r1
 8009186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800918a:	f7f7 fc21 	bl	80009d0 <__aeabi_dcmplt>
 800918e:	2800      	cmp	r0, #0
 8009190:	f43f af14 	beq.w	8008fbc <_dtoa_r+0x444>
 8009194:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009196:	1e73      	subs	r3, r6, #1
 8009198:	9313      	str	r3, [sp, #76]	@ 0x4c
 800919a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800919e:	2b30      	cmp	r3, #48	@ 0x30
 80091a0:	d0f8      	beq.n	8009194 <_dtoa_r+0x61c>
 80091a2:	4647      	mov	r7, r8
 80091a4:	e03b      	b.n	800921e <_dtoa_r+0x6a6>
 80091a6:	4b9e      	ldr	r3, [pc, #632]	@ (8009420 <_dtoa_r+0x8a8>)
 80091a8:	f7f7 f9a0 	bl	80004ec <__aeabi_dmul>
 80091ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80091b0:	e7bc      	b.n	800912c <_dtoa_r+0x5b4>
 80091b2:	4656      	mov	r6, sl
 80091b4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80091b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091bc:	4620      	mov	r0, r4
 80091be:	4629      	mov	r1, r5
 80091c0:	f7f7 fabe 	bl	8000740 <__aeabi_ddiv>
 80091c4:	f7f7 fc42 	bl	8000a4c <__aeabi_d2iz>
 80091c8:	4680      	mov	r8, r0
 80091ca:	f7f7 f925 	bl	8000418 <__aeabi_i2d>
 80091ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091d2:	f7f7 f98b 	bl	80004ec <__aeabi_dmul>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	4620      	mov	r0, r4
 80091dc:	4629      	mov	r1, r5
 80091de:	f7f6 ffcd 	bl	800017c <__aeabi_dsub>
 80091e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80091e6:	9d08      	ldr	r5, [sp, #32]
 80091e8:	f806 4b01 	strb.w	r4, [r6], #1
 80091ec:	eba6 040a 	sub.w	r4, r6, sl
 80091f0:	42a5      	cmp	r5, r4
 80091f2:	4602      	mov	r2, r0
 80091f4:	460b      	mov	r3, r1
 80091f6:	d133      	bne.n	8009260 <_dtoa_r+0x6e8>
 80091f8:	f7f6 ffc2 	bl	8000180 <__adddf3>
 80091fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009200:	4604      	mov	r4, r0
 8009202:	460d      	mov	r5, r1
 8009204:	f7f7 fc02 	bl	8000a0c <__aeabi_dcmpgt>
 8009208:	b9c0      	cbnz	r0, 800923c <_dtoa_r+0x6c4>
 800920a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800920e:	4620      	mov	r0, r4
 8009210:	4629      	mov	r1, r5
 8009212:	f7f7 fbd3 	bl	80009bc <__aeabi_dcmpeq>
 8009216:	b110      	cbz	r0, 800921e <_dtoa_r+0x6a6>
 8009218:	f018 0f01 	tst.w	r8, #1
 800921c:	d10e      	bne.n	800923c <_dtoa_r+0x6c4>
 800921e:	4648      	mov	r0, r9
 8009220:	9903      	ldr	r1, [sp, #12]
 8009222:	f000 fbbb 	bl	800999c <_Bfree>
 8009226:	2300      	movs	r3, #0
 8009228:	7033      	strb	r3, [r6, #0]
 800922a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800922c:	3701      	adds	r7, #1
 800922e:	601f      	str	r7, [r3, #0]
 8009230:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009232:	2b00      	cmp	r3, #0
 8009234:	f000 824b 	beq.w	80096ce <_dtoa_r+0xb56>
 8009238:	601e      	str	r6, [r3, #0]
 800923a:	e248      	b.n	80096ce <_dtoa_r+0xb56>
 800923c:	46b8      	mov	r8, r7
 800923e:	4633      	mov	r3, r6
 8009240:	461e      	mov	r6, r3
 8009242:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009246:	2a39      	cmp	r2, #57	@ 0x39
 8009248:	d106      	bne.n	8009258 <_dtoa_r+0x6e0>
 800924a:	459a      	cmp	sl, r3
 800924c:	d1f8      	bne.n	8009240 <_dtoa_r+0x6c8>
 800924e:	2230      	movs	r2, #48	@ 0x30
 8009250:	f108 0801 	add.w	r8, r8, #1
 8009254:	f88a 2000 	strb.w	r2, [sl]
 8009258:	781a      	ldrb	r2, [r3, #0]
 800925a:	3201      	adds	r2, #1
 800925c:	701a      	strb	r2, [r3, #0]
 800925e:	e7a0      	b.n	80091a2 <_dtoa_r+0x62a>
 8009260:	2200      	movs	r2, #0
 8009262:	4b6f      	ldr	r3, [pc, #444]	@ (8009420 <_dtoa_r+0x8a8>)
 8009264:	f7f7 f942 	bl	80004ec <__aeabi_dmul>
 8009268:	2200      	movs	r2, #0
 800926a:	2300      	movs	r3, #0
 800926c:	4604      	mov	r4, r0
 800926e:	460d      	mov	r5, r1
 8009270:	f7f7 fba4 	bl	80009bc <__aeabi_dcmpeq>
 8009274:	2800      	cmp	r0, #0
 8009276:	d09f      	beq.n	80091b8 <_dtoa_r+0x640>
 8009278:	e7d1      	b.n	800921e <_dtoa_r+0x6a6>
 800927a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800927c:	2a00      	cmp	r2, #0
 800927e:	f000 80ea 	beq.w	8009456 <_dtoa_r+0x8de>
 8009282:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009284:	2a01      	cmp	r2, #1
 8009286:	f300 80cd 	bgt.w	8009424 <_dtoa_r+0x8ac>
 800928a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800928c:	2a00      	cmp	r2, #0
 800928e:	f000 80c1 	beq.w	8009414 <_dtoa_r+0x89c>
 8009292:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009296:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009298:	9e04      	ldr	r6, [sp, #16]
 800929a:	9a04      	ldr	r2, [sp, #16]
 800929c:	2101      	movs	r1, #1
 800929e:	441a      	add	r2, r3
 80092a0:	9204      	str	r2, [sp, #16]
 80092a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092a4:	4648      	mov	r0, r9
 80092a6:	441a      	add	r2, r3
 80092a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80092aa:	f000 fc2b 	bl	8009b04 <__i2b>
 80092ae:	4605      	mov	r5, r0
 80092b0:	b166      	cbz	r6, 80092cc <_dtoa_r+0x754>
 80092b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	dd09      	ble.n	80092cc <_dtoa_r+0x754>
 80092b8:	42b3      	cmp	r3, r6
 80092ba:	bfa8      	it	ge
 80092bc:	4633      	movge	r3, r6
 80092be:	9a04      	ldr	r2, [sp, #16]
 80092c0:	1af6      	subs	r6, r6, r3
 80092c2:	1ad2      	subs	r2, r2, r3
 80092c4:	9204      	str	r2, [sp, #16]
 80092c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80092cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ce:	b30b      	cbz	r3, 8009314 <_dtoa_r+0x79c>
 80092d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f000 80c6 	beq.w	8009464 <_dtoa_r+0x8ec>
 80092d8:	2c00      	cmp	r4, #0
 80092da:	f000 80c0 	beq.w	800945e <_dtoa_r+0x8e6>
 80092de:	4629      	mov	r1, r5
 80092e0:	4622      	mov	r2, r4
 80092e2:	4648      	mov	r0, r9
 80092e4:	f000 fcc6 	bl	8009c74 <__pow5mult>
 80092e8:	9a03      	ldr	r2, [sp, #12]
 80092ea:	4601      	mov	r1, r0
 80092ec:	4605      	mov	r5, r0
 80092ee:	4648      	mov	r0, r9
 80092f0:	f000 fc1e 	bl	8009b30 <__multiply>
 80092f4:	9903      	ldr	r1, [sp, #12]
 80092f6:	4680      	mov	r8, r0
 80092f8:	4648      	mov	r0, r9
 80092fa:	f000 fb4f 	bl	800999c <_Bfree>
 80092fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009300:	1b1b      	subs	r3, r3, r4
 8009302:	930a      	str	r3, [sp, #40]	@ 0x28
 8009304:	f000 80b1 	beq.w	800946a <_dtoa_r+0x8f2>
 8009308:	4641      	mov	r1, r8
 800930a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800930c:	4648      	mov	r0, r9
 800930e:	f000 fcb1 	bl	8009c74 <__pow5mult>
 8009312:	9003      	str	r0, [sp, #12]
 8009314:	2101      	movs	r1, #1
 8009316:	4648      	mov	r0, r9
 8009318:	f000 fbf4 	bl	8009b04 <__i2b>
 800931c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800931e:	4604      	mov	r4, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 81d8 	beq.w	80096d6 <_dtoa_r+0xb5e>
 8009326:	461a      	mov	r2, r3
 8009328:	4601      	mov	r1, r0
 800932a:	4648      	mov	r0, r9
 800932c:	f000 fca2 	bl	8009c74 <__pow5mult>
 8009330:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009332:	4604      	mov	r4, r0
 8009334:	2b01      	cmp	r3, #1
 8009336:	f300 809f 	bgt.w	8009478 <_dtoa_r+0x900>
 800933a:	9b06      	ldr	r3, [sp, #24]
 800933c:	2b00      	cmp	r3, #0
 800933e:	f040 8097 	bne.w	8009470 <_dtoa_r+0x8f8>
 8009342:	9b07      	ldr	r3, [sp, #28]
 8009344:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009348:	2b00      	cmp	r3, #0
 800934a:	f040 8093 	bne.w	8009474 <_dtoa_r+0x8fc>
 800934e:	9b07      	ldr	r3, [sp, #28]
 8009350:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009354:	0d1b      	lsrs	r3, r3, #20
 8009356:	051b      	lsls	r3, r3, #20
 8009358:	b133      	cbz	r3, 8009368 <_dtoa_r+0x7f0>
 800935a:	9b04      	ldr	r3, [sp, #16]
 800935c:	3301      	adds	r3, #1
 800935e:	9304      	str	r3, [sp, #16]
 8009360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009362:	3301      	adds	r3, #1
 8009364:	9309      	str	r3, [sp, #36]	@ 0x24
 8009366:	2301      	movs	r3, #1
 8009368:	930a      	str	r3, [sp, #40]	@ 0x28
 800936a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800936c:	2b00      	cmp	r3, #0
 800936e:	f000 81b8 	beq.w	80096e2 <_dtoa_r+0xb6a>
 8009372:	6923      	ldr	r3, [r4, #16]
 8009374:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009378:	6918      	ldr	r0, [r3, #16]
 800937a:	f000 fb77 	bl	8009a6c <__hi0bits>
 800937e:	f1c0 0020 	rsb	r0, r0, #32
 8009382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009384:	4418      	add	r0, r3
 8009386:	f010 001f 	ands.w	r0, r0, #31
 800938a:	f000 8082 	beq.w	8009492 <_dtoa_r+0x91a>
 800938e:	f1c0 0320 	rsb	r3, r0, #32
 8009392:	2b04      	cmp	r3, #4
 8009394:	dd73      	ble.n	800947e <_dtoa_r+0x906>
 8009396:	9b04      	ldr	r3, [sp, #16]
 8009398:	f1c0 001c 	rsb	r0, r0, #28
 800939c:	4403      	add	r3, r0
 800939e:	9304      	str	r3, [sp, #16]
 80093a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a2:	4406      	add	r6, r0
 80093a4:	4403      	add	r3, r0
 80093a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80093a8:	9b04      	ldr	r3, [sp, #16]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	dd05      	ble.n	80093ba <_dtoa_r+0x842>
 80093ae:	461a      	mov	r2, r3
 80093b0:	4648      	mov	r0, r9
 80093b2:	9903      	ldr	r1, [sp, #12]
 80093b4:	f000 fcb8 	bl	8009d28 <__lshift>
 80093b8:	9003      	str	r0, [sp, #12]
 80093ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093bc:	2b00      	cmp	r3, #0
 80093be:	dd05      	ble.n	80093cc <_dtoa_r+0x854>
 80093c0:	4621      	mov	r1, r4
 80093c2:	461a      	mov	r2, r3
 80093c4:	4648      	mov	r0, r9
 80093c6:	f000 fcaf 	bl	8009d28 <__lshift>
 80093ca:	4604      	mov	r4, r0
 80093cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d061      	beq.n	8009496 <_dtoa_r+0x91e>
 80093d2:	4621      	mov	r1, r4
 80093d4:	9803      	ldr	r0, [sp, #12]
 80093d6:	f000 fd13 	bl	8009e00 <__mcmp>
 80093da:	2800      	cmp	r0, #0
 80093dc:	da5b      	bge.n	8009496 <_dtoa_r+0x91e>
 80093de:	2300      	movs	r3, #0
 80093e0:	220a      	movs	r2, #10
 80093e2:	4648      	mov	r0, r9
 80093e4:	9903      	ldr	r1, [sp, #12]
 80093e6:	f000 fafb 	bl	80099e0 <__multadd>
 80093ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80093f0:	9003      	str	r0, [sp, #12]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f000 8177 	beq.w	80096e6 <_dtoa_r+0xb6e>
 80093f8:	4629      	mov	r1, r5
 80093fa:	2300      	movs	r3, #0
 80093fc:	220a      	movs	r2, #10
 80093fe:	4648      	mov	r0, r9
 8009400:	f000 faee 	bl	80099e0 <__multadd>
 8009404:	f1bb 0f00 	cmp.w	fp, #0
 8009408:	4605      	mov	r5, r0
 800940a:	dc6f      	bgt.n	80094ec <_dtoa_r+0x974>
 800940c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800940e:	2b02      	cmp	r3, #2
 8009410:	dc49      	bgt.n	80094a6 <_dtoa_r+0x92e>
 8009412:	e06b      	b.n	80094ec <_dtoa_r+0x974>
 8009414:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009416:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800941a:	e73c      	b.n	8009296 <_dtoa_r+0x71e>
 800941c:	3fe00000 	.word	0x3fe00000
 8009420:	40240000 	.word	0x40240000
 8009424:	9b08      	ldr	r3, [sp, #32]
 8009426:	1e5c      	subs	r4, r3, #1
 8009428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800942a:	42a3      	cmp	r3, r4
 800942c:	db09      	blt.n	8009442 <_dtoa_r+0x8ca>
 800942e:	1b1c      	subs	r4, r3, r4
 8009430:	9b08      	ldr	r3, [sp, #32]
 8009432:	2b00      	cmp	r3, #0
 8009434:	f6bf af30 	bge.w	8009298 <_dtoa_r+0x720>
 8009438:	9b04      	ldr	r3, [sp, #16]
 800943a:	9a08      	ldr	r2, [sp, #32]
 800943c:	1a9e      	subs	r6, r3, r2
 800943e:	2300      	movs	r3, #0
 8009440:	e72b      	b.n	800929a <_dtoa_r+0x722>
 8009442:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009444:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009446:	1ae3      	subs	r3, r4, r3
 8009448:	441a      	add	r2, r3
 800944a:	940a      	str	r4, [sp, #40]	@ 0x28
 800944c:	9e04      	ldr	r6, [sp, #16]
 800944e:	2400      	movs	r4, #0
 8009450:	9b08      	ldr	r3, [sp, #32]
 8009452:	920e      	str	r2, [sp, #56]	@ 0x38
 8009454:	e721      	b.n	800929a <_dtoa_r+0x722>
 8009456:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009458:	9e04      	ldr	r6, [sp, #16]
 800945a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800945c:	e728      	b.n	80092b0 <_dtoa_r+0x738>
 800945e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009462:	e751      	b.n	8009308 <_dtoa_r+0x790>
 8009464:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009466:	9903      	ldr	r1, [sp, #12]
 8009468:	e750      	b.n	800930c <_dtoa_r+0x794>
 800946a:	f8cd 800c 	str.w	r8, [sp, #12]
 800946e:	e751      	b.n	8009314 <_dtoa_r+0x79c>
 8009470:	2300      	movs	r3, #0
 8009472:	e779      	b.n	8009368 <_dtoa_r+0x7f0>
 8009474:	9b06      	ldr	r3, [sp, #24]
 8009476:	e777      	b.n	8009368 <_dtoa_r+0x7f0>
 8009478:	2300      	movs	r3, #0
 800947a:	930a      	str	r3, [sp, #40]	@ 0x28
 800947c:	e779      	b.n	8009372 <_dtoa_r+0x7fa>
 800947e:	d093      	beq.n	80093a8 <_dtoa_r+0x830>
 8009480:	9a04      	ldr	r2, [sp, #16]
 8009482:	331c      	adds	r3, #28
 8009484:	441a      	add	r2, r3
 8009486:	9204      	str	r2, [sp, #16]
 8009488:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800948a:	441e      	add	r6, r3
 800948c:	441a      	add	r2, r3
 800948e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009490:	e78a      	b.n	80093a8 <_dtoa_r+0x830>
 8009492:	4603      	mov	r3, r0
 8009494:	e7f4      	b.n	8009480 <_dtoa_r+0x908>
 8009496:	9b08      	ldr	r3, [sp, #32]
 8009498:	46b8      	mov	r8, r7
 800949a:	2b00      	cmp	r3, #0
 800949c:	dc20      	bgt.n	80094e0 <_dtoa_r+0x968>
 800949e:	469b      	mov	fp, r3
 80094a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	dd1e      	ble.n	80094e4 <_dtoa_r+0x96c>
 80094a6:	f1bb 0f00 	cmp.w	fp, #0
 80094aa:	f47f adb1 	bne.w	8009010 <_dtoa_r+0x498>
 80094ae:	4621      	mov	r1, r4
 80094b0:	465b      	mov	r3, fp
 80094b2:	2205      	movs	r2, #5
 80094b4:	4648      	mov	r0, r9
 80094b6:	f000 fa93 	bl	80099e0 <__multadd>
 80094ba:	4601      	mov	r1, r0
 80094bc:	4604      	mov	r4, r0
 80094be:	9803      	ldr	r0, [sp, #12]
 80094c0:	f000 fc9e 	bl	8009e00 <__mcmp>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	f77f ada3 	ble.w	8009010 <_dtoa_r+0x498>
 80094ca:	4656      	mov	r6, sl
 80094cc:	2331      	movs	r3, #49	@ 0x31
 80094ce:	f108 0801 	add.w	r8, r8, #1
 80094d2:	f806 3b01 	strb.w	r3, [r6], #1
 80094d6:	e59f      	b.n	8009018 <_dtoa_r+0x4a0>
 80094d8:	46b8      	mov	r8, r7
 80094da:	9c08      	ldr	r4, [sp, #32]
 80094dc:	4625      	mov	r5, r4
 80094de:	e7f4      	b.n	80094ca <_dtoa_r+0x952>
 80094e0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80094e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 8101 	beq.w	80096ee <_dtoa_r+0xb76>
 80094ec:	2e00      	cmp	r6, #0
 80094ee:	dd05      	ble.n	80094fc <_dtoa_r+0x984>
 80094f0:	4629      	mov	r1, r5
 80094f2:	4632      	mov	r2, r6
 80094f4:	4648      	mov	r0, r9
 80094f6:	f000 fc17 	bl	8009d28 <__lshift>
 80094fa:	4605      	mov	r5, r0
 80094fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d05c      	beq.n	80095bc <_dtoa_r+0xa44>
 8009502:	4648      	mov	r0, r9
 8009504:	6869      	ldr	r1, [r5, #4]
 8009506:	f000 fa09 	bl	800991c <_Balloc>
 800950a:	4606      	mov	r6, r0
 800950c:	b928      	cbnz	r0, 800951a <_dtoa_r+0x9a2>
 800950e:	4602      	mov	r2, r0
 8009510:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009514:	4b80      	ldr	r3, [pc, #512]	@ (8009718 <_dtoa_r+0xba0>)
 8009516:	f7ff bb43 	b.w	8008ba0 <_dtoa_r+0x28>
 800951a:	692a      	ldr	r2, [r5, #16]
 800951c:	f105 010c 	add.w	r1, r5, #12
 8009520:	3202      	adds	r2, #2
 8009522:	0092      	lsls	r2, r2, #2
 8009524:	300c      	adds	r0, #12
 8009526:	f7ff fa8e 	bl	8008a46 <memcpy>
 800952a:	2201      	movs	r2, #1
 800952c:	4631      	mov	r1, r6
 800952e:	4648      	mov	r0, r9
 8009530:	f000 fbfa 	bl	8009d28 <__lshift>
 8009534:	462f      	mov	r7, r5
 8009536:	4605      	mov	r5, r0
 8009538:	f10a 0301 	add.w	r3, sl, #1
 800953c:	9304      	str	r3, [sp, #16]
 800953e:	eb0a 030b 	add.w	r3, sl, fp
 8009542:	930a      	str	r3, [sp, #40]	@ 0x28
 8009544:	9b06      	ldr	r3, [sp, #24]
 8009546:	f003 0301 	and.w	r3, r3, #1
 800954a:	9309      	str	r3, [sp, #36]	@ 0x24
 800954c:	9b04      	ldr	r3, [sp, #16]
 800954e:	4621      	mov	r1, r4
 8009550:	9803      	ldr	r0, [sp, #12]
 8009552:	f103 3bff 	add.w	fp, r3, #4294967295
 8009556:	f7ff fa84 	bl	8008a62 <quorem>
 800955a:	4603      	mov	r3, r0
 800955c:	4639      	mov	r1, r7
 800955e:	3330      	adds	r3, #48	@ 0x30
 8009560:	9006      	str	r0, [sp, #24]
 8009562:	9803      	ldr	r0, [sp, #12]
 8009564:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009566:	f000 fc4b 	bl	8009e00 <__mcmp>
 800956a:	462a      	mov	r2, r5
 800956c:	9008      	str	r0, [sp, #32]
 800956e:	4621      	mov	r1, r4
 8009570:	4648      	mov	r0, r9
 8009572:	f000 fc61 	bl	8009e38 <__mdiff>
 8009576:	68c2      	ldr	r2, [r0, #12]
 8009578:	4606      	mov	r6, r0
 800957a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800957c:	bb02      	cbnz	r2, 80095c0 <_dtoa_r+0xa48>
 800957e:	4601      	mov	r1, r0
 8009580:	9803      	ldr	r0, [sp, #12]
 8009582:	f000 fc3d 	bl	8009e00 <__mcmp>
 8009586:	4602      	mov	r2, r0
 8009588:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800958a:	4631      	mov	r1, r6
 800958c:	4648      	mov	r0, r9
 800958e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8009592:	f000 fa03 	bl	800999c <_Bfree>
 8009596:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009598:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800959a:	9e04      	ldr	r6, [sp, #16]
 800959c:	ea42 0103 	orr.w	r1, r2, r3
 80095a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a2:	4319      	orrs	r1, r3
 80095a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095a6:	d10d      	bne.n	80095c4 <_dtoa_r+0xa4c>
 80095a8:	2b39      	cmp	r3, #57	@ 0x39
 80095aa:	d027      	beq.n	80095fc <_dtoa_r+0xa84>
 80095ac:	9a08      	ldr	r2, [sp, #32]
 80095ae:	2a00      	cmp	r2, #0
 80095b0:	dd01      	ble.n	80095b6 <_dtoa_r+0xa3e>
 80095b2:	9b06      	ldr	r3, [sp, #24]
 80095b4:	3331      	adds	r3, #49	@ 0x31
 80095b6:	f88b 3000 	strb.w	r3, [fp]
 80095ba:	e52e      	b.n	800901a <_dtoa_r+0x4a2>
 80095bc:	4628      	mov	r0, r5
 80095be:	e7b9      	b.n	8009534 <_dtoa_r+0x9bc>
 80095c0:	2201      	movs	r2, #1
 80095c2:	e7e2      	b.n	800958a <_dtoa_r+0xa12>
 80095c4:	9908      	ldr	r1, [sp, #32]
 80095c6:	2900      	cmp	r1, #0
 80095c8:	db04      	blt.n	80095d4 <_dtoa_r+0xa5c>
 80095ca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80095cc:	4301      	orrs	r1, r0
 80095ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095d0:	4301      	orrs	r1, r0
 80095d2:	d120      	bne.n	8009616 <_dtoa_r+0xa9e>
 80095d4:	2a00      	cmp	r2, #0
 80095d6:	ddee      	ble.n	80095b6 <_dtoa_r+0xa3e>
 80095d8:	2201      	movs	r2, #1
 80095da:	9903      	ldr	r1, [sp, #12]
 80095dc:	4648      	mov	r0, r9
 80095de:	9304      	str	r3, [sp, #16]
 80095e0:	f000 fba2 	bl	8009d28 <__lshift>
 80095e4:	4621      	mov	r1, r4
 80095e6:	9003      	str	r0, [sp, #12]
 80095e8:	f000 fc0a 	bl	8009e00 <__mcmp>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	9b04      	ldr	r3, [sp, #16]
 80095f0:	dc02      	bgt.n	80095f8 <_dtoa_r+0xa80>
 80095f2:	d1e0      	bne.n	80095b6 <_dtoa_r+0xa3e>
 80095f4:	07da      	lsls	r2, r3, #31
 80095f6:	d5de      	bpl.n	80095b6 <_dtoa_r+0xa3e>
 80095f8:	2b39      	cmp	r3, #57	@ 0x39
 80095fa:	d1da      	bne.n	80095b2 <_dtoa_r+0xa3a>
 80095fc:	2339      	movs	r3, #57	@ 0x39
 80095fe:	f88b 3000 	strb.w	r3, [fp]
 8009602:	4633      	mov	r3, r6
 8009604:	461e      	mov	r6, r3
 8009606:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800960a:	3b01      	subs	r3, #1
 800960c:	2a39      	cmp	r2, #57	@ 0x39
 800960e:	d04e      	beq.n	80096ae <_dtoa_r+0xb36>
 8009610:	3201      	adds	r2, #1
 8009612:	701a      	strb	r2, [r3, #0]
 8009614:	e501      	b.n	800901a <_dtoa_r+0x4a2>
 8009616:	2a00      	cmp	r2, #0
 8009618:	dd03      	ble.n	8009622 <_dtoa_r+0xaaa>
 800961a:	2b39      	cmp	r3, #57	@ 0x39
 800961c:	d0ee      	beq.n	80095fc <_dtoa_r+0xa84>
 800961e:	3301      	adds	r3, #1
 8009620:	e7c9      	b.n	80095b6 <_dtoa_r+0xa3e>
 8009622:	9a04      	ldr	r2, [sp, #16]
 8009624:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009626:	f802 3c01 	strb.w	r3, [r2, #-1]
 800962a:	428a      	cmp	r2, r1
 800962c:	d028      	beq.n	8009680 <_dtoa_r+0xb08>
 800962e:	2300      	movs	r3, #0
 8009630:	220a      	movs	r2, #10
 8009632:	9903      	ldr	r1, [sp, #12]
 8009634:	4648      	mov	r0, r9
 8009636:	f000 f9d3 	bl	80099e0 <__multadd>
 800963a:	42af      	cmp	r7, r5
 800963c:	9003      	str	r0, [sp, #12]
 800963e:	f04f 0300 	mov.w	r3, #0
 8009642:	f04f 020a 	mov.w	r2, #10
 8009646:	4639      	mov	r1, r7
 8009648:	4648      	mov	r0, r9
 800964a:	d107      	bne.n	800965c <_dtoa_r+0xae4>
 800964c:	f000 f9c8 	bl	80099e0 <__multadd>
 8009650:	4607      	mov	r7, r0
 8009652:	4605      	mov	r5, r0
 8009654:	9b04      	ldr	r3, [sp, #16]
 8009656:	3301      	adds	r3, #1
 8009658:	9304      	str	r3, [sp, #16]
 800965a:	e777      	b.n	800954c <_dtoa_r+0x9d4>
 800965c:	f000 f9c0 	bl	80099e0 <__multadd>
 8009660:	4629      	mov	r1, r5
 8009662:	4607      	mov	r7, r0
 8009664:	2300      	movs	r3, #0
 8009666:	220a      	movs	r2, #10
 8009668:	4648      	mov	r0, r9
 800966a:	f000 f9b9 	bl	80099e0 <__multadd>
 800966e:	4605      	mov	r5, r0
 8009670:	e7f0      	b.n	8009654 <_dtoa_r+0xadc>
 8009672:	f1bb 0f00 	cmp.w	fp, #0
 8009676:	bfcc      	ite	gt
 8009678:	465e      	movgt	r6, fp
 800967a:	2601      	movle	r6, #1
 800967c:	2700      	movs	r7, #0
 800967e:	4456      	add	r6, sl
 8009680:	2201      	movs	r2, #1
 8009682:	9903      	ldr	r1, [sp, #12]
 8009684:	4648      	mov	r0, r9
 8009686:	9304      	str	r3, [sp, #16]
 8009688:	f000 fb4e 	bl	8009d28 <__lshift>
 800968c:	4621      	mov	r1, r4
 800968e:	9003      	str	r0, [sp, #12]
 8009690:	f000 fbb6 	bl	8009e00 <__mcmp>
 8009694:	2800      	cmp	r0, #0
 8009696:	dcb4      	bgt.n	8009602 <_dtoa_r+0xa8a>
 8009698:	d102      	bne.n	80096a0 <_dtoa_r+0xb28>
 800969a:	9b04      	ldr	r3, [sp, #16]
 800969c:	07db      	lsls	r3, r3, #31
 800969e:	d4b0      	bmi.n	8009602 <_dtoa_r+0xa8a>
 80096a0:	4633      	mov	r3, r6
 80096a2:	461e      	mov	r6, r3
 80096a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096a8:	2a30      	cmp	r2, #48	@ 0x30
 80096aa:	d0fa      	beq.n	80096a2 <_dtoa_r+0xb2a>
 80096ac:	e4b5      	b.n	800901a <_dtoa_r+0x4a2>
 80096ae:	459a      	cmp	sl, r3
 80096b0:	d1a8      	bne.n	8009604 <_dtoa_r+0xa8c>
 80096b2:	2331      	movs	r3, #49	@ 0x31
 80096b4:	f108 0801 	add.w	r8, r8, #1
 80096b8:	f88a 3000 	strb.w	r3, [sl]
 80096bc:	e4ad      	b.n	800901a <_dtoa_r+0x4a2>
 80096be:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80096c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800971c <_dtoa_r+0xba4>
 80096c4:	b11b      	cbz	r3, 80096ce <_dtoa_r+0xb56>
 80096c6:	f10a 0308 	add.w	r3, sl, #8
 80096ca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80096cc:	6013      	str	r3, [r2, #0]
 80096ce:	4650      	mov	r0, sl
 80096d0:	b017      	add	sp, #92	@ 0x5c
 80096d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80096d8:	2b01      	cmp	r3, #1
 80096da:	f77f ae2e 	ble.w	800933a <_dtoa_r+0x7c2>
 80096de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80096e2:	2001      	movs	r0, #1
 80096e4:	e64d      	b.n	8009382 <_dtoa_r+0x80a>
 80096e6:	f1bb 0f00 	cmp.w	fp, #0
 80096ea:	f77f aed9 	ble.w	80094a0 <_dtoa_r+0x928>
 80096ee:	4656      	mov	r6, sl
 80096f0:	4621      	mov	r1, r4
 80096f2:	9803      	ldr	r0, [sp, #12]
 80096f4:	f7ff f9b5 	bl	8008a62 <quorem>
 80096f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80096fc:	f806 3b01 	strb.w	r3, [r6], #1
 8009700:	eba6 020a 	sub.w	r2, r6, sl
 8009704:	4593      	cmp	fp, r2
 8009706:	ddb4      	ble.n	8009672 <_dtoa_r+0xafa>
 8009708:	2300      	movs	r3, #0
 800970a:	220a      	movs	r2, #10
 800970c:	4648      	mov	r0, r9
 800970e:	9903      	ldr	r1, [sp, #12]
 8009710:	f000 f966 	bl	80099e0 <__multadd>
 8009714:	9003      	str	r0, [sp, #12]
 8009716:	e7eb      	b.n	80096f0 <_dtoa_r+0xb78>
 8009718:	0800ae6a 	.word	0x0800ae6a
 800971c:	0800adee 	.word	0x0800adee

08009720 <_free_r>:
 8009720:	b538      	push	{r3, r4, r5, lr}
 8009722:	4605      	mov	r5, r0
 8009724:	2900      	cmp	r1, #0
 8009726:	d040      	beq.n	80097aa <_free_r+0x8a>
 8009728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800972c:	1f0c      	subs	r4, r1, #4
 800972e:	2b00      	cmp	r3, #0
 8009730:	bfb8      	it	lt
 8009732:	18e4      	addlt	r4, r4, r3
 8009734:	f000 f8e6 	bl	8009904 <__malloc_lock>
 8009738:	4a1c      	ldr	r2, [pc, #112]	@ (80097ac <_free_r+0x8c>)
 800973a:	6813      	ldr	r3, [r2, #0]
 800973c:	b933      	cbnz	r3, 800974c <_free_r+0x2c>
 800973e:	6063      	str	r3, [r4, #4]
 8009740:	6014      	str	r4, [r2, #0]
 8009742:	4628      	mov	r0, r5
 8009744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009748:	f000 b8e2 	b.w	8009910 <__malloc_unlock>
 800974c:	42a3      	cmp	r3, r4
 800974e:	d908      	bls.n	8009762 <_free_r+0x42>
 8009750:	6820      	ldr	r0, [r4, #0]
 8009752:	1821      	adds	r1, r4, r0
 8009754:	428b      	cmp	r3, r1
 8009756:	bf01      	itttt	eq
 8009758:	6819      	ldreq	r1, [r3, #0]
 800975a:	685b      	ldreq	r3, [r3, #4]
 800975c:	1809      	addeq	r1, r1, r0
 800975e:	6021      	streq	r1, [r4, #0]
 8009760:	e7ed      	b.n	800973e <_free_r+0x1e>
 8009762:	461a      	mov	r2, r3
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	b10b      	cbz	r3, 800976c <_free_r+0x4c>
 8009768:	42a3      	cmp	r3, r4
 800976a:	d9fa      	bls.n	8009762 <_free_r+0x42>
 800976c:	6811      	ldr	r1, [r2, #0]
 800976e:	1850      	adds	r0, r2, r1
 8009770:	42a0      	cmp	r0, r4
 8009772:	d10b      	bne.n	800978c <_free_r+0x6c>
 8009774:	6820      	ldr	r0, [r4, #0]
 8009776:	4401      	add	r1, r0
 8009778:	1850      	adds	r0, r2, r1
 800977a:	4283      	cmp	r3, r0
 800977c:	6011      	str	r1, [r2, #0]
 800977e:	d1e0      	bne.n	8009742 <_free_r+0x22>
 8009780:	6818      	ldr	r0, [r3, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	4408      	add	r0, r1
 8009786:	6010      	str	r0, [r2, #0]
 8009788:	6053      	str	r3, [r2, #4]
 800978a:	e7da      	b.n	8009742 <_free_r+0x22>
 800978c:	d902      	bls.n	8009794 <_free_r+0x74>
 800978e:	230c      	movs	r3, #12
 8009790:	602b      	str	r3, [r5, #0]
 8009792:	e7d6      	b.n	8009742 <_free_r+0x22>
 8009794:	6820      	ldr	r0, [r4, #0]
 8009796:	1821      	adds	r1, r4, r0
 8009798:	428b      	cmp	r3, r1
 800979a:	bf01      	itttt	eq
 800979c:	6819      	ldreq	r1, [r3, #0]
 800979e:	685b      	ldreq	r3, [r3, #4]
 80097a0:	1809      	addeq	r1, r1, r0
 80097a2:	6021      	streq	r1, [r4, #0]
 80097a4:	6063      	str	r3, [r4, #4]
 80097a6:	6054      	str	r4, [r2, #4]
 80097a8:	e7cb      	b.n	8009742 <_free_r+0x22>
 80097aa:	bd38      	pop	{r3, r4, r5, pc}
 80097ac:	20001550 	.word	0x20001550

080097b0 <malloc>:
 80097b0:	4b02      	ldr	r3, [pc, #8]	@ (80097bc <malloc+0xc>)
 80097b2:	4601      	mov	r1, r0
 80097b4:	6818      	ldr	r0, [r3, #0]
 80097b6:	f000 b825 	b.w	8009804 <_malloc_r>
 80097ba:	bf00      	nop
 80097bc:	2000002c 	.word	0x2000002c

080097c0 <sbrk_aligned>:
 80097c0:	b570      	push	{r4, r5, r6, lr}
 80097c2:	4e0f      	ldr	r6, [pc, #60]	@ (8009800 <sbrk_aligned+0x40>)
 80097c4:	460c      	mov	r4, r1
 80097c6:	6831      	ldr	r1, [r6, #0]
 80097c8:	4605      	mov	r5, r0
 80097ca:	b911      	cbnz	r1, 80097d2 <sbrk_aligned+0x12>
 80097cc:	f000 fffe 	bl	800a7cc <_sbrk_r>
 80097d0:	6030      	str	r0, [r6, #0]
 80097d2:	4621      	mov	r1, r4
 80097d4:	4628      	mov	r0, r5
 80097d6:	f000 fff9 	bl	800a7cc <_sbrk_r>
 80097da:	1c43      	adds	r3, r0, #1
 80097dc:	d103      	bne.n	80097e6 <sbrk_aligned+0x26>
 80097de:	f04f 34ff 	mov.w	r4, #4294967295
 80097e2:	4620      	mov	r0, r4
 80097e4:	bd70      	pop	{r4, r5, r6, pc}
 80097e6:	1cc4      	adds	r4, r0, #3
 80097e8:	f024 0403 	bic.w	r4, r4, #3
 80097ec:	42a0      	cmp	r0, r4
 80097ee:	d0f8      	beq.n	80097e2 <sbrk_aligned+0x22>
 80097f0:	1a21      	subs	r1, r4, r0
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 ffea 	bl	800a7cc <_sbrk_r>
 80097f8:	3001      	adds	r0, #1
 80097fa:	d1f2      	bne.n	80097e2 <sbrk_aligned+0x22>
 80097fc:	e7ef      	b.n	80097de <sbrk_aligned+0x1e>
 80097fe:	bf00      	nop
 8009800:	2000154c 	.word	0x2000154c

08009804 <_malloc_r>:
 8009804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009808:	1ccd      	adds	r5, r1, #3
 800980a:	f025 0503 	bic.w	r5, r5, #3
 800980e:	3508      	adds	r5, #8
 8009810:	2d0c      	cmp	r5, #12
 8009812:	bf38      	it	cc
 8009814:	250c      	movcc	r5, #12
 8009816:	2d00      	cmp	r5, #0
 8009818:	4606      	mov	r6, r0
 800981a:	db01      	blt.n	8009820 <_malloc_r+0x1c>
 800981c:	42a9      	cmp	r1, r5
 800981e:	d904      	bls.n	800982a <_malloc_r+0x26>
 8009820:	230c      	movs	r3, #12
 8009822:	6033      	str	r3, [r6, #0]
 8009824:	2000      	movs	r0, #0
 8009826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800982a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009900 <_malloc_r+0xfc>
 800982e:	f000 f869 	bl	8009904 <__malloc_lock>
 8009832:	f8d8 3000 	ldr.w	r3, [r8]
 8009836:	461c      	mov	r4, r3
 8009838:	bb44      	cbnz	r4, 800988c <_malloc_r+0x88>
 800983a:	4629      	mov	r1, r5
 800983c:	4630      	mov	r0, r6
 800983e:	f7ff ffbf 	bl	80097c0 <sbrk_aligned>
 8009842:	1c43      	adds	r3, r0, #1
 8009844:	4604      	mov	r4, r0
 8009846:	d158      	bne.n	80098fa <_malloc_r+0xf6>
 8009848:	f8d8 4000 	ldr.w	r4, [r8]
 800984c:	4627      	mov	r7, r4
 800984e:	2f00      	cmp	r7, #0
 8009850:	d143      	bne.n	80098da <_malloc_r+0xd6>
 8009852:	2c00      	cmp	r4, #0
 8009854:	d04b      	beq.n	80098ee <_malloc_r+0xea>
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	4639      	mov	r1, r7
 800985a:	4630      	mov	r0, r6
 800985c:	eb04 0903 	add.w	r9, r4, r3
 8009860:	f000 ffb4 	bl	800a7cc <_sbrk_r>
 8009864:	4581      	cmp	r9, r0
 8009866:	d142      	bne.n	80098ee <_malloc_r+0xea>
 8009868:	6821      	ldr	r1, [r4, #0]
 800986a:	4630      	mov	r0, r6
 800986c:	1a6d      	subs	r5, r5, r1
 800986e:	4629      	mov	r1, r5
 8009870:	f7ff ffa6 	bl	80097c0 <sbrk_aligned>
 8009874:	3001      	adds	r0, #1
 8009876:	d03a      	beq.n	80098ee <_malloc_r+0xea>
 8009878:	6823      	ldr	r3, [r4, #0]
 800987a:	442b      	add	r3, r5
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	f8d8 3000 	ldr.w	r3, [r8]
 8009882:	685a      	ldr	r2, [r3, #4]
 8009884:	bb62      	cbnz	r2, 80098e0 <_malloc_r+0xdc>
 8009886:	f8c8 7000 	str.w	r7, [r8]
 800988a:	e00f      	b.n	80098ac <_malloc_r+0xa8>
 800988c:	6822      	ldr	r2, [r4, #0]
 800988e:	1b52      	subs	r2, r2, r5
 8009890:	d420      	bmi.n	80098d4 <_malloc_r+0xd0>
 8009892:	2a0b      	cmp	r2, #11
 8009894:	d917      	bls.n	80098c6 <_malloc_r+0xc2>
 8009896:	1961      	adds	r1, r4, r5
 8009898:	42a3      	cmp	r3, r4
 800989a:	6025      	str	r5, [r4, #0]
 800989c:	bf18      	it	ne
 800989e:	6059      	strne	r1, [r3, #4]
 80098a0:	6863      	ldr	r3, [r4, #4]
 80098a2:	bf08      	it	eq
 80098a4:	f8c8 1000 	streq.w	r1, [r8]
 80098a8:	5162      	str	r2, [r4, r5]
 80098aa:	604b      	str	r3, [r1, #4]
 80098ac:	4630      	mov	r0, r6
 80098ae:	f000 f82f 	bl	8009910 <__malloc_unlock>
 80098b2:	f104 000b 	add.w	r0, r4, #11
 80098b6:	1d23      	adds	r3, r4, #4
 80098b8:	f020 0007 	bic.w	r0, r0, #7
 80098bc:	1ac2      	subs	r2, r0, r3
 80098be:	bf1c      	itt	ne
 80098c0:	1a1b      	subne	r3, r3, r0
 80098c2:	50a3      	strne	r3, [r4, r2]
 80098c4:	e7af      	b.n	8009826 <_malloc_r+0x22>
 80098c6:	6862      	ldr	r2, [r4, #4]
 80098c8:	42a3      	cmp	r3, r4
 80098ca:	bf0c      	ite	eq
 80098cc:	f8c8 2000 	streq.w	r2, [r8]
 80098d0:	605a      	strne	r2, [r3, #4]
 80098d2:	e7eb      	b.n	80098ac <_malloc_r+0xa8>
 80098d4:	4623      	mov	r3, r4
 80098d6:	6864      	ldr	r4, [r4, #4]
 80098d8:	e7ae      	b.n	8009838 <_malloc_r+0x34>
 80098da:	463c      	mov	r4, r7
 80098dc:	687f      	ldr	r7, [r7, #4]
 80098de:	e7b6      	b.n	800984e <_malloc_r+0x4a>
 80098e0:	461a      	mov	r2, r3
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	42a3      	cmp	r3, r4
 80098e6:	d1fb      	bne.n	80098e0 <_malloc_r+0xdc>
 80098e8:	2300      	movs	r3, #0
 80098ea:	6053      	str	r3, [r2, #4]
 80098ec:	e7de      	b.n	80098ac <_malloc_r+0xa8>
 80098ee:	230c      	movs	r3, #12
 80098f0:	4630      	mov	r0, r6
 80098f2:	6033      	str	r3, [r6, #0]
 80098f4:	f000 f80c 	bl	8009910 <__malloc_unlock>
 80098f8:	e794      	b.n	8009824 <_malloc_r+0x20>
 80098fa:	6005      	str	r5, [r0, #0]
 80098fc:	e7d6      	b.n	80098ac <_malloc_r+0xa8>
 80098fe:	bf00      	nop
 8009900:	20001550 	.word	0x20001550

08009904 <__malloc_lock>:
 8009904:	4801      	ldr	r0, [pc, #4]	@ (800990c <__malloc_lock+0x8>)
 8009906:	f7ff b886 	b.w	8008a16 <__retarget_lock_acquire_recursive>
 800990a:	bf00      	nop
 800990c:	20001548 	.word	0x20001548

08009910 <__malloc_unlock>:
 8009910:	4801      	ldr	r0, [pc, #4]	@ (8009918 <__malloc_unlock+0x8>)
 8009912:	f7ff b881 	b.w	8008a18 <__retarget_lock_release_recursive>
 8009916:	bf00      	nop
 8009918:	20001548 	.word	0x20001548

0800991c <_Balloc>:
 800991c:	b570      	push	{r4, r5, r6, lr}
 800991e:	69c6      	ldr	r6, [r0, #28]
 8009920:	4604      	mov	r4, r0
 8009922:	460d      	mov	r5, r1
 8009924:	b976      	cbnz	r6, 8009944 <_Balloc+0x28>
 8009926:	2010      	movs	r0, #16
 8009928:	f7ff ff42 	bl	80097b0 <malloc>
 800992c:	4602      	mov	r2, r0
 800992e:	61e0      	str	r0, [r4, #28]
 8009930:	b920      	cbnz	r0, 800993c <_Balloc+0x20>
 8009932:	216b      	movs	r1, #107	@ 0x6b
 8009934:	4b17      	ldr	r3, [pc, #92]	@ (8009994 <_Balloc+0x78>)
 8009936:	4818      	ldr	r0, [pc, #96]	@ (8009998 <_Balloc+0x7c>)
 8009938:	f000 ff58 	bl	800a7ec <__assert_func>
 800993c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009940:	6006      	str	r6, [r0, #0]
 8009942:	60c6      	str	r6, [r0, #12]
 8009944:	69e6      	ldr	r6, [r4, #28]
 8009946:	68f3      	ldr	r3, [r6, #12]
 8009948:	b183      	cbz	r3, 800996c <_Balloc+0x50>
 800994a:	69e3      	ldr	r3, [r4, #28]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009952:	b9b8      	cbnz	r0, 8009984 <_Balloc+0x68>
 8009954:	2101      	movs	r1, #1
 8009956:	fa01 f605 	lsl.w	r6, r1, r5
 800995a:	1d72      	adds	r2, r6, #5
 800995c:	4620      	mov	r0, r4
 800995e:	0092      	lsls	r2, r2, #2
 8009960:	f000 ff62 	bl	800a828 <_calloc_r>
 8009964:	b160      	cbz	r0, 8009980 <_Balloc+0x64>
 8009966:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800996a:	e00e      	b.n	800998a <_Balloc+0x6e>
 800996c:	2221      	movs	r2, #33	@ 0x21
 800996e:	2104      	movs	r1, #4
 8009970:	4620      	mov	r0, r4
 8009972:	f000 ff59 	bl	800a828 <_calloc_r>
 8009976:	69e3      	ldr	r3, [r4, #28]
 8009978:	60f0      	str	r0, [r6, #12]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1e4      	bne.n	800994a <_Balloc+0x2e>
 8009980:	2000      	movs	r0, #0
 8009982:	bd70      	pop	{r4, r5, r6, pc}
 8009984:	6802      	ldr	r2, [r0, #0]
 8009986:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800998a:	2300      	movs	r3, #0
 800998c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009990:	e7f7      	b.n	8009982 <_Balloc+0x66>
 8009992:	bf00      	nop
 8009994:	0800adfb 	.word	0x0800adfb
 8009998:	0800ae7b 	.word	0x0800ae7b

0800999c <_Bfree>:
 800999c:	b570      	push	{r4, r5, r6, lr}
 800999e:	69c6      	ldr	r6, [r0, #28]
 80099a0:	4605      	mov	r5, r0
 80099a2:	460c      	mov	r4, r1
 80099a4:	b976      	cbnz	r6, 80099c4 <_Bfree+0x28>
 80099a6:	2010      	movs	r0, #16
 80099a8:	f7ff ff02 	bl	80097b0 <malloc>
 80099ac:	4602      	mov	r2, r0
 80099ae:	61e8      	str	r0, [r5, #28]
 80099b0:	b920      	cbnz	r0, 80099bc <_Bfree+0x20>
 80099b2:	218f      	movs	r1, #143	@ 0x8f
 80099b4:	4b08      	ldr	r3, [pc, #32]	@ (80099d8 <_Bfree+0x3c>)
 80099b6:	4809      	ldr	r0, [pc, #36]	@ (80099dc <_Bfree+0x40>)
 80099b8:	f000 ff18 	bl	800a7ec <__assert_func>
 80099bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099c0:	6006      	str	r6, [r0, #0]
 80099c2:	60c6      	str	r6, [r0, #12]
 80099c4:	b13c      	cbz	r4, 80099d6 <_Bfree+0x3a>
 80099c6:	69eb      	ldr	r3, [r5, #28]
 80099c8:	6862      	ldr	r2, [r4, #4]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099d0:	6021      	str	r1, [r4, #0]
 80099d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099d6:	bd70      	pop	{r4, r5, r6, pc}
 80099d8:	0800adfb 	.word	0x0800adfb
 80099dc:	0800ae7b 	.word	0x0800ae7b

080099e0 <__multadd>:
 80099e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099e4:	4607      	mov	r7, r0
 80099e6:	460c      	mov	r4, r1
 80099e8:	461e      	mov	r6, r3
 80099ea:	2000      	movs	r0, #0
 80099ec:	690d      	ldr	r5, [r1, #16]
 80099ee:	f101 0c14 	add.w	ip, r1, #20
 80099f2:	f8dc 3000 	ldr.w	r3, [ip]
 80099f6:	3001      	adds	r0, #1
 80099f8:	b299      	uxth	r1, r3
 80099fa:	fb02 6101 	mla	r1, r2, r1, r6
 80099fe:	0c1e      	lsrs	r6, r3, #16
 8009a00:	0c0b      	lsrs	r3, r1, #16
 8009a02:	fb02 3306 	mla	r3, r2, r6, r3
 8009a06:	b289      	uxth	r1, r1
 8009a08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a0c:	4285      	cmp	r5, r0
 8009a0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a12:	f84c 1b04 	str.w	r1, [ip], #4
 8009a16:	dcec      	bgt.n	80099f2 <__multadd+0x12>
 8009a18:	b30e      	cbz	r6, 8009a5e <__multadd+0x7e>
 8009a1a:	68a3      	ldr	r3, [r4, #8]
 8009a1c:	42ab      	cmp	r3, r5
 8009a1e:	dc19      	bgt.n	8009a54 <__multadd+0x74>
 8009a20:	6861      	ldr	r1, [r4, #4]
 8009a22:	4638      	mov	r0, r7
 8009a24:	3101      	adds	r1, #1
 8009a26:	f7ff ff79 	bl	800991c <_Balloc>
 8009a2a:	4680      	mov	r8, r0
 8009a2c:	b928      	cbnz	r0, 8009a3a <__multadd+0x5a>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	21ba      	movs	r1, #186	@ 0xba
 8009a32:	4b0c      	ldr	r3, [pc, #48]	@ (8009a64 <__multadd+0x84>)
 8009a34:	480c      	ldr	r0, [pc, #48]	@ (8009a68 <__multadd+0x88>)
 8009a36:	f000 fed9 	bl	800a7ec <__assert_func>
 8009a3a:	6922      	ldr	r2, [r4, #16]
 8009a3c:	f104 010c 	add.w	r1, r4, #12
 8009a40:	3202      	adds	r2, #2
 8009a42:	0092      	lsls	r2, r2, #2
 8009a44:	300c      	adds	r0, #12
 8009a46:	f7fe fffe 	bl	8008a46 <memcpy>
 8009a4a:	4621      	mov	r1, r4
 8009a4c:	4638      	mov	r0, r7
 8009a4e:	f7ff ffa5 	bl	800999c <_Bfree>
 8009a52:	4644      	mov	r4, r8
 8009a54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a58:	3501      	adds	r5, #1
 8009a5a:	615e      	str	r6, [r3, #20]
 8009a5c:	6125      	str	r5, [r4, #16]
 8009a5e:	4620      	mov	r0, r4
 8009a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a64:	0800ae6a 	.word	0x0800ae6a
 8009a68:	0800ae7b 	.word	0x0800ae7b

08009a6c <__hi0bits>:
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009a72:	bf3a      	itte	cc
 8009a74:	0403      	lslcc	r3, r0, #16
 8009a76:	2010      	movcc	r0, #16
 8009a78:	2000      	movcs	r0, #0
 8009a7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a7e:	bf3c      	itt	cc
 8009a80:	021b      	lslcc	r3, r3, #8
 8009a82:	3008      	addcc	r0, #8
 8009a84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a88:	bf3c      	itt	cc
 8009a8a:	011b      	lslcc	r3, r3, #4
 8009a8c:	3004      	addcc	r0, #4
 8009a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a92:	bf3c      	itt	cc
 8009a94:	009b      	lslcc	r3, r3, #2
 8009a96:	3002      	addcc	r0, #2
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	db05      	blt.n	8009aa8 <__hi0bits+0x3c>
 8009a9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009aa0:	f100 0001 	add.w	r0, r0, #1
 8009aa4:	bf08      	it	eq
 8009aa6:	2020      	moveq	r0, #32
 8009aa8:	4770      	bx	lr

08009aaa <__lo0bits>:
 8009aaa:	6803      	ldr	r3, [r0, #0]
 8009aac:	4602      	mov	r2, r0
 8009aae:	f013 0007 	ands.w	r0, r3, #7
 8009ab2:	d00b      	beq.n	8009acc <__lo0bits+0x22>
 8009ab4:	07d9      	lsls	r1, r3, #31
 8009ab6:	d421      	bmi.n	8009afc <__lo0bits+0x52>
 8009ab8:	0798      	lsls	r0, r3, #30
 8009aba:	bf49      	itett	mi
 8009abc:	085b      	lsrmi	r3, r3, #1
 8009abe:	089b      	lsrpl	r3, r3, #2
 8009ac0:	2001      	movmi	r0, #1
 8009ac2:	6013      	strmi	r3, [r2, #0]
 8009ac4:	bf5c      	itt	pl
 8009ac6:	2002      	movpl	r0, #2
 8009ac8:	6013      	strpl	r3, [r2, #0]
 8009aca:	4770      	bx	lr
 8009acc:	b299      	uxth	r1, r3
 8009ace:	b909      	cbnz	r1, 8009ad4 <__lo0bits+0x2a>
 8009ad0:	2010      	movs	r0, #16
 8009ad2:	0c1b      	lsrs	r3, r3, #16
 8009ad4:	b2d9      	uxtb	r1, r3
 8009ad6:	b909      	cbnz	r1, 8009adc <__lo0bits+0x32>
 8009ad8:	3008      	adds	r0, #8
 8009ada:	0a1b      	lsrs	r3, r3, #8
 8009adc:	0719      	lsls	r1, r3, #28
 8009ade:	bf04      	itt	eq
 8009ae0:	091b      	lsreq	r3, r3, #4
 8009ae2:	3004      	addeq	r0, #4
 8009ae4:	0799      	lsls	r1, r3, #30
 8009ae6:	bf04      	itt	eq
 8009ae8:	089b      	lsreq	r3, r3, #2
 8009aea:	3002      	addeq	r0, #2
 8009aec:	07d9      	lsls	r1, r3, #31
 8009aee:	d403      	bmi.n	8009af8 <__lo0bits+0x4e>
 8009af0:	085b      	lsrs	r3, r3, #1
 8009af2:	f100 0001 	add.w	r0, r0, #1
 8009af6:	d003      	beq.n	8009b00 <__lo0bits+0x56>
 8009af8:	6013      	str	r3, [r2, #0]
 8009afa:	4770      	bx	lr
 8009afc:	2000      	movs	r0, #0
 8009afe:	4770      	bx	lr
 8009b00:	2020      	movs	r0, #32
 8009b02:	4770      	bx	lr

08009b04 <__i2b>:
 8009b04:	b510      	push	{r4, lr}
 8009b06:	460c      	mov	r4, r1
 8009b08:	2101      	movs	r1, #1
 8009b0a:	f7ff ff07 	bl	800991c <_Balloc>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	b928      	cbnz	r0, 8009b1e <__i2b+0x1a>
 8009b12:	f240 1145 	movw	r1, #325	@ 0x145
 8009b16:	4b04      	ldr	r3, [pc, #16]	@ (8009b28 <__i2b+0x24>)
 8009b18:	4804      	ldr	r0, [pc, #16]	@ (8009b2c <__i2b+0x28>)
 8009b1a:	f000 fe67 	bl	800a7ec <__assert_func>
 8009b1e:	2301      	movs	r3, #1
 8009b20:	6144      	str	r4, [r0, #20]
 8009b22:	6103      	str	r3, [r0, #16]
 8009b24:	bd10      	pop	{r4, pc}
 8009b26:	bf00      	nop
 8009b28:	0800ae6a 	.word	0x0800ae6a
 8009b2c:	0800ae7b 	.word	0x0800ae7b

08009b30 <__multiply>:
 8009b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b34:	4617      	mov	r7, r2
 8009b36:	690a      	ldr	r2, [r1, #16]
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	4689      	mov	r9, r1
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	bfa2      	ittt	ge
 8009b40:	463b      	movge	r3, r7
 8009b42:	460f      	movge	r7, r1
 8009b44:	4699      	movge	r9, r3
 8009b46:	693d      	ldr	r5, [r7, #16]
 8009b48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	6879      	ldr	r1, [r7, #4]
 8009b50:	eb05 060a 	add.w	r6, r5, sl
 8009b54:	42b3      	cmp	r3, r6
 8009b56:	b085      	sub	sp, #20
 8009b58:	bfb8      	it	lt
 8009b5a:	3101      	addlt	r1, #1
 8009b5c:	f7ff fede 	bl	800991c <_Balloc>
 8009b60:	b930      	cbnz	r0, 8009b70 <__multiply+0x40>
 8009b62:	4602      	mov	r2, r0
 8009b64:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009b68:	4b40      	ldr	r3, [pc, #256]	@ (8009c6c <__multiply+0x13c>)
 8009b6a:	4841      	ldr	r0, [pc, #260]	@ (8009c70 <__multiply+0x140>)
 8009b6c:	f000 fe3e 	bl	800a7ec <__assert_func>
 8009b70:	f100 0414 	add.w	r4, r0, #20
 8009b74:	4623      	mov	r3, r4
 8009b76:	2200      	movs	r2, #0
 8009b78:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009b7c:	4573      	cmp	r3, lr
 8009b7e:	d320      	bcc.n	8009bc2 <__multiply+0x92>
 8009b80:	f107 0814 	add.w	r8, r7, #20
 8009b84:	f109 0114 	add.w	r1, r9, #20
 8009b88:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009b8c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009b90:	9302      	str	r3, [sp, #8]
 8009b92:	1beb      	subs	r3, r5, r7
 8009b94:	3b15      	subs	r3, #21
 8009b96:	f023 0303 	bic.w	r3, r3, #3
 8009b9a:	3304      	adds	r3, #4
 8009b9c:	3715      	adds	r7, #21
 8009b9e:	42bd      	cmp	r5, r7
 8009ba0:	bf38      	it	cc
 8009ba2:	2304      	movcc	r3, #4
 8009ba4:	9301      	str	r3, [sp, #4]
 8009ba6:	9b02      	ldr	r3, [sp, #8]
 8009ba8:	9103      	str	r1, [sp, #12]
 8009baa:	428b      	cmp	r3, r1
 8009bac:	d80c      	bhi.n	8009bc8 <__multiply+0x98>
 8009bae:	2e00      	cmp	r6, #0
 8009bb0:	dd03      	ble.n	8009bba <__multiply+0x8a>
 8009bb2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d055      	beq.n	8009c66 <__multiply+0x136>
 8009bba:	6106      	str	r6, [r0, #16]
 8009bbc:	b005      	add	sp, #20
 8009bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc2:	f843 2b04 	str.w	r2, [r3], #4
 8009bc6:	e7d9      	b.n	8009b7c <__multiply+0x4c>
 8009bc8:	f8b1 a000 	ldrh.w	sl, [r1]
 8009bcc:	f1ba 0f00 	cmp.w	sl, #0
 8009bd0:	d01f      	beq.n	8009c12 <__multiply+0xe2>
 8009bd2:	46c4      	mov	ip, r8
 8009bd4:	46a1      	mov	r9, r4
 8009bd6:	2700      	movs	r7, #0
 8009bd8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009bdc:	f8d9 3000 	ldr.w	r3, [r9]
 8009be0:	fa1f fb82 	uxth.w	fp, r2
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	fb0a 330b 	mla	r3, sl, fp, r3
 8009bea:	443b      	add	r3, r7
 8009bec:	f8d9 7000 	ldr.w	r7, [r9]
 8009bf0:	0c12      	lsrs	r2, r2, #16
 8009bf2:	0c3f      	lsrs	r7, r7, #16
 8009bf4:	fb0a 7202 	mla	r2, sl, r2, r7
 8009bf8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c02:	4565      	cmp	r5, ip
 8009c04:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009c08:	f849 3b04 	str.w	r3, [r9], #4
 8009c0c:	d8e4      	bhi.n	8009bd8 <__multiply+0xa8>
 8009c0e:	9b01      	ldr	r3, [sp, #4]
 8009c10:	50e7      	str	r7, [r4, r3]
 8009c12:	9b03      	ldr	r3, [sp, #12]
 8009c14:	3104      	adds	r1, #4
 8009c16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c1a:	f1b9 0f00 	cmp.w	r9, #0
 8009c1e:	d020      	beq.n	8009c62 <__multiply+0x132>
 8009c20:	4647      	mov	r7, r8
 8009c22:	46a4      	mov	ip, r4
 8009c24:	f04f 0a00 	mov.w	sl, #0
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	f8b7 b000 	ldrh.w	fp, [r7]
 8009c2e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	fb09 220b 	mla	r2, r9, fp, r2
 8009c38:	4452      	add	r2, sl
 8009c3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c3e:	f84c 3b04 	str.w	r3, [ip], #4
 8009c42:	f857 3b04 	ldr.w	r3, [r7], #4
 8009c46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c4a:	f8bc 3000 	ldrh.w	r3, [ip]
 8009c4e:	42bd      	cmp	r5, r7
 8009c50:	fb09 330a 	mla	r3, r9, sl, r3
 8009c54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009c58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c5c:	d8e5      	bhi.n	8009c2a <__multiply+0xfa>
 8009c5e:	9a01      	ldr	r2, [sp, #4]
 8009c60:	50a3      	str	r3, [r4, r2]
 8009c62:	3404      	adds	r4, #4
 8009c64:	e79f      	b.n	8009ba6 <__multiply+0x76>
 8009c66:	3e01      	subs	r6, #1
 8009c68:	e7a1      	b.n	8009bae <__multiply+0x7e>
 8009c6a:	bf00      	nop
 8009c6c:	0800ae6a 	.word	0x0800ae6a
 8009c70:	0800ae7b 	.word	0x0800ae7b

08009c74 <__pow5mult>:
 8009c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c78:	4615      	mov	r5, r2
 8009c7a:	f012 0203 	ands.w	r2, r2, #3
 8009c7e:	4607      	mov	r7, r0
 8009c80:	460e      	mov	r6, r1
 8009c82:	d007      	beq.n	8009c94 <__pow5mult+0x20>
 8009c84:	4c25      	ldr	r4, [pc, #148]	@ (8009d1c <__pow5mult+0xa8>)
 8009c86:	3a01      	subs	r2, #1
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c8e:	f7ff fea7 	bl	80099e0 <__multadd>
 8009c92:	4606      	mov	r6, r0
 8009c94:	10ad      	asrs	r5, r5, #2
 8009c96:	d03d      	beq.n	8009d14 <__pow5mult+0xa0>
 8009c98:	69fc      	ldr	r4, [r7, #28]
 8009c9a:	b97c      	cbnz	r4, 8009cbc <__pow5mult+0x48>
 8009c9c:	2010      	movs	r0, #16
 8009c9e:	f7ff fd87 	bl	80097b0 <malloc>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	61f8      	str	r0, [r7, #28]
 8009ca6:	b928      	cbnz	r0, 8009cb4 <__pow5mult+0x40>
 8009ca8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009cac:	4b1c      	ldr	r3, [pc, #112]	@ (8009d20 <__pow5mult+0xac>)
 8009cae:	481d      	ldr	r0, [pc, #116]	@ (8009d24 <__pow5mult+0xb0>)
 8009cb0:	f000 fd9c 	bl	800a7ec <__assert_func>
 8009cb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009cb8:	6004      	str	r4, [r0, #0]
 8009cba:	60c4      	str	r4, [r0, #12]
 8009cbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009cc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009cc4:	b94c      	cbnz	r4, 8009cda <__pow5mult+0x66>
 8009cc6:	f240 2171 	movw	r1, #625	@ 0x271
 8009cca:	4638      	mov	r0, r7
 8009ccc:	f7ff ff1a 	bl	8009b04 <__i2b>
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	f8c8 0008 	str.w	r0, [r8, #8]
 8009cd8:	6003      	str	r3, [r0, #0]
 8009cda:	f04f 0900 	mov.w	r9, #0
 8009cde:	07eb      	lsls	r3, r5, #31
 8009ce0:	d50a      	bpl.n	8009cf8 <__pow5mult+0x84>
 8009ce2:	4631      	mov	r1, r6
 8009ce4:	4622      	mov	r2, r4
 8009ce6:	4638      	mov	r0, r7
 8009ce8:	f7ff ff22 	bl	8009b30 <__multiply>
 8009cec:	4680      	mov	r8, r0
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4638      	mov	r0, r7
 8009cf2:	f7ff fe53 	bl	800999c <_Bfree>
 8009cf6:	4646      	mov	r6, r8
 8009cf8:	106d      	asrs	r5, r5, #1
 8009cfa:	d00b      	beq.n	8009d14 <__pow5mult+0xa0>
 8009cfc:	6820      	ldr	r0, [r4, #0]
 8009cfe:	b938      	cbnz	r0, 8009d10 <__pow5mult+0x9c>
 8009d00:	4622      	mov	r2, r4
 8009d02:	4621      	mov	r1, r4
 8009d04:	4638      	mov	r0, r7
 8009d06:	f7ff ff13 	bl	8009b30 <__multiply>
 8009d0a:	6020      	str	r0, [r4, #0]
 8009d0c:	f8c0 9000 	str.w	r9, [r0]
 8009d10:	4604      	mov	r4, r0
 8009d12:	e7e4      	b.n	8009cde <__pow5mult+0x6a>
 8009d14:	4630      	mov	r0, r6
 8009d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d1a:	bf00      	nop
 8009d1c:	0800af2c 	.word	0x0800af2c
 8009d20:	0800adfb 	.word	0x0800adfb
 8009d24:	0800ae7b 	.word	0x0800ae7b

08009d28 <__lshift>:
 8009d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	4607      	mov	r7, r0
 8009d30:	4691      	mov	r9, r2
 8009d32:	6923      	ldr	r3, [r4, #16]
 8009d34:	6849      	ldr	r1, [r1, #4]
 8009d36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d3a:	68a3      	ldr	r3, [r4, #8]
 8009d3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d40:	f108 0601 	add.w	r6, r8, #1
 8009d44:	42b3      	cmp	r3, r6
 8009d46:	db0b      	blt.n	8009d60 <__lshift+0x38>
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f7ff fde7 	bl	800991c <_Balloc>
 8009d4e:	4605      	mov	r5, r0
 8009d50:	b948      	cbnz	r0, 8009d66 <__lshift+0x3e>
 8009d52:	4602      	mov	r2, r0
 8009d54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009d58:	4b27      	ldr	r3, [pc, #156]	@ (8009df8 <__lshift+0xd0>)
 8009d5a:	4828      	ldr	r0, [pc, #160]	@ (8009dfc <__lshift+0xd4>)
 8009d5c:	f000 fd46 	bl	800a7ec <__assert_func>
 8009d60:	3101      	adds	r1, #1
 8009d62:	005b      	lsls	r3, r3, #1
 8009d64:	e7ee      	b.n	8009d44 <__lshift+0x1c>
 8009d66:	2300      	movs	r3, #0
 8009d68:	f100 0114 	add.w	r1, r0, #20
 8009d6c:	f100 0210 	add.w	r2, r0, #16
 8009d70:	4618      	mov	r0, r3
 8009d72:	4553      	cmp	r3, sl
 8009d74:	db33      	blt.n	8009dde <__lshift+0xb6>
 8009d76:	6920      	ldr	r0, [r4, #16]
 8009d78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d7c:	f104 0314 	add.w	r3, r4, #20
 8009d80:	f019 091f 	ands.w	r9, r9, #31
 8009d84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d8c:	d02b      	beq.n	8009de6 <__lshift+0xbe>
 8009d8e:	468a      	mov	sl, r1
 8009d90:	2200      	movs	r2, #0
 8009d92:	f1c9 0e20 	rsb	lr, r9, #32
 8009d96:	6818      	ldr	r0, [r3, #0]
 8009d98:	fa00 f009 	lsl.w	r0, r0, r9
 8009d9c:	4310      	orrs	r0, r2
 8009d9e:	f84a 0b04 	str.w	r0, [sl], #4
 8009da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009da6:	459c      	cmp	ip, r3
 8009da8:	fa22 f20e 	lsr.w	r2, r2, lr
 8009dac:	d8f3      	bhi.n	8009d96 <__lshift+0x6e>
 8009dae:	ebac 0304 	sub.w	r3, ip, r4
 8009db2:	3b15      	subs	r3, #21
 8009db4:	f023 0303 	bic.w	r3, r3, #3
 8009db8:	3304      	adds	r3, #4
 8009dba:	f104 0015 	add.w	r0, r4, #21
 8009dbe:	4560      	cmp	r0, ip
 8009dc0:	bf88      	it	hi
 8009dc2:	2304      	movhi	r3, #4
 8009dc4:	50ca      	str	r2, [r1, r3]
 8009dc6:	b10a      	cbz	r2, 8009dcc <__lshift+0xa4>
 8009dc8:	f108 0602 	add.w	r6, r8, #2
 8009dcc:	3e01      	subs	r6, #1
 8009dce:	4638      	mov	r0, r7
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	612e      	str	r6, [r5, #16]
 8009dd4:	f7ff fde2 	bl	800999c <_Bfree>
 8009dd8:	4628      	mov	r0, r5
 8009dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dde:	f842 0f04 	str.w	r0, [r2, #4]!
 8009de2:	3301      	adds	r3, #1
 8009de4:	e7c5      	b.n	8009d72 <__lshift+0x4a>
 8009de6:	3904      	subs	r1, #4
 8009de8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dec:	459c      	cmp	ip, r3
 8009dee:	f841 2f04 	str.w	r2, [r1, #4]!
 8009df2:	d8f9      	bhi.n	8009de8 <__lshift+0xc0>
 8009df4:	e7ea      	b.n	8009dcc <__lshift+0xa4>
 8009df6:	bf00      	nop
 8009df8:	0800ae6a 	.word	0x0800ae6a
 8009dfc:	0800ae7b 	.word	0x0800ae7b

08009e00 <__mcmp>:
 8009e00:	4603      	mov	r3, r0
 8009e02:	690a      	ldr	r2, [r1, #16]
 8009e04:	6900      	ldr	r0, [r0, #16]
 8009e06:	b530      	push	{r4, r5, lr}
 8009e08:	1a80      	subs	r0, r0, r2
 8009e0a:	d10e      	bne.n	8009e2a <__mcmp+0x2a>
 8009e0c:	3314      	adds	r3, #20
 8009e0e:	3114      	adds	r1, #20
 8009e10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e20:	4295      	cmp	r5, r2
 8009e22:	d003      	beq.n	8009e2c <__mcmp+0x2c>
 8009e24:	d205      	bcs.n	8009e32 <__mcmp+0x32>
 8009e26:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2a:	bd30      	pop	{r4, r5, pc}
 8009e2c:	42a3      	cmp	r3, r4
 8009e2e:	d3f3      	bcc.n	8009e18 <__mcmp+0x18>
 8009e30:	e7fb      	b.n	8009e2a <__mcmp+0x2a>
 8009e32:	2001      	movs	r0, #1
 8009e34:	e7f9      	b.n	8009e2a <__mcmp+0x2a>
	...

08009e38 <__mdiff>:
 8009e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e3c:	4689      	mov	r9, r1
 8009e3e:	4606      	mov	r6, r0
 8009e40:	4611      	mov	r1, r2
 8009e42:	4648      	mov	r0, r9
 8009e44:	4614      	mov	r4, r2
 8009e46:	f7ff ffdb 	bl	8009e00 <__mcmp>
 8009e4a:	1e05      	subs	r5, r0, #0
 8009e4c:	d112      	bne.n	8009e74 <__mdiff+0x3c>
 8009e4e:	4629      	mov	r1, r5
 8009e50:	4630      	mov	r0, r6
 8009e52:	f7ff fd63 	bl	800991c <_Balloc>
 8009e56:	4602      	mov	r2, r0
 8009e58:	b928      	cbnz	r0, 8009e66 <__mdiff+0x2e>
 8009e5a:	f240 2137 	movw	r1, #567	@ 0x237
 8009e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8009f58 <__mdiff+0x120>)
 8009e60:	483e      	ldr	r0, [pc, #248]	@ (8009f5c <__mdiff+0x124>)
 8009e62:	f000 fcc3 	bl	800a7ec <__assert_func>
 8009e66:	2301      	movs	r3, #1
 8009e68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e6c:	4610      	mov	r0, r2
 8009e6e:	b003      	add	sp, #12
 8009e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e74:	bfbc      	itt	lt
 8009e76:	464b      	movlt	r3, r9
 8009e78:	46a1      	movlt	r9, r4
 8009e7a:	4630      	mov	r0, r6
 8009e7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009e80:	bfba      	itte	lt
 8009e82:	461c      	movlt	r4, r3
 8009e84:	2501      	movlt	r5, #1
 8009e86:	2500      	movge	r5, #0
 8009e88:	f7ff fd48 	bl	800991c <_Balloc>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	b918      	cbnz	r0, 8009e98 <__mdiff+0x60>
 8009e90:	f240 2145 	movw	r1, #581	@ 0x245
 8009e94:	4b30      	ldr	r3, [pc, #192]	@ (8009f58 <__mdiff+0x120>)
 8009e96:	e7e3      	b.n	8009e60 <__mdiff+0x28>
 8009e98:	f100 0b14 	add.w	fp, r0, #20
 8009e9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009ea0:	f109 0310 	add.w	r3, r9, #16
 8009ea4:	60c5      	str	r5, [r0, #12]
 8009ea6:	f04f 0c00 	mov.w	ip, #0
 8009eaa:	f109 0514 	add.w	r5, r9, #20
 8009eae:	46d9      	mov	r9, fp
 8009eb0:	6926      	ldr	r6, [r4, #16]
 8009eb2:	f104 0e14 	add.w	lr, r4, #20
 8009eb6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009eba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ebe:	9301      	str	r3, [sp, #4]
 8009ec0:	9b01      	ldr	r3, [sp, #4]
 8009ec2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ec6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009eca:	b281      	uxth	r1, r0
 8009ecc:	9301      	str	r3, [sp, #4]
 8009ece:	fa1f f38a 	uxth.w	r3, sl
 8009ed2:	1a5b      	subs	r3, r3, r1
 8009ed4:	0c00      	lsrs	r0, r0, #16
 8009ed6:	4463      	add	r3, ip
 8009ed8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009edc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ee6:	4576      	cmp	r6, lr
 8009ee8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009eec:	f849 3b04 	str.w	r3, [r9], #4
 8009ef0:	d8e6      	bhi.n	8009ec0 <__mdiff+0x88>
 8009ef2:	1b33      	subs	r3, r6, r4
 8009ef4:	3b15      	subs	r3, #21
 8009ef6:	f023 0303 	bic.w	r3, r3, #3
 8009efa:	3415      	adds	r4, #21
 8009efc:	3304      	adds	r3, #4
 8009efe:	42a6      	cmp	r6, r4
 8009f00:	bf38      	it	cc
 8009f02:	2304      	movcc	r3, #4
 8009f04:	441d      	add	r5, r3
 8009f06:	445b      	add	r3, fp
 8009f08:	461e      	mov	r6, r3
 8009f0a:	462c      	mov	r4, r5
 8009f0c:	4544      	cmp	r4, r8
 8009f0e:	d30e      	bcc.n	8009f2e <__mdiff+0xf6>
 8009f10:	f108 0103 	add.w	r1, r8, #3
 8009f14:	1b49      	subs	r1, r1, r5
 8009f16:	f021 0103 	bic.w	r1, r1, #3
 8009f1a:	3d03      	subs	r5, #3
 8009f1c:	45a8      	cmp	r8, r5
 8009f1e:	bf38      	it	cc
 8009f20:	2100      	movcc	r1, #0
 8009f22:	440b      	add	r3, r1
 8009f24:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f28:	b199      	cbz	r1, 8009f52 <__mdiff+0x11a>
 8009f2a:	6117      	str	r7, [r2, #16]
 8009f2c:	e79e      	b.n	8009e6c <__mdiff+0x34>
 8009f2e:	46e6      	mov	lr, ip
 8009f30:	f854 1b04 	ldr.w	r1, [r4], #4
 8009f34:	fa1f fc81 	uxth.w	ip, r1
 8009f38:	44f4      	add	ip, lr
 8009f3a:	0c08      	lsrs	r0, r1, #16
 8009f3c:	4471      	add	r1, lr
 8009f3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009f42:	b289      	uxth	r1, r1
 8009f44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f4c:	f846 1b04 	str.w	r1, [r6], #4
 8009f50:	e7dc      	b.n	8009f0c <__mdiff+0xd4>
 8009f52:	3f01      	subs	r7, #1
 8009f54:	e7e6      	b.n	8009f24 <__mdiff+0xec>
 8009f56:	bf00      	nop
 8009f58:	0800ae6a 	.word	0x0800ae6a
 8009f5c:	0800ae7b 	.word	0x0800ae7b

08009f60 <__d2b>:
 8009f60:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009f64:	2101      	movs	r1, #1
 8009f66:	4690      	mov	r8, r2
 8009f68:	4699      	mov	r9, r3
 8009f6a:	9e08      	ldr	r6, [sp, #32]
 8009f6c:	f7ff fcd6 	bl	800991c <_Balloc>
 8009f70:	4604      	mov	r4, r0
 8009f72:	b930      	cbnz	r0, 8009f82 <__d2b+0x22>
 8009f74:	4602      	mov	r2, r0
 8009f76:	f240 310f 	movw	r1, #783	@ 0x30f
 8009f7a:	4b23      	ldr	r3, [pc, #140]	@ (800a008 <__d2b+0xa8>)
 8009f7c:	4823      	ldr	r0, [pc, #140]	@ (800a00c <__d2b+0xac>)
 8009f7e:	f000 fc35 	bl	800a7ec <__assert_func>
 8009f82:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009f86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f8a:	b10d      	cbz	r5, 8009f90 <__d2b+0x30>
 8009f8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f90:	9301      	str	r3, [sp, #4]
 8009f92:	f1b8 0300 	subs.w	r3, r8, #0
 8009f96:	d024      	beq.n	8009fe2 <__d2b+0x82>
 8009f98:	4668      	mov	r0, sp
 8009f9a:	9300      	str	r3, [sp, #0]
 8009f9c:	f7ff fd85 	bl	8009aaa <__lo0bits>
 8009fa0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009fa4:	b1d8      	cbz	r0, 8009fde <__d2b+0x7e>
 8009fa6:	f1c0 0320 	rsb	r3, r0, #32
 8009faa:	fa02 f303 	lsl.w	r3, r2, r3
 8009fae:	430b      	orrs	r3, r1
 8009fb0:	40c2      	lsrs	r2, r0
 8009fb2:	6163      	str	r3, [r4, #20]
 8009fb4:	9201      	str	r2, [sp, #4]
 8009fb6:	9b01      	ldr	r3, [sp, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	bf0c      	ite	eq
 8009fbc:	2201      	moveq	r2, #1
 8009fbe:	2202      	movne	r2, #2
 8009fc0:	61a3      	str	r3, [r4, #24]
 8009fc2:	6122      	str	r2, [r4, #16]
 8009fc4:	b1ad      	cbz	r5, 8009ff2 <__d2b+0x92>
 8009fc6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009fca:	4405      	add	r5, r0
 8009fcc:	6035      	str	r5, [r6, #0]
 8009fce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd4:	6018      	str	r0, [r3, #0]
 8009fd6:	4620      	mov	r0, r4
 8009fd8:	b002      	add	sp, #8
 8009fda:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009fde:	6161      	str	r1, [r4, #20]
 8009fe0:	e7e9      	b.n	8009fb6 <__d2b+0x56>
 8009fe2:	a801      	add	r0, sp, #4
 8009fe4:	f7ff fd61 	bl	8009aaa <__lo0bits>
 8009fe8:	9b01      	ldr	r3, [sp, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	6163      	str	r3, [r4, #20]
 8009fee:	3020      	adds	r0, #32
 8009ff0:	e7e7      	b.n	8009fc2 <__d2b+0x62>
 8009ff2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009ff6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ffa:	6030      	str	r0, [r6, #0]
 8009ffc:	6918      	ldr	r0, [r3, #16]
 8009ffe:	f7ff fd35 	bl	8009a6c <__hi0bits>
 800a002:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a006:	e7e4      	b.n	8009fd2 <__d2b+0x72>
 800a008:	0800ae6a 	.word	0x0800ae6a
 800a00c:	0800ae7b 	.word	0x0800ae7b

0800a010 <__ssputs_r>:
 800a010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a014:	461f      	mov	r7, r3
 800a016:	688e      	ldr	r6, [r1, #8]
 800a018:	4682      	mov	sl, r0
 800a01a:	42be      	cmp	r6, r7
 800a01c:	460c      	mov	r4, r1
 800a01e:	4690      	mov	r8, r2
 800a020:	680b      	ldr	r3, [r1, #0]
 800a022:	d82d      	bhi.n	800a080 <__ssputs_r+0x70>
 800a024:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a028:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a02c:	d026      	beq.n	800a07c <__ssputs_r+0x6c>
 800a02e:	6965      	ldr	r5, [r4, #20]
 800a030:	6909      	ldr	r1, [r1, #16]
 800a032:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a036:	eba3 0901 	sub.w	r9, r3, r1
 800a03a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a03e:	1c7b      	adds	r3, r7, #1
 800a040:	444b      	add	r3, r9
 800a042:	106d      	asrs	r5, r5, #1
 800a044:	429d      	cmp	r5, r3
 800a046:	bf38      	it	cc
 800a048:	461d      	movcc	r5, r3
 800a04a:	0553      	lsls	r3, r2, #21
 800a04c:	d527      	bpl.n	800a09e <__ssputs_r+0x8e>
 800a04e:	4629      	mov	r1, r5
 800a050:	f7ff fbd8 	bl	8009804 <_malloc_r>
 800a054:	4606      	mov	r6, r0
 800a056:	b360      	cbz	r0, 800a0b2 <__ssputs_r+0xa2>
 800a058:	464a      	mov	r2, r9
 800a05a:	6921      	ldr	r1, [r4, #16]
 800a05c:	f7fe fcf3 	bl	8008a46 <memcpy>
 800a060:	89a3      	ldrh	r3, [r4, #12]
 800a062:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a06a:	81a3      	strh	r3, [r4, #12]
 800a06c:	6126      	str	r6, [r4, #16]
 800a06e:	444e      	add	r6, r9
 800a070:	6026      	str	r6, [r4, #0]
 800a072:	463e      	mov	r6, r7
 800a074:	6165      	str	r5, [r4, #20]
 800a076:	eba5 0509 	sub.w	r5, r5, r9
 800a07a:	60a5      	str	r5, [r4, #8]
 800a07c:	42be      	cmp	r6, r7
 800a07e:	d900      	bls.n	800a082 <__ssputs_r+0x72>
 800a080:	463e      	mov	r6, r7
 800a082:	4632      	mov	r2, r6
 800a084:	4641      	mov	r1, r8
 800a086:	6820      	ldr	r0, [r4, #0]
 800a088:	f000 fb63 	bl	800a752 <memmove>
 800a08c:	2000      	movs	r0, #0
 800a08e:	68a3      	ldr	r3, [r4, #8]
 800a090:	1b9b      	subs	r3, r3, r6
 800a092:	60a3      	str	r3, [r4, #8]
 800a094:	6823      	ldr	r3, [r4, #0]
 800a096:	4433      	add	r3, r6
 800a098:	6023      	str	r3, [r4, #0]
 800a09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a09e:	462a      	mov	r2, r5
 800a0a0:	f000 fbe8 	bl	800a874 <_realloc_r>
 800a0a4:	4606      	mov	r6, r0
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d1e0      	bne.n	800a06c <__ssputs_r+0x5c>
 800a0aa:	4650      	mov	r0, sl
 800a0ac:	6921      	ldr	r1, [r4, #16]
 800a0ae:	f7ff fb37 	bl	8009720 <_free_r>
 800a0b2:	230c      	movs	r3, #12
 800a0b4:	f8ca 3000 	str.w	r3, [sl]
 800a0b8:	89a3      	ldrh	r3, [r4, #12]
 800a0ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a0be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0c2:	81a3      	strh	r3, [r4, #12]
 800a0c4:	e7e9      	b.n	800a09a <__ssputs_r+0x8a>
	...

0800a0c8 <_svfiprintf_r>:
 800a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	4698      	mov	r8, r3
 800a0ce:	898b      	ldrh	r3, [r1, #12]
 800a0d0:	4607      	mov	r7, r0
 800a0d2:	061b      	lsls	r3, r3, #24
 800a0d4:	460d      	mov	r5, r1
 800a0d6:	4614      	mov	r4, r2
 800a0d8:	b09d      	sub	sp, #116	@ 0x74
 800a0da:	d510      	bpl.n	800a0fe <_svfiprintf_r+0x36>
 800a0dc:	690b      	ldr	r3, [r1, #16]
 800a0de:	b973      	cbnz	r3, 800a0fe <_svfiprintf_r+0x36>
 800a0e0:	2140      	movs	r1, #64	@ 0x40
 800a0e2:	f7ff fb8f 	bl	8009804 <_malloc_r>
 800a0e6:	6028      	str	r0, [r5, #0]
 800a0e8:	6128      	str	r0, [r5, #16]
 800a0ea:	b930      	cbnz	r0, 800a0fa <_svfiprintf_r+0x32>
 800a0ec:	230c      	movs	r3, #12
 800a0ee:	603b      	str	r3, [r7, #0]
 800a0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f4:	b01d      	add	sp, #116	@ 0x74
 800a0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0fa:	2340      	movs	r3, #64	@ 0x40
 800a0fc:	616b      	str	r3, [r5, #20]
 800a0fe:	2300      	movs	r3, #0
 800a100:	9309      	str	r3, [sp, #36]	@ 0x24
 800a102:	2320      	movs	r3, #32
 800a104:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a108:	2330      	movs	r3, #48	@ 0x30
 800a10a:	f04f 0901 	mov.w	r9, #1
 800a10e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a112:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a2ac <_svfiprintf_r+0x1e4>
 800a116:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a11a:	4623      	mov	r3, r4
 800a11c:	469a      	mov	sl, r3
 800a11e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a122:	b10a      	cbz	r2, 800a128 <_svfiprintf_r+0x60>
 800a124:	2a25      	cmp	r2, #37	@ 0x25
 800a126:	d1f9      	bne.n	800a11c <_svfiprintf_r+0x54>
 800a128:	ebba 0b04 	subs.w	fp, sl, r4
 800a12c:	d00b      	beq.n	800a146 <_svfiprintf_r+0x7e>
 800a12e:	465b      	mov	r3, fp
 800a130:	4622      	mov	r2, r4
 800a132:	4629      	mov	r1, r5
 800a134:	4638      	mov	r0, r7
 800a136:	f7ff ff6b 	bl	800a010 <__ssputs_r>
 800a13a:	3001      	adds	r0, #1
 800a13c:	f000 80a7 	beq.w	800a28e <_svfiprintf_r+0x1c6>
 800a140:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a142:	445a      	add	r2, fp
 800a144:	9209      	str	r2, [sp, #36]	@ 0x24
 800a146:	f89a 3000 	ldrb.w	r3, [sl]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 809f 	beq.w	800a28e <_svfiprintf_r+0x1c6>
 800a150:	2300      	movs	r3, #0
 800a152:	f04f 32ff 	mov.w	r2, #4294967295
 800a156:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a15a:	f10a 0a01 	add.w	sl, sl, #1
 800a15e:	9304      	str	r3, [sp, #16]
 800a160:	9307      	str	r3, [sp, #28]
 800a162:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a166:	931a      	str	r3, [sp, #104]	@ 0x68
 800a168:	4654      	mov	r4, sl
 800a16a:	2205      	movs	r2, #5
 800a16c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a170:	484e      	ldr	r0, [pc, #312]	@ (800a2ac <_svfiprintf_r+0x1e4>)
 800a172:	f7fe fc5a 	bl	8008a2a <memchr>
 800a176:	9a04      	ldr	r2, [sp, #16]
 800a178:	b9d8      	cbnz	r0, 800a1b2 <_svfiprintf_r+0xea>
 800a17a:	06d0      	lsls	r0, r2, #27
 800a17c:	bf44      	itt	mi
 800a17e:	2320      	movmi	r3, #32
 800a180:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a184:	0711      	lsls	r1, r2, #28
 800a186:	bf44      	itt	mi
 800a188:	232b      	movmi	r3, #43	@ 0x2b
 800a18a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a18e:	f89a 3000 	ldrb.w	r3, [sl]
 800a192:	2b2a      	cmp	r3, #42	@ 0x2a
 800a194:	d015      	beq.n	800a1c2 <_svfiprintf_r+0xfa>
 800a196:	4654      	mov	r4, sl
 800a198:	2000      	movs	r0, #0
 800a19a:	f04f 0c0a 	mov.w	ip, #10
 800a19e:	9a07      	ldr	r2, [sp, #28]
 800a1a0:	4621      	mov	r1, r4
 800a1a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1a6:	3b30      	subs	r3, #48	@ 0x30
 800a1a8:	2b09      	cmp	r3, #9
 800a1aa:	d94b      	bls.n	800a244 <_svfiprintf_r+0x17c>
 800a1ac:	b1b0      	cbz	r0, 800a1dc <_svfiprintf_r+0x114>
 800a1ae:	9207      	str	r2, [sp, #28]
 800a1b0:	e014      	b.n	800a1dc <_svfiprintf_r+0x114>
 800a1b2:	eba0 0308 	sub.w	r3, r0, r8
 800a1b6:	fa09 f303 	lsl.w	r3, r9, r3
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	46a2      	mov	sl, r4
 800a1be:	9304      	str	r3, [sp, #16]
 800a1c0:	e7d2      	b.n	800a168 <_svfiprintf_r+0xa0>
 800a1c2:	9b03      	ldr	r3, [sp, #12]
 800a1c4:	1d19      	adds	r1, r3, #4
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	9103      	str	r1, [sp, #12]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	bfbb      	ittet	lt
 800a1ce:	425b      	neglt	r3, r3
 800a1d0:	f042 0202 	orrlt.w	r2, r2, #2
 800a1d4:	9307      	strge	r3, [sp, #28]
 800a1d6:	9307      	strlt	r3, [sp, #28]
 800a1d8:	bfb8      	it	lt
 800a1da:	9204      	strlt	r2, [sp, #16]
 800a1dc:	7823      	ldrb	r3, [r4, #0]
 800a1de:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1e0:	d10a      	bne.n	800a1f8 <_svfiprintf_r+0x130>
 800a1e2:	7863      	ldrb	r3, [r4, #1]
 800a1e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1e6:	d132      	bne.n	800a24e <_svfiprintf_r+0x186>
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	3402      	adds	r4, #2
 800a1ec:	1d1a      	adds	r2, r3, #4
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	9203      	str	r2, [sp, #12]
 800a1f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1f6:	9305      	str	r3, [sp, #20]
 800a1f8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a2b0 <_svfiprintf_r+0x1e8>
 800a1fc:	2203      	movs	r2, #3
 800a1fe:	4650      	mov	r0, sl
 800a200:	7821      	ldrb	r1, [r4, #0]
 800a202:	f7fe fc12 	bl	8008a2a <memchr>
 800a206:	b138      	cbz	r0, 800a218 <_svfiprintf_r+0x150>
 800a208:	2240      	movs	r2, #64	@ 0x40
 800a20a:	9b04      	ldr	r3, [sp, #16]
 800a20c:	eba0 000a 	sub.w	r0, r0, sl
 800a210:	4082      	lsls	r2, r0
 800a212:	4313      	orrs	r3, r2
 800a214:	3401      	adds	r4, #1
 800a216:	9304      	str	r3, [sp, #16]
 800a218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a21c:	2206      	movs	r2, #6
 800a21e:	4825      	ldr	r0, [pc, #148]	@ (800a2b4 <_svfiprintf_r+0x1ec>)
 800a220:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a224:	f7fe fc01 	bl	8008a2a <memchr>
 800a228:	2800      	cmp	r0, #0
 800a22a:	d036      	beq.n	800a29a <_svfiprintf_r+0x1d2>
 800a22c:	4b22      	ldr	r3, [pc, #136]	@ (800a2b8 <_svfiprintf_r+0x1f0>)
 800a22e:	bb1b      	cbnz	r3, 800a278 <_svfiprintf_r+0x1b0>
 800a230:	9b03      	ldr	r3, [sp, #12]
 800a232:	3307      	adds	r3, #7
 800a234:	f023 0307 	bic.w	r3, r3, #7
 800a238:	3308      	adds	r3, #8
 800a23a:	9303      	str	r3, [sp, #12]
 800a23c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a23e:	4433      	add	r3, r6
 800a240:	9309      	str	r3, [sp, #36]	@ 0x24
 800a242:	e76a      	b.n	800a11a <_svfiprintf_r+0x52>
 800a244:	460c      	mov	r4, r1
 800a246:	2001      	movs	r0, #1
 800a248:	fb0c 3202 	mla	r2, ip, r2, r3
 800a24c:	e7a8      	b.n	800a1a0 <_svfiprintf_r+0xd8>
 800a24e:	2300      	movs	r3, #0
 800a250:	f04f 0c0a 	mov.w	ip, #10
 800a254:	4619      	mov	r1, r3
 800a256:	3401      	adds	r4, #1
 800a258:	9305      	str	r3, [sp, #20]
 800a25a:	4620      	mov	r0, r4
 800a25c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a260:	3a30      	subs	r2, #48	@ 0x30
 800a262:	2a09      	cmp	r2, #9
 800a264:	d903      	bls.n	800a26e <_svfiprintf_r+0x1a6>
 800a266:	2b00      	cmp	r3, #0
 800a268:	d0c6      	beq.n	800a1f8 <_svfiprintf_r+0x130>
 800a26a:	9105      	str	r1, [sp, #20]
 800a26c:	e7c4      	b.n	800a1f8 <_svfiprintf_r+0x130>
 800a26e:	4604      	mov	r4, r0
 800a270:	2301      	movs	r3, #1
 800a272:	fb0c 2101 	mla	r1, ip, r1, r2
 800a276:	e7f0      	b.n	800a25a <_svfiprintf_r+0x192>
 800a278:	ab03      	add	r3, sp, #12
 800a27a:	9300      	str	r3, [sp, #0]
 800a27c:	462a      	mov	r2, r5
 800a27e:	4638      	mov	r0, r7
 800a280:	4b0e      	ldr	r3, [pc, #56]	@ (800a2bc <_svfiprintf_r+0x1f4>)
 800a282:	a904      	add	r1, sp, #16
 800a284:	f7fd fd4e 	bl	8007d24 <_printf_float>
 800a288:	1c42      	adds	r2, r0, #1
 800a28a:	4606      	mov	r6, r0
 800a28c:	d1d6      	bne.n	800a23c <_svfiprintf_r+0x174>
 800a28e:	89ab      	ldrh	r3, [r5, #12]
 800a290:	065b      	lsls	r3, r3, #25
 800a292:	f53f af2d 	bmi.w	800a0f0 <_svfiprintf_r+0x28>
 800a296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a298:	e72c      	b.n	800a0f4 <_svfiprintf_r+0x2c>
 800a29a:	ab03      	add	r3, sp, #12
 800a29c:	9300      	str	r3, [sp, #0]
 800a29e:	462a      	mov	r2, r5
 800a2a0:	4638      	mov	r0, r7
 800a2a2:	4b06      	ldr	r3, [pc, #24]	@ (800a2bc <_svfiprintf_r+0x1f4>)
 800a2a4:	a904      	add	r1, sp, #16
 800a2a6:	f7fd ffdb 	bl	8008260 <_printf_i>
 800a2aa:	e7ed      	b.n	800a288 <_svfiprintf_r+0x1c0>
 800a2ac:	0800aed4 	.word	0x0800aed4
 800a2b0:	0800aeda 	.word	0x0800aeda
 800a2b4:	0800aede 	.word	0x0800aede
 800a2b8:	08007d25 	.word	0x08007d25
 800a2bc:	0800a011 	.word	0x0800a011

0800a2c0 <__sfputc_r>:
 800a2c0:	6893      	ldr	r3, [r2, #8]
 800a2c2:	b410      	push	{r4}
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	6093      	str	r3, [r2, #8]
 800a2ca:	da07      	bge.n	800a2dc <__sfputc_r+0x1c>
 800a2cc:	6994      	ldr	r4, [r2, #24]
 800a2ce:	42a3      	cmp	r3, r4
 800a2d0:	db01      	blt.n	800a2d6 <__sfputc_r+0x16>
 800a2d2:	290a      	cmp	r1, #10
 800a2d4:	d102      	bne.n	800a2dc <__sfputc_r+0x1c>
 800a2d6:	bc10      	pop	{r4}
 800a2d8:	f7fe ba8b 	b.w	80087f2 <__swbuf_r>
 800a2dc:	6813      	ldr	r3, [r2, #0]
 800a2de:	1c58      	adds	r0, r3, #1
 800a2e0:	6010      	str	r0, [r2, #0]
 800a2e2:	7019      	strb	r1, [r3, #0]
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	bc10      	pop	{r4}
 800a2e8:	4770      	bx	lr

0800a2ea <__sfputs_r>:
 800a2ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ec:	4606      	mov	r6, r0
 800a2ee:	460f      	mov	r7, r1
 800a2f0:	4614      	mov	r4, r2
 800a2f2:	18d5      	adds	r5, r2, r3
 800a2f4:	42ac      	cmp	r4, r5
 800a2f6:	d101      	bne.n	800a2fc <__sfputs_r+0x12>
 800a2f8:	2000      	movs	r0, #0
 800a2fa:	e007      	b.n	800a30c <__sfputs_r+0x22>
 800a2fc:	463a      	mov	r2, r7
 800a2fe:	4630      	mov	r0, r6
 800a300:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a304:	f7ff ffdc 	bl	800a2c0 <__sfputc_r>
 800a308:	1c43      	adds	r3, r0, #1
 800a30a:	d1f3      	bne.n	800a2f4 <__sfputs_r+0xa>
 800a30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a310 <_vfiprintf_r>:
 800a310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a314:	460d      	mov	r5, r1
 800a316:	4614      	mov	r4, r2
 800a318:	4698      	mov	r8, r3
 800a31a:	4606      	mov	r6, r0
 800a31c:	b09d      	sub	sp, #116	@ 0x74
 800a31e:	b118      	cbz	r0, 800a328 <_vfiprintf_r+0x18>
 800a320:	6a03      	ldr	r3, [r0, #32]
 800a322:	b90b      	cbnz	r3, 800a328 <_vfiprintf_r+0x18>
 800a324:	f7fe f946 	bl	80085b4 <__sinit>
 800a328:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a32a:	07d9      	lsls	r1, r3, #31
 800a32c:	d405      	bmi.n	800a33a <_vfiprintf_r+0x2a>
 800a32e:	89ab      	ldrh	r3, [r5, #12]
 800a330:	059a      	lsls	r2, r3, #22
 800a332:	d402      	bmi.n	800a33a <_vfiprintf_r+0x2a>
 800a334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a336:	f7fe fb6e 	bl	8008a16 <__retarget_lock_acquire_recursive>
 800a33a:	89ab      	ldrh	r3, [r5, #12]
 800a33c:	071b      	lsls	r3, r3, #28
 800a33e:	d501      	bpl.n	800a344 <_vfiprintf_r+0x34>
 800a340:	692b      	ldr	r3, [r5, #16]
 800a342:	b99b      	cbnz	r3, 800a36c <_vfiprintf_r+0x5c>
 800a344:	4629      	mov	r1, r5
 800a346:	4630      	mov	r0, r6
 800a348:	f7fe fa92 	bl	8008870 <__swsetup_r>
 800a34c:	b170      	cbz	r0, 800a36c <_vfiprintf_r+0x5c>
 800a34e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a350:	07dc      	lsls	r4, r3, #31
 800a352:	d504      	bpl.n	800a35e <_vfiprintf_r+0x4e>
 800a354:	f04f 30ff 	mov.w	r0, #4294967295
 800a358:	b01d      	add	sp, #116	@ 0x74
 800a35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a35e:	89ab      	ldrh	r3, [r5, #12]
 800a360:	0598      	lsls	r0, r3, #22
 800a362:	d4f7      	bmi.n	800a354 <_vfiprintf_r+0x44>
 800a364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a366:	f7fe fb57 	bl	8008a18 <__retarget_lock_release_recursive>
 800a36a:	e7f3      	b.n	800a354 <_vfiprintf_r+0x44>
 800a36c:	2300      	movs	r3, #0
 800a36e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a370:	2320      	movs	r3, #32
 800a372:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a376:	2330      	movs	r3, #48	@ 0x30
 800a378:	f04f 0901 	mov.w	r9, #1
 800a37c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a380:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a52c <_vfiprintf_r+0x21c>
 800a384:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a388:	4623      	mov	r3, r4
 800a38a:	469a      	mov	sl, r3
 800a38c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a390:	b10a      	cbz	r2, 800a396 <_vfiprintf_r+0x86>
 800a392:	2a25      	cmp	r2, #37	@ 0x25
 800a394:	d1f9      	bne.n	800a38a <_vfiprintf_r+0x7a>
 800a396:	ebba 0b04 	subs.w	fp, sl, r4
 800a39a:	d00b      	beq.n	800a3b4 <_vfiprintf_r+0xa4>
 800a39c:	465b      	mov	r3, fp
 800a39e:	4622      	mov	r2, r4
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	4630      	mov	r0, r6
 800a3a4:	f7ff ffa1 	bl	800a2ea <__sfputs_r>
 800a3a8:	3001      	adds	r0, #1
 800a3aa:	f000 80a7 	beq.w	800a4fc <_vfiprintf_r+0x1ec>
 800a3ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3b0:	445a      	add	r2, fp
 800a3b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 809f 	beq.w	800a4fc <_vfiprintf_r+0x1ec>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3c8:	f10a 0a01 	add.w	sl, sl, #1
 800a3cc:	9304      	str	r3, [sp, #16]
 800a3ce:	9307      	str	r3, [sp, #28]
 800a3d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3d6:	4654      	mov	r4, sl
 800a3d8:	2205      	movs	r2, #5
 800a3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3de:	4853      	ldr	r0, [pc, #332]	@ (800a52c <_vfiprintf_r+0x21c>)
 800a3e0:	f7fe fb23 	bl	8008a2a <memchr>
 800a3e4:	9a04      	ldr	r2, [sp, #16]
 800a3e6:	b9d8      	cbnz	r0, 800a420 <_vfiprintf_r+0x110>
 800a3e8:	06d1      	lsls	r1, r2, #27
 800a3ea:	bf44      	itt	mi
 800a3ec:	2320      	movmi	r3, #32
 800a3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3f2:	0713      	lsls	r3, r2, #28
 800a3f4:	bf44      	itt	mi
 800a3f6:	232b      	movmi	r3, #43	@ 0x2b
 800a3f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3fc:	f89a 3000 	ldrb.w	r3, [sl]
 800a400:	2b2a      	cmp	r3, #42	@ 0x2a
 800a402:	d015      	beq.n	800a430 <_vfiprintf_r+0x120>
 800a404:	4654      	mov	r4, sl
 800a406:	2000      	movs	r0, #0
 800a408:	f04f 0c0a 	mov.w	ip, #10
 800a40c:	9a07      	ldr	r2, [sp, #28]
 800a40e:	4621      	mov	r1, r4
 800a410:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a414:	3b30      	subs	r3, #48	@ 0x30
 800a416:	2b09      	cmp	r3, #9
 800a418:	d94b      	bls.n	800a4b2 <_vfiprintf_r+0x1a2>
 800a41a:	b1b0      	cbz	r0, 800a44a <_vfiprintf_r+0x13a>
 800a41c:	9207      	str	r2, [sp, #28]
 800a41e:	e014      	b.n	800a44a <_vfiprintf_r+0x13a>
 800a420:	eba0 0308 	sub.w	r3, r0, r8
 800a424:	fa09 f303 	lsl.w	r3, r9, r3
 800a428:	4313      	orrs	r3, r2
 800a42a:	46a2      	mov	sl, r4
 800a42c:	9304      	str	r3, [sp, #16]
 800a42e:	e7d2      	b.n	800a3d6 <_vfiprintf_r+0xc6>
 800a430:	9b03      	ldr	r3, [sp, #12]
 800a432:	1d19      	adds	r1, r3, #4
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	9103      	str	r1, [sp, #12]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	bfbb      	ittet	lt
 800a43c:	425b      	neglt	r3, r3
 800a43e:	f042 0202 	orrlt.w	r2, r2, #2
 800a442:	9307      	strge	r3, [sp, #28]
 800a444:	9307      	strlt	r3, [sp, #28]
 800a446:	bfb8      	it	lt
 800a448:	9204      	strlt	r2, [sp, #16]
 800a44a:	7823      	ldrb	r3, [r4, #0]
 800a44c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a44e:	d10a      	bne.n	800a466 <_vfiprintf_r+0x156>
 800a450:	7863      	ldrb	r3, [r4, #1]
 800a452:	2b2a      	cmp	r3, #42	@ 0x2a
 800a454:	d132      	bne.n	800a4bc <_vfiprintf_r+0x1ac>
 800a456:	9b03      	ldr	r3, [sp, #12]
 800a458:	3402      	adds	r4, #2
 800a45a:	1d1a      	adds	r2, r3, #4
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	9203      	str	r2, [sp, #12]
 800a460:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a464:	9305      	str	r3, [sp, #20]
 800a466:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a530 <_vfiprintf_r+0x220>
 800a46a:	2203      	movs	r2, #3
 800a46c:	4650      	mov	r0, sl
 800a46e:	7821      	ldrb	r1, [r4, #0]
 800a470:	f7fe fadb 	bl	8008a2a <memchr>
 800a474:	b138      	cbz	r0, 800a486 <_vfiprintf_r+0x176>
 800a476:	2240      	movs	r2, #64	@ 0x40
 800a478:	9b04      	ldr	r3, [sp, #16]
 800a47a:	eba0 000a 	sub.w	r0, r0, sl
 800a47e:	4082      	lsls	r2, r0
 800a480:	4313      	orrs	r3, r2
 800a482:	3401      	adds	r4, #1
 800a484:	9304      	str	r3, [sp, #16]
 800a486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48a:	2206      	movs	r2, #6
 800a48c:	4829      	ldr	r0, [pc, #164]	@ (800a534 <_vfiprintf_r+0x224>)
 800a48e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a492:	f7fe faca 	bl	8008a2a <memchr>
 800a496:	2800      	cmp	r0, #0
 800a498:	d03f      	beq.n	800a51a <_vfiprintf_r+0x20a>
 800a49a:	4b27      	ldr	r3, [pc, #156]	@ (800a538 <_vfiprintf_r+0x228>)
 800a49c:	bb1b      	cbnz	r3, 800a4e6 <_vfiprintf_r+0x1d6>
 800a49e:	9b03      	ldr	r3, [sp, #12]
 800a4a0:	3307      	adds	r3, #7
 800a4a2:	f023 0307 	bic.w	r3, r3, #7
 800a4a6:	3308      	adds	r3, #8
 800a4a8:	9303      	str	r3, [sp, #12]
 800a4aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ac:	443b      	add	r3, r7
 800a4ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4b0:	e76a      	b.n	800a388 <_vfiprintf_r+0x78>
 800a4b2:	460c      	mov	r4, r1
 800a4b4:	2001      	movs	r0, #1
 800a4b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4ba:	e7a8      	b.n	800a40e <_vfiprintf_r+0xfe>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f04f 0c0a 	mov.w	ip, #10
 800a4c2:	4619      	mov	r1, r3
 800a4c4:	3401      	adds	r4, #1
 800a4c6:	9305      	str	r3, [sp, #20]
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4ce:	3a30      	subs	r2, #48	@ 0x30
 800a4d0:	2a09      	cmp	r2, #9
 800a4d2:	d903      	bls.n	800a4dc <_vfiprintf_r+0x1cc>
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d0c6      	beq.n	800a466 <_vfiprintf_r+0x156>
 800a4d8:	9105      	str	r1, [sp, #20]
 800a4da:	e7c4      	b.n	800a466 <_vfiprintf_r+0x156>
 800a4dc:	4604      	mov	r4, r0
 800a4de:	2301      	movs	r3, #1
 800a4e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4e4:	e7f0      	b.n	800a4c8 <_vfiprintf_r+0x1b8>
 800a4e6:	ab03      	add	r3, sp, #12
 800a4e8:	9300      	str	r3, [sp, #0]
 800a4ea:	462a      	mov	r2, r5
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	4b13      	ldr	r3, [pc, #76]	@ (800a53c <_vfiprintf_r+0x22c>)
 800a4f0:	a904      	add	r1, sp, #16
 800a4f2:	f7fd fc17 	bl	8007d24 <_printf_float>
 800a4f6:	4607      	mov	r7, r0
 800a4f8:	1c78      	adds	r0, r7, #1
 800a4fa:	d1d6      	bne.n	800a4aa <_vfiprintf_r+0x19a>
 800a4fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4fe:	07d9      	lsls	r1, r3, #31
 800a500:	d405      	bmi.n	800a50e <_vfiprintf_r+0x1fe>
 800a502:	89ab      	ldrh	r3, [r5, #12]
 800a504:	059a      	lsls	r2, r3, #22
 800a506:	d402      	bmi.n	800a50e <_vfiprintf_r+0x1fe>
 800a508:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a50a:	f7fe fa85 	bl	8008a18 <__retarget_lock_release_recursive>
 800a50e:	89ab      	ldrh	r3, [r5, #12]
 800a510:	065b      	lsls	r3, r3, #25
 800a512:	f53f af1f 	bmi.w	800a354 <_vfiprintf_r+0x44>
 800a516:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a518:	e71e      	b.n	800a358 <_vfiprintf_r+0x48>
 800a51a:	ab03      	add	r3, sp, #12
 800a51c:	9300      	str	r3, [sp, #0]
 800a51e:	462a      	mov	r2, r5
 800a520:	4630      	mov	r0, r6
 800a522:	4b06      	ldr	r3, [pc, #24]	@ (800a53c <_vfiprintf_r+0x22c>)
 800a524:	a904      	add	r1, sp, #16
 800a526:	f7fd fe9b 	bl	8008260 <_printf_i>
 800a52a:	e7e4      	b.n	800a4f6 <_vfiprintf_r+0x1e6>
 800a52c:	0800aed4 	.word	0x0800aed4
 800a530:	0800aeda 	.word	0x0800aeda
 800a534:	0800aede 	.word	0x0800aede
 800a538:	08007d25 	.word	0x08007d25
 800a53c:	0800a2eb 	.word	0x0800a2eb

0800a540 <__sflush_r>:
 800a540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a546:	0716      	lsls	r6, r2, #28
 800a548:	4605      	mov	r5, r0
 800a54a:	460c      	mov	r4, r1
 800a54c:	d454      	bmi.n	800a5f8 <__sflush_r+0xb8>
 800a54e:	684b      	ldr	r3, [r1, #4]
 800a550:	2b00      	cmp	r3, #0
 800a552:	dc02      	bgt.n	800a55a <__sflush_r+0x1a>
 800a554:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a556:	2b00      	cmp	r3, #0
 800a558:	dd48      	ble.n	800a5ec <__sflush_r+0xac>
 800a55a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a55c:	2e00      	cmp	r6, #0
 800a55e:	d045      	beq.n	800a5ec <__sflush_r+0xac>
 800a560:	2300      	movs	r3, #0
 800a562:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a566:	682f      	ldr	r7, [r5, #0]
 800a568:	6a21      	ldr	r1, [r4, #32]
 800a56a:	602b      	str	r3, [r5, #0]
 800a56c:	d030      	beq.n	800a5d0 <__sflush_r+0x90>
 800a56e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a570:	89a3      	ldrh	r3, [r4, #12]
 800a572:	0759      	lsls	r1, r3, #29
 800a574:	d505      	bpl.n	800a582 <__sflush_r+0x42>
 800a576:	6863      	ldr	r3, [r4, #4]
 800a578:	1ad2      	subs	r2, r2, r3
 800a57a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a57c:	b10b      	cbz	r3, 800a582 <__sflush_r+0x42>
 800a57e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a580:	1ad2      	subs	r2, r2, r3
 800a582:	2300      	movs	r3, #0
 800a584:	4628      	mov	r0, r5
 800a586:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a588:	6a21      	ldr	r1, [r4, #32]
 800a58a:	47b0      	blx	r6
 800a58c:	1c43      	adds	r3, r0, #1
 800a58e:	89a3      	ldrh	r3, [r4, #12]
 800a590:	d106      	bne.n	800a5a0 <__sflush_r+0x60>
 800a592:	6829      	ldr	r1, [r5, #0]
 800a594:	291d      	cmp	r1, #29
 800a596:	d82b      	bhi.n	800a5f0 <__sflush_r+0xb0>
 800a598:	4a28      	ldr	r2, [pc, #160]	@ (800a63c <__sflush_r+0xfc>)
 800a59a:	40ca      	lsrs	r2, r1
 800a59c:	07d6      	lsls	r6, r2, #31
 800a59e:	d527      	bpl.n	800a5f0 <__sflush_r+0xb0>
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	6062      	str	r2, [r4, #4]
 800a5a4:	6922      	ldr	r2, [r4, #16]
 800a5a6:	04d9      	lsls	r1, r3, #19
 800a5a8:	6022      	str	r2, [r4, #0]
 800a5aa:	d504      	bpl.n	800a5b6 <__sflush_r+0x76>
 800a5ac:	1c42      	adds	r2, r0, #1
 800a5ae:	d101      	bne.n	800a5b4 <__sflush_r+0x74>
 800a5b0:	682b      	ldr	r3, [r5, #0]
 800a5b2:	b903      	cbnz	r3, 800a5b6 <__sflush_r+0x76>
 800a5b4:	6560      	str	r0, [r4, #84]	@ 0x54
 800a5b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5b8:	602f      	str	r7, [r5, #0]
 800a5ba:	b1b9      	cbz	r1, 800a5ec <__sflush_r+0xac>
 800a5bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5c0:	4299      	cmp	r1, r3
 800a5c2:	d002      	beq.n	800a5ca <__sflush_r+0x8a>
 800a5c4:	4628      	mov	r0, r5
 800a5c6:	f7ff f8ab 	bl	8009720 <_free_r>
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5ce:	e00d      	b.n	800a5ec <__sflush_r+0xac>
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	47b0      	blx	r6
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	1c50      	adds	r0, r2, #1
 800a5da:	d1c9      	bne.n	800a570 <__sflush_r+0x30>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d0c6      	beq.n	800a570 <__sflush_r+0x30>
 800a5e2:	2b1d      	cmp	r3, #29
 800a5e4:	d001      	beq.n	800a5ea <__sflush_r+0xaa>
 800a5e6:	2b16      	cmp	r3, #22
 800a5e8:	d11d      	bne.n	800a626 <__sflush_r+0xe6>
 800a5ea:	602f      	str	r7, [r5, #0]
 800a5ec:	2000      	movs	r0, #0
 800a5ee:	e021      	b.n	800a634 <__sflush_r+0xf4>
 800a5f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5f4:	b21b      	sxth	r3, r3
 800a5f6:	e01a      	b.n	800a62e <__sflush_r+0xee>
 800a5f8:	690f      	ldr	r7, [r1, #16]
 800a5fa:	2f00      	cmp	r7, #0
 800a5fc:	d0f6      	beq.n	800a5ec <__sflush_r+0xac>
 800a5fe:	0793      	lsls	r3, r2, #30
 800a600:	bf18      	it	ne
 800a602:	2300      	movne	r3, #0
 800a604:	680e      	ldr	r6, [r1, #0]
 800a606:	bf08      	it	eq
 800a608:	694b      	ldreq	r3, [r1, #20]
 800a60a:	1bf6      	subs	r6, r6, r7
 800a60c:	600f      	str	r7, [r1, #0]
 800a60e:	608b      	str	r3, [r1, #8]
 800a610:	2e00      	cmp	r6, #0
 800a612:	ddeb      	ble.n	800a5ec <__sflush_r+0xac>
 800a614:	4633      	mov	r3, r6
 800a616:	463a      	mov	r2, r7
 800a618:	4628      	mov	r0, r5
 800a61a:	6a21      	ldr	r1, [r4, #32]
 800a61c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a620:	47e0      	blx	ip
 800a622:	2800      	cmp	r0, #0
 800a624:	dc07      	bgt.n	800a636 <__sflush_r+0xf6>
 800a626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a62a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a62e:	f04f 30ff 	mov.w	r0, #4294967295
 800a632:	81a3      	strh	r3, [r4, #12]
 800a634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a636:	4407      	add	r7, r0
 800a638:	1a36      	subs	r6, r6, r0
 800a63a:	e7e9      	b.n	800a610 <__sflush_r+0xd0>
 800a63c:	20400001 	.word	0x20400001

0800a640 <_fflush_r>:
 800a640:	b538      	push	{r3, r4, r5, lr}
 800a642:	690b      	ldr	r3, [r1, #16]
 800a644:	4605      	mov	r5, r0
 800a646:	460c      	mov	r4, r1
 800a648:	b913      	cbnz	r3, 800a650 <_fflush_r+0x10>
 800a64a:	2500      	movs	r5, #0
 800a64c:	4628      	mov	r0, r5
 800a64e:	bd38      	pop	{r3, r4, r5, pc}
 800a650:	b118      	cbz	r0, 800a65a <_fflush_r+0x1a>
 800a652:	6a03      	ldr	r3, [r0, #32]
 800a654:	b90b      	cbnz	r3, 800a65a <_fflush_r+0x1a>
 800a656:	f7fd ffad 	bl	80085b4 <__sinit>
 800a65a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d0f3      	beq.n	800a64a <_fflush_r+0xa>
 800a662:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a664:	07d0      	lsls	r0, r2, #31
 800a666:	d404      	bmi.n	800a672 <_fflush_r+0x32>
 800a668:	0599      	lsls	r1, r3, #22
 800a66a:	d402      	bmi.n	800a672 <_fflush_r+0x32>
 800a66c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a66e:	f7fe f9d2 	bl	8008a16 <__retarget_lock_acquire_recursive>
 800a672:	4628      	mov	r0, r5
 800a674:	4621      	mov	r1, r4
 800a676:	f7ff ff63 	bl	800a540 <__sflush_r>
 800a67a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a67c:	4605      	mov	r5, r0
 800a67e:	07da      	lsls	r2, r3, #31
 800a680:	d4e4      	bmi.n	800a64c <_fflush_r+0xc>
 800a682:	89a3      	ldrh	r3, [r4, #12]
 800a684:	059b      	lsls	r3, r3, #22
 800a686:	d4e1      	bmi.n	800a64c <_fflush_r+0xc>
 800a688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a68a:	f7fe f9c5 	bl	8008a18 <__retarget_lock_release_recursive>
 800a68e:	e7dd      	b.n	800a64c <_fflush_r+0xc>

0800a690 <__swhatbuf_r>:
 800a690:	b570      	push	{r4, r5, r6, lr}
 800a692:	460c      	mov	r4, r1
 800a694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a698:	4615      	mov	r5, r2
 800a69a:	2900      	cmp	r1, #0
 800a69c:	461e      	mov	r6, r3
 800a69e:	b096      	sub	sp, #88	@ 0x58
 800a6a0:	da0c      	bge.n	800a6bc <__swhatbuf_r+0x2c>
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a6aa:	bf14      	ite	ne
 800a6ac:	2340      	movne	r3, #64	@ 0x40
 800a6ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6b2:	2000      	movs	r0, #0
 800a6b4:	6031      	str	r1, [r6, #0]
 800a6b6:	602b      	str	r3, [r5, #0]
 800a6b8:	b016      	add	sp, #88	@ 0x58
 800a6ba:	bd70      	pop	{r4, r5, r6, pc}
 800a6bc:	466a      	mov	r2, sp
 800a6be:	f000 f863 	bl	800a788 <_fstat_r>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	dbed      	blt.n	800a6a2 <__swhatbuf_r+0x12>
 800a6c6:	9901      	ldr	r1, [sp, #4]
 800a6c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6d0:	4259      	negs	r1, r3
 800a6d2:	4159      	adcs	r1, r3
 800a6d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6d8:	e7eb      	b.n	800a6b2 <__swhatbuf_r+0x22>

0800a6da <__smakebuf_r>:
 800a6da:	898b      	ldrh	r3, [r1, #12]
 800a6dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6de:	079d      	lsls	r5, r3, #30
 800a6e0:	4606      	mov	r6, r0
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	d507      	bpl.n	800a6f6 <__smakebuf_r+0x1c>
 800a6e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6ea:	6023      	str	r3, [r4, #0]
 800a6ec:	6123      	str	r3, [r4, #16]
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	6163      	str	r3, [r4, #20]
 800a6f2:	b003      	add	sp, #12
 800a6f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6f6:	466a      	mov	r2, sp
 800a6f8:	ab01      	add	r3, sp, #4
 800a6fa:	f7ff ffc9 	bl	800a690 <__swhatbuf_r>
 800a6fe:	9f00      	ldr	r7, [sp, #0]
 800a700:	4605      	mov	r5, r0
 800a702:	4639      	mov	r1, r7
 800a704:	4630      	mov	r0, r6
 800a706:	f7ff f87d 	bl	8009804 <_malloc_r>
 800a70a:	b948      	cbnz	r0, 800a720 <__smakebuf_r+0x46>
 800a70c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a710:	059a      	lsls	r2, r3, #22
 800a712:	d4ee      	bmi.n	800a6f2 <__smakebuf_r+0x18>
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	f043 0302 	orr.w	r3, r3, #2
 800a71c:	81a3      	strh	r3, [r4, #12]
 800a71e:	e7e2      	b.n	800a6e6 <__smakebuf_r+0xc>
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a72a:	81a3      	strh	r3, [r4, #12]
 800a72c:	9b01      	ldr	r3, [sp, #4]
 800a72e:	6020      	str	r0, [r4, #0]
 800a730:	b15b      	cbz	r3, 800a74a <__smakebuf_r+0x70>
 800a732:	4630      	mov	r0, r6
 800a734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a738:	f000 f838 	bl	800a7ac <_isatty_r>
 800a73c:	b128      	cbz	r0, 800a74a <__smakebuf_r+0x70>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	f023 0303 	bic.w	r3, r3, #3
 800a744:	f043 0301 	orr.w	r3, r3, #1
 800a748:	81a3      	strh	r3, [r4, #12]
 800a74a:	89a3      	ldrh	r3, [r4, #12]
 800a74c:	431d      	orrs	r5, r3
 800a74e:	81a5      	strh	r5, [r4, #12]
 800a750:	e7cf      	b.n	800a6f2 <__smakebuf_r+0x18>

0800a752 <memmove>:
 800a752:	4288      	cmp	r0, r1
 800a754:	b510      	push	{r4, lr}
 800a756:	eb01 0402 	add.w	r4, r1, r2
 800a75a:	d902      	bls.n	800a762 <memmove+0x10>
 800a75c:	4284      	cmp	r4, r0
 800a75e:	4623      	mov	r3, r4
 800a760:	d807      	bhi.n	800a772 <memmove+0x20>
 800a762:	1e43      	subs	r3, r0, #1
 800a764:	42a1      	cmp	r1, r4
 800a766:	d008      	beq.n	800a77a <memmove+0x28>
 800a768:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a76c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a770:	e7f8      	b.n	800a764 <memmove+0x12>
 800a772:	4601      	mov	r1, r0
 800a774:	4402      	add	r2, r0
 800a776:	428a      	cmp	r2, r1
 800a778:	d100      	bne.n	800a77c <memmove+0x2a>
 800a77a:	bd10      	pop	{r4, pc}
 800a77c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a780:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a784:	e7f7      	b.n	800a776 <memmove+0x24>
	...

0800a788 <_fstat_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	2300      	movs	r3, #0
 800a78c:	4d06      	ldr	r5, [pc, #24]	@ (800a7a8 <_fstat_r+0x20>)
 800a78e:	4604      	mov	r4, r0
 800a790:	4608      	mov	r0, r1
 800a792:	4611      	mov	r1, r2
 800a794:	602b      	str	r3, [r5, #0]
 800a796:	f7f8 f84f 	bl	8002838 <_fstat>
 800a79a:	1c43      	adds	r3, r0, #1
 800a79c:	d102      	bne.n	800a7a4 <_fstat_r+0x1c>
 800a79e:	682b      	ldr	r3, [r5, #0]
 800a7a0:	b103      	cbz	r3, 800a7a4 <_fstat_r+0x1c>
 800a7a2:	6023      	str	r3, [r4, #0]
 800a7a4:	bd38      	pop	{r3, r4, r5, pc}
 800a7a6:	bf00      	nop
 800a7a8:	20001544 	.word	0x20001544

0800a7ac <_isatty_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	4d05      	ldr	r5, [pc, #20]	@ (800a7c8 <_isatty_r+0x1c>)
 800a7b2:	4604      	mov	r4, r0
 800a7b4:	4608      	mov	r0, r1
 800a7b6:	602b      	str	r3, [r5, #0]
 800a7b8:	f7f8 f84d 	bl	8002856 <_isatty>
 800a7bc:	1c43      	adds	r3, r0, #1
 800a7be:	d102      	bne.n	800a7c6 <_isatty_r+0x1a>
 800a7c0:	682b      	ldr	r3, [r5, #0]
 800a7c2:	b103      	cbz	r3, 800a7c6 <_isatty_r+0x1a>
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	bd38      	pop	{r3, r4, r5, pc}
 800a7c8:	20001544 	.word	0x20001544

0800a7cc <_sbrk_r>:
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	4d05      	ldr	r5, [pc, #20]	@ (800a7e8 <_sbrk_r+0x1c>)
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	4608      	mov	r0, r1
 800a7d6:	602b      	str	r3, [r5, #0]
 800a7d8:	f7f8 f854 	bl	8002884 <_sbrk>
 800a7dc:	1c43      	adds	r3, r0, #1
 800a7de:	d102      	bne.n	800a7e6 <_sbrk_r+0x1a>
 800a7e0:	682b      	ldr	r3, [r5, #0]
 800a7e2:	b103      	cbz	r3, 800a7e6 <_sbrk_r+0x1a>
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	bd38      	pop	{r3, r4, r5, pc}
 800a7e8:	20001544 	.word	0x20001544

0800a7ec <__assert_func>:
 800a7ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7ee:	4614      	mov	r4, r2
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	4b09      	ldr	r3, [pc, #36]	@ (800a818 <__assert_func+0x2c>)
 800a7f4:	4605      	mov	r5, r0
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	68d8      	ldr	r0, [r3, #12]
 800a7fa:	b14c      	cbz	r4, 800a810 <__assert_func+0x24>
 800a7fc:	4b07      	ldr	r3, [pc, #28]	@ (800a81c <__assert_func+0x30>)
 800a7fe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a802:	9100      	str	r1, [sp, #0]
 800a804:	462b      	mov	r3, r5
 800a806:	4906      	ldr	r1, [pc, #24]	@ (800a820 <__assert_func+0x34>)
 800a808:	f000 f870 	bl	800a8ec <fiprintf>
 800a80c:	f000 f880 	bl	800a910 <abort>
 800a810:	4b04      	ldr	r3, [pc, #16]	@ (800a824 <__assert_func+0x38>)
 800a812:	461c      	mov	r4, r3
 800a814:	e7f3      	b.n	800a7fe <__assert_func+0x12>
 800a816:	bf00      	nop
 800a818:	2000002c 	.word	0x2000002c
 800a81c:	0800aeef 	.word	0x0800aeef
 800a820:	0800aefc 	.word	0x0800aefc
 800a824:	0800af2a 	.word	0x0800af2a

0800a828 <_calloc_r>:
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	fba1 5402 	umull	r5, r4, r1, r2
 800a82e:	b934      	cbnz	r4, 800a83e <_calloc_r+0x16>
 800a830:	4629      	mov	r1, r5
 800a832:	f7fe ffe7 	bl	8009804 <_malloc_r>
 800a836:	4606      	mov	r6, r0
 800a838:	b928      	cbnz	r0, 800a846 <_calloc_r+0x1e>
 800a83a:	4630      	mov	r0, r6
 800a83c:	bd70      	pop	{r4, r5, r6, pc}
 800a83e:	220c      	movs	r2, #12
 800a840:	2600      	movs	r6, #0
 800a842:	6002      	str	r2, [r0, #0]
 800a844:	e7f9      	b.n	800a83a <_calloc_r+0x12>
 800a846:	462a      	mov	r2, r5
 800a848:	4621      	mov	r1, r4
 800a84a:	f7fe f867 	bl	800891c <memset>
 800a84e:	e7f4      	b.n	800a83a <_calloc_r+0x12>

0800a850 <__ascii_mbtowc>:
 800a850:	b082      	sub	sp, #8
 800a852:	b901      	cbnz	r1, 800a856 <__ascii_mbtowc+0x6>
 800a854:	a901      	add	r1, sp, #4
 800a856:	b142      	cbz	r2, 800a86a <__ascii_mbtowc+0x1a>
 800a858:	b14b      	cbz	r3, 800a86e <__ascii_mbtowc+0x1e>
 800a85a:	7813      	ldrb	r3, [r2, #0]
 800a85c:	600b      	str	r3, [r1, #0]
 800a85e:	7812      	ldrb	r2, [r2, #0]
 800a860:	1e10      	subs	r0, r2, #0
 800a862:	bf18      	it	ne
 800a864:	2001      	movne	r0, #1
 800a866:	b002      	add	sp, #8
 800a868:	4770      	bx	lr
 800a86a:	4610      	mov	r0, r2
 800a86c:	e7fb      	b.n	800a866 <__ascii_mbtowc+0x16>
 800a86e:	f06f 0001 	mvn.w	r0, #1
 800a872:	e7f8      	b.n	800a866 <__ascii_mbtowc+0x16>

0800a874 <_realloc_r>:
 800a874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a878:	4607      	mov	r7, r0
 800a87a:	4614      	mov	r4, r2
 800a87c:	460d      	mov	r5, r1
 800a87e:	b921      	cbnz	r1, 800a88a <_realloc_r+0x16>
 800a880:	4611      	mov	r1, r2
 800a882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a886:	f7fe bfbd 	b.w	8009804 <_malloc_r>
 800a88a:	b92a      	cbnz	r2, 800a898 <_realloc_r+0x24>
 800a88c:	f7fe ff48 	bl	8009720 <_free_r>
 800a890:	4625      	mov	r5, r4
 800a892:	4628      	mov	r0, r5
 800a894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a898:	f000 f841 	bl	800a91e <_malloc_usable_size_r>
 800a89c:	4284      	cmp	r4, r0
 800a89e:	4606      	mov	r6, r0
 800a8a0:	d802      	bhi.n	800a8a8 <_realloc_r+0x34>
 800a8a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a8a6:	d8f4      	bhi.n	800a892 <_realloc_r+0x1e>
 800a8a8:	4621      	mov	r1, r4
 800a8aa:	4638      	mov	r0, r7
 800a8ac:	f7fe ffaa 	bl	8009804 <_malloc_r>
 800a8b0:	4680      	mov	r8, r0
 800a8b2:	b908      	cbnz	r0, 800a8b8 <_realloc_r+0x44>
 800a8b4:	4645      	mov	r5, r8
 800a8b6:	e7ec      	b.n	800a892 <_realloc_r+0x1e>
 800a8b8:	42b4      	cmp	r4, r6
 800a8ba:	4622      	mov	r2, r4
 800a8bc:	4629      	mov	r1, r5
 800a8be:	bf28      	it	cs
 800a8c0:	4632      	movcs	r2, r6
 800a8c2:	f7fe f8c0 	bl	8008a46 <memcpy>
 800a8c6:	4629      	mov	r1, r5
 800a8c8:	4638      	mov	r0, r7
 800a8ca:	f7fe ff29 	bl	8009720 <_free_r>
 800a8ce:	e7f1      	b.n	800a8b4 <_realloc_r+0x40>

0800a8d0 <__ascii_wctomb>:
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	4608      	mov	r0, r1
 800a8d4:	b141      	cbz	r1, 800a8e8 <__ascii_wctomb+0x18>
 800a8d6:	2aff      	cmp	r2, #255	@ 0xff
 800a8d8:	d904      	bls.n	800a8e4 <__ascii_wctomb+0x14>
 800a8da:	228a      	movs	r2, #138	@ 0x8a
 800a8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e0:	601a      	str	r2, [r3, #0]
 800a8e2:	4770      	bx	lr
 800a8e4:	2001      	movs	r0, #1
 800a8e6:	700a      	strb	r2, [r1, #0]
 800a8e8:	4770      	bx	lr
	...

0800a8ec <fiprintf>:
 800a8ec:	b40e      	push	{r1, r2, r3}
 800a8ee:	b503      	push	{r0, r1, lr}
 800a8f0:	4601      	mov	r1, r0
 800a8f2:	ab03      	add	r3, sp, #12
 800a8f4:	4805      	ldr	r0, [pc, #20]	@ (800a90c <fiprintf+0x20>)
 800a8f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8fa:	6800      	ldr	r0, [r0, #0]
 800a8fc:	9301      	str	r3, [sp, #4]
 800a8fe:	f7ff fd07 	bl	800a310 <_vfiprintf_r>
 800a902:	b002      	add	sp, #8
 800a904:	f85d eb04 	ldr.w	lr, [sp], #4
 800a908:	b003      	add	sp, #12
 800a90a:	4770      	bx	lr
 800a90c:	2000002c 	.word	0x2000002c

0800a910 <abort>:
 800a910:	2006      	movs	r0, #6
 800a912:	b508      	push	{r3, lr}
 800a914:	f000 f834 	bl	800a980 <raise>
 800a918:	2001      	movs	r0, #1
 800a91a:	f7f7 ff3e 	bl	800279a <_exit>

0800a91e <_malloc_usable_size_r>:
 800a91e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a922:	1f18      	subs	r0, r3, #4
 800a924:	2b00      	cmp	r3, #0
 800a926:	bfbc      	itt	lt
 800a928:	580b      	ldrlt	r3, [r1, r0]
 800a92a:	18c0      	addlt	r0, r0, r3
 800a92c:	4770      	bx	lr

0800a92e <_raise_r>:
 800a92e:	291f      	cmp	r1, #31
 800a930:	b538      	push	{r3, r4, r5, lr}
 800a932:	4605      	mov	r5, r0
 800a934:	460c      	mov	r4, r1
 800a936:	d904      	bls.n	800a942 <_raise_r+0x14>
 800a938:	2316      	movs	r3, #22
 800a93a:	6003      	str	r3, [r0, #0]
 800a93c:	f04f 30ff 	mov.w	r0, #4294967295
 800a940:	bd38      	pop	{r3, r4, r5, pc}
 800a942:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a944:	b112      	cbz	r2, 800a94c <_raise_r+0x1e>
 800a946:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a94a:	b94b      	cbnz	r3, 800a960 <_raise_r+0x32>
 800a94c:	4628      	mov	r0, r5
 800a94e:	f000 f831 	bl	800a9b4 <_getpid_r>
 800a952:	4622      	mov	r2, r4
 800a954:	4601      	mov	r1, r0
 800a956:	4628      	mov	r0, r5
 800a958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a95c:	f000 b818 	b.w	800a990 <_kill_r>
 800a960:	2b01      	cmp	r3, #1
 800a962:	d00a      	beq.n	800a97a <_raise_r+0x4c>
 800a964:	1c59      	adds	r1, r3, #1
 800a966:	d103      	bne.n	800a970 <_raise_r+0x42>
 800a968:	2316      	movs	r3, #22
 800a96a:	6003      	str	r3, [r0, #0]
 800a96c:	2001      	movs	r0, #1
 800a96e:	e7e7      	b.n	800a940 <_raise_r+0x12>
 800a970:	2100      	movs	r1, #0
 800a972:	4620      	mov	r0, r4
 800a974:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a978:	4798      	blx	r3
 800a97a:	2000      	movs	r0, #0
 800a97c:	e7e0      	b.n	800a940 <_raise_r+0x12>
	...

0800a980 <raise>:
 800a980:	4b02      	ldr	r3, [pc, #8]	@ (800a98c <raise+0xc>)
 800a982:	4601      	mov	r1, r0
 800a984:	6818      	ldr	r0, [r3, #0]
 800a986:	f7ff bfd2 	b.w	800a92e <_raise_r>
 800a98a:	bf00      	nop
 800a98c:	2000002c 	.word	0x2000002c

0800a990 <_kill_r>:
 800a990:	b538      	push	{r3, r4, r5, lr}
 800a992:	2300      	movs	r3, #0
 800a994:	4d06      	ldr	r5, [pc, #24]	@ (800a9b0 <_kill_r+0x20>)
 800a996:	4604      	mov	r4, r0
 800a998:	4608      	mov	r0, r1
 800a99a:	4611      	mov	r1, r2
 800a99c:	602b      	str	r3, [r5, #0]
 800a99e:	f7f7 feec 	bl	800277a <_kill>
 800a9a2:	1c43      	adds	r3, r0, #1
 800a9a4:	d102      	bne.n	800a9ac <_kill_r+0x1c>
 800a9a6:	682b      	ldr	r3, [r5, #0]
 800a9a8:	b103      	cbz	r3, 800a9ac <_kill_r+0x1c>
 800a9aa:	6023      	str	r3, [r4, #0]
 800a9ac:	bd38      	pop	{r3, r4, r5, pc}
 800a9ae:	bf00      	nop
 800a9b0:	20001544 	.word	0x20001544

0800a9b4 <_getpid_r>:
 800a9b4:	f7f7 beda 	b.w	800276c <_getpid>

0800a9b8 <_init>:
 800a9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ba:	bf00      	nop
 800a9bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9be:	bc08      	pop	{r3}
 800a9c0:	469e      	mov	lr, r3
 800a9c2:	4770      	bx	lr

0800a9c4 <_fini>:
 800a9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c6:	bf00      	nop
 800a9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ca:	bc08      	pop	{r3}
 800a9cc:	469e      	mov	lr, r3
 800a9ce:	4770      	bx	lr
