
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125083                       # Number of seconds simulated
sim_ticks                                125082640256                       # Number of ticks simulated
final_tick                               1266717975887                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51798                       # Simulator instruction rate (inst/s)
host_op_rate                                    66297                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1384104                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930960                       # Number of bytes of host memory used
host_seconds                                 90370.83                       # Real time elapsed on the host
sim_insts                                  4681044080                       # Number of instructions simulated
sim_ops                                    5991270085                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1408768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1766656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       566656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       530048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4279936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1560192                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1560192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13802                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4141                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33437                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12189                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12189                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11262698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14123910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4530253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        20466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4237582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34216866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14327                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13303                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14327                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        20466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              62423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12473290                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12473290                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12473290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11262698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14123910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4530253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        20466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4237582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46690156                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150159233                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22302284                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19543841                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739140                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11027980                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10769050                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552442                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        53990                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117585129                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123953267                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22302284                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12321492                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25223635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5686374                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1864819                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13401913                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148610650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123387015     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270243      0.85%     83.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330706      1.57%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1943569      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564434      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861471      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844937      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662766      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10745509      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148610650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148524                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.825479                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116688833                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2952651                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25011976                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3931887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399013                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139914699                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3931887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117156640                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1351846                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       781510                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24558055                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       830705                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138938976                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89503                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       494364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184535479                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630413550                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630413550                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35639308                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2664189                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23114613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83634                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999513                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137324236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129008614                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103866                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22767172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48925416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148610650                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868098                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94916384     63.87%     63.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21873021     14.72%     78.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10971397      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7203521      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506025      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882627      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1740659      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435081      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81935      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148610650                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321809     59.78%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135746     25.22%     85.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80726     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101853358     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082017      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21603863     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459455      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129008614                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.859145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             538281                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004172                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407270025                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160111568                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126089089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129546895                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243291                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4184542                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138323                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3931887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         885937                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51253                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137344090                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23114613                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491678                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1874456                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127622983                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21270047                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385631                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25729296                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19657756                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459249                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.849918                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126202400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126089089                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72829928                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172959533                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.839703                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421081                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23733422                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1743895                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144678763                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.785268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102468593     70.82%     70.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386944     11.33%     82.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11839950      8.18%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649304      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013104      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067763      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4458895      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901451      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1892759      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144678763                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1892759                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280131012                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278621979                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1548583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.501592                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.501592                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.665960                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.665960                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590366041                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165664944                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146718131                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150159233                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25037928                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20288313                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2166856                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10163151                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9617666                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2677104                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96579                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109213544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137817895                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25037928                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12294770                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30108401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7034888                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3036131                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12743887                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1750354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147177059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.556901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117068658     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2821081      1.92%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2162368      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5309465      3.61%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1198225      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1711621      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1299889      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          814874      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14790878     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147177059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166743                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917812                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107935803                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4701808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29647037                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118060                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4774346                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4322792                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44645                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166242489                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83220                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4774346                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108847971                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1304335                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1864457                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28843378                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1542567                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164529943                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        15681                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        284616                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       645308                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       153366                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    231155984                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    766332561                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    766332561                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182585496                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48570482                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40746                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23063                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5319700                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15863567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7756198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133165                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1721597                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161657613                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150200139                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199324                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29483565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63703931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5366                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147177059                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.020540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.566322                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84287516     57.27%     57.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26411168     17.95%     75.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12354347      8.39%     83.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9055798      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8052696      5.47%     95.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3199277      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3166686      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490970      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158601      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147177059                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         601672     68.64%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122053     13.92%     82.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152786     17.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126063285     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2258891      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17683      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14178220      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7682060      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150200139                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000272                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             876511                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448653172                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191182375                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146433068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151076650                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3848569                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1079                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242384                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4774346                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         820906                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96735                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161698347                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15863567                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7756198                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23050                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          463                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1177669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1235538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2413207                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147504391                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13626936                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2695748                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21307143                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20951919                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7680207                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982320                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146623055                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146433068                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87831815                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243284449                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.975185                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361025                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106961887                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131357421                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30342274                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2170974                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142402713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88527082     62.17%     62.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25203276     17.70%     79.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11109873      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5823409      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4638801      3.26%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1670128      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1412277      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1058270      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2959597      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142402713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106961887                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131357421                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19528812                       # Number of memory references committed
system.switch_cpus1.commit.loads             12014998                       # Number of loads committed
system.switch_cpus1.commit.membars              17684                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18873099                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118357797                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2673946                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2959597                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301142811                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328173976                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2982174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106961887                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131357421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106961887                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403857                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403857                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712323                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712323                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665125221                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203967607                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155542706                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150159233                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25218901                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20452024                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2152257                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10326843                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9705709                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2713842                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99560                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110170140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137893272                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25218901                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12419551                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30350661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7009112                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2771564                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12869748                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1692340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148121752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117771091     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2137806      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3910506      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3551448      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2260816      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1845578      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1073203      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1121300      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14450004      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148121752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167948                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918314                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109055677                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4227717                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29959872                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50159                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4828326                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4361621                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1046                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166883954                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         7881                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4828326                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109932387                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1129607                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1856209                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29113081                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1262140                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     165018992                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237288                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       546077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    233431040                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    768436301                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    768436301                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184796390                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48634644                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36391                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18196                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4536197                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15639020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7759693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88988                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1733208                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161891485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150445984                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168664                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28370320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     62271180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    148121752                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015691                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560718                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85104923     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25934811     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13635354      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7880097      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8731050      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3234771      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2877135      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       549579      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       174032      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148121752                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         601649     68.85%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        123816     14.17%     83.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       148437     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126695916     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2129274      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18195      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13882387      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7720212      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150445984                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001910                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             873902                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005809                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    450056286                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    190298423                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147147124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151319886                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       288846                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3592287                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       128365                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4828326                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         733634                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111180                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161927878                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15639020                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7759693                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18196                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1202942                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1201946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2404888                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147961702                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13331854                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2484282                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21051696                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21055659                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7719842                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.985365                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147280558                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147147124                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85862919                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241156696                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979941                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356046                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107625360                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132518305                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29409997                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2178507                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    143293426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694697                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88780797     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25253480     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12546267      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4264463      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5255453      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1840717      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1295620      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1073247      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2983382      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    143293426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107625360                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132518305                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19678057                       # Number of memory references committed
system.switch_cpus2.commit.loads             12046729                       # Number of loads committed
system.switch_cpus2.commit.membars              18196                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19127817                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119388619                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2733247                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2983382                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           302238346                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328685145                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2037481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107625360                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132518305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107625360                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.395203                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.395203                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.716742                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.716742                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666235374                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205972369                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155484718                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36392                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               150159233                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25285048                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20714819                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2147987                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10359403                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10007600                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2589703                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98905                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    112355881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             135778562                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25285048                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12597303                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29417527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6410526                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3595624                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13142135                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1677409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    149613001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.110198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.534625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       120195474     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2372456      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4040631      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2341739      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1838281      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1617885      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          991725      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2490280      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13724530      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    149613001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168388                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.904231                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       111647907                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4850073                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28794200                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77263                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4243546                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4142072                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          426                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     163615699                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2389                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4243546                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112212420                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         644832                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3240172                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28288509                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       983511                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162504578                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        100290                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       568739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    229408962                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    756026956                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    756026956                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    183855772                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45553150                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36541                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18298                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2860953                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15082754                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7726049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        80741                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1805274                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         157182707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147641263                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        93793                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23252311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51454181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    149613001                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.986821                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89349843     59.72%     59.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23117018     15.45%     75.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12505372      8.36%     83.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9238222      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9001148      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3337346      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2532080      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       340743      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       191229      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    149613001                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         131947     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        175647     37.39%     65.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       162211     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124598851     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2002593      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18243      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13324346      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7697230      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147641263                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.983231                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             469812                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003182                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    445459126                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180471948                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144500060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148111075                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       304172                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3120295                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          394                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       124883                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4243546                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         430815                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58138                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    157219247                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       817506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15082754                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7726049                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18298                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          394                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1238672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1136553                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2375225                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145345366                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12993080                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2295891                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20690013                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20563906                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7696933                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.967942                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144500207                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144500060                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85435259                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        236557105                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.962312                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361161                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    106925359                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    131797274                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25422283                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2165862                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    145369455                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.906637                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.715217                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     92084991     63.35%     63.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25667225     17.66%     81.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10044005      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5290943      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4494079      3.09%     94.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2169191      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1014597      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1576035      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3028389      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    145369455                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    106925359                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     131797274                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19563625                       # Number of memory references committed
system.switch_cpus3.commit.loads             11962459                       # Number of loads committed
system.switch_cpus3.commit.membars              18242                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19116259                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118652040                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2723542                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3028389                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           299560623                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          318684402                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 546232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          106925359                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            131797274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    106925359                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.404337                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.404337                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.712080                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.712080                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       653692445                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201708409                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      152826966                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36484                       # number of misc regfile writes
system.l2.replacements                          33437                       # number of replacements
system.l2.tagsinuse                      65535.905477                       # Cycle average of tags in use
system.l2.total_refs                          1602868                       # Total number of references to valid blocks.
system.l2.sampled_refs                          98973                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.195003                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3502.821257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.438095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5319.394183                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.934908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6338.553788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.108807                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2111.292815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.001522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1949.436655                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.992839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16561.918048                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.845187                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12179.428427                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9602.441949                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7917.296997                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.053449                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000190                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.081168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.096719                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000185                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.032216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.029746                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.252715                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.185843                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.146522                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.120808                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38469                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        64395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        37381                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31283                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  171528                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55765                       # number of Writeback hits
system.l2.Writeback_hits::total                 55765                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38469                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        64395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        37381                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31283                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171528                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38469                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        64395                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        37381                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31283                       # number of overall hits
system.l2.overall_hits::total                  171528                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13802                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4121                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33417                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13802                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4141                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33437                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11006                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13802                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4427                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4141                       # number of overall misses
system.l2.overall_misses::total                 33437                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3035580                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2294508702                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2605433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2776979608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2899397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    956060873                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3793537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    886641676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6926524806                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      4219676                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4219676                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3035580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2294508702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2605433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2776979608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2899397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    956060873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3793537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    890861352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6930744482                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3035580                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2294508702                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2605433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2776979608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2899397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    956060873                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3793537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    890861352                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6930744482                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        78197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        35404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              204945                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55765                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55765                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49475                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        78197                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41808                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        35424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204965                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49475                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        78197                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41808                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        35424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204965                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.222456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.176503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.105889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.116399                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.163054                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.222456                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.176503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.105889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.116898                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.163135                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.222456                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.176503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.105889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.116898                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.163135                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 216827.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208477.984917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 200417.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 201201.246776                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 207099.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 215961.344703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 189676.850000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 215152.068915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 207275.482718                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 210983.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 210983.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 216827.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208477.984917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 200417.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 201201.246776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 207099.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 215961.344703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 189676.850000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 215131.937213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 207277.700810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 216827.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208477.984917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 200417.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 201201.246776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 207099.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 215961.344703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 189676.850000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 215131.937213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 207277.700810                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12189                       # number of writebacks
system.l2.writebacks::total                     12189                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33417                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33437                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2221042                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1653125517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1847171                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1972727376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2083159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    698257542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2628194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    646635150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4979525151                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      3054734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3054734                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2221042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1653125517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1847171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1972727376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2083159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    698257542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2628194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    649689884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4982579885                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2221042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1653125517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1847171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1972727376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2083159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    698257542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2628194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    649689884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4982579885                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.222456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.105889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.116399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.163054                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.222456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.176503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.105889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.116898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.163135                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.222456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.176503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.105889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.116898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163135                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158645.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150202.209431                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 142090.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142930.544559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 148797.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157727.025525                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 131409.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 156912.193642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 149011.735075                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 152736.700000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 152736.700000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 158645.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150202.209431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 142090.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142930.544559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 148797.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 157727.025525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 131409.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 156892.027047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149013.963125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 158645.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150202.209431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 142090.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142930.544559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 148797.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 157727.025525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 131409.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 156892.027047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149013.963125                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989584                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013434010                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873260.646950                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989584                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13401896                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13401896                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13401896                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13401896                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13401896                       # number of overall hits
system.cpu0.icache.overall_hits::total       13401896                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3922555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3922555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3922555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3922555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3922555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3922555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13401913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13401913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13401913                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13401913                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13401913                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13401913                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230738.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230738.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230738.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230738.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230738.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230738.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3152180                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3152180                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3152180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3152180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3152180                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3152180                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225155.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225155.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225155.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225155.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225155.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225155.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49475                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245027586                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49731                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4927.059299                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.643806                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.356194                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19244824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19244824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23578316                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23578316                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23578316                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23578316                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       178573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       178573                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       178573                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178573                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       178573                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178573                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20581239582                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20581239582                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20581239582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20581239582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20581239582                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20581239582                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19423397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19423397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23756889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23756889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23756889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23756889                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009194                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007517                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007517                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007517                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007517                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115253.927425                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115253.927425                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115253.927425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115253.927425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115253.927425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115253.927425                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12819                       # number of writebacks
system.cpu0.dcache.writebacks::total            12819                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       129098                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       129098                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       129098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       129098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       129098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       129098                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49475                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49475                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49475                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49475                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4906154681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4906154681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4906154681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4906154681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4906154681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4906154681                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99164.318969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99164.318969                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99164.318969                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99164.318969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99164.318969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99164.318969                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997019                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099717284                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217171.943548                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997019                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12743870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12743870                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12743870                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12743870                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12743870                       # number of overall hits
system.cpu1.icache.overall_hits::total       12743870                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3591899                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3591899                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3591899                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3591899                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3591899                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3591899                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12743887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12743887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12743887                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12743887                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12743887                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12743887                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211288.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211288.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211288.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211288.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211288.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211288.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2729533                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2729533                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2729533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2729533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2729533                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2729533                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 209964.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 209964.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 209964.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 209964.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 209964.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 209964.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78197                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193975404                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78453                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2472.504608                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.248432                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.751568                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899408                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100592                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10255750                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10255750                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7478447                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7478447                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22839                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22839                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17734197                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17734197                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17734197                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17734197                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188406                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188406                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188406                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188406                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188406                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19682177624                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19682177624                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19682177624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19682177624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19682177624                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19682177624                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10444156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10444156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7478447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7478447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17922603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17922603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17922603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17922603                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018039                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018039                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104466.830271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104466.830271                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104466.830271                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104466.830271                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104466.830271                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104466.830271                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24046                       # number of writebacks
system.cpu1.dcache.writebacks::total            24046                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110209                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110209                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110209                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110209                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78197                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78197                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7114458487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7114458487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7114458487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7114458487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7114458487                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7114458487                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90981.220341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90981.220341                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90981.220341                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90981.220341                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90981.220341                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90981.220341                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997212                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097509417                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370430.706263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997212                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12869733                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12869733                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12869733                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12869733                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12869733                       # number of overall hits
system.cpu2.icache.overall_hits::total       12869733                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3473319                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3473319                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3473319                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3473319                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3473319                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3473319                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12869748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12869748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12869748                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12869748                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12869748                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12869748                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 231554.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 231554.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 231554.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 231554.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 231554.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 231554.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3030050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3030050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3030050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3030050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3030050                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3030050                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 216432.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 216432.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 216432.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 216432.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 216432.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 216432.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41808                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182217024                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42064                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4331.899582                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.645584                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.354416                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908772                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091228                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10028677                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10028677                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7595513                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7595513                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18196                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18196                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18196                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17624190                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17624190                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17624190                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17624190                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126616                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126616                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126616                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126616                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126616                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126616                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13296218779                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13296218779                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13296218779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13296218779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13296218779                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13296218779                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10155293                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10155293                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7595513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7595513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17750806                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17750806                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17750806                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17750806                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012468                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012468                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007133                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105012.153117                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105012.153117                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105012.153117                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105012.153117                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105012.153117                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105012.153117                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9877                       # number of writebacks
system.cpu2.dcache.writebacks::total             9877                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84808                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84808                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84808                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84808                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84808                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84808                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41808                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41808                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3434632486                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3434632486                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3434632486                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3434632486                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3434632486                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3434632486                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002355                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002355                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82152.518322                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82152.518322                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82152.518322                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82152.518322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82152.518322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82152.518322                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.460464                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101083401                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2362839.916309                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.460464                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.027982                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742725                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13142114                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13142114                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13142114                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13142114                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13142114                       # number of overall hits
system.cpu3.icache.overall_hits::total       13142114                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4281253                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4281253                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4281253                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4281253                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4281253                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4281253                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13142135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13142135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13142135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13142135                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13142135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13142135                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 203869.190476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 203869.190476                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 203869.190476                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 203869.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 203869.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 203869.190476                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3959737                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3959737                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3959737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3959737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3959737                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3959737                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 197986.850000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 197986.850000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 197986.850000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 197986.850000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 197986.850000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 197986.850000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35424                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176878914                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35680                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4957.368666                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.160994                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.839006                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902973                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097027                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9692478                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9692478                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7564250                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7564250                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18275                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18275                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18242                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18242                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17256728                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17256728                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17256728                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17256728                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        90473                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        90473                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          161                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        90634                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         90634                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        90634                       # number of overall misses
system.cpu3.dcache.overall_misses::total        90634                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8408347099                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8408347099                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     35065907                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35065907                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8443413006                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8443413006                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8443413006                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8443413006                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9782951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9782951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7564411                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7564411                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18242                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18242                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17347362                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17347362                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17347362                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17347362                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009248                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009248                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005225                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005225                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 92937.639948                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92937.639948                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 217800.664596                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 217800.664596                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 93159.443542                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93159.443542                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 93159.443542                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93159.443542                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       209602                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       209602                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9023                       # number of writebacks
system.cpu3.dcache.writebacks::total             9023                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55069                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55069                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          141                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55210                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55210                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35404                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35404                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35424                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35424                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35424                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35424                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2969717270                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2969717270                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4397178                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4397178                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2974114448                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2974114448                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2974114448                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2974114448                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002042                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002042                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 83880.840301                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83880.840301                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 219858.900000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 219858.900000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 83957.612014                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83957.612014                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 83957.612014                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83957.612014                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
