#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000224052eacc0 .scope module, "instruction_memory_tb" "instruction_memory_tb" 2 1;
 .timescale 0 0;
v00000224056026b0_0 .var "address", 31 0;
v0000022405602750_0 .var "chip_select", 0 0;
v00000224056027f0_0 .net "instruction", 31 0, v00000224056024d0_0;  1 drivers
v0000022405602890_0 .var "reset", 0 0;
S_00000224052eae50 .scope module, "instruction_memory_0" "instruction_memory" 2 6, 3 1 0, S_00000224052eacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "chip_select";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /OUTPUT 32 "instruction";
v00000224052e9800_0 .net "address", 31 0, v00000224056026b0_0;  1 drivers
v00000224052eafe0_0 .net "chip_select", 0 0, v0000022405602750_0;  1 drivers
v00000224052ebcf0_0 .var/i "i", 31 0;
v00000224056024d0_0 .var "instruction", 31 0;
v0000022405602570 .array "mem", 4096 0, 31 0;
v0000022405602610_0 .net "reset", 0 0, v0000022405602890_0;  1 drivers
E_0000022405638680 .event anyedge, v00000224052e9800_0, v00000224052eafe0_0;
E_0000022405638300 .event posedge, v0000022405602610_0;
    .scope S_00000224052eae50;
T_0 ;
    %vpi_call 3 12 "$readmemh", "E:/Verilog/IOP/instruction.mif", v0000022405602570 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000224052eae50;
T_1 ;
    %wait E_0000022405638300;
    %load/vec4 v0000022405602610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224052ebcf0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000224052ebcf0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000224052ebcf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022405602570, 0, 4;
    %load/vec4 v00000224052ebcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224052ebcf0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000224052eae50;
T_2 ;
    %wait E_0000022405638680;
    %load/vec4 v00000224052eafe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000224052e9800_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000022405602570, 4;
    %assign/vec4 v00000224056024d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v00000224056024d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000224052eacc0;
T_3 ;
    %vpi_call 2 14 "$dumpfile", "Dumpfiles/instruction_memory.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000224052eacc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022405602890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022405602750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000224056026b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022405602750_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench/instruction_memory_tb.v";
    "Components/instruction_memory.v";
