0.6
2017.2
Jun 15 2017
18:52:51
E:/Vivado/Projects/lab1/lab1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab1/lab1.srcs/sim_1/new/halfadder_test.sv,1503846815,systemVerilog,,,,halfadder_test,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab1/lab1.srcs/sources_1/new/halfadder.v,1503846629,systemVerilog,,,,halfadder,,xil_defaultlib,,,,,,
