Flow report for de10nanoTop
Sun Feb  2 23:42:56 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Sun Feb  2 23:42:56 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; de10nanoTop                                     ;
; Top-level Entity Name           ; de10nanoTop                                     ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,674 / 32,070 ( 5 % )                          ;
; Total registers                 ; 2349                                            ;
; Total pins                      ; 22 / 457 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,051,648 / 4,065,280 ( 26 % )                  ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/02/2020 23:39:40 ;
; Main task         ; Compilation         ;
; Revision Name     ; de10nanoTop         ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+--------------------+-----------------------------------+
; Assignment Name                              ; Value                                                                                                             ; Default Value ; Entity Name        ; Section Id                        ;
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+--------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                        ; 246928003075190.158066877924429                                                                                   ; --            ; --                 ; --                                ;
; EDA_DESIGN_INSTANCE_NAME                     ; NA                                                                                                                ; --            ; --                 ; tb                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                                                                                               ; --            ; --                 ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                                                                                               ; --            ; --                 ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                                                                                               ; --            ; --                 ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                                                                                               ; --            ; --                 ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH         ; tb                                                                                                                ; --            ; --                 ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                       ; Verilog Hdl                                                                                                       ; --            ; --                 ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                          ; ModelSim-Altera (Verilog)                                                                                         ; <None>        ; --                 ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS                 ; TEST_BENCH_MODE                                                                                                   ; --            ; --                 ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                          ; verilog/tb.v                                                                                                      ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; verilog/de10nanoTop.v                                                                                             ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; hex/program.mif                                                                                                   ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/soc_simple.v                                                                 ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_200.v                                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_160.v                                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v                                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v                                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_avalon_mm_bridge.v                                         ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_agent.sv                                     ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_translator.sv                                ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.sdc                                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v                                         ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_reset_synchronizer.v                                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/risac.v                                                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v                                                    ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v                                            ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_leds.v                                                 ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v                                    ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v                  ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux.sv                         ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux_001.sv                     ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux.sv                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv                            ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv                        ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv                        ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv                        ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_demux_002.sv                     ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux_001.sv                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v                                    ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v                                    ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/risac.v.bak                                                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.hex                                     ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.qip                                         ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_160.qip                                         ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_200.qip                                         ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/csr_unit.v                                                        ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_003.sv                       ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_005.sv                        ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_demux_003.sv                     ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_FILE                          ; ../qsys_systems/soc_simple/synthesis/submodules/timer.v                                                           ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_MODULE_NAME                   ; tb                                                                                                                ; --            ; --                 ; tb                                ;
; EDA_TEST_BENCH_NAME                          ; tb                                                                                                                ; --            ; --                 ; eda_simulation                    ;
; EDA_TIME_SCALE                               ; 1 ps                                                                                                              ; --            ; --                 ; eda_simulation                    ;
; ENABLE_SIGNALTAP                             ; On                                                                                                                ; --            ; --                 ; --                                ;
; MAX_CORE_JUNCTION_TEMP                       ; 85                                                                                                                ; --            ; --                 ; --                                ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                                                                                                 ; --            ; --                 ; --                                ;
; MISC_FILE                                    ; ../qsys_systems/soc_simple_De1_SoC/synthesis/../soc_simple_De1_SoC.cmp                                            ; --            ; --                 ; --                                ;
; MISC_FILE                                    ; ../qsys_systems/soc_simple_De1_SoC/synthesis/../../soc_simple_De1_SoC.qsys                                        ; --            ; --                 ; --                                ;
; OPTIMIZATION_TECHNIQUE                       ; Speed                                                                                                             ; Balanced      ; --                 ; --                                ;
; PARTITION_COLOR                              ; -- (Not supported for targeted family)                                                                            ; --            ; --                 ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL          ; -- (Not supported for targeted family)                                                                            ; --            ; --                 ; Top                               ;
; PARTITION_NETLIST_TYPE                       ; -- (Not supported for targeted family)                                                                            ; --            ; --                 ; Top                               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC               ; On                                                                                                                ; Off           ; --                 ; --                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION      ; On                                                                                                                ; Off           ; --                 ; --                                ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING         ; On                                                                                                                ; Off           ; --                 ; --                                ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                                                                                               ; --            ; --                 ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                             ; --            ; --                 ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                                                                                                      ; --            ; --                 ; --                                ;
; QII_AUTO_PACKED_REGISTERS                    ; Normal                                                                                                            ; Auto          ; --                 ; --                                ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; On                                                                                                                ; Auto          ; --                 ; --                                ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                                                                                                           ; Normal        ; --                 ; --                                ;
; SLD_FILE                                     ; ../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.regmap                                            ; --            ; --                 ; --                                ;
; SLD_FILE                                     ; ../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.debuginfo                                         ; --            ; --                 ; --                                ;
; SLD_FILE                                     ; db/signalTap_auto_stripped.stp                                                                                    ; --            ; --                 ; --                                ;
; SLD_INFO                                     ; QSYS_NAME soc_simple_De1_SoC HAS_SOPCINFO 1 GENERATION_ID 1580654013                                              ; --            ; soc_simple_De1_SoC ; --                                ;
; SOPCINFO_FILE                                ; ../qsys_systems/soc_simple_De1_SoC/synthesis/../../soc_simple_De1_SoC.sopcinfo                                    ; --            ; --                 ; --                                ;
; SYNTHESIS_ONLY_QIP                           ; On                                                                                                                ; --            ; --                 ; --                                ;
; USE_SIGNALTAP_FILE                           ; signalTap.stp                                                                                                     ; --            ; --                 ; --                                ;
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+--------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:37     ; 1.0                     ; 1183 MB             ; 00:01:10                           ;
; Fitter               ; 00:02:24     ; 1.1                     ; 2395 MB             ; 00:04:28                           ;
; Assembler            ; 00:00:10     ; 1.0                     ; 1018 MB             ; 00:00:09                           ;
; Total                ; 00:03:11     ; --                      ; --                  ; 00:05:47                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                     ;
+----------------------+-------------------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname              ; OS Name        ; OS Version ; Processor type ;
+----------------------+-------------------------------+----------------+------------+----------------+
; Analysis & Synthesis ; omar-Lenovo-ideapad-500-15ISK ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Fitter               ; omar-Lenovo-ideapad-500-15ISK ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Assembler            ; omar-Lenovo-ideapad-500-15ISK ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
+----------------------+-------------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop
quartus_fit --read_settings_files=off --write_settings_files=off de10nanoTop -c de10nanoTop
quartus_asm --read_settings_files=off --write_settings_files=off de10nanoTop -c de10nanoTop



