set_max_delay 4.0 -rise -fall -rise_from clk1 -rise_through * -to port* -ignore_clock_latency -reset_path
