INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in1_clk_wiz_0, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:83]
INFO: [VRFC 10-2458] undeclared symbol clk_out1_clk_wiz_0, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:138]
INFO: [VRFC 10-2458] undeclared symbol clk_out2_clk_wiz_0, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_iic_init.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_10_iic_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_v_sync.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_10_v_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_tft_interface.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_10_tft_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_slave_register.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_10_slave_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_line_buffer.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_10_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_h_sync.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_10_h_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.ip_user_files/ip/axi_tft_0/axi_tft_v2_1_11/hdl/src/verilog/axi_tft_v2_1_tft_controller.v" into library axi_tft_v2_1_11
INFO: [VRFC 10-311] analyzing module axi_tft_v2_1_tft_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/imports/example_design/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tft_0_axi_slave_intf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/imports/example_design/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tft_0_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/imports/example_design/axi_tft_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tft_0_top
INFO: [VRFC 10-2458] undeclared symbol irpt, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sources_1/imports/example_design/axi_tft_0_exdes.v:163]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sim_1/imports/example_design/tft_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tft_0_tft_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sim_1/imports/example_design/axi_tft_0_exdes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tft_0_top_tb
INFO: [VRFC 10-2458] undeclared symbol tft_hsync, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sim_1/imports/example_design/axi_tft_0_exdes_tb.v:79]
INFO: [VRFC 10-2458] undeclared symbol tft_vsync, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sim_1/imports/example_design/axi_tft_0_exdes_tb.v:80]
INFO: [VRFC 10-2458] undeclared symbol tft_de, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sim_1/imports/example_design/axi_tft_0_exdes_tb.v:81]
INFO: [VRFC 10-2458] undeclared symbol tft_dps, assumed default net type wire [D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.srcs/sim_1/imports/example_design/axi_tft_0_exdes_tb.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Developers_KIT/Zynq702/TFTLCD/AXI_TFT/axi_tft_0_example/axi_tft_0_example.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
