
*** Running vivado
    with args -log zsys_csi2_d_phy_rx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_csi2_d_phy_rx_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zsys_csi2_d_phy_rx_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/parallels/zynqberry_0/zynqberry_ip_2019-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top zsys_csi2_d_phy_rx_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14441 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.168 ; gain = 200.715 ; free physical = 27074 ; free virtual = 31036
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_csi2_d_phy_rx_0_0' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/synth/zsys_csi2_d_phy_rx_0_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at '/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/synth/zsys_csi2_d_phy_rx_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at '/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:108]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at '/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at '/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'zsys_csi2_d_phy_rx_0_0' (4#1) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/synth/zsys_csi2_d_phy_rx_0_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.887 ; gain = 266.434 ; free physical = 27144 ; free virtual = 31107
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.855 ; gain = 269.402 ; free physical = 27126 ; free virtual = 31089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.855 ; gain = 269.402 ; free physical = 27126 ; free virtual = 31089
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.762 ; gain = 0.000 ; free physical = 27122 ; free virtual = 31086
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/clock_system_inst/dly_gen.BUFGCTRL_inst' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [/home/parallels/zynqberry_0/zynqberry_0.runs/zsys_csi2_d_phy_rx_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/parallels/zynqberry_0/zynqberry_0.runs/zsys_csi2_d_phy_rx_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.605 ; gain = 0.000 ; free physical = 27072 ; free virtual = 31035
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2244.605 ; gain = 0.000 ; free physical = 27104 ; free virtual = 31067
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27283 ; free virtual = 31242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27285 ; free virtual = 31244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/parallels/zynqberry_0/zynqberry_0.runs/zsys_csi2_d_phy_rx_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27298 ; free virtual = 31258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 28072 ; free virtual = 32033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/e93c/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 28033 ; free virtual = 32000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27698 ; free virtual = 31664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27698 ; free virtual = 31664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27695 ; free virtual = 31662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27749 ; free virtual = 31716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27749 ; free virtual = 31716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27748 ; free virtual = 31715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27748 ; free virtual = 31715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27748 ; free virtual = 31714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27748 ; free virtual = 31714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    22|
|12    |LUT3       |    17|
|13    |LUT4       |     9|
|14    |LUT5       |     9|
|15    |LUT6       |    16|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   262|
|2     |  U0                           |csi2_d_phy_rx    |   262|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   215|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27748 ; free virtual = 31714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2244.605 ; gain = 269.402 ; free physical = 27789 ; free virtual = 31756
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2244.605 ; gain = 429.152 ; free physical = 27789 ; free virtual = 31756
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.605 ; gain = 0.000 ; free physical = 27783 ; free virtual = 31749
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/clock_system_inst/dly_gen.BUFGCTRL_inst' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.605 ; gain = 0.000 ; free physical = 27924 ; free virtual = 31891
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2244.605 ; gain = 657.430 ; free physical = 28060 ; free virtual = 32026
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.605 ; gain = 0.000 ; free physical = 28060 ; free virtual = 32026
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/zynqberry_0/zynqberry_0.runs/zsys_csi2_d_phy_rx_0_0_synth_1/zsys_csi2_d_phy_rx_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zsys_csi2_d_phy_rx_0_0, cache-ID = 40605ae51c9b7be8
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.617 ; gain = 0.000 ; free physical = 28059 ; free virtual = 32023
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/zynqberry_0/zynqberry_0.runs/zsys_csi2_d_phy_rx_0_0_synth_1/zsys_csi2_d_phy_rx_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_csi2_d_phy_rx_0_0_utilization_synth.rpt -pb zsys_csi2_d_phy_rx_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 21:15:33 2020...
