

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Mon Jan  6 16:33:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fibonacci
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.353 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     117|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      63|    -|
|Register         |        -|    -|      98|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      98|     180|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_3_fu_82_p2        |         +|   0|  0|  39|          32|           1|
    |x1_fu_76_p2         |         +|   0|  0|  39|          32|          32|
    |icmp_ln24_fu_67_p2  |      icmp|   0|  0|  39|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 117|          96|          65|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |   9|          2|   32|         64|
    |ap_sig_allocacmp_x1_2     |   9|          2|   32|         64|
    |ap_sig_allocacmp_x2_load  |   9|          2|   32|         64|
    |i_fu_32                   |   9|          2|   32|         64|
    |x2_1_fu_36                |   9|          2|   32|         64|
    |x2_fu_28                  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  63|         14|  193|        386|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_32      |  32|   0|   32|          0|
    |x2_1_fu_36   |  32|   0|   32|          0|
    |x2_fu_28     |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  98|   0|   98|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|        kernel|  return value|
|n          |   in|   32|     ap_none|             n|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x2 = alloca i32 1" [fibonacci/fibonacci.cpp:22]   --->   Operation 4 'alloca' 'x2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fibonacci/fibonacci.cpp:24]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x2_1 = alloca i32 1" [fibonacci/fibonacci.cpp:22]   --->   Operation 6 'alloca' 'x2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fibonacci/fibonacci.cpp:19]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [fibonacci/fibonacci.cpp:19]   --->   Operation 11 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 1, i32 %x2_1" [fibonacci/fibonacci.cpp:22]   --->   Operation 12 'store' 'store_ln22' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 13 [1/1] (1.17ns)   --->   "%store_ln24 = store i32 1, i32 %i" [fibonacci/fibonacci.cpp:24]   --->   Operation 13 'store' 'store_ln24' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 14 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 0, i32 %x2" [fibonacci/fibonacci.cpp:22]   --->   Operation 14 'store' 'store_ln22' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [fibonacci/fibonacci.cpp:24]   --->   Operation 15 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [fibonacci/fibonacci.cpp:24]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x1_2 = load i32 %x2_1" [fibonacci/fibonacci.cpp:26]   --->   Operation 17 'load' 'x1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.00ns)   --->   "%icmp_ln24 = icmp_ult  i32 %i_2, i32 %n_read" [fibonacci/fibonacci.cpp:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.end.loopexit, void %for.inc.split" [fibonacci/fibonacci.cpp:24]   --->   Operation 19 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x2_load = load i32 %x2" [fibonacci/fibonacci.cpp:26]   --->   Operation 20 'load' 'x2_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fibonacci/fibonacci.cpp:22]   --->   Operation 21 'specpipeline' 'specpipeline_ln22' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fibonacci/fibonacci.cpp:24]   --->   Operation 22 'specloopname' 'specloopname_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.00ns)   --->   "%x1 = add i32 %x2_load, i32 %x1_2" [fibonacci/fibonacci.cpp:26]   --->   Operation 23 'add' 'x1' <Predicate = (icmp_ln24)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.00ns)   --->   "%i_3 = add i32 %i_2, i32 1" [fibonacci/fibonacci.cpp:24]   --->   Operation 24 'add' 'i_3' <Predicate = (icmp_ln24)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 %x1, i32 %x2_1" [fibonacci/fibonacci.cpp:22]   --->   Operation 25 'store' 'store_ln22' <Predicate = (icmp_ln24)> <Delay = 1.17>
ST_1 : Operation 26 [1/1] (1.17ns)   --->   "%store_ln24 = store i32 %i_3, i32 %i" [fibonacci/fibonacci.cpp:24]   --->   Operation 26 'store' 'store_ln24' <Predicate = (icmp_ln24)> <Delay = 1.17>
ST_1 : Operation 27 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 %x1_2, i32 %x2" [fibonacci/fibonacci.cpp:22]   --->   Operation 27 'store' 'store_ln22' <Predicate = (icmp_ln24)> <Delay = 1.17>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [fibonacci/fibonacci.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i32 %x1_2" [fibonacci/fibonacci.cpp:29]   --->   Operation 29 'ret' 'ret_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x2                 (alloca       ) [ 01]
i                  (alloca       ) [ 01]
x2_1               (alloca       ) [ 01]
specbitsmap_ln0    (specbitsmap  ) [ 00]
spectopmodule_ln19 (spectopmodule) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
n_read             (read         ) [ 00]
store_ln22         (store        ) [ 00]
store_ln24         (store        ) [ 00]
store_ln22         (store        ) [ 00]
br_ln24            (br           ) [ 00]
i_2                (load         ) [ 00]
x1_2               (load         ) [ 00]
icmp_ln24          (icmp         ) [ 01]
br_ln24            (br           ) [ 00]
x2_load            (load         ) [ 00]
specpipeline_ln22  (specpipeline ) [ 00]
specloopname_ln24  (specloopname ) [ 00]
x1                 (add          ) [ 00]
i_3                (add          ) [ 00]
store_ln22         (store        ) [ 00]
store_ln24         (store        ) [ 00]
store_ln22         (store        ) [ 00]
br_ln24            (br           ) [ 00]
ret_ln29           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="x2_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="x2_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="n_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln22_store_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln24_store_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln22_store_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="i_2_load_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x1_2_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_2/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln24_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="x2_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x2_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_3_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln22_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln24_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln22_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="103" class="1005" name="x2_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="x2_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="40" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="64" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="61" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="76" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="82" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="64" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="28" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="109"><net_src comp="103" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="113"><net_src comp="32" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="120"><net_src comp="36" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel : n | {1 }
  - Chain level:
	State 1
		store_ln22 : 1
		store_ln24 : 1
		store_ln22 : 1
		i_2 : 1
		x1_2 : 1
		icmp_ln24 : 2
		br_ln24 : 3
		x2_load : 1
		x1 : 2
		i_3 : 2
		store_ln22 : 3
		store_ln24 : 3
		store_ln22 : 2
		ret_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |      x1_fu_76     |    0    |    39   |
|          |     i_3_fu_82     |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln24_fu_67  |    0    |    39   |
|----------|-------------------|---------|---------|
|   read   | n_read_read_fu_40 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   117   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|  i_reg_110 |   32   |
|x2_1_reg_117|   32   |
| x2_reg_103 |   32   |
+------------+--------+
|    Total   |   96   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   117  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   117  |
+-----------+--------+--------+
