--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml S3.twx S3.ncd -o S3.twr S3.pcf

Design file:              S3.ncd
Physical constraint file: S3.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
switches<0> |    0.146(R)|    1.166(R)|clk_BUFGP         |   0.000|
switches<1> |    0.037(R)|    1.253(R)|clk_BUFGP         |   0.000|
switches<2> |    0.376(R)|    0.958(R)|clk_BUFGP         |   0.000|
switches<3> |   -0.419(R)|    1.595(R)|clk_BUFGP         |   0.000|
switches<4> |    0.131(R)|    1.152(R)|clk_BUFGP         |   0.000|
switches<5> |   -0.172(R)|    1.395(R)|clk_BUFGP         |   0.000|
switches<6> |   -0.400(R)|    1.581(R)|clk_BUFGP         |   0.000|
switches<7> |    0.053(R)|    1.219(R)|clk_BUFGP         |   0.000|
switches<8> |   -0.138(R)|    1.370(R)|clk_BUFGP         |   0.000|
switches<9> |    0.022(R)|    1.241(R)|clk_BUFGP         |   0.000|
switches<10>|    0.166(R)|    1.127(R)|clk_BUFGP         |   0.000|
switches<11>|    0.276(R)|    1.039(R)|clk_BUFGP         |   0.000|
switches<12>|    0.520(R)|    0.844(R)|clk_BUFGP         |   0.000|
switches<13>|    0.462(R)|    0.890(R)|clk_BUFGP         |   0.000|
switches<14>|   -0.166(R)|    1.388(R)|clk_BUFGP         |   0.000|
switches<15>|    0.032(R)|    1.229(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    7.872(R)|clk_BUFGP         |   0.000|
led<1>      |    7.955(R)|clk_BUFGP         |   0.000|
led<2>      |    7.265(R)|clk_BUFGP         |   0.000|
led<3>      |    7.325(R)|clk_BUFGP         |   0.000|
led<4>      |    7.801(R)|clk_BUFGP         |   0.000|
led<5>      |    7.809(R)|clk_BUFGP         |   0.000|
led<6>      |    7.263(R)|clk_BUFGP         |   0.000|
led<7>      |    7.896(R)|clk_BUFGP         |   0.000|
led<8>      |    7.803(R)|clk_BUFGP         |   0.000|
led<9>      |    7.829(R)|clk_BUFGP         |   0.000|
led<10>     |    7.267(R)|clk_BUFGP         |   0.000|
led<11>     |    7.265(R)|clk_BUFGP         |   0.000|
led<12>     |    7.828(R)|clk_BUFGP         |   0.000|
led<13>     |    7.261(R)|clk_BUFGP         |   0.000|
led<14>     |    7.324(R)|clk_BUFGP         |   0.000|
led<15>     |    7.254(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.731|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 22 12:12:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



