TimeQuest Timing Analyzer report for Uni_Projektas
Fri Jan 20 16:11:08 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'
 13. Slow Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 14. Slow Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'
 17. Slow Model Minimum Pulse Width: 'CLK'
 18. Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 19. Slow Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLK'
 30. Fast Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 31. Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'
 32. Fast Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 33. Fast Model Hold: 'CLK'
 34. Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'
 35. Fast Model Minimum Pulse Width: 'CLK'
 36. Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 37. Fast Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; CLK                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                        ;
; Clock_divider:clock_divider1|clock_out                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_divider:clock_divider1|clock_out }                                     ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                    ;
+------------+-----------------+----------------------------------------------------------------------------+-------------------------+
; 38.5 MHz   ; 38.5 MHz        ; CLK                                                                        ;                         ;
; 150.63 MHz ; 150.63 MHz      ; Clock_divider:clock_divider1|clock_out                                     ;                         ;
; 310.08 MHz ; 223.02 MHz      ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; limit due to hold check ;
+------------+-----------------+----------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                             ;
+----------------------------------------------------------------------------+---------+---------------+
; Clock                                                                      ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------+---------+---------------+
; CLK                                                                        ; -24.975 ; -14646.422    ;
; Clock_divider:clock_divider1|clock_out                                     ; -5.639  ; -939.966      ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -3.516  ; -44.056       ;
+----------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                             ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -2.242 ; -13.407       ;
; CLK                                                                        ; 0.499  ; 0.000         ;
; Clock_divider:clock_divider1|clock_out                                     ; 0.499  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLK                                                                        ; -2.567 ; -10330.251    ;
; Clock_divider:clock_divider1|clock_out                                     ; -0.742 ; -859.236      ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.742 ; -25.228       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                  ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.975 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.956     ;
; -24.884 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.876     ;
; -24.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.869     ;
; -24.874 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.862     ;
; -24.852 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.833     ;
; -24.819 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; 0.025      ; 25.884     ;
; -24.811 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.799     ;
; -24.788 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.776     ;
; -24.781 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.769     ;
; -24.779 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.771     ;
; -24.760 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.735     ;
; -24.726 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; 0.025      ; 25.791     ;
; -24.712 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.700     ;
; -24.694 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 25.658     ;
; -24.667 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.642     ;
; -24.666 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.660     ;
; -24.662 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.643     ;
; -24.659 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.647     ;
; -24.623 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.617     ;
; -24.619 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.607     ;
; -24.605 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.593     ;
; -24.598 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.586     ;
; -24.591 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.579     ;
; -24.589 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.581     ;
; -24.583 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.577     ;
; -24.577 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.563     ;
; -24.576 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.557     ;
; -24.573 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.567     ;
; -24.566 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.554     ;
; -24.561 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.555     ;
; -24.559 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.553     ;
; -24.536 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; 0.025      ; 25.601     ;
; -24.530 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.524     ;
; -24.512 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.500     ;
; -24.505 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.493     ;
; -24.503 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.495     ;
; -24.490 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.471     ;
; -24.477 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.452     ;
; -24.473 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 25.437     ;
; -24.472 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 25.452     ;
; -24.469 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.444     ;
; -24.450 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; 0.025      ; 25.515     ;
; -24.448 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.429     ;
; -24.448 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 25.412     ;
; -24.443 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 25.443     ;
; -24.442 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.428     ;
; -24.441 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.435     ;
; -24.435 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 25.441     ;
; -24.429 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.417     ;
; -24.426 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.414     ;
; -24.423 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 25.387     ;
; -24.422 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 25.422     ;
; -24.419 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.407     ;
; -24.417 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.409     ;
; -24.415 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.403     ;
; -24.404 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 25.385     ;
; -24.403 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.378     ;
; -24.401 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]                                          ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; 0.003      ; 25.444     ;
; -24.391 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.366     ;
; -24.390 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.376     ;
; -24.386 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 25.366     ;
; -24.383 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.377     ;
; -24.382 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][4]                                          ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 25.427     ;
; -24.376 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.364     ;
; -24.369 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.355     ;
; -24.366 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.354     ;
; -24.364 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.339     ;
; -24.364 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; 0.025      ; 25.429     ;
; -24.362 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 25.362     ;
; -24.362 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.356     ;
; -24.355 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 25.361     ;
; -24.348 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.342     ;
; -24.348 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 25.328     ;
; -24.343 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.331     ;
; -24.340 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.334     ;
; -24.340 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.334     ;
; -24.340 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.328     ;
; -24.338 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.332     ;
; -24.336 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 25.316     ;
; -24.333 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.321     ;
; -24.331 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.323     ;
; -24.329 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.317     ;
; -24.314 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 25.306     ;
; -24.310 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.285     ;
; -24.309 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.295     ;
; -24.308 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 25.308     ;
; -24.305 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.280     ;
; -24.300 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 25.264     ;
; -24.297 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 25.291     ;
; -24.290 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.278     ;
; -24.290 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.276     ;
; -24.287 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 25.287     ;
; -24.278 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; 0.025      ; 25.343     ;
; -24.271 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.257     ;
; -24.269 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 25.275     ;
; -24.266 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]                                          ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; 0.003      ; 25.309     ;
; -24.264 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 25.248     ;
; -24.261 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.249     ;
; -24.257 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.052     ; 25.245     ;
; -24.255 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 25.241     ;
+---------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.639 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.669      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[16]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[17]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[18]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[20]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[21]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[22]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[23]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 6.554      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.516 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.556      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[0]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[4]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[5]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[6]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[7]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[8]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[9]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[11]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[14]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.509 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.546      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.486 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.516      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.417 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.447      ;
; -5.408 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|DATA_DONE       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.005      ; 6.453      ;
; -5.407 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_end        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.005      ; 6.452      ;
; -5.403 ; ADC_Manager:ADC_Manager1|counter[28] ; ADC_Manager:ADC_Manager1|data_counts[0]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.005      ; 6.448      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.398 ; ADC_Manager:ADC_Manager1|counter[20] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.428      ;
; -5.381 ; ADC_Manager:ADC_Manager1|counter[31] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.411      ;
; -5.381 ; ADC_Manager:ADC_Manager1|counter[31] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.411      ;
; -5.381 ; ADC_Manager:ADC_Manager1|counter[31] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 6.411      ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -3.516 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.128      ;
; -3.516 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.128      ;
; -3.516 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.128      ;
; -3.516 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.128      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.513 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.125      ;
; -3.416 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.028      ;
; -3.416 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.028      ;
; -3.416 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.028      ;
; -3.416 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 5.028      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.970      ;
; -3.353 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.965      ;
; -3.353 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.965      ;
; -3.353 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.965      ;
; -3.353 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.965      ;
; -3.260 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.872      ;
; -3.260 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.872      ;
; -3.260 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.872      ;
; -3.260 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.572      ; 4.872      ;
; -2.225 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 3.265      ;
; -2.224 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 3.264      ;
; -2.138 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.892      ;
; -2.125 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 3.880      ;
; -2.112 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 3.151      ;
; -1.923 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.963      ;
; -1.923 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.963      ;
; -1.922 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.962      ;
; -1.919 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.959      ;
; -1.870 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 2.909      ;
; -1.862 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.713      ; 3.615      ;
; -1.849 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.603      ;
; -1.789 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 3.544      ;
; -1.789 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 3.544      ;
; -1.788 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 3.543      ;
; -1.786 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.540      ;
; -1.786 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.540      ;
; -1.785 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.539      ;
; -1.736 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.776      ;
; -1.722 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.762      ;
; -1.721 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.761      ;
; -1.686 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.726      ;
; -1.685 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.725      ;
; -1.681 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.721      ;
; -1.681 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.721      ;
; -1.680 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.720      ;
; -1.674 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 3.429      ;
; -1.635 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 2.674      ;
; -1.497 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.537      ;
; -1.446 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.486      ;
; -1.446 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.486      ;
; -1.445 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.485      ;
; -1.411 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 3.166      ;
; -1.398 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.152      ;
; -1.380 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.420      ;
; -1.349 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.103      ;
; -1.333 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.373      ;
; -1.305 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.345      ;
; -1.267 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 3.021      ;
; -1.243 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.997      ;
; -1.242 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.996      ;
; -1.238 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.278      ;
; -1.151 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.906      ;
; -1.133 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.888      ;
; -1.133 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.888      ;
; -1.132 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.887      ;
; -1.100 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.854      ;
; -1.091 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.131      ;
; -1.089 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.843      ;
; -1.050 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.804      ;
; -0.991 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.713      ; 2.744      ;
; -0.856 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 1.896      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 2.219      ;
; -0.402 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.156      ;
; -0.383 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.713      ; 2.136      ;
; -0.377 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.131      ;
; -0.377 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.131      ;
; -0.376 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.130      ;
; -0.370 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 2.124      ;
; -0.108 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.715      ; 1.863      ;
; -0.047 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.714      ; 1.801      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.242 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 1.835      ;
; -1.958 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 2.119      ;
; -1.904 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 2.173      ;
; -1.742 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 1.835      ;
; -1.697 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 2.380      ;
; -1.663 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 2.414      ;
; -1.458 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 2.119      ;
; -1.404 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 2.173      ;
; -1.357 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 2.720      ;
; -1.314 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.467      ; 2.763      ;
; -1.272 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 3.466      ; 2.804      ;
; -1.197 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 2.380      ;
; -1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 2.414      ;
; -0.857 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 2.720      ;
; -0.814 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.467      ; 2.763      ;
; -0.772 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 3.466      ; 2.804      ;
; 0.365  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.385      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.555  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.575      ;
; 0.653  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.673      ;
; 0.670  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.690      ;
; 0.671  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.691      ;
; 0.768  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.788      ;
; 0.771  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.791      ;
; 0.774  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.794      ;
; 0.775  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.795      ;
; 0.781  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 1.801      ;
; 0.837  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.713      ; 1.856      ;
; 0.842  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 1.863      ;
; 1.104  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.124      ;
; 1.110  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.130      ;
; 1.111  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.131      ;
; 1.111  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.131      ;
; 1.136  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.156      ;
; 1.136  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.156      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.219      ;
; 1.448  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 1.754      ;
; 1.530  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.713      ; 2.549      ;
; 1.587  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.607      ;
; 1.590  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 1.896      ;
; 1.671  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.691      ;
; 1.696  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.713      ; 2.715      ;
; 1.784  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.804      ;
; 1.806  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.826      ;
; 1.825  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.131      ;
; 1.834  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 2.854      ;
; 1.866  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.887      ;
; 1.867  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.888      ;
; 1.867  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.888      ;
; 1.885  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 2.906      ;
; 2.067  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.373      ;
; 2.083  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 3.103      ;
; 2.132  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.438      ;
; 2.145  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 3.166      ;
; 2.150  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.456      ;
; 2.179  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.485      ;
; 2.180  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.486      ;
; 2.180  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.486      ;
; 2.369  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 2.674      ;
; 2.408  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 3.429      ;
; 2.414  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.720      ;
; 2.415  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.721      ;
; 2.415  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.721      ;
; 2.419  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.725      ;
; 2.420  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.726      ;
; 2.519  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 3.539      ;
; 2.520  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 3.540      ;
; 2.520  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.714      ; 3.540      ;
; 2.522  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 3.543      ;
; 2.523  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 3.544      ;
; 2.523  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 3.544      ;
; 2.604  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 2.909      ;
; 2.656  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.962      ;
; 2.657  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.963      ;
; 2.657  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.963      ;
; 2.846  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 3.151      ;
; 2.859  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.715      ; 3.880      ;
; 2.958  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 3.264      ;
; 3.994  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.872      ;
; 3.994  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.872      ;
; 3.994  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.872      ;
; 3.994  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.872      ;
; 4.087  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.965      ;
; 4.087  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.965      ;
; 4.087  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.572      ; 4.965      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|check_corr                                                                                                                                      ; ADC_Manager:ADC_Manager1|check_corr                                                                                                                                      ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|readDataFromRam                                                                                                                                 ; ADC_Manager:ADC_Manager1|readDataFromRam                                                                                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|preambule_found                                                                                                                                 ; ADC_Manager:ADC_Manager1|preambule_found                                                                                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][4]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[48][4]                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][6]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[48][6]                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.744 ; ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                  ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; ADC_Manager:ADC_Manager1|c_preamb_func[46][7]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[46][7]                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.749 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.759 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.763 ; ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.795 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.796 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.102      ;
; 0.815 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.121      ;
; 0.879 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[56]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg0                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.317      ;
; 0.880 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[75]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg12                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.318      ;
; 0.880 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[16]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg0                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.320      ;
; 0.881 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[42]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg11                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.321      ;
; 0.883 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[58]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg12                                                     ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.320      ;
; 0.883 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[22]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg3                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.320      ;
; 0.883 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[35]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg12                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.320      ;
; 0.884 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg3                                                        ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.321      ;
; 0.884 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[70]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg7                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.322      ;
; 0.885 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[81]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg15                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.325      ;
; 0.889 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[5]                                                                                                                            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg9                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.327      ;
; 0.891 ; ADC_Manager:ADC_Manager1|c_preamb_func[2][1]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[2][1]                                                                                                                         ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; ADC_Manager:ADC_Manager1|c_preamb_func[7][3]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[7][3]                                                                                                                         ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.198      ;
; 0.892 ; ADC_Manager:ADC_Manager1|c_preamb_func[7][7]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[7][7]                                                                                                                         ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.198      ;
; 0.892 ; ADC_Manager:ADC_Manager1|c_preamb_func[18][3]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[18][3]                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.198      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[111]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg8                                                        ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[43]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg12                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[98]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg12                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[90]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg11                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[88]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg9                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[26]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg12                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.892 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[81]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg2                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.332      ;
; 0.893 ; ADC_Manager:ADC_Manager1|c_preamb_func[18][0]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[18][0]                                                                                                                        ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.199      ;
; 0.894 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[74]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg11                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.332      ;
; 0.894 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[3]                                                                                                                            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg3                                                        ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.332      ;
; 0.894 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[13]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg15                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.332      ;
; 0.894 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[58]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg2                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[67]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg12                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[65]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg10                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[125]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg8                                                        ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg6                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[44]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg5                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[33]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg10                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.895 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[92]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg4                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.332      ;
; 0.896 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[54]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg12                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.336      ;
; 0.896 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[46]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg15                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.336      ;
; 0.897 ; ADC_Manager:ADC_Manager1|c_preamb_func[2][3]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[2][3]                                                                                                                         ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; ADC_Manager:ADC_Manager1|c_preamb_func[4][5]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[4][5]                                                                                                                         ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.204      ;
; 0.898 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[84]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg14                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.336      ;
; 0.898 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[4]                                                                                                                            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg13                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.336      ;
; 0.898 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[53]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg5                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.336      ;
; 0.899 ; ADC_Manager:ADC_Manager1|c_preamb_func[4][2]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[4][2]                                                                                                                         ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.205      ;
; 0.899 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[55]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg13                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.339      ;
; 0.899 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[123]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg6                                                        ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.336      ;
; 0.899 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[0]                                                                                                                            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg9                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.337      ;
; 0.900 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[92]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg14                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.337      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[83]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg17                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[52]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg10                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[48]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg9                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.338      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[45]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg14                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[44]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg13                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[34]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg3                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.338      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[17]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg1                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[14]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg16                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.339      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[47]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg17                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.338      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[87]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg8                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.901 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg5                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.341      ;
; 0.902 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[109]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg15                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.339      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[86]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg16                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.341      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[102]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg8                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.343      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[2]                                                                                                                            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg11                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.341      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[59]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg3                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.341      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[62]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg7                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.341      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg6                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.171      ; 1.341      ;
; 0.903 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[80]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg1                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.173      ; 1.343      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[75]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg12                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.147      ; 1.318      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[79]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg17                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.341      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[77]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg15                                                       ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.341      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[63]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg17                                                     ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.341      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[60]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg14                                                     ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.341      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[59]                                                                                                                           ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg13                                                     ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.341      ;
; 0.904 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115]                                                                                                                          ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg4                                                      ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.170      ; 1.341      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                         ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_end                                                           ; ADC_Manager:ADC_Manager1|data_end               ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|preambule_delay_done                                               ; ADC_Manager:ADC_Manager1|preambule_delay_done   ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE              ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|counter[31]                                                        ; ADC_Manager:ADC_Manager1|counter[31]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 1.050 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[22]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[30]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.223      ;
; 1.058 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[86]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[94]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.231      ;
; 1.059 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[79]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[87]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.232      ;
; 1.060 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[68]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.233      ;
; 1.062 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[31]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[39]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.136     ; 1.232      ;
; 1.138 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[122] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.125     ; 1.319      ;
; 1.141 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[91]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[99]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.127     ; 1.320      ;
; 1.142 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[34]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.136     ; 1.312      ;
; 1.147 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[85]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[93]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.320      ;
; 1.150 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[66]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.323      ;
; 1.151 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[112] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.125     ; 1.332      ;
; 1.151 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[19]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[27]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.324      ;
; 1.152 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[35]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[43]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.131     ; 1.327      ;
; 1.152 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[24]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.127     ; 1.331      ;
; 1.153 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[58]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.326      ;
; 1.153 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[68]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.130     ; 1.329      ;
; 1.153 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[5]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.124     ; 1.335      ;
; 1.154 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[20]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[28]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.327      ;
; 1.155 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[68]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.128     ; 1.333      ;
; 1.155 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[5]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[13]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.130     ; 1.331      ;
; 1.157 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[82]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.134     ; 1.329      ;
; 1.159 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[53]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[61]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.136     ; 1.329      ;
; 1.159 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[33]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.127     ; 1.338      ;
; 1.159 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[82]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.126     ; 1.339      ;
; 1.160 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[42]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[50]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.131     ; 1.335      ;
; 1.160 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[115] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.130     ; 1.336      ;
; 1.160 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[51]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.136     ; 1.330      ;
; 1.163 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[98]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.136     ; 1.333      ;
; 1.163 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.128     ; 1.341      ;
; 1.165 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[63]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[71]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.134     ; 1.337      ;
; 1.165 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[39]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[47]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.338      ;
; 1.166 ; ADC_Manager:ADC_Manager1|counter[16]                                                        ; ADC_Manager:ADC_Manager1|counter[16]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[107] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.133     ; 1.340      ;
; 1.167 ; ADC_Manager:ADC_Manager1|counter[0]                                                         ; ADC_Manager:ADC_Manager1|counter[0]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.473      ;
; 1.172 ; ADC_Manager:ADC_Manager1|counter[14]                                                        ; ADC_Manager:ADC_Manager1|counter[14]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|counter[15]                                                        ; ADC_Manager:ADC_Manager1|counter[15]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.478      ;
; 1.175 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.132     ; 1.349      ;
; 1.175 ; ADC_Manager:ADC_Manager1|counter[1]                                                         ; ADC_Manager:ADC_Manager1|counter[1]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|counter[17]                                                        ; ADC_Manager:ADC_Manager1|counter[17]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[2]                                                         ; ADC_Manager:ADC_Manager1|counter[2]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[9]                                                         ; ADC_Manager:ADC_Manager1|counter[9]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[18]                                                        ; ADC_Manager:ADC_Manager1|counter[18]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[25]                                                        ; ADC_Manager:ADC_Manager1|counter[25]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[4]                                                         ; ADC_Manager:ADC_Manager1|counter[4]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[7]                                                         ; ADC_Manager:ADC_Manager1|counter[7]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[11]                                                        ; ADC_Manager:ADC_Manager1|counter[11]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[20]                                                        ; ADC_Manager:ADC_Manager1|counter[20]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[23]                                                        ; ADC_Manager:ADC_Manager1|counter[23]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[27]                                                        ; ADC_Manager:ADC_Manager1|counter[27]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[29]                                                        ; ADC_Manager:ADC_Manager1|counter[29]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[30]                                                        ; ADC_Manager:ADC_Manager1|counter[30]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.487      ;
; 1.186 ; ADC_Manager:ADC_Manager1|data_counts[1]                                                     ; ADC_Manager:ADC_Manager1|data_counts[1]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.220 ; ADC_Manager:ADC_Manager1|counter[24]                                                        ; ADC_Manager:ADC_Manager1|counter[24]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; ADC_Manager:ADC_Manager1|counter[21]                                                        ; ADC_Manager:ADC_Manager1|counter[21]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; ADC_Manager:ADC_Manager1|counter[22]                                                        ; ADC_Manager:ADC_Manager1|counter[22]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; ADC_Manager:ADC_Manager1|counter[28]                                                        ; ADC_Manager:ADC_Manager1|counter[28]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[8]                                                         ; ADC_Manager:ADC_Manager1|counter[8]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[10]                                                        ; ADC_Manager:ADC_Manager1|counter[10]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                     ; ADC_Manager:ADC_Manager1|data_counts[3]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                    ; ADC_Manager:ADC_Manager1|data_counts[19]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                    ; ADC_Manager:ADC_Manager1|data_counts[24]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                    ; ADC_Manager:ADC_Manager1|data_counts[26]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[5]                                                         ; ADC_Manager:ADC_Manager1|counter[5]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[6]                                                         ; ADC_Manager:ADC_Manager1|counter[6]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[12]                                                        ; ADC_Manager:ADC_Manager1|counter[12]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[5]                                                     ; ADC_Manager:ADC_Manager1|data_counts[5]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[6]                                                     ; ADC_Manager:ADC_Manager1|data_counts[6]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[21]                                                    ; ADC_Manager:ADC_Manager1|data_counts[21]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[22]                                                    ; ADC_Manager:ADC_Manager1|data_counts[22]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[28]                                                    ; ADC_Manager:ADC_Manager1|data_counts[28]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.228 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                     ; ADC_Manager:ADC_Manager1|data_counts[8]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                    ; ADC_Manager:ADC_Manager1|data_counts[10]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.535      ;
; 1.231 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[38]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[46]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.124     ; 1.413      ;
; 1.234 ; ADC_Manager:ADC_Manager1|counter[3]                                                         ; ADC_Manager:ADC_Manager1|counter[3]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; ADC_Manager:ADC_Manager1|data_counts[12]                                                    ; ADC_Manager:ADC_Manager1|data_counts[12]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.239 ; ADC_Manager:ADC_Manager1|data_end                                                           ; ADC_Manager:ADC_Manager1|data_counts[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; ADC_Manager:ADC_Manager1|data_end                                                           ; ADC_Manager:ADC_Manager1|DATA_DONE              ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.545      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|DATA_DONE       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|DATA_DONE       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|TX_BUSY|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|TX_BUSY|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[7]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[7]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.sync|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.sync|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 4.771 ; 4.771 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 4.485 ; 4.485 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 4.673 ; 4.673 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 4.771 ; 4.771 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 4.478 ; 4.478 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.502 ; 4.502 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.253 ; 4.253 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 1.131 ; 1.131 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.874 ; 0.874 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.608 ; -0.608 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -4.219 ; -4.219 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -4.407 ; -4.407 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -4.505 ; -4.505 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -4.212 ; -4.212 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -4.236 ; -4.236 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -3.987 ; -3.987 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -0.865 ; -0.865 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.608 ; -0.608 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 8.235 ; 8.235 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 8.235 ; 8.235 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 8.037 ; 8.037 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.565 ; 7.565 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.219 ; 7.219 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.217 ; 7.217 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.557 ; 7.557 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 7.202 ; 7.202 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 3.774 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 3.774 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.217 ; 7.217 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 8.235 ; 8.235 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 8.037 ; 8.037 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.565 ; 7.565 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.219 ; 7.219 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.217 ; 7.217 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.557 ; 7.557 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 7.202 ; 7.202 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 3.774 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 3.774 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                            ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLK                                                                        ; -6.094 ; -4301.824     ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -1.366 ; -10.805       ;
; Clock_divider:clock_divider1|clock_out                                     ; -1.184 ; -83.399       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                             ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -1.206 ; -8.180        ;
; CLK                                                                        ; 0.088  ; 0.000         ;
; Clock_divider:clock_divider1|clock_out                                     ; 0.215  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLK                                                                        ; -2.000 ; -7847.730     ;
; Clock_divider:clock_divider1|clock_out                                     ; -0.500 ; -579.000      ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500 ; -17.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.094 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.108      ;
; -6.077 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 7.133      ;
; -6.063 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.079      ;
; -6.059 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.073      ;
; -6.055 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 7.061      ;
; -6.046 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.060      ;
; -6.039 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.053      ;
; -6.025 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 7.029      ;
; -6.018 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.032      ;
; -6.015 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 7.071      ;
; -6.011 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.025      ;
; -6.009 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.023      ;
; -6.009 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.016     ; 7.025      ;
; -6.004 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 7.018      ;
; -6.000 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 7.006      ;
; -5.990 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.994      ;
; -5.986 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 7.010      ;
; -5.977 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 7.001      ;
; -5.970 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.984      ;
; -5.952 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.966      ;
; -5.948 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 6.944      ;
; -5.947 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.961      ;
; -5.945 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.955      ;
; -5.939 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.949      ;
; -5.938 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 6.962      ;
; -5.933 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.941      ;
; -5.929 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 6.953      ;
; -5.920 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.930      ;
; -5.918 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 6.974      ;
; -5.917 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.931      ;
; -5.917 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.931      ;
; -5.915 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.016     ; 6.931      ;
; -5.910 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.924      ;
; -5.907 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.911      ;
; -5.906 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 6.930      ;
; -5.906 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.912      ;
; -5.903 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.917      ;
; -5.902 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.910      ;
; -5.898 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.906      ;
; -5.897 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.010     ; 6.919      ;
; -5.897 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.907      ;
; -5.896 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.900      ;
; -5.894 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 6.924      ;
; -5.891 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.897      ;
; -5.887 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 6.913      ;
; -5.886 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 6.882      ;
; -5.884 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.892      ;
; -5.884 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.888      ;
; -5.883 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 6.939      ;
; -5.882 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.896      ;
; -5.882 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.896      ;
; -5.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.891      ;
; -5.880 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.016     ; 6.896      ;
; -5.879 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[47] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.885      ;
; -5.877 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.887      ;
; -5.877 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 6.903      ;
; -5.876 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.890      ;
; -5.875 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.889      ;
; -5.873 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.883      ;
; -5.872 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.882      ;
; -5.871 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.877      ;
; -5.871 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.877      ;
; -5.871 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.881      ;
; -5.866 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 6.862      ;
; -5.862 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.870      ;
; -5.861 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 6.887      ;
; -5.861 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.865      ;
; -5.859 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 6.889      ;
; -5.858 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 6.882      ;
; -5.853 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.857      ;
; -5.853 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.863      ;
; -5.849 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.863      ;
; -5.849 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.010     ; 6.871      ;
; -5.848 ; Correlation_function:corr_long|first_part                                                  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 6.904      ;
; -5.847 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.861      ;
; -5.847 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 6.877      ;
; -5.847 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.010     ; 6.869      ;
; -5.847 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.861      ;
; -5.845 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.016     ; 6.861      ;
; -5.844 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 6.868      ;
; -5.844 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.016     ; 6.860      ;
; -5.841 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.855      ;
; -5.840 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.854      ;
; -5.840 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.848      ;
; -5.839 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 6.865      ;
; -5.838 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.842      ;
; -5.838 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 6.852      ;
; -5.836 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.842      ;
; -5.835 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 6.859      ;
; -5.835 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.010     ; 6.857      ;
; -5.834 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.842      ;
; -5.833 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 6.829      ;
; -5.833 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.022     ; 6.843      ;
; -5.831 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 6.857      ;
; -5.830 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 6.860      ;
; -5.829 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.835      ;
; -5.829 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 6.855      ;
; -5.828 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 6.858      ;
; -5.827 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 6.835      ;
; -5.826 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.830      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.366 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.416      ;
; -1.366 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.416      ;
; -1.366 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.416      ;
; -1.366 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.416      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.364 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.414      ;
; -1.346 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.396      ;
; -1.346 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.396      ;
; -1.346 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.396      ;
; -1.346 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.396      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.277 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.327      ;
; -1.276 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.326      ;
; -1.276 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.326      ;
; -1.276 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.326      ;
; -1.276 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.326      ;
; -1.261 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.311      ;
; -1.261 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.311      ;
; -1.261 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.311      ;
; -1.261 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.018      ; 2.311      ;
; -0.109 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.223      ;
; -0.102 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.216      ;
; -0.046 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.160      ;
; -0.046 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.160      ;
; -0.045 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.159      ;
; -0.028 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.142      ;
; -0.024 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.138      ;
; -0.024 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.138      ;
; -0.023 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.137      ;
; -0.021 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.135      ;
; 0.006  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 1.025      ;
; 0.006  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 1.026      ;
; 0.007  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 1.025      ;
; 0.020  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.094      ;
; 0.067  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.964      ;
; 0.067  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.964      ;
; 0.068  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.963      ;
; 0.068  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.964      ;
; 0.086  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.945      ;
; 0.101  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 1.013      ;
; 0.120  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.994      ;
; 0.129  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.903      ;
; 0.129  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.903      ;
; 0.130  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.902      ;
; 0.133  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.899      ;
; 0.134  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.898      ;
; 0.136  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.978      ;
; 0.138  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.893      ;
; 0.141  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.890      ;
; 0.150  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.964      ;
; 0.151  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.964      ;
; 0.152  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.963      ;
; 0.152  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.001      ; 0.881      ;
; 0.153  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.001      ; 0.880      ;
; 0.161  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.953      ;
; 0.161  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.953      ;
; 0.162  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.952      ;
; 0.199  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.915      ;
; 0.202  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.829      ;
; 0.202  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.829      ;
; 0.203  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.828      ;
; 0.211  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.821      ;
; 0.213  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.901      ;
; 0.214  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.900      ;
; 0.222  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.892      ;
; 0.222  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.892      ;
; 0.232  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.800      ;
; 0.242  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.789      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.263  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.083      ; 0.852      ;
; 0.276  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.756      ;
; 0.287  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.745      ;
; 0.304  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.728      ;
; 0.377  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.001     ; 0.654      ;
; 0.392  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.722      ;
; 0.392  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.722      ;
; 0.392  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.722      ;
; 0.393  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.721      ;
; 0.398  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.716      ;
; 0.405  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.709      ;
; 0.461  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.653      ;
; 0.493  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.082      ; 0.621      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                             ;
+--------+-----------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.184 ; ADC_Manager:ADC_Manager1|counter[28]    ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.206      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.173 ; ADC_Manager:ADC_Manager1|counter[29]    ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.195      ;
; -1.159 ; ADC_Manager:ADC_Manager1|data_counts[0] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.013     ; 2.178      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.157 ; ADC_Manager:ADC_Manager1|counter[25]    ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.179      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[31]    ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.176      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[16]    ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.169      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.145 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.006     ; 2.171      ;
; -1.140 ; ADC_Manager:ADC_Manager1|counter[17]    ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.162      ;
; -1.140 ; ADC_Manager:ADC_Manager1|counter[17]    ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.162      ;
; -1.140 ; ADC_Manager:ADC_Manager1|counter[17]    ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.010     ; 2.162      ;
+--------+-----------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.206 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.519      ; 0.606      ;
; -1.118 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.518      ; 0.693      ;
; -1.060 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.518      ; 0.751      ;
; -1.035 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.518      ; 0.776      ;
; -1.013 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.518      ; 0.798      ;
; -0.933 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.519      ; 0.879      ;
; -0.915 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.518      ; 0.896      ;
; -0.900 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.518      ; 0.911      ;
; -0.706 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.519      ; 0.606      ;
; -0.618 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.518      ; 0.693      ;
; -0.560 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.518      ; 0.751      ;
; -0.535 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.518      ; 0.776      ;
; -0.513 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.518      ; 0.798      ;
; -0.433 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.519      ; 0.879      ;
; -0.415 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.518      ; 0.896      ;
; -0.400 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.518      ; 0.911      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.303  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.537      ;
; 0.312  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.546      ;
; 0.353  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.587      ;
; 0.363  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.598      ;
; 0.363  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.597      ;
; 0.365  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.600      ;
; 0.370  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.604      ;
; 0.382  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.617      ;
; 0.383  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.618      ;
; 0.387  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.621      ;
; 0.387  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.621      ;
; 0.419  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.653      ;
; 0.447  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.599      ;
; 0.475  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.709      ;
; 0.487  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.721      ;
; 0.488  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.722      ;
; 0.488  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.722      ;
; 0.488  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.722      ;
; 0.493  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.727      ;
; 0.503  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.654      ;
; 0.576  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.728      ;
; 0.593  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.827      ;
; 0.615  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.849      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.617  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.083      ; 0.852      ;
; 0.638  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.789      ;
; 0.638  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.789      ;
; 0.649  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.883      ;
; 0.649  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.883      ;
; 0.658  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.892      ;
; 0.666  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.900      ;
; 0.667  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.818      ;
; 0.674  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.908      ;
; 0.677  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.828      ;
; 0.678  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.829      ;
; 0.678  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.829      ;
; 0.681  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.915      ;
; 0.718  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.952      ;
; 0.719  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.953      ;
; 0.719  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.953      ;
; 0.727  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.001      ; 0.880      ;
; 0.728  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.001      ; 0.881      ;
; 0.739  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.890      ;
; 0.744  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.978      ;
; 0.750  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.902      ;
; 0.751  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.903      ;
; 0.760  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 0.994      ;
; 0.812  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.963      ;
; 0.812  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.964      ;
; 0.813  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.964      ;
; 0.813  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 0.964      ;
; 0.860  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.094      ;
; 0.873  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 1.025      ;
; 0.874  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.001     ; 1.025      ;
; 0.903  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.137      ;
; 0.904  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.138      ;
; 0.904  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.138      ;
; 0.925  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.159      ;
; 0.926  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.160      ;
; 0.926  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.160      ;
; 0.982  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.082      ; 1.216      ;
; 2.141  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.311      ;
; 2.141  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.311      ;
; 2.141  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.311      ;
; 2.141  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.311      ;
; 2.156  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.326      ;
; 2.156  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.326      ;
; 2.156  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.018      ; 2.326      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                              ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.088 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[22]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.453      ;
; 0.088 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[56]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.451      ;
; 0.089 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[75]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.452      ;
; 0.089 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[16]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.453      ;
; 0.090 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg3    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.453      ;
; 0.090 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[58]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.453      ;
; 0.090 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.453      ;
; 0.090 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.453      ;
; 0.090 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[5]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.455      ;
; 0.091 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[35]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.453      ;
; 0.092 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[81]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg15   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.455      ;
; 0.092 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[110] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.453      ;
; 0.093 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[75]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.453      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.458      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[44]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.458      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[105] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.455      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[98]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.458      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[90]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.458      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[88]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.458      ;
; 0.094 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[53]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.459      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[111] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[74]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg11   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[3]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg3    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[67]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[65]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg10   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[125] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[43]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[13]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[58]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[26]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.095 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[81]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.458      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[54]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.459      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[84]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg14   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.459      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[123] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg6    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.459      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[125] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.456      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.459      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[114] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.457      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[44]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.457      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[41]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.457      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[34]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.460      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[92]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.461      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[9]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.458      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[4]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.459      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[6]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.461      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[124] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.458      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[49]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.458      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[33]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.458      ;
; 0.096 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[92]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[118] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[113] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[104] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[47]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[16]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.458      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[94]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.459      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[0]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.460      ;
; 0.097 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.457      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[83]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg17   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[74]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg11   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[124] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg7    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[120] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg3    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[48]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.461      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.223      ; 0.459      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[109] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.462      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[59]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[62]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.463      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.227      ; 0.463      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.098 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[83]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.458      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[55]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg13   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.462      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[1]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg1    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.459      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.459      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.463      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[41]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.463      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[110] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.463      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[106] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.463      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[17]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.463      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[14]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.462      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[68]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.459      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[56]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.459      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[125] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.461      ;
; 0.099 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[47]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.224      ; 0.461      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[83]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg17   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[52]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg10   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[86]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg16   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[15]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.222      ; 0.460      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[79]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg17   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[77]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg15   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[63]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[60]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[59]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[44]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.464      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[111] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.464      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[33]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.226      ; 0.464      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[2]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[59]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.225      ; 0.463      ;
; 0.100 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[88]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.221      ; 0.459      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                        ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                    ; ADC_Manager:ADC_Manager1|data_counts[0]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_end                                                          ; ADC_Manager:ADC_Manager1|data_end              ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|preambule_delay_done                                              ; ADC_Manager:ADC_Manager1|preambule_delay_done  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                         ; ADC_Manager:ADC_Manager1|DATA_DONE             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                   ; ADC_Manager:ADC_Manager1|data_counts[31]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|counter[31]                                                       ; ADC_Manager:ADC_Manager1|counter[31]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[0]                                                        ; ADC_Manager:ADC_Manager1|counter[0]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[16]                                                       ; ADC_Manager:ADC_Manager1|counter[16]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                   ; ADC_Manager:ADC_Manager1|data_counts[16]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; ADC_Manager:ADC_Manager1|counter[14]                                                       ; ADC_Manager:ADC_Manager1|counter[14]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|counter[15]                                                       ; ADC_Manager:ADC_Manager1|counter[15]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ADC_Manager:ADC_Manager1|counter[1]                                                        ; ADC_Manager:ADC_Manager1|counter[1]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|counter[17]                                                       ; ADC_Manager:ADC_Manager1|counter[17]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                   ; ADC_Manager:ADC_Manager1|data_counts[17]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[2]                                                        ; ADC_Manager:ADC_Manager1|counter[2]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[9]                                                        ; ADC_Manager:ADC_Manager1|counter[9]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[11]                                                       ; ADC_Manager:ADC_Manager1|counter[11]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[18]                                                       ; ADC_Manager:ADC_Manager1|counter[18]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                    ; ADC_Manager:ADC_Manager1|data_counts[2]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                   ; ADC_Manager:ADC_Manager1|data_counts[18]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                   ; ADC_Manager:ADC_Manager1|data_counts[25]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                   ; ADC_Manager:ADC_Manager1|data_counts[27]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[25]                                                       ; ADC_Manager:ADC_Manager1|counter[25]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[27]                                                       ; ADC_Manager:ADC_Manager1|counter[27]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[4]                                                        ; ADC_Manager:ADC_Manager1|counter[4]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[7]                                                        ; ADC_Manager:ADC_Manager1|counter[7]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                    ; ADC_Manager:ADC_Manager1|data_counts[4]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                    ; ADC_Manager:ADC_Manager1|data_counts[7]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                   ; ADC_Manager:ADC_Manager1|data_counts[13]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                   ; ADC_Manager:ADC_Manager1|data_counts[14]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                   ; ADC_Manager:ADC_Manager1|data_counts[15]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                   ; ADC_Manager:ADC_Manager1|data_counts[20]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                   ; ADC_Manager:ADC_Manager1|data_counts[23]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                   ; ADC_Manager:ADC_Manager1|data_counts[29]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                   ; ADC_Manager:ADC_Manager1|data_counts[30]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[20]                                                       ; ADC_Manager:ADC_Manager1|counter[20]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[23]                                                       ; ADC_Manager:ADC_Manager1|counter[23]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[29]                                                       ; ADC_Manager:ADC_Manager1|counter[29]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[30]                                                       ; ADC_Manager:ADC_Manager1|counter[30]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                    ; ADC_Manager:ADC_Manager1|data_counts[9]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                   ; ADC_Manager:ADC_Manager1|data_counts[11]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; ADC_Manager:ADC_Manager1|data_counts[1]                                                    ; ADC_Manager:ADC_Manager1|data_counts[1]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ADC_Manager:ADC_Manager1|counter[24]                                                       ; ADC_Manager:ADC_Manager1|counter[24]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; ADC_Manager:ADC_Manager1|counter[21]                                                       ; ADC_Manager:ADC_Manager1|counter[21]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ADC_Manager:ADC_Manager1|counter[22]                                                       ; ADC_Manager:ADC_Manager1|counter[22]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ADC_Manager:ADC_Manager1|counter[28]                                                       ; ADC_Manager:ADC_Manager1|counter[28]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[8]                                                        ; ADC_Manager:ADC_Manager1|counter[8]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[10]                                                       ; ADC_Manager:ADC_Manager1|counter[10]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                    ; ADC_Manager:ADC_Manager1|data_counts[3]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                   ; ADC_Manager:ADC_Manager1|data_counts[19]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                   ; ADC_Manager:ADC_Manager1|data_counts[24]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                   ; ADC_Manager:ADC_Manager1|data_counts[26]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[5]                                                        ; ADC_Manager:ADC_Manager1|counter[5]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[6]                                                        ; ADC_Manager:ADC_Manager1|counter[6]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[12]                                                       ; ADC_Manager:ADC_Manager1|counter[12]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[5]                                                    ; ADC_Manager:ADC_Manager1|data_counts[5]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[6]                                                    ; ADC_Manager:ADC_Manager1|data_counts[6]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[21]                                                   ; ADC_Manager:ADC_Manager1|data_counts[21]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[22]                                                   ; ADC_Manager:ADC_Manager1|data_counts[22]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[28]                                                   ; ADC_Manager:ADC_Manager1|data_counts[28]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; ADC_Manager:ADC_Manager1|counter[3]                                                        ; ADC_Manager:ADC_Manager1|counter[3]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                    ; ADC_Manager:ADC_Manager1|data_counts[8]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                   ; ADC_Manager:ADC_Manager1|data_counts[10]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; ADC_Manager:ADC_Manager1|data_counts[12]                                                   ; ADC_Manager:ADC_Manager1|data_counts[12]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ADC_Manager:ADC_Manager1|data_end                                                          ; ADC_Manager:ADC_Manager1|data_counts[0]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; ADC_Manager:ADC_Manager1|data_end                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.529      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[0]                                                        ; ADC_Manager:ADC_Manager1|counter[1]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[16]                                                       ; ADC_Manager:ADC_Manager1|counter[17]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                   ; ADC_Manager:ADC_Manager1|data_counts[17]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; ADC_Manager:ADC_Manager1|counter[14]                                                       ; ADC_Manager:ADC_Manager1|counter[15]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; ADC_Manager:ADC_Manager1|counter[1]                                                        ; ADC_Manager:ADC_Manager1|counter[2]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|counter[17]                                                       ; ADC_Manager:ADC_Manager1|counter[18]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                   ; ADC_Manager:ADC_Manager1|data_counts[18]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[27]                                                       ; ADC_Manager:ADC_Manager1|counter[28]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[9]                                                        ; ADC_Manager:ADC_Manager1|counter[10]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                    ; ADC_Manager:ADC_Manager1|data_counts[3]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                   ; ADC_Manager:ADC_Manager1|data_counts[19]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                   ; ADC_Manager:ADC_Manager1|data_counts[26]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[11]                                                       ; ADC_Manager:ADC_Manager1|counter[12]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                   ; ADC_Manager:ADC_Manager1|data_counts[28]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[2]                                                        ; ADC_Manager:ADC_Manager1|counter[3]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                   ; ADC_Manager:ADC_Manager1|data_counts[31]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[30]                                                       ; ADC_Manager:ADC_Manager1|counter[31]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                   ; ADC_Manager:ADC_Manager1|data_counts[14]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                   ; ADC_Manager:ADC_Manager1|data_counts[15]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                   ; ADC_Manager:ADC_Manager1|data_counts[30]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[29]                                                       ; ADC_Manager:ADC_Manager1|counter[30]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[20]                                                       ; ADC_Manager:ADC_Manager1|counter[21]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[4]                                                        ; ADC_Manager:ADC_Manager1|counter[5]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                    ; ADC_Manager:ADC_Manager1|data_counts[5]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                   ; ADC_Manager:ADC_Manager1|data_counts[21]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                    ; ADC_Manager:ADC_Manager1|data_counts[10]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; ADC_Manager:ADC_Manager1|data_counts[1]                                                    ; ADC_Manager:ADC_Manager1|data_counts[2]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                   ; ADC_Manager:ADC_Manager1|data_counts[12]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.506 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[22] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[30] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.207     ; 0.451      ;
; 0.508 ; ADC_Manager:ADC_Manager1|counter[24]                                                       ; ADC_Manager:ADC_Manager1|counter[25]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[86] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[94] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.204     ; 0.457      ;
; 0.509 ; ADC_Manager:ADC_Manager1|counter[22]                                                       ; ADC_Manager:ADC_Manager1|counter[23]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ADC_Manager:ADC_Manager1|counter[28]                                                       ; ADC_Manager:ADC_Manager1|counter[29]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ADC_Manager:ADC_Manager1|counter[21]                                                       ; ADC_Manager:ADC_Manager1|counter[22]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.661      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|DATA_DONE       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|DATA_DONE       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|TX_BUSY|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|TX_BUSY|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[7]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_send[7]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.sync|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.sync|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 2.333 ; 2.333 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 2.196 ; 2.196 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 2.261 ; 2.261 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 2.333 ; 2.333 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 2.193 ; 2.193 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 2.200 ; 2.200 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 2.113 ; 2.113 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 0.196 ; 0.196 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.147 ; 0.147 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.027 ; -0.027 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.076 ; -2.076 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -2.141 ; -2.141 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.213 ; -2.213 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -2.073 ; -2.073 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.080 ; -2.080 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -1.993 ; -1.993 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -0.076 ; -0.076 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.027 ; -0.027 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.702 ; 3.702 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.702 ; 3.702 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.685 ; 3.685 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.530 ; 3.530 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.431 ; 3.431 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.432 ; 3.432 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.520 ; 3.520 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 3.421 ; 3.421 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.682 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.682 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.431 ; 3.431 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.702 ; 3.702 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.685 ; 3.685 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.530 ; 3.530 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.431 ; 3.431 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.432 ; 3.432 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.520 ; 3.520 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 3.421 ; 3.421 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.682 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.682 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-----------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                       ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -24.975    ; -2.242  ; N/A      ; N/A     ; -2.567              ;
;  CLK                                                                        ; -24.975    ; 0.088   ; N/A      ; N/A     ; -2.567              ;
;  Clock_divider:clock_divider1|clock_out                                     ; -5.639     ; 0.215   ; N/A      ; N/A     ; -0.742              ;
;  UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -3.516     ; -2.242  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                                                             ; -15630.444 ; -13.407 ; 0.0      ; 0.0     ; -11214.715          ;
;  CLK                                                                        ; -14646.422 ; 0.000   ; N/A      ; N/A     ; -10330.251          ;
;  Clock_divider:clock_divider1|clock_out                                     ; -939.966   ; 0.000   ; N/A      ; N/A     ; -859.236            ;
;  UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -44.056    ; -13.407 ; N/A      ; N/A     ; -25.228             ;
+-----------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 4.771 ; 4.771 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 4.485 ; 4.485 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 4.673 ; 4.673 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 4.771 ; 4.771 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 4.478 ; 4.478 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.502 ; 4.502 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.253 ; 4.253 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 1.131 ; 1.131 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.874 ; 0.874 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.027 ; -0.027 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.076 ; -2.076 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -2.141 ; -2.141 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.213 ; -2.213 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -2.073 ; -2.073 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.080 ; -2.080 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -1.993 ; -1.993 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -0.076 ; -0.076 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.027 ; -0.027 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 8.235 ; 8.235 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 8.235 ; 8.235 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 8.037 ; 8.037 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.565 ; 7.565 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.219 ; 7.219 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.217 ; 7.217 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.557 ; 7.557 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 7.202 ; 7.202 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 3.774 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 3.774 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.431 ; 3.431 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.702 ; 3.702 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.685 ; 3.685 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.530 ; 3.530 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.431 ; 3.431 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.432 ; 3.432 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.520 ; 3.520 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 3.421 ; 3.421 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.682 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.682 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; CLK                                                                        ; CLK                                                                        ; 1084808443 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; CLK                                                                        ; 5916       ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; CLK                                                                        ; 33         ; 0        ; 0        ; 0        ;
; CLK                                                                        ; Clock_divider:clock_divider1|clock_out                                     ; 638        ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; Clock_divider:clock_divider1|clock_out                                     ; 3463       ; 0        ; 0        ; 0        ;
; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 90         ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 54         ; 14       ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; CLK                                                                        ; CLK                                                                        ; 1084808443 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; CLK                                                                        ; 5916       ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; CLK                                                                        ; 33         ; 0        ; 0        ; 0        ;
; CLK                                                                        ; Clock_divider:clock_divider1|clock_out                                     ; 638        ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; Clock_divider:clock_divider1|clock_out                                     ; 3463       ; 0        ; 0        ; 0        ;
; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 90         ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 54         ; 14       ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 20 16:11:06 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uni_Projektas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name Clock_divider:clock_divider1|clock_out Clock_divider:clock_divider1|clock_out
    Info (332105): create_clock -period 1.000 -name UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -24.975
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.975    -14646.422 CLK 
    Info (332119):    -5.639      -939.966 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -3.516       -44.056 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332146): Worst-case hold slack is -2.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.242       -13.407 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.499         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567    -10330.251 CLK 
    Info (332119):    -0.742      -859.236 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -0.742       -25.228 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.094
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.094     -4301.824 CLK 
    Info (332119):    -1.366       -10.805 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
    Info (332119):    -1.184       -83.399 Clock_divider:clock_divider1|clock_out 
Info (332146): Worst-case hold slack is -1.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.206        -8.180 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
    Info (332119):     0.088         0.000 CLK 
    Info (332119):     0.215         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -7847.730 CLK 
    Info (332119):    -0.500      -579.000 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -0.500       -17.000 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4580 megabytes
    Info: Processing ended: Fri Jan 20 16:11:08 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


