

================================================================
== Vivado HLS Report for 'acc64_64_mau'
================================================================
* Date:           Fri Jul 27 02:45:27 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FBTA64_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.032|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_HLS_malloc_1_s_fu_84  |HLS_malloc_1_s  |    2|    2|    2|    2|   none  |
        |grp_HLS_free_1_s_fu_98    |HLS_free_1_s    |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 5  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_1) | (tmp_3) | (!tmp_5)
4 --> 
	2  / (tmp_1) | (tmp_3) | (!tmp_5)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r = alloca i32"   --->   Operation 5 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_size), !map !39"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_addr), !map !43"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_free_target), !map !47"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_1_cmd), !map !51"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @acc64_64_mau_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FBTA64_test/.settings/top.cc:65]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %._crit_edge" [FBTA64_test/.settings/top.cc:69]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]"   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = sext i32 %i to i64" [FBTA64_test/.settings/top.cc:82]   --->   Operation 15 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%req_cmd_addr = getelementptr [128 x i2]* @req_cmd, i64 0, i64 %tmp" [FBTA64_test/.settings/top.cc:71]   --->   Operation 16 'getelementptr' 'req_cmd_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%cmd = load i2* %req_cmd_addr, align 1" [FBTA64_test/.settings/top.cc:71]   --->   Operation 17 'load' 'cmd' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 128> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%req_list_addr = getelementptr [128 x i6]* @req_list, i64 0, i64 %tmp" [FBTA64_test/.settings/top.cc:72]   --->   Operation 18 'getelementptr' 'req_list_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%size = load i6* %req_list_addr, align 1" [FBTA64_test/.settings/top.cc:72]   --->   Operation 19 'load' 'size' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 128> <ROM>

State 3 <SV = 2> <Delay = 5.03>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %i to i33" [FBTA64_test/.settings/top.cc:71]   --->   Operation 20 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%cmd = load i2* %req_cmd_addr, align 1" [FBTA64_test/.settings/top.cc:71]   --->   Operation 21 'load' 'cmd' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 128> <ROM>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%size = load i6* %req_list_addr, align 1" [FBTA64_test/.settings/top.cc:72]   --->   Operation 22 'load' 'size' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 128> <ROM>
ST_3 : Operation 23 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %cmd, -2" [FBTA64_test/.settings/top.cc:73]   --->   Operation 23 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i, 1" [FBTA64_test/.settings/top.cc:69]   --->   Operation 24 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %2" [FBTA64_test/.settings/top.cc:73]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.95ns)   --->   "%tmp_3 = icmp eq i2 %cmd, -1" [FBTA64_test/.settings/top.cc:77]   --->   Operation 26 'icmp' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %3, label %4" [FBTA64_test/.settings/top.cc:77]   --->   Operation 27 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%tmp_4 = add i33 %tmp_cast, -100" [FBTA64_test/.settings/top.cc:82]   --->   Operation 28 'add' 'tmp_4' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.48ns)   --->   "%tmp_5 = icmp ult i33 %tmp_4, 28" [FBTA64_test/.settings/top.cc:82]   --->   Operation 29 'icmp' 'tmp_5' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %5, label %._crit_edge.backedge" [FBTA64_test/.settings/top.cc:82]   --->   Operation 30 'br' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%r_load = load i32* %r" [FBTA64_test/.settings/top.cc:84]   --->   Operation 31 'load' 'r_load' <Predicate = (!tmp_1 & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret i32 %r_load" [FBTA64_test/.settings/top.cc:84]   --->   Operation 32 'ret' <Predicate = (!tmp_1 & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @"HLS_free<1>"(i6 %size, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [FBTA64_test/.settings/top.cc:80]   --->   Operation 33 'call' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "store i32 1, i32* %r"   --->   Operation 34 'store' <Predicate = (!tmp_1 & tmp_3)> <Delay = 1.76>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%r_1 = call fastcc i32 @"HLS_malloc<1>"(i6 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [FBTA64_test/.settings/top.cc:75]   --->   Operation 35 'call' 'r_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"HLS_free<1>"(i6 %size, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [FBTA64_test/.settings/top.cc:80]   --->   Operation 36 'call' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [FBTA64_test/.settings/top.cc:81]   --->   Operation 37 'br' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%r_1 = call fastcc i32 @"HLS_malloc<1>"(i6 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [FBTA64_test/.settings/top.cc:75]   --->   Operation 38 'call' 'r_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "store i32 %r_1, i32* %r" [FBTA64_test/.settings/top.cc:75]   --->   Operation 39 'store' <Predicate = (tmp_1)> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [FBTA64_test/.settings/top.cc:76]   --->   Operation 40 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 41 'br' <Predicate = (tmp_1) | (tmp_3) | (!tmp_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alloc_1_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_1_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_1_free_target]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_1_cmd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ req_cmd]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ req_list]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r             (alloca       ) [ 00111]
StgValue_6    (specbitsmap  ) [ 00000]
StgValue_7    (specbitsmap  ) [ 00000]
StgValue_8    (specbitsmap  ) [ 00000]
StgValue_9    (specbitsmap  ) [ 00000]
StgValue_10   (specbitsmap  ) [ 00000]
StgValue_11   (spectopmodule) [ 00000]
StgValue_12   (specinterface) [ 00000]
StgValue_13   (br           ) [ 01111]
i             (phi          ) [ 00110]
tmp           (sext         ) [ 00000]
req_cmd_addr  (getelementptr) [ 00010]
req_list_addr (getelementptr) [ 00010]
tmp_cast      (sext         ) [ 00000]
cmd           (load         ) [ 00000]
size          (load         ) [ 00001]
tmp_1         (icmp         ) [ 00111]
i_1           (add          ) [ 01101]
StgValue_25   (br           ) [ 00000]
tmp_3         (icmp         ) [ 00111]
StgValue_27   (br           ) [ 00000]
tmp_4         (add          ) [ 00000]
tmp_5         (icmp         ) [ 00111]
StgValue_30   (br           ) [ 00000]
r_load        (load         ) [ 00000]
StgValue_32   (ret          ) [ 00000]
StgValue_34   (store        ) [ 00000]
StgValue_36   (call         ) [ 00000]
StgValue_37   (br           ) [ 00000]
r_1           (call         ) [ 00000]
StgValue_39   (store        ) [ 00000]
StgValue_40   (br           ) [ 00000]
StgValue_41   (br           ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alloc_1_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="alloc_1_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alloc_1_free_target">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_free_target"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alloc_1_cmd">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_cmd"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="req_cmd">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_cmd"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="req_list">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_list"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc64_64_mau_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLS_free<1>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLS_malloc<1>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="r_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="req_cmd_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="2" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_cmd_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="7" slack="0"/>
<pin id="55" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cmd/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="req_list_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="32" slack="0"/>
<pin id="63" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_list_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_HLS_malloc_1_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="8" slack="0"/>
<pin id="91" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_HLS_free_1_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="32" slack="0"/>
<pin id="103" dir="0" index="4" bw="8" slack="0"/>
<pin id="104" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_5_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="33" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_34_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_39_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="3"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="r_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="170" class="1005" name="req_cmd_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="1"/>
<pin id="172" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="req_cmd_addr "/>
</bind>
</comp>

<comp id="175" class="1005" name="req_list_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="req_list_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="size_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_3_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_5_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="76" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="66" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="66" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="113"><net_src comp="76" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="119"><net_src comp="72" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="53" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="72" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="53" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="116" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="84" pin="6"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="42" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="173"><net_src comp="46" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="178"><net_src comp="59" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="183"><net_src comp="66" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="126" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="198"><net_src comp="132" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="144" pin="2"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alloc_1_size | {3 4 }
	Port: alloc_1_free_target | {3 4 }
	Port: alloc_1_cmd | {3 4 }
 - Input state : 
	Port: acc64_64_mau : alloc_1_addr | {3 4 }
	Port: acc64_64_mau : req_cmd | {2 3 }
	Port: acc64_64_mau : req_list | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		req_cmd_addr : 2
		cmd : 3
		req_list_addr : 2
		size : 3
	State 3
		tmp_1 : 1
		StgValue_25 : 2
		tmp_3 : 1
		StgValue_27 : 2
		tmp_4 : 1
		tmp_5 : 2
		StgValue_30 : 3
		StgValue_32 : 1
		StgValue_33 : 1
		r_1 : 1
	State 4
		StgValue_39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_1_fu_126        |    0    |    39   |
|          |       tmp_4_fu_138       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_120       |    0    |    8    |
|   icmp   |       tmp_3_fu_132       |    0    |    8    |
|          |       tmp_5_fu_144       |    0    |    21   |
|----------|--------------------------|---------|---------|
|   call   | grp_HLS_malloc_1_s_fu_84 |    32   |    0    |
|          |  grp_HLS_free_1_s_fu_98  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |        tmp_fu_110        |    0    |    0    |
|          |      tmp_cast_fu_116     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    32   |   115   |
|----------|--------------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
| req_cmd|    0   |    2   |    4   |
|req_list|    0   |    6   |   12   |
+--------+--------+--------+--------+
|  Total |    0   |    8   |   16   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_190     |   32   |
|       i_reg_72      |   32   |
|      r_reg_163      |   32   |
| req_cmd_addr_reg_170|    7   |
|req_list_addr_reg_175|    7   |
|     size_reg_180    |    6   |
|    tmp_1_reg_186    |    1   |
|    tmp_3_reg_195    |    1   |
|    tmp_5_reg_199    |    1   |
+---------------------+--------+
|        Total        |   119  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_53     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_access_fu_66     |  p0  |   2  |   7  |   14   ||    9    |
|         i_reg_72         |  p0  |   2  |  32  |   64   ||    9    |
| grp_HLS_malloc_1_s_fu_84 |  p1  |   2  |   6  |   12   ||    9    |
|  grp_HLS_free_1_s_fu_98  |  p1  |   2  |   6  |   12   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   116  ||  8.845  ||    45   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   32   |   115  |
|   Memory  |    0   |    -   |    8   |   16   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   159  |   176  |
+-----------+--------+--------+--------+--------+
