Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 17:55:55 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.363        0.000                      0                  721        0.031        0.000                      0                  721        0.922        0.000                       0                   459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_adc_pll    {0.000 7.692}        15.385          65.000          
  clk_out1_video_pll  {0.000 7.692}        15.385          65.000          
  clk_out2_video_pll  {0.000 1.538}        3.077           325.000         
  clkfbout_adc_pll    {0.000 20.000}       40.000          25.000          
  clkfbout_video_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     2  
  clk_out1_adc_pll         10.719        0.000                      0                  248        0.031        0.000                      0                  248        7.192        0.000                       0                   142  
  clk_out1_video_pll        8.363        0.000                      0                  473        0.122        0.000                      0                  473        6.712        0.000                       0                   299  
  clk_out2_video_pll                                                                                                                                                    0.922        0.000                       0                    10  
  clkfbout_adc_pll                                                                                                                                                     37.845        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adc_pll
  To Clock:  clk_out1_adc_pll

Setup :            0  Failing Endpoints,  Worst Slack       10.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.303ns (50.030%)  route 2.300ns (49.970%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.173    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  ad9226_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.287    ad9226_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.509 r  ad9226_sample_m0/wait_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.873     3.382    ad9226_sample_m0/wait_cnt0_carry__6_n_7
    SLICE_X50Y84         LUT5 (Prop_lut5_I4_O)        0.299     3.681 r  ad9226_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.681    ad9226_sample_m0/wait_cnt_0[29]
    SLICE_X50Y84         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.436    13.864    ad9226_sample_m0/clk_out1
    SLICE_X50Y84         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.575    14.439    
                         clock uncertainty           -0.117    14.323    
    SLICE_X50Y84         FDCE (Setup_fdce_C_D)        0.077    14.400    ad9226_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.726ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 2.323ns (50.521%)  route 2.275ns (49.479%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.173    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  ad9226_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.287    ad9226_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.526 r  ad9226_sample_m0/wait_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.847     3.374    ad9226_sample_m0/wait_cnt0_carry__6_n_5
    SLICE_X50Y84         LUT5 (Prop_lut5_I4_O)        0.302     3.676 r  ad9226_sample_m0/wait_cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     3.676    ad9226_sample_m0/wait_cnt_0[31]
    SLICE_X50Y84         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.436    13.864    ad9226_sample_m0/clk_out1
    SLICE_X50Y84         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[31]/C
                         clock pessimism              0.575    14.439    
                         clock uncertainty           -0.117    14.323    
    SLICE_X50Y84         FDCE (Setup_fdce_C_D)        0.079    14.402    ad9226_sample_m0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 10.726    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.419ns (53.618%)  route 2.093ns (46.382%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.173    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  ad9226_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.287    ad9226_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 r  ad9226_sample_m0/wait_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.665     3.286    ad9226_sample_m0/wait_cnt0_carry__6_n_6
    SLICE_X50Y84         LUT5 (Prop_lut5_I4_O)        0.303     3.589 r  ad9226_sample_m0/wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     3.589    ad9226_sample_m0/wait_cnt_0[30]
    SLICE_X50Y84         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.436    13.864    ad9226_sample_m0/clk_out1
    SLICE_X50Y84         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[30]/C
                         clock pessimism              0.575    14.439    
                         clock uncertainty           -0.117    14.323    
    SLICE_X50Y84         FDCE (Setup_fdce_C_D)        0.081    14.404    ad9226_sample_m0/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.857ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 2.287ns (50.941%)  route 2.203ns (49.059%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.173    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.486 r  ad9226_sample_m0/wait_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.775     3.261    ad9226_sample_m0/wait_cnt0_carry__5_n_4
    SLICE_X52Y83         LUT5 (Prop_lut5_I4_O)        0.306     3.567 r  ad9226_sample_m0/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.567    ad9226_sample_m0/wait_cnt_0[28]
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.435    13.863    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[28]/C
                         clock pessimism              0.599    14.462    
                         clock uncertainty           -0.117    14.346    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.079    14.425    ad9226_sample_m0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                 10.857    

Slack (MET) :             10.857ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 2.059ns (46.140%)  route 2.403ns (53.860%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.258 r  ad9226_sample_m0/wait_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.976     3.234    ad9226_sample_m0/wait_cnt0_carry__3_n_4
    SLICE_X50Y81         LUT5 (Prop_lut5_I4_O)        0.306     3.540 r  ad9226_sample_m0/wait_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.540    ad9226_sample_m0/wait_cnt_0[20]
    SLICE_X50Y81         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.432    13.860    ad9226_sample_m0/clk_out1
    SLICE_X50Y81         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[20]/C
                         clock pessimism              0.575    14.435    
                         clock uncertainty           -0.117    14.319    
    SLICE_X50Y81         FDCE (Setup_fdce_C_D)        0.079    14.398    ad9226_sample_m0/wait_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 10.857    

Slack (MET) :             10.906ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.191ns (49.598%)  route 2.227ns (50.402%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.393 r  ad9226_sample_m0/wait_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.799     3.192    ad9226_sample_m0/wait_cnt0_carry__4_n_6
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.303     3.495 r  ad9226_sample_m0/wait_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.495    ad9226_sample_m0/wait_cnt_0[22]
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.434    13.862    ad9226_sample_m0/clk_out1
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[22]/C
                         clock pessimism              0.575    14.437    
                         clock uncertainty           -0.117    14.321    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)        0.081    14.402    ad9226_sample_m0/wait_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                 10.906    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 2.075ns (47.426%)  route 2.300ns (52.574%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.281 r  ad9226_sample_m0/wait_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.873     3.154    ad9226_sample_m0/wait_cnt0_carry__4_n_7
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.299     3.453 r  ad9226_sample_m0/wait_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.453    ad9226_sample_m0/wait_cnt_0[21]
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.434    13.862    ad9226_sample_m0/clk_out1
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[21]/C
                         clock pessimism              0.575    14.437    
                         clock uncertainty           -0.117    14.321    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)        0.077    14.398    ad9226_sample_m0/wait_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.952ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.095ns (47.940%)  route 2.275ns (52.060%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  ad9226_sample_m0/wait_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.847     3.146    ad9226_sample_m0/wait_cnt0_carry__4_n_5
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.302     3.448 r  ad9226_sample_m0/wait_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.448    ad9226_sample_m0/wait_cnt_0[23]
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.434    13.862    ad9226_sample_m0/clk_out1
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[23]/C
                         clock pessimism              0.575    14.437    
                         clock uncertainty           -0.117    14.321    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)        0.079    14.400    ad9226_sample_m0/wait_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                 10.952    

Slack (MET) :             10.991ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 2.189ns (50.551%)  route 2.141ns (49.449%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  ad9226_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.173    ad9226_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.395 r  ad9226_sample_m0/wait_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.714     3.109    ad9226_sample_m0/wait_cnt0_carry__5_n_7
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.299     3.408 r  ad9226_sample_m0/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.408    ad9226_sample_m0/wait_cnt_0[25]
    SLICE_X50Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.435    13.863    ad9226_sample_m0/clk_out1
    SLICE_X50Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[25]/C
                         clock pessimism              0.575    14.438    
                         clock uncertainty           -0.117    14.322    
    SLICE_X50Y83         FDCE (Setup_fdce_C_D)        0.077    14.399    ad9226_sample_m0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                 10.991    

Slack (MET) :             11.003ns  (required time - arrival time)
  Source:                 ad9226_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/wait_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_adc_pll rise@15.385ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.173ns (50.312%)  route 2.146ns (49.688%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.551    -0.922    ad9226_sample_m0/clk_out1
    SLICE_X52Y83         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  ad9226_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.428     1.023    ad9226_sample_m0/wait_cnt[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.603 r  ad9226_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.603    ad9226_sample_m0/wait_cnt0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.717 r  ad9226_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.717    ad9226_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  ad9226_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.831    ad9226_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  ad9226_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.945    ad9226_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  ad9226_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.059    ad9226_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.372 r  ad9226_sample_m0/wait_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.718     3.091    ad9226_sample_m0/wait_cnt0_carry__4_n_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.306     3.397 r  ad9226_sample_m0/wait_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.397    ad9226_sample_m0/wait_cnt_0[24]
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.972    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    10.750 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.337    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.428 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         1.434    13.862    ad9226_sample_m0/clk_out1
    SLICE_X50Y82         FDCE                                         r  ad9226_sample_m0/wait_cnt_reg[24]/C
                         clock pessimism              0.575    14.437    
                         clock uncertainty           -0.117    14.321    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)        0.079    14.400    ad9226_sample_m0/wait_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 11.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/adc_data_narrow_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.537%)  route 0.245ns (63.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.562    -0.582    ad9226_sample_m1/clk_out1
    SLICE_X49Y88         FDCE                                         r  ad9226_sample_m1/adc_data_narrow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  ad9226_sample_m1/adc_data_narrow_reg[0]/Q
                         net (fo=1, routed)           0.245    -0.196    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.874    -0.777    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.228    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.400%)  route 0.177ns (55.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.560    -0.584    ad9226_sample_m1/clk_out1
    SLICE_X48Y86         FDCE                                         r  ad9226_sample_m1/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  ad9226_sample_m1/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.177    -0.267    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.874    -0.777    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/adc_data_narrow_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.749%)  route 0.349ns (71.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.558    -0.586    ad9226_sample_m0/clk_out1
    SLICE_X45Y84         FDCE                                         r  ad9226_sample_m0/adc_data_narrow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  ad9226_sample_m0/adc_data_narrow_reg[4]/Q
                         net (fo=1, routed)           0.349    -0.096    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.869    -0.782    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.509    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.213    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.356%)  route 0.227ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.560    -0.584    ad9226_sample_m1/clk_out1
    SLICE_X48Y86         FDCE                                         r  ad9226_sample_m1/sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  ad9226_sample_m1/sample_cnt_reg[2]/Q
                         net (fo=6, routed)           0.227    -0.217    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.874    -0.777    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.341    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.012%)  route 0.230ns (61.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.557    -0.587    ad9226_sample_m0/clk_out1
    SLICE_X48Y81         FDCE                                         r  ad9226_sample_m0/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  ad9226_sample_m0/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.230    -0.216    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.869    -0.782    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.529    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.346    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/sample_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.883%)  route 0.231ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.557    -0.587    ad9226_sample_m0/clk_out1
    SLICE_X48Y81         FDCE                                         r  ad9226_sample_m0/sample_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  ad9226_sample_m0/sample_cnt_reg[4]/Q
                         net (fo=4, routed)           0.231    -0.215    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.869    -0.782    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.529    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.346    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ad9226_sample_m1/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.675%)  route 0.233ns (62.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.560    -0.584    ad9226_sample_m1/clk_out1
    SLICE_X48Y85         FDCE                                         r  ad9226_sample_m1/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  ad9226_sample_m1/sample_cnt_reg[6]/Q
                         net (fo=6, routed)           0.233    -0.210    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.874    -0.777    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.341    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/adc_data_offset_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ad9226_sample_m0/adc_data_narrow_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.559    -0.585    ad9226_sample_m0/clk_out1
    SLICE_X44Y87         FDCE                                         r  ad9226_sample_m0/adc_data_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  ad9226_sample_m0/adc_data_offset_reg[11]/Q
                         net (fo=1, routed)           0.065    -0.379    ad9226_sample_m0/adc_data_offset[11]
    SLICE_X44Y87         FDCE                                         r  ad9226_sample_m0/adc_data_narrow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.827    -0.823    ad9226_sample_m0/clk_out1
    SLICE_X44Y87         FDCE                                         r  ad9226_sample_m0/adc_data_narrow_reg[7]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.075    -0.510    ad9226_sample_m0/adc_data_narrow_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.675%)  route 0.233ns (62.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.556    -0.588    ad9226_sample_m0/clk_out1
    SLICE_X48Y80         FDCE                                         r  ad9226_sample_m0/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ad9226_sample_m0/sample_cnt_reg[6]/Q
                         net (fo=6, routed)           0.233    -0.214    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.869    -0.782    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.529    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.346    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ad9226_sample_m0/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.338%)  route 0.237ns (62.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.558    -0.586    ad9226_sample_m0/clk_out1
    SLICE_X48Y82         FDCE                                         r  ad9226_sample_m0/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  ad9226_sample_m0/sample_cnt_reg[0]/Q
                         net (fo=8, routed)           0.237    -0.209    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=142, routed)         0.869    -0.782    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.529    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.346    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adc_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y34     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y32     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    adc_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X48Y82     ad9226_sample_m0/adc_buf_wr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X45Y84     ad9226_sample_m0/adc_data_narrow_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X51Y85     ad9226_sample_m0/adc_data_narrow_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X50Y85     ad9226_sample_m0/adc_data_narrow_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X50Y85     ad9226_sample_m0/adc_data_narrow_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X45Y84     ad9226_sample_m0/adc_data_narrow_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X50Y78     ad9226_sample_m0/wait_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     ad9226_sample_m0/wait_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     ad9226_sample_m0/wait_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     ad9226_sample_m0/wait_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X48Y82     ad9226_sample_m0/adc_buf_wr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X45Y84     ad9226_sample_m0/adc_data_narrow_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X51Y85     ad9226_sample_m0/adc_data_narrow_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X51Y85     ad9226_sample_m0/adc_data_narrow_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X50Y85     ad9226_sample_m0/adc_data_narrow_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X50Y85     ad9226_sample_m0/adc_data_narrow_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X47Y86     ad9226_sample_m0/adc_data_narrow_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X47Y87     ad9226_sample_m1/adc_data_narrow_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X47Y87     ad9226_sample_m1/adc_data_narrow_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X46Y87     ad9226_sample_m1/adc_data_offset_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X46Y87     ad9226_sample_m1/adc_data_offset_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X47Y86     ad9226_sample_m0/adc_data_narrow_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X44Y87     ad9226_sample_m0/adc_data_narrow_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X46Y86     ad9226_sample_m0/adc_data_offset_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X44Y87     ad9226_sample_m0/adc_data_offset_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X46Y86     ad9226_sample_m0/adc_data_offset_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.235ns (50.561%)  route 3.163ns (49.439%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.587    -0.769    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.685 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.161     2.847    wav_display_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.971 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.971    wav_display_m0/timing_gen_xy_m0_n_11
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.504 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.362     4.866    wav_display_m0/v_data1
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     4.990 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.640     5.630    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.500    14.041    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[14]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X60Y86         FDRE (Setup_fdre_C_R)       -0.524    13.993    wav_display_m0/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.235ns (50.561%)  route 3.163ns (49.439%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.587    -0.769    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.685 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.161     2.847    wav_display_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.971 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.971    wav_display_m0/timing_gen_xy_m0_n_11
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.504 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.362     4.866    wav_display_m0/v_data1
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     4.990 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.640     5.630    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.500    14.041    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[4]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X60Y86         FDRE (Setup_fdre_C_R)       -0.524    13.993    wav_display_m0/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.235ns (50.561%)  route 3.163ns (49.439%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.587    -0.769    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.685 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.161     2.847    wav_display_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.971 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.971    wav_display_m0/timing_gen_xy_m0_n_11
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.504 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.362     4.866    wav_display_m0/v_data1
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     4.990 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.640     5.630    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.500    14.041    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[6]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X60Y86         FDRE (Setup_fdre_C_R)       -0.524    13.993    wav_display_m0/v_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.235ns (50.561%)  route 3.163ns (49.439%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.587    -0.769    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.685 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.161     2.847    wav_display_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.971 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.971    wav_display_m0/timing_gen_xy_m0_n_11
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.504 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.362     4.866    wav_display_m0/v_data1
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     4.990 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.640     5.630    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.500    14.041    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[8]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X60Y86         FDRE (Setup_fdre_C_R)       -0.524    13.993    wav_display_m0/v_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 3.264ns (49.754%)  route 3.296ns (50.246%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.587    -0.769    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.685 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.161     2.847    wav_display_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.971 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.971    wav_display_m0/timing_gen_xy_m0_n_11
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.504 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.434     4.937    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X58Y85         LUT3 (Prop_lut3_I2_O)        0.153     5.090 r  wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2_i_1__0/O
                         net (fo=1, routed)           0.701     5.792    wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[22]_0
    SLICE_X56Y85         SRL16E                                       r  wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    13.976    wav_display_m1/timing_gen_xy_m0/bbstub_clk_out1
    SLICE_X56Y85         SRL16E                                       r  wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
                         clock pessimism              0.567    14.543    
                         clock uncertainty           -0.091    14.452    
    SLICE_X56Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    14.408    wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 3.100ns (51.035%)  route 2.974ns (48.965%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.181     2.873    wav_display_m1/q[6]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.997 r  wav_display_m1/v_data1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.997    wav_display_m1/v_data1_carry_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.395 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.073     4.468    wav_display_m1/v_data1_carry_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.592 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.720     5.312    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X60Y89         FDSE                                         r  wav_display_m1/v_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.503    14.044    wav_display_m1/bbstub_clk_out1
    SLICE_X60Y89         FDSE                                         r  wav_display_m1/v_data_reg[4]/C
                         clock pessimism              0.567    14.611    
                         clock uncertainty           -0.091    14.520    
    SLICE_X60Y89         FDSE (Setup_fdse_C_S)       -0.524    13.996    wav_display_m1/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 3.100ns (51.035%)  route 2.974ns (48.965%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 14.044 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.181     2.873    wav_display_m1/q[6]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.997 r  wav_display_m1/v_data1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.997    wav_display_m1/v_data1_carry_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.395 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.073     4.468    wav_display_m1/v_data1_carry_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.592 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.720     5.312    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X60Y89         FDSE                                         r  wav_display_m1/v_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.503    14.044    wav_display_m1/bbstub_clk_out1
    SLICE_X60Y89         FDSE                                         r  wav_display_m1/v_data_reg[6]/C
                         clock pessimism              0.567    14.611    
                         clock uncertainty           -0.091    14.520    
    SLICE_X60Y89         FDSE (Setup_fdse_C_S)       -0.524    13.996    wav_display_m1/v_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 3.100ns (51.093%)  route 2.967ns (48.907%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.181     2.873    wav_display_m1/q[6]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.997 r  wav_display_m1/v_data1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.997    wav_display_m1/v_data1_carry_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.395 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.073     4.468    wav_display_m1/v_data1_carry_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.592 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.713     5.305    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.501    14.042    wav_display_m1/bbstub_clk_out1
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[14]/C
                         clock pessimism              0.567    14.609    
                         clock uncertainty           -0.091    14.518    
    SLICE_X59Y87         FDSE (Setup_fdse_C_S)       -0.429    14.089    wav_display_m1/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 3.100ns (51.093%)  route 2.967ns (48.907%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.181     2.873    wav_display_m1/q[6]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.997 r  wav_display_m1/v_data1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.997    wav_display_m1/v_data1_carry_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.395 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.073     4.468    wav_display_m1/v_data1_carry_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.592 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.713     5.305    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.501    14.042    wav_display_m1/bbstub_clk_out1
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[8]/C
                         clock pessimism              0.567    14.609    
                         clock uncertainty           -0.091    14.518    
    SLICE_X59Y87         FDSE (Setup_fdse_C_S)       -0.429    14.089    wav_display_m1/v_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 3.235ns (51.715%)  route 3.020ns (48.285%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.587    -0.769    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.685 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.161     2.847    wav_display_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.971 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.971    wav_display_m0/timing_gen_xy_m0_n_11
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.504 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.434     4.937    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X58Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.061 r  wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2_i_1__0/O
                         net (fo=1, routed)           0.425     5.487    wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[16]_0
    SLICE_X56Y85         SRL16E                                       r  wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    13.976    wav_display_m1/timing_gen_xy_m0/bbstub_clk_out1
    SLICE_X56Y85         SRL16E                                       r  wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
                         clock pessimism              0.567    14.543    
                         clock uncertainty           -0.091    14.452    
    SLICE_X56Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    14.433    wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  8.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.589    -0.519    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y88         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.378 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.322    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y88         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.860    -0.750    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y88         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.231    -0.519    
    SLICE_X65Y88         FDPE (Hold_fdpe_C_D)         0.075    -0.444    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.362%)  route 0.227ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X49Y85         FDRE                                         r  wav_display_m1/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  wav_display_m1/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.227    -0.183    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.493    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.310    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.007%)  route 0.230ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X49Y85         FDRE                                         r  wav_display_m1/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  wav_display_m1/rdaddress_reg[5]/Q
                         net (fo=3, routed)           0.230    -0.179    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.493    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.310    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.633%)  route 0.234ns (62.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.553    -0.555    wav_display_m0/bbstub_clk_out1
    SLICE_X48Y79         FDRE                                         r  wav_display_m0/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  wav_display_m0/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.234    -0.181    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.865    -0.745    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.497    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.314    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.590%)  route 0.234ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.553    -0.555    wav_display_m0/bbstub_clk_out1
    SLICE_X48Y79         FDRE                                         r  wav_display_m0/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  wav_display_m0/rdaddress_reg[5]/Q
                         net (fo=3, routed)           0.234    -0.180    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.865    -0.745    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.497    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.314    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grid_display_m0/timing_gen_xy_m0/vs_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.581    -0.527    color_bar_m0/clk_out1
    SLICE_X58Y79         FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  color_bar_m0/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.121    -0.265    grid_display_m0/timing_gen_xy_m0/vs_reg_d0
    SLICE_X58Y80         FDRE                                         r  grid_display_m0/timing_gen_xy_m0/vs_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.850    -0.760    grid_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X58Y80         FDRE                                         r  grid_display_m0/timing_gen_xy_m0/vs_d0_reg/C
                         clock pessimism              0.248    -0.512    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.070    -0.442    grid_display_m0/timing_gen_xy_m0/vs_d0_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.571%)  route 0.279ns (66.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X48Y84         FDRE                                         r  wav_display_m1/rdaddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  wav_display_m1/rdaddress_reg[0]/Q
                         net (fo=8, routed)           0.279    -0.130    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.493    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.310    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.476%)  route 0.280ns (66.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.553    -0.555    wav_display_m0/bbstub_clk_out1
    SLICE_X49Y79         FDRE                                         r  wav_display_m0/rdaddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  wav_display_m0/rdaddress_reg[8]/Q
                         net (fo=3, routed)           0.280    -0.134    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.865    -0.745    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.497    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.314    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.348%)  route 0.282ns (66.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X48Y84         FDRE                                         r  wav_display_m1/rdaddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  wav_display_m1/rdaddress_reg[8]/Q
                         net (fo=3, routed)           0.282    -0.127    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.493    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.310    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.268%)  route 0.283ns (66.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.553    -0.555    wav_display_m0/bbstub_clk_out1
    SLICE_X49Y79         FDRE                                         r  wav_display_m0/rdaddress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  wav_display_m0/rdaddress_reg[6]/Q
                         net (fo=5, routed)           0.283    -0.131    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.865    -0.745    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.497    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.314    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y34     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y32     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y17   video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y89     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_pll
  To Clock:  clkfbout_adc_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    adc_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



