set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {DivisorClock.vho DivisorClock_vhd.sdo}}
	{{"Fast Model"} {DivisorClock_fast.vho DivisorClock_vhd_fast.sdo}}
}
