# ğŸ“– Reference Documentation - åƒè€ƒæ–‡ä»¶

æœ¬ç« ç¯€æä¾›å¿«é€ŸæŸ¥è©¢è³‡æºï¼ŒåŒ…æ‹¬å•é¡Œæ’é™¤ã€è¡“èªè§£é‡‹å’Œå¤–éƒ¨è³‡æºé€£çµã€‚

## ğŸ“– æœ¬ç« ç¯€æ–‡ä»¶

| æ–‡ä»¶ | èªªæ˜ | ä½¿ç”¨æ™‚æ©Ÿ |
|------|------|----------|
| [01_troubleshooting.md](01_troubleshooting.md) | å•é¡Œæ’é™¤èˆ‡é™¤éŒ¯æŒ‡å— | é‡åˆ°å•é¡Œæ™‚ |
| [02_glossary.md](02_glossary.md) | å°ˆæ¥­è¡“èªè§£é‡‹ | ä¸æ‡‚è¡“èªæ™‚ |
| [03_resources.md](03_resources.md) | å¤–éƒ¨è³‡æºèˆ‡é€£çµ | æ·±å…¥å­¸ç¿’æ™‚ |

## ğŸ” å¿«é€ŸæŸ¥è©¢

### å¸¸è¦‹å•é¡Œåˆ†é¡

1. **æ¨¡æ“¬å•é¡Œ**
   - Testbench ç„¡æ³•åŸ·è¡Œ
   - æ³¢å½¢é¡¯ç¤ºç•°å¸¸
   - æ™‚åºä¸ç¬¦é æœŸ

2. **åˆæˆå•é¡Œ**
   - Yosys éŒ¯èª¤è¨Šæ¯
   - é¢ç©éå¤§
   - æ™‚åºé•è¦

3. **ç‰©ç†è¨­è¨ˆå•é¡Œ**
   - DRC é•è¦
   - LVS ä¸åŒ¹é…
   - ç¹ç·šæ“å¡

### å¸¸ç”¨è¡“èª

- **RTL**: Register Transfer Level
- **PID**: Proportional-Integral-Derivative
- **SPI**: Serial Peripheral Interface
- **PDK**: Process Design Kit
- **DRC**: Design Rule Check
- **LVS**: Layout vs. Schematic

## ğŸ’¡ é™¤éŒ¯æŠ€å·§

1. **ç³»çµ±åŒ–æ–¹æ³•**
   - ç¢ºèªç’°å¢ƒè¨­ç½®
   - éš”é›¢å•é¡Œç¯„åœ
   - é€æ­¥æ¸¬è©¦
   - è¨˜éŒ„çµæœ

2. **å¸¸ç”¨å·¥å…·**
   ```bash
   # æª¢æŸ¥èªæ³•
   iverilog -g2012 -o test module.v
   
   # æŸ¥çœ‹ç¶²è¡¨
   yosys -p "read_verilog module.v; show"
   
   # åˆ†ææ™‚åº
   sta timing_analysis.tcl
   ```

## ğŸ“š å­¸ç¿’è³‡æºæ¨è–¦

### å…¥é–€æ›¸ç±
- "Digital Design and Computer Architecture"
- "CMOS VLSI Design"

### ç·šä¸Šèª²ç¨‹
- Coursera: VLSI CAD
- edX: Digital Systems Design

### ç¤¾ç¾¤è³‡æº
- [/r/FPGA](https://reddit.com/r/FPGA)
- [EDAboard](https://www.edaboard.com/)

## ğŸ”— å¿«é€Ÿé€£çµ

- [OpenLane Issue Tracker](https://github.com/The-OpenROAD-Project/OpenLane/issues)
- [SKY130 PDK Slack](https://join.skywater.tools/)
- [Icarus Verilog Wiki](https://iverilog.fandom.com/)

---

[è¿”å›ä¸»ç›®éŒ„](../README.md)