<profile>

<section name = "Vitis HLS Report for 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4'" level="0">
<item name = "Date">Wed Feb 26 23:19:24 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">image_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.924 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 517, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 234, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln75_1_fu_272_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln75_fu_281_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln76_1_fu_300_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln76_fu_364_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln77_fu_399_p2">+, 0, 0, 10, 2, 1</column>
<column name="icmp_ln75_fu_267_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln76_fu_287_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln77_fu_336_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln75_1_fu_351_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln75_2_fu_358_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln75_3_fu_292_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln75_fu_344_p3">select, 0, 0, 31, 1, 1</column>
<column name="select_ln76_1_fu_378_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln76_2_fu_306_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln76_fu_370_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="i_fu_74">9, 2, 2, 4</column>
<column name="indvar_flatten45_fu_78">9, 2, 64, 128</column>
<column name="indvar_flatten_fu_70">9, 2, 64, 128</column>
<column name="j_fu_66">9, 2, 31, 62</column>
<column name="k_fu_62">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_74">2, 0, 2, 0</column>
<column name="icmp_ln75_reg_470">1, 0, 1, 0</column>
<column name="icmp_ln76_reg_474">1, 0, 1, 0</column>
<column name="indvar_flatten45_fu_78">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_70">64, 0, 64, 0</column>
<column name="j_fu_66">31, 0, 31, 0</column>
<column name="k_fu_62">2, 0, 2, 0</column>
<column name="mul_ln58_cast_reg_465">62, 0, 64, 2</column>
<column name="select_ln75_3_reg_481">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, return value</column>
<column name="channels">in, 32, ap_none, channels, scalar</column>
<column name="mul_ln58_1">in, 64, ap_none, mul_ln58_1, scalar</column>
<column name="mul_ln58">in, 62, ap_none, mul_ln58, scalar</column>
<column name="cmp2538">in, 1, ap_none, cmp2538, scalar</column>
<column name="line_buffer_address0">out, 11, ap_memory, line_buffer, array</column>
<column name="line_buffer_ce0">out, 1, ap_memory, line_buffer, array</column>
<column name="line_buffer_we0">out, 1, ap_memory, line_buffer, array</column>
<column name="line_buffer_d0">out, 8, ap_memory, line_buffer, array</column>
<column name="line_buffer_1_address0">out, 11, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_ce0">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_we0">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_d0">out, 8, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_2_address0">out, 11, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_ce0">out, 1, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_we0">out, 1, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_d0">out, 8, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_3_address0">out, 11, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_ce0">out, 1, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_we0">out, 1, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_d0">out, 8, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_4_address0">out, 11, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_ce0">out, 1, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_we0">out, 1, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_d0">out, 8, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_5_address0">out, 11, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_ce0">out, 1, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_we0">out, 1, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_d0">out, 8, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_6_address0">out, 11, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_6_ce0">out, 1, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_6_we0">out, 1, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_6_d0">out, 8, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_7_address0">out, 11, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_7_ce0">out, 1, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_7_we0">out, 1, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_7_d0">out, 8, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_8_address0">out, 11, ap_memory, line_buffer_8, array</column>
<column name="line_buffer_8_ce0">out, 1, ap_memory, line_buffer_8, array</column>
<column name="line_buffer_8_we0">out, 1, ap_memory, line_buffer_8, array</column>
<column name="line_buffer_8_d0">out, 8, ap_memory, line_buffer_8, array</column>
</table>
</item>
</section>
</profile>
