// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/17/2024 03:43:25"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MAIN (
	clk,
	reset,
	switch,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	blank_b,
	red,
	green,
	blue,
	wren,
	data,
	q,
	rdaddress,
	wraddress);
input 	clk;
input 	reset;
input 	switch;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
input 	wren;
input 	[31:0] data;
output 	[7:0] q;
output 	[17:0] rdaddress;
output 	[17:0] wraddress;

// Design Ports Information
// reset	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[0]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[2]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[3]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[5]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[7]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[8]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[10]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[11]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[12]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[13]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[14]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[15]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[16]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[17]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[1]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[4]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[6]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[7]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[8]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[10]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[11]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[12]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[13]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[15]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[16]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[17]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pisa|vga|draw_board_inst|Mult0~338 ;
wire \pisa|vga|draw_board_inst|Mult0~339 ;
wire \pisa|vga|draw_board_inst|Mult0~8 ;
wire \pisa|vga|draw_board_inst|Mult0~9 ;
wire \pisa|vga|draw_board_inst|Mult0~10 ;
wire \pisa|vga|draw_board_inst|Mult0~11 ;
wire \pisa|vga|draw_board_inst|Mult0~12 ;
wire \pisa|vga|draw_board_inst|Mult0~13 ;
wire \pisa|vga|draw_board_inst|Mult0~14 ;
wire \pisa|vga|draw_board_inst|Mult0~15 ;
wire \pisa|vga|draw_board_inst|Mult0~16 ;
wire \pisa|vga|draw_board_inst|Mult0~17 ;
wire \pisa|vga|draw_board_inst|Mult0~18 ;
wire \pisa|vga|draw_board_inst|Mult0~19 ;
wire \pisa|vga|draw_board_inst|Mult0~20 ;
wire \pisa|vga|draw_board_inst|Mult0~21 ;
wire \pisa|vga|draw_board_inst|Mult0~22 ;
wire \pisa|vga|draw_board_inst|Mult0~23 ;
wire \pisa|vga|draw_board_inst|Mult0~24 ;
wire \pisa|vga|draw_board_inst|Mult0~25 ;
wire \pisa|vga|draw_board_inst|Mult0~26 ;
wire \pisa|vga|draw_board_inst|Mult0~27 ;
wire \pisa|vga|draw_board_inst|Mult0~28 ;
wire \pisa|vga|draw_board_inst|Mult0~29 ;
wire \pisa|vga|draw_board_inst|Mult0~30 ;
wire \pisa|vga|draw_board_inst|Mult0~31 ;
wire \pisa|vga|draw_board_inst|Mult0~32 ;
wire \pisa|vga|draw_board_inst|Mult0~33 ;
wire \pisa|vga|draw_board_inst|Mult0~34 ;
wire \pisa|vga|draw_board_inst|Mult0~35 ;
wire \pisa|vga|draw_board_inst|Mult0~36 ;
wire \pisa|vga|draw_board_inst|Mult0~37 ;
wire \pisa|vga|draw_board_inst|Mult0~38 ;
wire \pisa|vga|draw_board_inst|Mult0~39 ;
wire \pisa|vga|draw_board_inst|Mult0~40 ;
wire \pisa|vga|draw_board_inst|Mult0~41 ;
wire \pisa|vga|draw_board_inst|Mult0~42 ;
wire \pisa|vga|draw_board_inst|Mult0~43 ;
wire \pisa|vga|draw_board_inst|Mult0~44 ;
wire \pisa|vga|draw_board_inst|Mult0~45 ;
wire \pisa|vga|draw_board_inst|Mult0~46 ;
wire \pisa|vga|draw_board_inst|Mult0~47 ;
wire \pisa|vga|draw_board_inst|Mult0~48 ;
wire \pisa|vga|draw_board_inst|Mult0~49 ;
wire \pisa|vga|draw_board_inst|Mult0~50 ;
wire \pisa|vga|draw_board_inst|Mult0~51 ;
wire \reset~input_o ;
wire \switch~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire \clk~input_o ;
wire \pisa|vga|vgapll|toggle~0_combout ;
wire \pisa|vga|vgapll|toggle~q ;
wire \pisa|vga|vga_controller_inst|Add0~21_sumout ;
wire \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~22 ;
wire \pisa|vga|vga_controller_inst|Add0~25_sumout ;
wire \pisa|vga|vga_controller_inst|Equal0~0_combout ;
wire \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~18 ;
wire \pisa|vga|vga_controller_inst|Add0~1_sumout ;
wire \pisa|vga|vga_controller_inst|Equal0~1_combout ;
wire \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~26 ;
wire \pisa|vga|vga_controller_inst|Add0~29_sumout ;
wire \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~30 ;
wire \pisa|vga|vga_controller_inst|Add0~33_sumout ;
wire \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~34 ;
wire \pisa|vga|vga_controller_inst|Add0~37_sumout ;
wire \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~38 ;
wire \pisa|vga|vga_controller_inst|Add0~5_sumout ;
wire \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~6 ;
wire \pisa|vga|vga_controller_inst|Add0~9_sumout ;
wire \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~10 ;
wire \pisa|vga|vga_controller_inst|Add0~13_sumout ;
wire \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~14 ;
wire \pisa|vga|vga_controller_inst|Add0~17_sumout ;
wire \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|hsync~0_combout ;
wire \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~10 ;
wire \pisa|vga|vga_controller_inst|Add1~1_sumout ;
wire \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add1~2 ;
wire \pisa|vga|vga_controller_inst|Add1~13_sumout ;
wire \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add1~14 ;
wire \pisa|vga|vga_controller_inst|Add1~17_sumout ;
wire \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~18 ;
wire \pisa|vga|vga_controller_inst|Add1~5_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~21_sumout ;
wire \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~22 ;
wire \pisa|vga|vga_controller_inst|Add1~25_sumout ;
wire \pisa|vga|vga_controller_inst|Equal1~0_combout ;
wire \pisa|vga|vga_controller_inst|Equal1~1_combout ;
wire \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~26 ;
wire \pisa|vga|vga_controller_inst|Add1~29_sumout ;
wire \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~30 ;
wire \pisa|vga|vga_controller_inst|Add1~33_sumout ;
wire \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~34 ;
wire \pisa|vga|vga_controller_inst|Add1~37_sumout ;
wire \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~38 ;
wire \pisa|vga|vga_controller_inst|Add1~9_sumout ;
wire \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|vsync~0_combout ;
wire \pisa|vga|vga_controller_inst|vsync~1_combout ;
wire \pisa|vga|vga_controller_inst|vsync~2_combout ;
wire \pisa|vga|vga_controller_inst|sync_b~combout ;
wire \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|blank_b~0_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ;
wire \pisa|vga|draw_board_inst|LessThan1~0_combout ;
wire \pisa|vga|draw_board_inst|LessThan1~1_combout ;
wire \pisa|vga|draw_board_inst|always0~1_combout ;
wire \pisa|vga|draw_board_inst|always0~0_combout ;
wire \pisa|vga|draw_board_inst|always0~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ;
wire \data[0]~input_o ;
wire \~GND~combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ;
wire \data[1]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \wren~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ;
wire \pisa|vga|draw_board_inst|red~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~1_combout ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~3_combout ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~5_combout ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red~7_combout ;
wire \pisa|vga|draw_board_inst|green[1]~feeder_combout ;
wire [17:0] \pisa|vga|draw_board_inst|rdaddress ;
wire [4:0] \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b ;
wire [7:0] \pisa|vga|draw_board_inst|red ;
wire [7:0] \pisa|vga|draw_board_inst|green ;
wire [7:0] \pisa|vga|draw_board_inst|blue ;
wire [4:0] \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b ;

wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [63:0] \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus ;

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \pisa|vga|draw_board_inst|rdaddress [0] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [0];
assign \pisa|vga|draw_board_inst|rdaddress [1] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [1];
assign \pisa|vga|draw_board_inst|rdaddress [2] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [2];
assign \pisa|vga|draw_board_inst|rdaddress [3] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [3];
assign \pisa|vga|draw_board_inst|rdaddress [4] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [4];
assign \pisa|vga|draw_board_inst|rdaddress [5] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [5];
assign \pisa|vga|draw_board_inst|rdaddress [6] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [6];
assign \pisa|vga|draw_board_inst|rdaddress [7] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [7];
assign \pisa|vga|draw_board_inst|rdaddress [8] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [8];
assign \pisa|vga|draw_board_inst|rdaddress [9] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [9];
assign \pisa|vga|draw_board_inst|rdaddress [10] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [10];
assign \pisa|vga|draw_board_inst|rdaddress [11] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [11];
assign \pisa|vga|draw_board_inst|rdaddress [12] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [12];
assign \pisa|vga|draw_board_inst|rdaddress [13] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [13];
assign \pisa|vga|draw_board_inst|rdaddress [14] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [14];
assign \pisa|vga|draw_board_inst|rdaddress [15] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [15];
assign \pisa|vga|draw_board_inst|rdaddress [16] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [16];
assign \pisa|vga|draw_board_inst|rdaddress [17] = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [17];
assign \pisa|vga|draw_board_inst|Mult0~338  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [18];
assign \pisa|vga|draw_board_inst|Mult0~339  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [19];
assign \pisa|vga|draw_board_inst|Mult0~8  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [20];
assign \pisa|vga|draw_board_inst|Mult0~9  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [21];
assign \pisa|vga|draw_board_inst|Mult0~10  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [22];
assign \pisa|vga|draw_board_inst|Mult0~11  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [23];
assign \pisa|vga|draw_board_inst|Mult0~12  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [24];
assign \pisa|vga|draw_board_inst|Mult0~13  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [25];
assign \pisa|vga|draw_board_inst|Mult0~14  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [26];
assign \pisa|vga|draw_board_inst|Mult0~15  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [27];
assign \pisa|vga|draw_board_inst|Mult0~16  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [28];
assign \pisa|vga|draw_board_inst|Mult0~17  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [29];
assign \pisa|vga|draw_board_inst|Mult0~18  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [30];
assign \pisa|vga|draw_board_inst|Mult0~19  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [31];
assign \pisa|vga|draw_board_inst|Mult0~20  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [32];
assign \pisa|vga|draw_board_inst|Mult0~21  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [33];
assign \pisa|vga|draw_board_inst|Mult0~22  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [34];
assign \pisa|vga|draw_board_inst|Mult0~23  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [35];
assign \pisa|vga|draw_board_inst|Mult0~24  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [36];
assign \pisa|vga|draw_board_inst|Mult0~25  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [37];
assign \pisa|vga|draw_board_inst|Mult0~26  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [38];
assign \pisa|vga|draw_board_inst|Mult0~27  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [39];
assign \pisa|vga|draw_board_inst|Mult0~28  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [40];
assign \pisa|vga|draw_board_inst|Mult0~29  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [41];
assign \pisa|vga|draw_board_inst|Mult0~30  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [42];
assign \pisa|vga|draw_board_inst|Mult0~31  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [43];
assign \pisa|vga|draw_board_inst|Mult0~32  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [44];
assign \pisa|vga|draw_board_inst|Mult0~33  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [45];
assign \pisa|vga|draw_board_inst|Mult0~34  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [46];
assign \pisa|vga|draw_board_inst|Mult0~35  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [47];
assign \pisa|vga|draw_board_inst|Mult0~36  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [48];
assign \pisa|vga|draw_board_inst|Mult0~37  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [49];
assign \pisa|vga|draw_board_inst|Mult0~38  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [50];
assign \pisa|vga|draw_board_inst|Mult0~39  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [51];
assign \pisa|vga|draw_board_inst|Mult0~40  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [52];
assign \pisa|vga|draw_board_inst|Mult0~41  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [53];
assign \pisa|vga|draw_board_inst|Mult0~42  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [54];
assign \pisa|vga|draw_board_inst|Mult0~43  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [55];
assign \pisa|vga|draw_board_inst|Mult0~44  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [56];
assign \pisa|vga|draw_board_inst|Mult0~45  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [57];
assign \pisa|vga|draw_board_inst|Mult0~46  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [58];
assign \pisa|vga|draw_board_inst|Mult0~47  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [59];
assign \pisa|vga|draw_board_inst|Mult0~48  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [60];
assign \pisa|vga|draw_board_inst|Mult0~49  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [61];
assign \pisa|vga|draw_board_inst|Mult0~50  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [62];
assign \pisa|vga|draw_board_inst|Mult0~51  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\pisa|vga|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hsync~output (
	.i(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vsync~output (
	.i(\pisa|vga|vga_controller_inst|vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync_b~output (
	.i(!\pisa|vga|vga_controller_inst|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \blank_b~output (
	.i(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(\pisa|vga|draw_board_inst|red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(\pisa|vga|draw_board_inst|red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(\pisa|vga|draw_board_inst|red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(\pisa|vga|draw_board_inst|red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(\pisa|vga|draw_board_inst|red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(\pisa|vga|draw_board_inst|red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(\pisa|vga|draw_board_inst|red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(\pisa|vga|draw_board_inst|red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(\pisa|vga|draw_board_inst|green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(\pisa|vga|draw_board_inst|green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(\pisa|vga|draw_board_inst|green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(\pisa|vga|draw_board_inst|green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(\pisa|vga|draw_board_inst|green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(\pisa|vga|draw_board_inst|green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(\pisa|vga|draw_board_inst|green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(\pisa|vga|draw_board_inst|green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(\pisa|vga|draw_board_inst|blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(\pisa|vga|draw_board_inst|blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(\pisa|vga|draw_board_inst|blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(\pisa|vga|draw_board_inst|blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(\pisa|vga|draw_board_inst|blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(\pisa|vga|draw_board_inst|blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(\pisa|vga|draw_board_inst|blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(\pisa|vga|draw_board_inst|blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \q[0]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \q[1]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \q[2]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \q[3]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \q[4]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q[5]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \q[6]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \q[7]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \rdaddress[0]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[0]),
	.obar());
// synopsys translate_off
defparam \rdaddress[0]~output .bus_hold = "false";
defparam \rdaddress[0]~output .open_drain_output = "false";
defparam \rdaddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \rdaddress[1]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[1]),
	.obar());
// synopsys translate_off
defparam \rdaddress[1]~output .bus_hold = "false";
defparam \rdaddress[1]~output .open_drain_output = "false";
defparam \rdaddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \rdaddress[2]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[2]),
	.obar());
// synopsys translate_off
defparam \rdaddress[2]~output .bus_hold = "false";
defparam \rdaddress[2]~output .open_drain_output = "false";
defparam \rdaddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \rdaddress[3]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[3]),
	.obar());
// synopsys translate_off
defparam \rdaddress[3]~output .bus_hold = "false";
defparam \rdaddress[3]~output .open_drain_output = "false";
defparam \rdaddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \rdaddress[4]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[4]),
	.obar());
// synopsys translate_off
defparam \rdaddress[4]~output .bus_hold = "false";
defparam \rdaddress[4]~output .open_drain_output = "false";
defparam \rdaddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \rdaddress[5]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[5]),
	.obar());
// synopsys translate_off
defparam \rdaddress[5]~output .bus_hold = "false";
defparam \rdaddress[5]~output .open_drain_output = "false";
defparam \rdaddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \rdaddress[6]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[6]),
	.obar());
// synopsys translate_off
defparam \rdaddress[6]~output .bus_hold = "false";
defparam \rdaddress[6]~output .open_drain_output = "false";
defparam \rdaddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \rdaddress[7]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[7]),
	.obar());
// synopsys translate_off
defparam \rdaddress[7]~output .bus_hold = "false";
defparam \rdaddress[7]~output .open_drain_output = "false";
defparam \rdaddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \rdaddress[8]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[8]),
	.obar());
// synopsys translate_off
defparam \rdaddress[8]~output .bus_hold = "false";
defparam \rdaddress[8]~output .open_drain_output = "false";
defparam \rdaddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \rdaddress[9]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[9]),
	.obar());
// synopsys translate_off
defparam \rdaddress[9]~output .bus_hold = "false";
defparam \rdaddress[9]~output .open_drain_output = "false";
defparam \rdaddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \rdaddress[10]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[10]),
	.obar());
// synopsys translate_off
defparam \rdaddress[10]~output .bus_hold = "false";
defparam \rdaddress[10]~output .open_drain_output = "false";
defparam \rdaddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \rdaddress[11]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[11]),
	.obar());
// synopsys translate_off
defparam \rdaddress[11]~output .bus_hold = "false";
defparam \rdaddress[11]~output .open_drain_output = "false";
defparam \rdaddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \rdaddress[12]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[12]),
	.obar());
// synopsys translate_off
defparam \rdaddress[12]~output .bus_hold = "false";
defparam \rdaddress[12]~output .open_drain_output = "false";
defparam \rdaddress[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rdaddress[13]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[13]),
	.obar());
// synopsys translate_off
defparam \rdaddress[13]~output .bus_hold = "false";
defparam \rdaddress[13]~output .open_drain_output = "false";
defparam \rdaddress[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rdaddress[14]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[14]),
	.obar());
// synopsys translate_off
defparam \rdaddress[14]~output .bus_hold = "false";
defparam \rdaddress[14]~output .open_drain_output = "false";
defparam \rdaddress[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \rdaddress[15]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[15]),
	.obar());
// synopsys translate_off
defparam \rdaddress[15]~output .bus_hold = "false";
defparam \rdaddress[15]~output .open_drain_output = "false";
defparam \rdaddress[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \rdaddress[16]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[16]),
	.obar());
// synopsys translate_off
defparam \rdaddress[16]~output .bus_hold = "false";
defparam \rdaddress[16]~output .open_drain_output = "false";
defparam \rdaddress[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \rdaddress[17]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[17]),
	.obar());
// synopsys translate_off
defparam \rdaddress[17]~output .bus_hold = "false";
defparam \rdaddress[17]~output .open_drain_output = "false";
defparam \rdaddress[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \wraddress[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[0]),
	.obar());
// synopsys translate_off
defparam \wraddress[0]~output .bus_hold = "false";
defparam \wraddress[0]~output .open_drain_output = "false";
defparam \wraddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \wraddress[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[1]),
	.obar());
// synopsys translate_off
defparam \wraddress[1]~output .bus_hold = "false";
defparam \wraddress[1]~output .open_drain_output = "false";
defparam \wraddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \wraddress[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[2]),
	.obar());
// synopsys translate_off
defparam \wraddress[2]~output .bus_hold = "false";
defparam \wraddress[2]~output .open_drain_output = "false";
defparam \wraddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \wraddress[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[3]),
	.obar());
// synopsys translate_off
defparam \wraddress[3]~output .bus_hold = "false";
defparam \wraddress[3]~output .open_drain_output = "false";
defparam \wraddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \wraddress[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[4]),
	.obar());
// synopsys translate_off
defparam \wraddress[4]~output .bus_hold = "false";
defparam \wraddress[4]~output .open_drain_output = "false";
defparam \wraddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \wraddress[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[5]),
	.obar());
// synopsys translate_off
defparam \wraddress[5]~output .bus_hold = "false";
defparam \wraddress[5]~output .open_drain_output = "false";
defparam \wraddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \wraddress[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[6]),
	.obar());
// synopsys translate_off
defparam \wraddress[6]~output .bus_hold = "false";
defparam \wraddress[6]~output .open_drain_output = "false";
defparam \wraddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \wraddress[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[7]),
	.obar());
// synopsys translate_off
defparam \wraddress[7]~output .bus_hold = "false";
defparam \wraddress[7]~output .open_drain_output = "false";
defparam \wraddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \wraddress[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[8]),
	.obar());
// synopsys translate_off
defparam \wraddress[8]~output .bus_hold = "false";
defparam \wraddress[8]~output .open_drain_output = "false";
defparam \wraddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \wraddress[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[9]),
	.obar());
// synopsys translate_off
defparam \wraddress[9]~output .bus_hold = "false";
defparam \wraddress[9]~output .open_drain_output = "false";
defparam \wraddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \wraddress[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[10]),
	.obar());
// synopsys translate_off
defparam \wraddress[10]~output .bus_hold = "false";
defparam \wraddress[10]~output .open_drain_output = "false";
defparam \wraddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \wraddress[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[11]),
	.obar());
// synopsys translate_off
defparam \wraddress[11]~output .bus_hold = "false";
defparam \wraddress[11]~output .open_drain_output = "false";
defparam \wraddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \wraddress[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[12]),
	.obar());
// synopsys translate_off
defparam \wraddress[12]~output .bus_hold = "false";
defparam \wraddress[12]~output .open_drain_output = "false";
defparam \wraddress[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \wraddress[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[13]),
	.obar());
// synopsys translate_off
defparam \wraddress[13]~output .bus_hold = "false";
defparam \wraddress[13]~output .open_drain_output = "false";
defparam \wraddress[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \wraddress[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[14]),
	.obar());
// synopsys translate_off
defparam \wraddress[14]~output .bus_hold = "false";
defparam \wraddress[14]~output .open_drain_output = "false";
defparam \wraddress[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \wraddress[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[15]),
	.obar());
// synopsys translate_off
defparam \wraddress[15]~output .bus_hold = "false";
defparam \wraddress[15]~output .open_drain_output = "false";
defparam \wraddress[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \wraddress[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[16]),
	.obar());
// synopsys translate_off
defparam \wraddress[16]~output .bus_hold = "false";
defparam \wraddress[16]~output .open_drain_output = "false";
defparam \wraddress[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \wraddress[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[17]),
	.obar());
// synopsys translate_off
defparam \wraddress[17]~output .bus_hold = "false";
defparam \wraddress[17]~output .open_drain_output = "false";
defparam \wraddress[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \pisa|vga|vgapll|toggle~0 (
// Equation(s):
// \pisa|vga|vgapll|toggle~0_combout  = ( !\pisa|vga|vgapll|toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vgapll|toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle~0 .extended_lut = "off";
defparam \pisa|vga|vgapll|toggle~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N2
dffeas \pisa|vga|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\pisa|vga|vgapll|toggle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle .is_wysiwyg = "true";
defparam \pisa|vga|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add0~22  = CARRY(( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))
// \pisa|vga|vga_controller_inst|Add0~26  = CARRY(( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~0_combout  = ( !\pisa|vga|vga_controller_inst|Add0~33_sumout  & ( (!\pisa|vga|vga_controller_inst|Add0~25_sumout  & (!\pisa|vga|vga_controller_inst|Add0~37_sumout  & (!\pisa|vga|vga_controller_inst|Add0~21_sumout  & 
// !\pisa|vga|vga_controller_inst|Add0~29_sumout ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \pisa|vga|vga_controller_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N14
dffeas \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))
// \pisa|vga|vga_controller_inst|Add0~18  = CARRY(( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~1_combout  = ( \pisa|vga|vga_controller_inst|Add0~1_sumout  & ( !\pisa|vga|vga_controller_inst|Add0~13_sumout  & ( (\pisa|vga|vga_controller_inst|Add0~17_sumout  & (\pisa|vga|vga_controller_inst|Add0~5_sumout  & 
// (!\pisa|vga|vga_controller_inst|Add0~9_sumout  & \pisa|vga|vga_controller_inst|Equal0~0_combout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~1 .lut_mask = 64'h0000001000000000;
defparam \pisa|vga|vga_controller_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout  = ( \pisa|vga|vga_controller_inst|Add0~25_sumout  & ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))
// \pisa|vga|vga_controller_inst|Add0~30  = CARRY(( \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~29_sumout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))
// \pisa|vga|vga_controller_inst|Add0~34  = CARRY(( \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))

	.dataa(!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N26
dffeas \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))
// \pisa|vga|vga_controller_inst|Add0~38  = CARRY(( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add0~37_sumout  & !\pisa|vga|vga_controller_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))
// \pisa|vga|vga_controller_inst|Add0~6  = CARRY(( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))
// \pisa|vga|vga_controller_inst|Add0~10  = CARRY(( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))
// \pisa|vga|vga_controller_inst|Add0~14  = CARRY(( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|hsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|hsync~0_combout  = ( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & ( ((!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # 
// ((!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ) # (\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ))) # (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( 
// \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & ( ((!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q )) # (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ) ) ) ) # ( 
// \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & ( ((!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q )) # 
// (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & ( ((!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # 
// ((!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ) # (!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ))) # (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|hsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|hsync~0 .lut_mask = 64'hFFFDFDFDFDFDFDFF;
defparam \pisa|vga|vga_controller_inst|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~1_sumout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N11
dffeas \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))
// \pisa|vga|vga_controller_inst|Add1~10  = CARRY(( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))
// \pisa|vga|vga_controller_inst|Add1~2  = CARRY(( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N22
dffeas \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~2  ))
// \pisa|vga|vga_controller_inst|Add1~14  = CARRY(( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~2  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~5_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N35
dffeas \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))
// \pisa|vga|vga_controller_inst|Add1~18  = CARRY(( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N2
dffeas \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~18  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add1~22  = CARRY(( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N23
dffeas \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~22  ))
// \pisa|vga|vga_controller_inst|Add1~26  = CARRY(( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~0_combout  = ( \pisa|vga|vga_controller_inst|Add1~33_sumout  & ( (!\pisa|vga|vga_controller_inst|Add1~25_sumout  & (!\pisa|vga|vga_controller_inst|Add1~37_sumout  & (\pisa|vga|vga_controller_inst|Add1~29_sumout  & 
// \pisa|vga|vga_controller_inst|Add1~21_sumout ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~0 .lut_mask = 64'h0000000000080008;
defparam \pisa|vga|vga_controller_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~1_combout  = ( !\pisa|vga|vga_controller_inst|Add1~17_sumout  & ( \pisa|vga|vga_controller_inst|Equal1~0_combout  & ( (!\pisa|vga|vga_controller_inst|Add1~1_sumout  & (!\pisa|vga|vga_controller_inst|Add1~9_sumout  & 
// (!\pisa|vga|vga_controller_inst|Add1~13_sumout  & \pisa|vga|vga_controller_inst|Add1~5_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~1 .lut_mask = 64'h0000000000800000;
defparam \pisa|vga|vga_controller_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout  = ( \pisa|vga|vga_controller_inst|Add1~25_sumout  & ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N5
dffeas \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))
// \pisa|vga|vga_controller_inst|Add1~30  = CARRY(( \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~29_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))
// \pisa|vga|vga_controller_inst|Add1~34  = CARRY(( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N47
dffeas \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))
// \pisa|vga|vga_controller_inst|Add1~38  = CARRY(( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~9_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N28
dffeas \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~0_combout  = ( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q  & 
// \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1DUPLICATE_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~0 .lut_mask = 64'h0000000001010101;
defparam \pisa|vga|vga_controller_inst|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~1_combout  = ( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q  & \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~1 .lut_mask = 64'h0000000000800080;
defparam \pisa|vga|vga_controller_inst|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~2 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~2_combout  = (!\pisa|vga|vga_controller_inst|vsync~0_combout ) # (!\pisa|vga|vga_controller_inst|vsync~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~2 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~2 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \pisa|vga|vga_controller_inst|vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|sync_b (
// Equation(s):
// \pisa|vga|vga_controller_inst|sync_b~combout  = ( \pisa|vga|vga_controller_inst|hsync~0_combout  & ( \pisa|vga|vga_controller_inst|vsync~0_combout  & ( \pisa|vga|vga_controller_inst|vsync~1_combout  ) ) ) # ( !\pisa|vga|vga_controller_inst|hsync~0_combout 
//  & ( \pisa|vga|vga_controller_inst|vsync~0_combout  ) ) # ( !\pisa|vga|vga_controller_inst|hsync~0_combout  & ( !\pisa|vga|vga_controller_inst|vsync~0_combout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.dataf(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|sync_b .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|sync_b .lut_mask = 64'hFFFF0000FFFF3333;
defparam \pisa|vga|vga_controller_inst|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N34
dffeas \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|blank_b~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|blank_b~0_combout  = ( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|vsync~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|vsync~0_combout  & ( (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & 
// ((!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ) # (!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|blank_b~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|blank_b~0 .lut_mask = 64'hF0A0A0A000000000;
defparam \pisa|vga|vga_controller_inst|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X35_Y12_N23
dffeas \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|LessThan1~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|LessThan1~0_combout  = ( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|LessThan1~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|LessThan1~0 .lut_mask = 64'h0000000033333333;
defparam \pisa|vga|draw_board_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|LessThan1~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|LessThan1~1_combout  = ( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) ) ) # ( 
// \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & (((\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ) # 
// (\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q )) # (\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|LessThan1~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|LessThan1~1 .lut_mask = 64'h0000007F000000FF;
defparam \pisa|vga|draw_board_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~1_combout  = ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q  ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \pisa|vga|draw_board_inst|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~0_combout  = ( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) ) ) # ( 
// !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & ((\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ) # 
// (\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q )))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~0 .lut_mask = 64'h0105010505050505;
defparam \pisa|vga|draw_board_inst|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~2_combout  = ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( (\pisa|vga|draw_board_inst|always0~1_combout  & ((!\pisa|vga|draw_board_inst|LessThan1~0_combout ) # ((!\pisa|vga|draw_board_inst|LessThan1~1_combout  & 
// !\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )))) ) )

	.dataa(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datac(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datad(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~2 .lut_mask = 64'h00EA00EA00000000;
defparam \pisa|vga|draw_board_inst|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \pisa|vga|draw_board_inst|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(vcc),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.ay({\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({\pisa|vga|vgapll|toggle~q ,\pisa|vga|vgapll|toggle~q ,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\pisa|vga|vga_controller_inst|Equal0~1_combout ,\pisa|vga|draw_board_inst|always0~2_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mult0~mac .accumulate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ax_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ax_width = 9;
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_scan_in_clock = "1";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_scan_in_width = 10;
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .az_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .bx_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .bx_width = 2;
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_clock = "2";
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_width = 18;
defparam \pisa|vga|draw_board_inst|Mult0~mac .bz_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_sel_a_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_sel_b_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .delay_scan_out_ay = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .delay_scan_out_by = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .enable_double_accum = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .load_const_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .load_const_value = 4;
defparam \pisa|vga|draw_board_inst|Mult0~mac .mode_sub_location = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .negate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_max = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_may = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_mbx = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_mby = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \pisa|vga|draw_board_inst|Mult0~mac .output_clock = "0";
defparam \pisa|vga|draw_board_inst|Mult0~mac .preadder_subtract_a = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .preadder_subtract_b = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .result_a_width = 64;
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_max = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_may = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_mbx = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_mby = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .sub_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = ( \pisa|vga|draw_board_inst|rdaddress [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N7
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N40
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N4
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N2
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  = (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .lut_mask = 64'h050F050F050F050F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N1
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFDEE65DFB0BB61E8B7DFFFFFFF847ED76AFBBFFFFFFFFFFFFFFFFE5FC197AFB4B17DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FD0FD9FCFCC9E795FFFFFFFFFBB2DBBDAEFFFFFFFFFFFFFFF3E8ADF4CB9FFCFC187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF797FE38EEE34C9BBFFFFFFFBF6DFE6F77EDFFFFFFFFFFFFFF6FFF2B6FFFCB4DF06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD665E5BBC6D976FFDAFFFFFFF7B7BFB5EFBDFFFFFFFFFFFFFF94EDBE62D9B7C8E77BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF40B9F4DBE473B2FFFFCFD5BED559CF765BFFD9FFBFBF9FCAFFFFFFE2E674ED92EFD5FCFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "FFFFFFFFFFFFFFFBF17F9DF5AAAFF7FFFF6B5EFBF9B6B9EDF7FAFFBF7CEF7D56FFFFFFEC73AF0EBCF742F5FFFFFFFFFFFFFFFFFFFFFFFFFFFF678350FE57EF9B8FFFB4BFB7A7D63FF7BFFFB3DDF9A7F7DFBBFFFFFFE9B4FE3CC9DFC15BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA877D67567B6E3FFF83BF3EDCFF6DF7ED6FFFB7DEFBE777DBFFFFFFFE5FA97B7D27F079FFFFFFFFFFFFFFFFFFFFFFFFFFFFBE06ECDC4D92EC6DFFFEF6FFBB76B7F57FBBDBCE253FEBE6EBFFFFFFBE26763A98A732BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9395DA3F54B4EF7FFDBADFB9BE5DFEFDC5FA726FEEEDDBF75FFFFFFEA1A0A5903136E53FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "FFFE3B2DBBE5FDF5FBFFCF1BA787FE4DE9AFBC39F3B9F953AB5FFFFFFF7F978BB9ABDAFF0CFFFFFFFFFFFFFFFFFFFFFFFFFFFFB970A6CB6F898FFFFF82CF8FE5FA0DECFBF38B04DD88F6F62FFFFFFFFC6F51657834AD01FFFFFFFFFFFFFFFFFFFFFFFFFF7AC0D4B3D103EEE7FFFFAFFB6D771E2C2B91BFF04C494CFAB3FFFFFFFFFFEA5ECBB51F8E8B6EFFFFFFFFFFFFFFFFFFFFFFFFEB13C46824DEDE84FFFFFBBEB0FFB6EDFE3BFFFDEE62B63EE9FFFFFFFFFFBBFBF4F2EEDFF12CFFFFFFFFFFFFFFFFFFFFFFFFFE44BA767EFE4E8EFFFF6EA7CF7F7095BF7BB5DBB23F2AB6ADFFFFFFFFFFE8FDF7A3566BB81BFFFFFFFFFFFFFFFFFFFFFFFFDC9F03B4C288";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "D85FFFFFB7FEC6FBD2DDF5E7FD9FA72D99BBB7FFFFFFFFFF3AE203FEECF4F4ABFFFFFFFFFFFFFFFFFFFFFFFFC0F54257A8915F3DFFFFDAC72FFF65F1FE377B3A7E6715E97EFFFFFFFFFFA75E3A8616B1065EFFFFFFFFFFFFFFFFFFFFFFFFE0AD5E4DCC9A68DDFFFF7FC79B7F6F5F9BFDBFAFD7E7FFBE4FFFFFFFFFFFDDBFFDE78A84EB823FFFFFFFFFFFFFFFFFFFFFFFE0F9063DCEFCBA75FFFF9A9B77FAD1FFFEFF33DE9BDD974FFFFFFFFFFFFF73651D35FBB385533FFFFFFFFFFFFFFFFFFFFFFFD7F77DFBE87949BBFFFF5BF7CEF96EB4975FFFBAEA6DFDFDFFFFFFFFFFFFF6E7D82B459E226C3FFFFFFFFFFFFFFFFFFFFFCC9774D5BDC96F5369AED6D7BA";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F5DF3BFFF7B9FB2BF5ECFFFEFB0FBFFFF0FD9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D39262FFF56D1B718CF37FF776ADDFFFBEB5E82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4EE39EFFFF746CFEFF4FFFF7D5F7FF3FEAEC0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFBC77FFBB590F7F9A6AFFFB7DBDFF9FEAE705FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1CB1FCAFFB7B5AE7F67ADFF11DF5EFFDFBEFE57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFF659CBFFFFFFD99F5D9F79B081B97D5FFFFB64D8F4AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE914B7DFFFFE5FE3B842200CCE9EF9EFFFF6C3C91DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF764BBCCBFFFF67757A67F4133B7B3FEFFFFFFF3DF9B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0D0CD9FFFFFE5E776F6B6F9FA69FF3FFFF7F5D38CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27CFBB7FFFFFBF1BBF1F3F61F5FDFF7FFFFFF8FF8DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "FFFFFFFFFFFFF885E3EBFFFFFB653B3FDCDBC3EB403EFFFFD9E77A05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF767829F9FFFFB66DF6D6DF6CE1D797FBFFFFAFBFBF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC6451CEFFFFBD871DD73CB969E5FE66FFFFD1DCD22BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB19B7791FF5FED8ABDEEDE6FBBF256DB0DADFFFF69F30196FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD974C9EFFF4FBF3AF7CFEFDFF0FFDFF86D6DFFFBC40A4EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "41BE1AFFBBB5626582A3D9E6C5E1F7A14EBEFFDE3468FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD907B435FFCF7C1DDF2DAFD67FB03C5FFD3F25FFBBDAC9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1EFDA8FFD7B173F0DE0EB5BEF157A6BF66F7FFDE69BE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF0E9D47FFF7FC39CB7C171DFFFB69EF79BFADBFFBEE57777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC74DD727FFF9E1E644FB1FBFDBE9B777BCB69EFFF6DF6FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC93E236BFFFFC1D";
// synopsys translate_on

// Location: FF_X40_Y14_N47
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N49
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N58
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N19
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "073FFCBBF8CFBACD8AC47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F1CEC3D97BE63B5376E67F2B6A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6835BF51DACF3BEDDF6EFF8EDB9FC54FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD473DBEFFFBEEF76BFD5FC76B5CFE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF799266FFEBB15BBA936AECB974FF3C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8B19FBE39E9A0D3ED9FFB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "460CDBAF29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7456F1CF5AEC387B9525FDBDD167278FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1CD6A0BED1CC726573BA733AC12BACBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF1D6FBA6EFD4F7D93F3D92AC3CCDF69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87B78FEADBFAEA6FB76FCDB5666BE232FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59DB2969937DF89F6B61B3DD33FFFF2D9CFD";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF605F637E7DB24F2F34FBFBE2DF65A39997FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC9E9F5B01DF9DAFD1FEDFD3D43BF3F643FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF337F6EF3C0DDF12E33D3BFE23C7F4FB121FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA25A6DEDF5DFDC9FBD76DDAE7E7FE8E5F73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04BD7677A24C937F7ADC74BB8E5FEE1EF97FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB49992FEC9BD5B7EDE7F37CCFF5FBBD1FCC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAACFF6DBC5D75DFFFD7EFFFFBDFDEB0DC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEF6E7BFFFCDF89F9DFD7FFA7FE9FFFFE35E136FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FC67E76FF16958F1FF961FFD82C76FFFD7F33EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF2CDF5BFFEE52CFF763CFFFB704FFFFEF9F183EFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "83BE937FFDFF65F1BFFBF60EFF7B99FD8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED2D8FCF8BD3FBF3D05F8179FFFFFFFFFD92FC5DE8FF5B2FD8B2CCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF46DD6BBE7F90FC1BA3277FFFFFFFFFC7CDEF33EABA6ECF9B00B5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED68B73E32BEA17B5D41979DFFFFFFFFFFEE4A7EB7ABB3AE7E6C06FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32A827F4ED6C57936EB6F7FDFFFFFFFFFF8AE5DDF2DACF75BB6C26DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E0DD9D17C9FC12D53DBDE9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "FFFFFB1E02F07A05FC468701EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7989FBBAFD1B7D9F5BC5DFBEFFFFFFFF9FC6ABB0BD37E03DF321BBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB70F9D4DB8769F68073775CEFFFFFFFF9F7F7DB68BE17C8DFBFD69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC5DEDF947775BC7D9BDEEF7FFFFFFFFFBCBF67FEAB55F70EC6E9CDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FAC325CB3BCEEDDB6FFFFFFFFFFFFFFFFFFFFFFFFEC2D14B7C37AE64757FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBE1ECF24B77EBEA3BFFFFFFFFFFFFFFFFFFFFFFFFB7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "C7A17F6CD53EBDDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEAB4F1F7FC89C957FFFFFFFFFFFFFFFFFFFFFFFFFEC1C36FAFBCD4D6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98D1E2F00FE7D67CFFFFFFFFFFFFFFFFFFFFFFFFFB748E152F1ABDFC0FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64F4F9177FC3D8B9DFFFFFFFFFFFFFFFFFFFFFFFFFD323F8FF6CA620E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC9B982F3EA337FEF7FFFFFFFFFFFFFFFFFFFFFFFF7BDFE5EFF2E4EEDDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF591E45B10DFBE17F57FFFFFFFFFEFFFFFFFFFFFFFFFADEA5F9CF48BA";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "766BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC79CB8B2C80F56EF5FFFFFFFFFFEFFFFFFFFFFFFFFE59FF966BB361277B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F4D07951249ED3F1FFFFFFFEF7E7FBFF7BDFFFFFFFFFFFFFFFF72BA92AF41617D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB544D15DA6D8E83FFFFFFFDFFAFE5CE8DFFFFFFFFFFFFFFF7F3DC9492CCBEA1FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFD8FA5A36F8EE8D9FFFFFFF67D2BB245DCFFFFFFFFFFFFFF9B0EE45CD2BBF20BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2B683B8FBC052F8D6FFFFFFFD6CB55670858FFFFFFFFFFFFFFEF61DA336F0CFE05E9FFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .lut_mask = 64'h5300530F53F053FF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF76DFDBD7DEEEDF6DEFF33BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EE727FEFBE7FE7BDFF6EEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE75DFAEDAFCBECDFCE6C719FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5BED79D57F7101FEF777EF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "FFFFFFFFFFFFFFFFFFFF9F4FB5D1700047DEFA79FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEED666DB06220408BFDE6BF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF523DDC00B358CF9FEC305BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD49E36038B76D70122580CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD092C24973BA566A4085C801FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "FFFFD70CFDA8058FFCB5A7A25BDE11B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA0A7FA67EF935E7FF9EF7B423FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C7DD359A5AE4FECCC7FF7D057FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB09FFBBC9AA9EBF73231FAF3FA37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0BF2F7A64CFFB71DE8EE7D5D7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FD83DD";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 .lut_mask = 64'h0000808000008080;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "BFE95DFC7DFFE9129EFFFFFFFFFFFFFFFFFFFF909A97FEF65FAFAAAE9659FFFFFFA5BBFFFFFFFFFFFFFFFFBBD8FFF3AA3F7DD3BA01DF7FDED8571BFFFFFFFFFFFFFFFFFFFFF87F537DFE7BE3EFD37FCDFFFFFFF6E9FFFFFFFFFFFFFFFFD7B4FFF4CF66AF62AF640B2CFD7C33D4FFFFFFFFFFFFFFFFFFFF46EF1D76C5FB9BDFB25D93FFFFFFF29EFFFFFFFFFFFFFFFFA1A2FF677E6BB2F3799BE507D7B8B6C4FFFFFFFFFFFFFFFFFFFFE967A76FD1CFBB5ACF72FCFFFFFFECC2FFFFFFFFFFFFFFFFB367FFDDBEFDFFA0E961B666AF58B9E5FFFFFFFFFFFFFFFFFFFFE3DF2FFDE9EB3FEB3A63FBFFFFFFBFDFFFFFFFFFFFFFFFFFFD43FFC77D6DCFF2F899DB97EF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "69CE47FFFFFFFFFFFFFFFFFFFFC5EBC5BB52FACB5F4BCFDFFFFFFF6E0EFFFFFFFFFFFFFFFFAC06FF73E6FFAFFF7EB3BFC8FE807EE1FFFFFFFFFFFFFFFFFFFFC3FEF2690F1AC6AFEEE6EEFFFFFE5213FFFFFFFFFFFFFFFFFE3DFFB7CBFBFEDE52BEE8A86F43BBAAFFFFFFFFFFFFFFFFFFFFC5A6EDE14FDF8E47F6C3FDFFFFFCAB7DFFFFFFFFFFFFFFFFDB5AFF69CD6DFDDE759959F55769FFE3FFFFFFFFFFFFFFFFFFFFC5FBD10C5F3DFF7FAFF4EDFFFFFDFD71DEFFFFFFFFFFFFBF5C0FD4FFFF3DADE7FCB9772E13485DB6FFFFFFFFFFFFFFFFFFFFFBED32A0CB5F369FFD8EDFFFFFBF96FDFDFFFFFFFFFFFFC945B46DFFFFFBDFB6FDDDB73FA826FEE3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFFFFFAFA21EDA7E929C5BD7C3D9FFFFEEFEF53AFFFFFFFFFFFFBE7BFE56FFFFFCDBEB35DEFE8D40E921B5FFFFFFFFFFFFFFFFFFFF79D3C52BE9EFB61DDCDFB3FFFFBEA7FAD6FFFFFFFFFFFFB8FB46EDFFFF5357B54EAEB5D1B88CDDC5FFFFFFFFFFFFFFFFFFFFD0EFDDA5F8BDD7EE4F5612FFFFADD7EBAFFFFFFFFFFFFFDCFACBF8FFFF94D9FD48F82DFFFD47FFEFFFFFFFFFFFFFFFFFFFFFF8FDEBFB46FFBC9FDFDC71FFFF75F7DFB7FFFFFFFFFFFFD9DCB7A7FFFFF73C4F78CFDC6FB7BFFD17FFFFFFFFFFFFFFFFFFFFF81395EFEF6E9DF32073EEFFFFF6D73C17FFFFFFFFFFFFCC85BCFDFFFFB7B634FA4F37FDBFBEB2BFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FF6D37E6E39D9E77DB84EF2BFFFFDD7EEBF7FFFFFFFFFFFF737FE5C7FFFF393EFCDAAAED5FFC734E4FFFFFFFFFFFFFFFFFFFFFFE9EFB5DCFA63A966965BDFFEC7CC3F13FFFFFFFFFFFFFBFB3CFB795FFB0BF43E3DE9DBED54EB4A3FFFFFFFFFFFFFFFFFFFF66E26963B59DA79FFFFFFEFFE3FE81DF7FFFFFFFFFFFFFDF7FAA9F3EFF7EFB2ECC75FAE5FFCB145CFFFFFFFFFFFFFFFFFFFFFD9D58153BF9D41F8A4F8FFFB6F7FCFDFFFFFFFFFFFFFFF2FF617FA7FFB7EDEDFC7FE5F3E89C1133FFFFFFFFFFFFFFFFFFFFD75FF979F1DDE1347FF7B7FFEDCE7BABFFFFFFFFFFFFFFD7E3C5F7CAFFBE3E7F74CCBAF7B6855CDFFFFFFFFFFFFFFFFFFFFF6E8EB705BE";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "DEAD6351CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9DD6EA2F55C0F56B9B39390232CA7E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFF747DF73BEAC7C49E73288EC81E7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5BF25E8ED9C4C26776E4E9CFFF4D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDADFC6FD9FA8E67FE2ECB3E7B19F57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB412FF2ADBC70BFD93BE04FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04BFD5DCDFFDA6B684AB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A780184DDC3D7F0E0976DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDF994C2510116802554ED9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D6FF081C372808673F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFBB7F5CCDD665E79DCFFFEFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFB67E7BFABBAF18E6F79BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7ECDFD67D7F6ADBB9FD77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0031";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "93E7D9BFFFD8FF0EAAFFFF7C3FFFFDEEC7B553FD53DFD793B07FFFFFFFFFBAE671DDDE73BA6EFFFFFFFFFFFFFFFF6DEF15E5AD4B26BA791D7FDECFFFFFD9E8EF97BFFFF15E967FE52BF5FFB2FFFFFFFFFDDEC957EABDF15BFFFFFFFFFFFFFFFF65553B5E5DB1F63779D47F39BFFFFFE973FFB6E6B759DFF7277FB7DFFF9FFEA79BE5DEF11F4DD33FDEDA37A5FFFF37D7FD754B91EBF3747A7F8FF336AF9EE7FFFFD7D7FF2EA479BF6F5E9387DA77FFDFDE7F7D7DB80E3EFC6FFF7B75A39FFFFFF977FFAFB02AE7442D4FC86C672EAFEFD8FFFF78BFFFFFC79E5BFBBD817F57DBFFF1DDBAABF60845FD75CDDBF1EBFF6DFFFFC5F3F5DDC2FFDF0F11EAEFF2EDF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "7F3FD3FFFFF5FCFF1FA6EDFDDE4FDF40BFE5FFBAFFFF7B0FEDBE271E66A7DED93FBFFFFF83AD75CAE5FEB17B7DE7BD6DC3DFD3D306FFFF93BFFF7F57DF1AB487BFFD22A7FF7EFF35FC1CF03BA3C6D3D1AE341DF7FFFFE4C07E7EAFF540D93BFCD44F71F9FADE87FFFFC55DFFE7F85EAF6DCC5FDDD2DFFFF00FFE67BB2C8799F4F078C79FE82FFFFF5D991946FFFB7DF61D6F25AF76F9D32EA5FFFF66CBFFACD0DB769CDE5FAF6DF7FFFDEBDC59ECF6546FA14F59F57BF86FFFFFCEEF414FB7EE3BDD6B5BBCDBFD7BFFCEA5FFFFA3ABFF7C9BFEFF37DE37FC7717FFB4F189E35F79115D8CBFFED3BBB13BFFFFFEF7FEF2FF72BD7FB9759F6E406F5B3E68FFFFD5";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "EDFF7B46F4FDFBDF39E7C529E3FBDB55FFFFDD19CD5D9CEE54FFFCFE7E8D9F88FFFFD5FBFFBE31DAFB919AB757CCD2FFFF7B7DFF9C7D5ACF0E6BFE2FFCC89EC5DE69FFFFB55ECBDE7E19B7FFFEBFBFED7DDFFFFF7D6FFFAE9FFF6FABFF92DF6BF3FFFFF3FBFFB857923603CDBEEF3FDD976BFDD3FFFFAED7691D2BF1FAFFFFDDFDBBBFAFFFFFDACFFFDC72FFFFF9A2B46F3B73FFFF21F7FFF5E16A5AFF8B2D379F32D397FFFAFFFFAD4CD896F1E159FFFFC3D9CBF6ABFFFFFF26FFF6D78F4D7BFDEF25FD45FFFFE33BFFE819AF6DB5BE9E9D6FF66ACFEBF7FFFF99F063FA75FC3FFFFFD0D10334BAFFFFEC3CFFFECB9E9D5F95EF75D54DFFFF737DFFF679BB8D";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "FF768F8CDF7D7E7E6F4FFFFFEB389F4E2C7181FFFFDE48BE53CFFFFFBE6BFFBB7B7EF5CECB727F0FCCFFFFA76BFFFFD25FC77C66F5BFF97DF73BDCDBFFFFDAC176ADABF2B9FFFFFF55CF55DBFFFFB0AEFFEAFFFEFDF6BDAC3F2345FFFFE3FFFFA7692DA9FB437A8AFFCEFF013794FFFF6AB375DA7DE6EBFFFFFED64AFDBDFFFF83AFFFEDFF6FA79FCFC7F2FF57FFFFB17BFFAFB5A6FB7FDBCE5AFBEBFF48E7FFFFB3EC9BFFFFAE3DBF36ADB2217B733F77FE2FFFFFD8E677E58542FAFF77CBFFFFF46FFFBEDB2E5FD69DEFC81C53FFF3FBFFFF7779FBFFFF772F444F9A29FF17AB3FCEA93FFFFFEDE7324F3B5D52FFCEF4FFFFF0E9FF957BDDF47F5B8FE9DC4D";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "CFBF7F68EC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67B23CBEAB2F66BC5EDE7DAB8815F4FBE01FFD2F76271B7FA37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EF59BEBEDC7FF4D2DF6E3F43EC0BF78823D1FDFF3B9FFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD045ED13656B87659C427F9DF961FE81F07FE921F9593DA37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE1BCBADFAFA6032D9D011A47B47B1E006DA0FFE6DB9F89F7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7B5F7F6B6ECBFF7A6BD72EFE7437F613F73D5A4BFD24D9EA67E";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F886CDB5A6CFF77C860B4B7A5BD69FE7AFB796B56FFB350C353FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C5F7AD4AFDBB3F81EEED5FDCEF51EDEC2DEF037EB9B4823FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62B1F75AAC5F6B2D763DA2D2079C3EFC530FA86BFFEDD8047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD85BE6FBFD410DF27BC1BB73E2FE6D7559711FBE3EF3379EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56F427EE3DAFBD9F7C6554FD5F872372FF1EB9BFEFB881D3FFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B6C8DA7D27CACB7998BDBD4ED3FD91F9B0BABEFD42437F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBB99C69F0BC9B2B607EFFFB2EFFD135FEBDD1099045F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7EF622F37D0A87B0EEDDFCFFEB3FB30D7089222E4255EFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFAFC47DA5BE480FDECF7BFB6DBF64BC4807F6BF0BFDBF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6472FFFFFFFEF33F77DCEA3C9CD1FBEFF95FA55E7DDFFED701DFFFFFFDE99D1FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFF6FEEEFFFFFFEF81DFCFBFFF615F7CAFFF98DF86673EBD7829FFFFFFFFDFEBF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE063C5FFFFFFCFA413F6E5B3FEBB86E7FFE3A85FDDD3EED8467FFFFFFFF7C88BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD2FFDFFFFFFFAF9063972DEDE25FFDFFF6C61B5FFE916811FF6FFFFFF8EEC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD26BD6FFFFFFDFFBC0E76FA9F7D2771FFFB71BEABFDFB0C23BA5FFFFFFEBFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B057FFFFFFF7F927C2466FFFEBC6DFBFFE77F3DF0F50117EFEBFFFFFFB688CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "B6DDBC5BEE7F9BCBEAB47AFFFFFE2F99AF27FED7CFA059DBE857FFFFC16F7FF1FFFF623FFFFFDF9BA8B5FFFFBDBBE5FFFFFF65A57FAFDFFFEBB3D3CAFFFFFFFF1FA5FE7FC4F3F66570E0A47EADFFDB00F724FFFFFDCE65B5C9D0F6EFFFFF646FFFFFFFB3A7FEFFFD9BB9FFFB36F9FFFFFFFFEDFA77BFDFFE6BDB7E8EB717F7FFEFFFBFEBFFFFB9FDB0E16ECFBADFFFFF8E7FFFFFFF7E6DBF0DFBD7BDFF7F5B52FFFFFFFF93B6FB25A5BC85EE3671BF19FBFF5F00FFC6FFFFD9686F17BB4F35BAFFFF30BEFFFFFFFDCE2D669F7CE7FFFCAAE1FFFFFFFFE3B9ABFFFF5BF6BB5F35D73FF7FF2DFFF9C7FFFF73EFEFB8F6F68ADFFFFF11FD0000002FEB6CF7756CAF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "DDF73F67FFFFFFFFEBDD3670E2C593D5E54CFF3BF3FFB5FFCF1BFFFF743CAD5D6F225373FFFFF2170000001D8FF0BFF5550396EBFECBFFFFFFFF71FF8F2A7CF964EBF5EAE059DBFF41FF53C9FFFFF25360FDB007FD7EFFFF7038000000620FF3B6D7DFFC7C777FA6FFFFFFFFFC8DD5FABDEFFD5EF29C94DEFEFFDA004FFFFFFF4012C9AC1AC03F6BFFFFB33DFFFFFFE74DECFCB4FEBBEEA97C87FFFFFFFFBE73F5BF7EED6A87F996FFBF3FFF32FFFFD5FFFFC11E68703FCBBDF7FFFFC457FFFFFFFFABEDDA6B8FEEED5E6A2CFFFFFFFF687FDEBEB7765FF68CDE3CBDFDBAEBFFA1FBED7F80CE7A602F2BBBD7FFDD9E1EFFFFFFEF79AF336FDE3E69FF521EFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "FFFF9CBDEFF3DDB3BFBDF85EFFCF775F2FFF77777D3CD7A4613E2CCC567AFFFB9D8DFFFFFFEE3B35C9256FFABFFFDE03FFFFFFFFBE5ADEEFFD300BE91348F7CEFBBE29FF5AD8B5FBAE7FD6E7AA48FDBFFFFDDE83FFFFFF32381D35D0815C7C7DBA3BFFFFFFFFFF85B7F66A0160F43F387B7D67BA72FFFDFDE2F69DBFBFF76FF7DF5AFFFFA6EBFFFFFFE1175EF640A60BED9FC04DFFFFFFFFBBC1FF2EA0D6943BB8D37FD77DB06EFF7347DFED8BF3EF53FCB8B7C5FFF59D8FFFFFFFDBB26EA4CA02412FF549AAFFFFFFFFE4914FFF119DF849CF5A2DBAFFACBFFFF9F337CDBA4C37FF6F7F7E8FFFBC1007FFFFFF8B357FF436EEC887F10AFFFFFFFFFFB7F89350";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "1FEFFA92E7D3BE5367DCFAFFF2F67FF71EFDC9AF7F6E7BAFFFEC925FFFFFFF8E65BB2A5EDDFC0370573DFFFFFFFFEE8B414238AF274B26831B85DEF5CFFF7EFD77FFB7AFFF0686DAAD6FFFF741BFFFFFFF47A15FA4FB77D84C9955DBFFFFFFFFFFFFB818FFFFFF4797B227FAF77A3FFFB666DBD367CB5608F9E23BF6FFF53BB45CFEC8E9EFB68BFFFFFFE11FFFFFFFFFFFFFFFFFFD5FFFFFFFF1D39AFF7D7F973FFFBF54FE77C9DDCED941F33EF5FFF8BFDAEFFDECFF8BE623FFFFFFFC55FFFFFFFFFFFFFFFFE6F7FFFFFF78FFF335381F337FFFF67FDFAE2FCFF12794FAED74FF70FFF2B6F6FFF2776B8BFFFFFFDFF9FFFFFFFFFFFFFFFFFC3EFFFFFFFBEFA6";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "E9DFDE6FE366E1AF7D3FFFFFFFFFFFFFFFFFFFFFFFFFFF831FFB63CBEAF7CB268FCFFFFFFF4DBFBAFAFCB1F3FD5DFFFFFFC6AF6FD4F878E7459BE93FFFFFFFFFFFFFFFFFFFFFFFFFFF68AAF21537E39D8D7D38FDFFFFFFF4F67DAF7FAFDCEE95FFFFAD7807BD24D8F767E3F5117FFFFFFFFFFFFFFFFFFFFFFFFFFFE69DF2165757C98664AEBAFFFFFF872BCFFCC6DFEFE8B6FFFFDE0D7D780326B77DC7B736FFFFFFFFFFFFFFFFFFFFFFFFFFFF756F83C87FE3CA28F7A1C7FFFFFFE9FFAD303BFFDFF9E3FFFFA7CFA5B63601EC7FE3D87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF6C57700C7FA32E095DE4AEFFFFFF9BFF7FC4D6BEFFF97FFFFFFA9BF48C573FF7C1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "71D256FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0CB06E5177E434CFFCD3FFFFFF9FFDFFBABED7BBAD7DFFFF7E3B745F81FFC9BECBD277FFFFFFFFFFFFFFFFFFFFFFFFFFFF7388E779B03976D24DFC99FFFFFFB2FDAFE41DECDEBEF5FFFFEF2BBCA428F526D76022CAFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A1C0A9AC209F3E396EFB3BEFFFFFFFFFFFFF7FFFFFCFFFF77E0F968C70DA6A38FF189DAFFFFFFFFFFFFFFFFFFFFFFFFFFFF97EC5BD4CAC3DDF60A3ACFFBFFFFFFFFFFFF7DFFFFFEFFFFB3A16FBDA0FF31E1FF570EF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFD63C307E25EF17E7035FD7BFFFFFFFFFFFFFFEFFFFFFFFFF6ACFE11AC7EE0B368F469B9AFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFB3BF38BB86DC8F963C577A7EFFFFFFFFFFFFDBFFFFFFFFFFD50473CE8ABE76EDFF4AB413FFFFFFFFFFFFFFFFFFFFFFFFFFFFC106762DC774CF6C70BF3A7FFFFFFFFFFFFF9CFFFFFFFFFF7F5F7FC2B876FFFC84345993FFFFFFFFFFFFFFFFFFFFFFFFFFFFB096434047FFB4B3B17F3D2FFFFFFFFFFFFFF7FFFFFFFFFFF33235873197BEF140BE102BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D6937D8722EC076156FF7EAFFFFFFFFFFFFDFFFFFFFFFFF75F879E7FF2EAB6E40FE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B57D544FEF6F2BDBBE5F4AFFFFFFFFFFFF3EFFFFFFFFFF252611F21F1972FF9F8DAE5EFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFFB20DD5A6659BFB6CF1B626F5E9F5B9FFFEADAD2FFFBF5FB64567145FFDBDF6FEFEFAB158FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43F6FE644CC831F5DC83DE9FEA83FF7FFDD2FFFFF39E480FEE9FFFC1AE5EFD23FFA2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7C3F379F6E3FB69CDDC267ECFCFFFFFADDA332FFFCF777028C06EA7523B71BFCFBB917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9C37B98B3F4E5BDB76CC5E463FAFCFFECCB3128FFFDFD8BFED052CED17D8363E5FB90FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44067FF9BFD2E851DF31AE7F2FE67FF73C1F603FFEEA2D3A2F0F2EA06639B78FFFF29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "6F5C6BFC3AFFFFFFFFFFFFB6638FFFB137FDEE7BFFFF676D7F7DF7FF410923A6E7CB7CF5CFDF73FEB8EF57FFFFFFF7665FE89FFF7DFE13FFFFFFFFFFFFFB5CBFFF34FBFDFCDFFFFFF8FDEFDEF7FFE89BC9D3B73154DB197CDCA5FFB4F8FFFFFFFF9457FC0F4D2B6C8CFFFFFFFFFFFFF9BB5E0DC7DFD31CF3FFFF9BFEAFFDF9FF6214B47FE93B1F7357F60F8E6E5C27FFFFFF4DDAE6DFB7B6CD2F07FFFFFFFFFFA770929DBEE532567DFFFFFFFFFFFFFFFFFFFBEC0CFFFFFFE1FBEB110BD9A12E27FFFFFFFFEF57BFB7F74FC7CEBBFFFFFFFFDF85F7E147E3EF47FBFFFFFFFFFFFFFFFFFFCB57FEFFFFEC52B14BFFF577FBB51DFFFFFFFFEDF9D3E9B8CB2FC7F6";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "FFFFFFFFFF2757B3E52767BE57FFFFFFFFFFFFFFFFFF0DEBADFFFFAFEEED4F6ABFF7F95CB6FFFFFFFF45B02D73769ED73F4BFFFFFFFF8FC2A5F3DAFE79CF63FFFFFFFFFFFFFFFFFFC6ECF8FFFFEDB4FF9CFA4F76EDD1FBFFFFFFFFB7FADBF78A6D3670F7FFFFFFFFEF4494F5237EB7F7FBFFFFFFFFFFFFFFFFFF73D73FFFFF7EF77BF7FE77D7F64EF3FFFFFFFFAA930CFBF3E7AF9ACEFFFFFFFFFFAEFBADFAB3A9FDA7FFFFFFFFFFFFFFFFFFC1FBD5FFFFF6BFD77ACEEEFAF74FFFFFFFFFFF77F8268EFEFBBBE15DFFFFFFFF7E0793C29ADD6E5CB6FFFFFFFFFFFFFFFFFFAB2FF4FFFFD7EDFFC7F2EE3ED7FB96FFFFFFFFEFA93B131B6E208E6EFFFFFFFF542F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "5F3BB573D96FFDFFFFFFFFFFFFFFFFFFC3DDDFFFFF2ECA7DAD1FDDFF7955EBFFFFFFFFE05E3D385AFBFEB4F7FFFFFFFFCC3E9FB66D7A775FE3FFFFFFFFFFFFFFFFFFA9DEBB5EF7C25D7E4333FFFFFFFFFFFFFFFFFFD9E2A72BFFED567616FFFFFFFF7C196CFF383F6FB9F7FFFFFFFFFFFFFFFFFF46F95AEF7EE967A7BF43FFFFFFFFFFFFFFFFFFF1AFFDCF8E6D5DDB2CFFFFFFFFF8375F3BA7F76F9CD5FFFFFFFFFFFFFFFFFFC7444E6EBFC7BAEE4E12FFFFFFFFFFFFFFFFFFFD4559B727DEA75353FFFFFFFFCC3BAFEFFADAEEA6F200000000000000000071C5C4471FB4EBF7B58F000000000000000000BDE5B7DFE21E7FBC2FFFFFFFFF32FEB3BAA3F7B997";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "9AFFFFFFFFFFFFFFFFFFD40082E814D52554DA9AFFFFFFFFFFFFFFFFFFCC3BCF6B512B53B70AFFFFFFFFF0D9FE65DD244F7FA5FFFFFFFFFFFFFFFFFF6780B67F30498AFDFF3DFFFFFFFFFFFFFFFFFFFE47DA2AE7997F1742FFFFFFFFE9DEBC3D77CE7FEFBFFFFFFFFFFFFFFFFFFFB6EED989D79DA04874D7FFFFFFFFFFFFFFFFFFFDE1FD7771F86E9FD7FFFFFFFF622BF4E0FC164533910000000000000000004385F572285204E3C08800000000000000000000F3BBC4FF25945D27FFFFFFFF619BEFAB4F7F0FBF3DFFFFFFFFFFFFFFFFFFF1D7157C18D1F4FB5CFFFFFFFFFFFFFFFFFFFFAE3FF2717DEFFF6643FEFFFFFFC9FBB8CCA5893EA47FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "01008142BEF5EFB5FDE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5BDFFF2F9A320BDFB31FFB27FB7F7B02418B2D1006294F9F07EC0FDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F517F9FBDDF0FBFF0BDFF8817777B78934F31F3FFF779BED9D76BF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19F55EFEEF7FFF8FB98F741DDF782BF6B9F1FFF75EFFDF4FBAFBFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB395331FC15F7FFCFFBEF6FDE9D1AF83F9FD3EFEFFFFFDBCEFA5DF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F1D4FFFFFFF8DFFCB7EFDF3206E40F2EF6F77FFFFFADF36D";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "82BDBBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD97CDFFDDBF7F5BB49ED61FEEFAE04FFF7A6DA5F9D9DE0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A7F7EFFDFC6F59835017EE578FC243C848FBD681FFBFE31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB417CFFF565F625C3273C0E7B3F34BF7BDC4FFEFF6977F7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFB7F1FF9FE1EFF47F0ED413CE27E7FFDB74837FF7E7FCDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2CFDEFFFD835AEFE0057D924BDFE850D9FEC9FB19FD5C6DFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F85DDFF2B7DFBBE9F7F0495B0CC39F42ED5FF55FDDFF3AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75C3CFFEDB4FFF737AF7F98E110BEF99715EBACBFF73EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED21FDFCA5FDF6ECD5FFD0D9FA37F35ADAAE7D746F7C062FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA40BEFEFFEFDDB6A5B3CFF3B6D7DEEFDFFF187B3489FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C844973FF473F7D5CEDCFB3E82CA7BE75FFF3D44A7BFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAB1824DFFFFF3BA5E7B8B79BF03766FDEFFFAE94F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF87FAFFAE7BB299EF9FDC4E4D787BDFFFBF6FFBB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BE9BEFFFBDB5ACFDFCDF7D77EBEEFD8FF9C16EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBF4DFFF7CC7FFF67EC5B86FFEB64FFBFFEFA7CEBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB7EAB39FFEB02F9FFF99EF9B579A5577EFFF136DBD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .lut_mask = 64'h04340737C4F4C7F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "ADFAE8024A440ECF53DF7FB46DBFF753D6A7FFEA64ED1EB8DDF55FFFFFFFFFFFFFFFFFFFFF361ADCCB9805F7C19773DEBB4AEFE44DE7FE3F0B4134ADB0FBC6FBDDAEED74FFD9B3D77E7785A955FFFFFFFFFFFFFFFFFFFFFC997AA6FE666C1EBDE97667A372F92DE7F2ECEFCEE74BEFF65F2CBB7BF6CDFFFCFBFA5BFB7DECBCFFFFFFFFFFFFFFFFFFFF3C24E380EDA7EF9F35B7E84E7FAA66473FBE097DFF3AE472D7DAD061FDFAFFFFEEDC3953E1C51D3BFFFFFFFFFFFFFFFFFFFFFAC7B537B7E011B5FBEAB7FDBFF792E6ED5B271FA2F3DE465C7F3DC0377FEEFFDCE45EE6A7D89A9FFFFFFFFFFFFFFFFFFFFFA27B6E5DB77EB77F2EBDE7763BBB23CB6A7E79";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "0AF28DFFF715EFA66F6AB6BFFF75CA96D66FF8CB49FFFFFFFFFFFFFFFFFFFFDBF34BBBD33DEC6AFEA7CBFA72EE5EC35DEFD45ABF75EF21479F1F67AEDFBEFF6FDE5D78A4ECACB07FFFFFFFFFFFFFFFFFFF8FAF93DEE1E62DF7BF6B7CBB7FFFB9FA24694DCD4EF4545A89F7E1EEDDBDF9FFBB9B7F8DABE6BB653FFFFFFFFFFFFFFFFFA60ACF3178375CE8FFFFDFF7FF5DDBFF19547E4BA82BFA8212467296FFFFFFFFFFFFED553C5E9EECD57FFFFFFFFFFFFFFFFF368FA2AF797AEA1BFFFFBD67FF7FFEFF1B635C3FBBBBBFF3BF7589EFFFFFFFFFFFFF63F529FF99B2B8FDFFFFFFFFFFFFFFFF5CBFB6EE7A8DF4F3FFFFECFDFFF39BFFB69BA3DFFFF3DD7F6FE8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "FB8FFFFFFFFFFFFFF652CB6EFF0EF63AFFFFFFFFFFFFFFFFAE2F7D1AF5FFA3CBFFFF7BAFFFFFFEFF5167A36AF6C1F9B7DABD2552FFFFFFFFFFFF51C4C8B7FB97CF1FFFFFFFFFFFFFFFFFB93BEBF0FBB9C38DFFFFBEF7FF7DF5FFE5BA990B7BE1A7F991FF8233FFFFFFFFFFFF597AC8E694CFCEE3FFFFFFFFFFFFFFFFA1D3A4CCD693FBAFFFFF67DFFFF85FFFCAF7F67EE3EEF6FE6ADCE8C6FFFFFFFFFFFFA6656717F763DB27FFFFFFFFFFFFFFFF219DE43EFDE697ABFFFFDD7DFFB7B0FFD9FEBD7E3F37BBD7B477DF13FFFFFFFFFFFFE8A9A616DDE51DC7FFFFFFFFFFFFFFFF72638DF757DD5AD7FFFFF7BEFF82A2FF9D3F6BB5FFFFEDCE65F7FB9BFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "FFFFFEE6BE4557E3CA73FFFFFFFFFFFFFFBFAD0037D5DFF56F9DFFFFF4AA8B2E9FFF88EFFBFF6D4B745AE5DBDB466DDF5BFFFFFFF6FB8ECFDB2D5765F6FFFFFFFFFFFF7D539A99B7FFBED77FFFFFF7F6C99F27FFEBFCF916FF1ABFBD53F7A8B3F3E9ECFFFFFF7EE63B5FFAF981B21DFFFFFFFFFFFFFF8F17860717F79A0FFFFF73EC79F6FFFFD7DF9523712A16C736FA34EB7E96EFFFFFFFFE1D76AFF7F4F4C93EFFFFFFFFFFFFD73F96EF2F6D6BDF3FFFFF9A4BD7F675FF0FF8F15A0015A37C2BFDB8F6D991DDFFFFFFB5F58F1F7F5FF7A82DFFFFFFFFFFFF145F707F9ACD83B77BFFFFEDF4F5FE97FFD5A75B6F9F43739EC0FB23EBFFBDE7FFFFFFFF1559FF";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFF2FFAF5E4FFFAFE9D2B6FFFFFFFFFFFFFFDBED9F2D1BFFFB9E5EA755E861D0EF7B74FFFFFFFFFFFFFFFFFFFFEF4FD300EB52837FF8787FFF8D9CDFF9FFFFFFFFFFFFFF95CFF79BFAFFFB8E7E75E7A39F41EEFC1FFFFFFFFFFFFFFFFFFFFFF36F3B7CBBBD77B1BF67CFFFB2EF7EF9FFFFFFFFFFFFFFEF96D5E7B7FFE4B3F7FD7E8FFF1EE730FDFFFFFFFFFFFFFFFFFFFF2C0BCFFC1474DE5FED493BFFA665DF4FFFFFFFFFFFFFFFD97DFFF6C3FFF5BAFE96760B4A5FC2E69BFFFFFFFFFFFFFFFFFFFFFF87D767DA338A6AFE5EF06EEFBDFFBF6F5BFFFE69FFFFFFDBFFD2BEF5E36535FF39ACA3FFF253FFFFFFFFFFFFFFFFFFFFFFFFC7EB66EE67CDDF772F67";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "BBB5DEFF7DF7BFFF2DEFFF6FFAC5FF2DCBEFD7E837EC2FA3F775CEE2FFFFFFFFFFFFFFFFFFFFFFFF48757619B8FE6BCA9FFDF61FF3FFD9FF44FFB7CBFFF25FFEFFF1AE93FE7F99F67927D7EE3ACAFFFFFFFFFFFFFFFFFFFFFFFFF96BFE6DF40BA75FFBCBDB3FCFFF207B6FFFFFEAFFBBBBBEFFF36FDC5FFA7CAF1D37FF7FCCB7FFFFFFFFFFFFFFFFFFFFFFFFF36AFFF7EF54D23F5E7B625677FFFC8F5FFF0DFCFF6F999FFFF2DF13D3AFFD7A7E6BF9FBC981FFFFFFFFFFFFFFFFFFFFFFFFB0799FBBFF12A639B7F7BC1F5BFFDED377FF8B71FFFBF969FFCF6E3F7F5F9EC8A9BB8FBF8F96FFFFFFFFFFFFFFFFFFFFFFFF68BF9F2ABFB8210E3EEFFBAC8EFFFAA6";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "BFFFE715FF78C8EEFF6EEABFFDBDB2300E77FAED835FFFFFFFFFFFFFFFFFFFFFFFFF59E29FDDFA756C41DFFB7FAE6FFFF9B7B9FF7E0AFFD7F17EFF7F723DEFF7EBBF4C5BFEFE4F2FFFFFFFFFFFFFFFFFFFFFFFFF9E6E1A17FE13EBE81C7FFFD30C1EF25F6BFDD93CDFAABFFFFFF463FFEAE91DBFF537F7D2B33FFFFFFFFFFFFFFFFFFFFFFFFF7CB57EEEF639E32F1B09FFF5D379B8E065676CF775556C5DF7C9AAFFDFF19BB26DD9CFEC3F03FFFFFFFFFFFFFFFFFFFFFFFFED9A5BBAAFB3DE6D85F2FFE7B4DAE9FBFFFBEBDF5FDDFD9B8FDDF5FFEFF2F873E493FFCE6BBDFFFFFFFFFFFFFFFFFFFFFFFF34B90AEFB4AE3F6FE2F5FFF6C77DFD57EFBE42FDCFBE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "1F78EB7FD4FF7FC39A933117DAE13F17FFFFFFFFFFFFFFFFFFFFFFFFAFDF63F7792D8DBDFCDAFF4F64A58AAE97E9FF93BFD4EFB53EFF69FFBD57ECD2B297A589D61BFFFFFFFFFFFFFFFFFFFFFFFFDF1A9093F7C6EC6B2A17FFD797FB674FDFF28FF4FF72CEB53D5DE1FFEB1CB863FDD7FD43AE6FFFFFFFFFFFFFFFFFFFFFFFFF5731303BF10B39D0BE09FFA4FFF6CD7EDD3D2FE636961F57EFF794FFF0F2379B7CF7DE1AAC5FFFFFFFFFFFFFFFFFFFFFFFFFBD8EAA3739B7DED04DA0FFF9BBFF7BF76B757C337BC91FEBABFEF2FFCBE29C6B5D57ED0D4B5FFFFFFFFFFFFFFFFFFFFFFFFFFF05CB95F0BF6ACF9EE8BDEFFFFFFF3D57DD4E5907EDAC7CFFFF9C7D";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFC710DFFFFFFD7EF7EC04C67C7F636E7FFDCFFB38F20B4BBC97FFFFFFFF237CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCBC1FFFFFFFFEF76E48141FF8715E6FFF6DFF7B1640587BFEDDFFFFFFD037C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BC3B4139F69FDF7EFFFDC10173BCBEFFFF79FFF0041695FFF7A5FFD5E146B5997BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBE679E21EEE7AE3BFFFFAD02416CECFFFFFB7FF2A6095EDFFEF9D4B5ABE95FA7B6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DF71EFD9FF55FEFDEFFBFFD720C1CFEFFFFD8C6722B1789FFBDFA7FDBD0FF14D5F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE82DA6";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "B37DB76FAFFFFEFF2899E76DFFFFBF59245B9EF7FFF5DDFF7BB2EBCA9CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF2E5EE4E3EA3CECFFB96F49E7ADE7FFFF75D79E59F6BEFF79F6B5FF86FE71DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F4D7BA6EC7BFBC37FFFBFFDB37E8BEDFFFFF765728AD9F7FFD3C27E7610F7C34DF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF3951BEEE2F3900D3FFEF6BFBBD5DF6FFFF56E99FED2FBEFFF042E5EEB6DCC9DFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6397C4FFDF2100FBCFFFBEB82ECCE87FFFFFFF2ED63F4CDFF390A53905DEF5F1E29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7481A53FFF81505F39FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFC5BD9FD3FFFFEDF12695FFFFFF6FFC6001FFFC0DF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D09223DFFFDD9EFD6FFFFFFF8DB5FC503FF5235FF0EFFFFFFBBB2C361FFE86105FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6D90B97DFF37FF9B9FFFFFFFF2CAFFDAFFFFFF84DD19FFFFFF726F53CFFFE10CD179FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F33FBBFFD87EE38DFFFFFFFD1CBFCFC000ECF5EA32FFFFFFFCFAFD4BFF778589EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7574FF7BF9849FFFFFFFF607FDAEFFFF7BAA8AFBFFFFFFE9D80DB7FFB2E4B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7F84D7FFAB816914FFFFFFB206A70F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "7FC0D26F45FFFFFFFFF5201A0FFF7A22FD67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97CA424FFF770BFF2FFFFFFFFF500AB538C0775E0A7FFFFFFFF87AEDBFFF9117EF5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CE7AF46FFDECFB61FFFFFFF84884420008002AAA58AFFFFFF71B471FBFF4C377FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61FBBD826FD97EDFE3FEFA26056B102C0477FEEBFF3EFB71039EDFC2F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4D77F7820C11F7C704957E7876407AFE3697A87006FE4C2EDFFAD1536FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F13EFB32C8C42004030B82BFF5FB9F446B2C2";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "FF4C5FFFFFBEC74CFFFFEEA5D7BE7A7FB9BC7F7F6B8623FFFFD289D9BDBD6EB4FF97CDFFFF7DF8FF1DEC6B5ABBEF6EA5DA8FFF4F5FFFFFB9EB8FFFFFBECA555DFDE1F76AC7FFF5939EFFFFFBECCEBEFDABAAFF5F43FFFFE14EFFDF27E1FC53F3F726DDBEFFF63EFFFFF7D6FFFFFFBB1D7F47EFDCEB2D3FFF8B06FCFFFFC4DFC374BFFDD6FF04FFFFFF71EFFFDB68B77EEAFCF369534FFFFF4DFFFFFCF25BFFFFEF0C8D2F7CF7DDB19AFF4F739FFFFFC593FD7DF4BBB4FF9CF6FFFFC7B8FF97DFEB77938C95DC3DB7FF6656FFFF7673DBFFFFFC3C57DFDC9B7ECFEDFFD45EFEFFFFA59D99B47BDFFEFF3F8FFFFFF4FEFFDEBED7FFAEF4A46F857FFFFFB7FFFFFD";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "BDF7FFFF7A7CAD7CE7EBEF7CDFFFDA11AFFFFFEF1DD7DF74D371FFEF85FFFFE57DBDD32B5BD6C5CCA9C9DECDFFFFF7DEFFBEEEFFFFFE45FFEF75FFF647D7FFEFD33FFFFFB747A1EF3B1D725D77B997FFFFD0FBF7CDF5493DCBFE98FA34BDFFFF78B770F77FFFFFBFCAFF2FB9FF2D74FFFFFE703FFFFFFF1EFFAD8FFFB7F1EFFDBFFFFF72DF37FAFCCBF71D7AD7C6FB77FFFFF83BCFAFFFFFFF79EFFFDE7BFFEDEBF5FFF73B7FFFFFEFFF57EF7FCFA574953E38FFFFE052FDB6776F4EF9C35D23AE3FFFFFBE16F9FBBAFFFFDF80FF4F78FF5E5FFCFFBDE5FFFFFFEEBCEC952EDFF35BF95D5FFFFFFAFB7FC53C3EFA3F73BE787DB5FFFF9B3FFE326FFFFF8DBDFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "EC57FFFD675DFF6E43FFFFFF97BC49EFAE8BBE705E6F5DFFFFFCFC73FE79DF23EC8DF7775BD7FFFFFF3877A7ABFFFF66EBFFB5FBFFB4CFF6FF5DABFFFFFFDA16B7E0BC15FB4F3FF60FFFFFFDB7F7BDC9D5FD2DEABD2D3E87FFFF5E5E717DF7FFFFFF75FF73FBFF67DFDFFFEE1EFFFFFF3E9E63DF1B9E69CBFFDA1CFFFFEC2B9EFD2BD66CF9DD1ACFA5FFFFFF6F2B487BDEFFFF32D3FFEDB5FF9BB75FFFF4BDFFFFFFDF37EAB4505A3ABA78FF1DFFFFBC9B5FA35E637FEFCB89BD9BEBFFFFF56BFDF5FFFFED73FFFFFDB9D1E2FFFF7BFBEBFFFFFFFEE90BDD7CEEBE37DAFC5DFFFF7F2759AF73BC7FFFB9ADD7F69DFFFF697679AEFFFF77B9FFFFE8B94CDFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "B9B0A6FFFFFF6DA0063ACFF0ED6EF8D517FFFFFB0E5FF5E8C28CDD73475FB8ECFFFFF8F0B7FFFFFFC776FFFF5B799E6BFFFFFDF8FBFFFFFFDE7EBE5D780341B1DD786FFFFF7DB3EE7FEDBDD40BFEBBC9CF2FFFFF1FA9EFCFFFFFDAC1FFFFACDD3ED3FFFF5F87F7FFFFFFAFC536FA7FFEEB97793F1FFFFF5F3DDFADF86F9807E1FEAFF75FFFFFD1BDBFBAFFFFBF97FFFF7DF7DF34FFFFBFDE6FFFFFFFEBFAFDA1AE3FFFF9CAFE5BFFFFFD9DF3BFE7FDFED4E31BEDD7CDFFFF1D7ED59FFFFF261FFFFFE7BCC92AFFFFFF5BFBFFFFFF7DEFD7064DF97F6F9BF0FFFFFF6F5FF7FCFAC7BCE3B1BEFD51BCFFFFE9F6B8B7FFFFDFB7FFFFFFB7EB8FFFFFACBEF5FFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .lut_mask = 64'h0035F0350F35FF35;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "FFFFFFFFDDFBDBF6F9C6902769FFFFFFFFFFFFFFFFFFFFECFAFE279FEB1BD367F7FFFFFF43BCF936CAB39E6F77FFFFFFFFFFFFFFFFFFFEDFF996B6CF328277FFFFFFFFFFFFFFFFFFFFAB7B29AEE6B5DFC76ABFFFFFFF4EEFDBBFA5BA5D4FBEFFFFFFFFFFFFFFFFFFFEB9C0FFFB8FEC6DFDFFFFFFFFFFFFFFFFFFFF2AFA35C598E7F7EFF17FFFFFFFFADE5BFF2FF5F7B23CFFFFFFFFFFFFFFFFFF6AC7777DE79B3FEC69FFFFFFFFFFFFFFFFFFFFDA7FB6CFFEFFAEB610EEFFFFFF8F5B7F7F7FD4AE6C6BFFFFFFFFFFFFFFFFFFFBFDC1DF66B2FFB557FFFFFFFFFFFFFFFFFFFFCFF95EEBD775FBFF8A16FFFFFE06F5FDFF7F4073BBEBFFFFFFFFFFFFFFFFFF9145";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "F477B1E332B11FFFFFFFFFFFFFFFFFFFFF675DFD26E0EE75EA7E7CFFFFFE3FBFFAC0AA746F7CBDFFFFFFFFFFFFFFFFFFEF6C6F6EFF3ED9D52BFFFFFFFFFFFFFFFFFFFFFDFD7B7B5DFCAAFCB0DFFFFF7F1DF976937D65F687F3FFFFB5FFFFFFFFFFFFBF7E1B6F28B3F135EBFFFFFFFFFFFFFFFFFFFFFFFCCC78DBE6E7ADD45BFFFFB205CFBFFEDEFF95DD4EFFFFFAFFFFFFFFFFFFDDDE4D9EDD69FC77F7FFFFFFFFFFFFFFFFFFFFFF5EE37A779DFBD79FDDFFFFAC7B9A2FE79BFF2CDFFBFFFF6FFFFFFFFFFFFFF7FA4A9D6C78A9A23DFFFFFFFFFFFFFFFFFFFFFF6FA9DF0B2435F2FE37FFFF5EB999C667E63D1D3B9FFFFFCFFFFFFFFFFFFF775C4E845E7E98DB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFF23AFA434C73E5E507FFFFF7E7F676F2AD767FDDC72FFFFEFFFFFFFFFFFFFFE71CFE842F7F9FB13FFFFFFFFFFFFFFFFFFFFFF3C9DB9F5F1BAFF7C2BFFFF983FDFEDAE3EAD3D5E6EFFFF3EFFFFFFFFFFFF6C14FCDD36EAE04EEDFFFFFFFFFFFFFFFFFFFFFF7DCFC55CDF69EE2F9FFFFFEDB73BE6F39FBFB6466DFFFFF6FFFFFFFFFFFFDA5B5E1B8FB5F1EB7EFFFFFFFFFFFFFFFFFFFFFFB77BBAFCF9ADFAE797FFFFBCF67F6FF6FFC2FE9EFFFFFF7FFFFFFFFFFFFFA0B4F77F1FDD89D7F7FFFFFFFFFFFFFFFFFFFFFF15BF9FEDFB9DD7340BFFFFD87ABF5B5DDF4BF3FEE77F5DB1EEFBFFFFFFFFBB88EB95AD30497FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "FFFF777DFD57AA3FBEDBC9C9FFAA37FFFF2877ED99D8F7BD9ECCBEFCBFD1DB77FFFFFFFF4DFF3765B7A7D26DFFFFFFFFFFFFFFFF26CCCE2737DBFBA8CFD9FF759EFFFFF02CD81BBDEBDD7FBC342D9AE57EECFFFFFFFFBFBBBA3C4AE36CB7FFFFFFFFFFFFFFFF9C5DF580D93FBAE9BF95FFFFCFFFFFB06A27D7B6FABC32BDBE71EB461B5FFFFFFFFFFE763BE0D7EB31D5FFFFFFFFFFFFFFFFF9F4F273A86A37366F2DFF9F8FFFFFBBFD3E3BBFC5CF9F34BDBDAA46C5FBFFFFFFFFE3FD0FB83ECF2DFEFFFFFFFFFFFFFFFFF1A7EBDB3EAC7EF7D967FFFF8BFFFFEFF377ED5BFF7BF55CFE7F1ABFEBDFFFFFFFFFEF5DFF9B16B7E99FFFFFFFFFFFFFFFFF7F71CF8F";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "999AFEDEBDB72C4FF83AE6FD5FFBFE91E7CAC1FF9EDCAD6C7D63B0FD423FBDC4781F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF5CBFBB69B13F7B366FB24C240DFFCDBE61729FFB784BA84761CD3A54EFFF3FFB1176AFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BEB8506BBB5F7F8E4BFCDD76FDD76FCA8135DBDFFF907C55FFA9EABEEB6EBB64DE16BBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD0A975179EAD4965F6DDF73D11DA5C63801CF1448BFF3EAB7394A3F5359EA40B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE01520E212EC9610FFD0D2BBBC13BA055F10801CDB9247CFF8095BECC9F426747FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB8296F68F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "5FF59F73B7A6B55C1076FBC36E1115FE1FBF0EBC7CFDF3DF685878FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F813B6E170EC07A4FB76EE7FC9BF03DE7DD53D5A070BCD740F7BCF7C410DFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B8C02657617D044F64BCCB877571889C6A37FAFF9861E678766DDEB63886FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FE8844F60287E07ABE9EF91F78EEC3863F7B6FF9E98AEE1EF951DF8080DF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6EFDE925C8743B35361CC5538EDE97BBEA44CFE75CEBCBFE69D877E70185B6F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAEDD7DD0FFA36913BD570";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "8DD4C0FD64EB3DBCC0A1DBAFB9B53DFB1B03A76D77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F0FE8F73DDECDE18C6BFA16A74FFD82ABFE4F5CC7516744FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD21C0DB66E1FA5BBB9C61EFDBFCDCFFC338F3DFC3ED9F1E90E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F0BF1FBE72A7178E56F3DF9B7735FFF44437FB2367960F03FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE63EB8FBF824D5FFF7727355804AFFFF33D06B414A9606F4B76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDC4FF03402BA7FDC617B3A62003";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "06FFF83F0DA942771DFB0CE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD71119C34EFFC67CBDBE3989C68DCFFDC973A857F875F8CC1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57363FEBF1F7657EA2F14FAD67DBBDFFF45FEB195DF5DEC0306FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C176A7ECD62260FEEDC0BF93A4D2DFFF8FDC82CA7919BD85CBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD83F47FFF9F462132E7A0BECC98CD077DABA90BF0BC0D171FB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF35FF9F2D4B9871375A52F16CF914DDF7B087CF";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "177DF6A7FFFFA5FF3DF4F7FFE4DADB7EDFF7FF9E7F67E6FBAC9F52FF4BFFFFFFF9FEFFFFFFFFFFFFFFFF8FFFFFFFFFF85EE28FFBADDCFFFFBFAFEF91EFC5FF728EAFEBBFFFF9ED18C9B4E6C4D7D71DFFFFFFB7CEFFFFFFFFFFFFFFFFF92BFFFFFF5EB7F53FEFB3EFFFFFFA631E61779157EF2B1647FBFFD3F3BDDE4DA46B80B83FFFFFFFF277FFFFFFFFFFFFFFFF6AFFFFFFFFB83C62DCB6BF1CFFFF6B9C3FAB7FE28FEF719DB7F3FFA0BB3F8567427DFE9CDFFFFFFFEEFEFFFFFFFFFFFFFFFFBBBFFFFFFFDE3FDF97FF1F8FFFFFFEB24F7A77A45E5AB3FFDFCDFFB3FDE36C7F5535AFB43EFFFFFF7571FFFFFFFFFFFFFFFFFFFFFFFFFFFC8AD3D2DE5F3DFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "FFBFB6217FCF5D15686FB8B5FFB219E740F5D7AD928D1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8A7E6C9E3C27FFFFFFEFEB997FC4C7E4E9FFFFF4FF2F97AE8F78FFD8BA285DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF3A9FD687DFFFFFF30FFC8FFFF3BFBE6BDFA5FFFA787DB8072FDE96EECEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58EED3F4FB3AFFFFFFF9D7E7FF65D7F7C53DF4DFFFCFBF4DD887F97997BD69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0772955FAAAEFFFFFFFFFD47FFD96F8C9BFB6ACEFF9B5EFD99E64DCFBFF9BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE3656CFC5CFFFFFFA09FE2FF53";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "B172F5FB9A5FFF755D1F47376DEAABB1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE69AFEFAE56FFFFFF8FF367FFF8717727FFFE7FFFCDBBDFD215A779C5B05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFA4F3ECC49FFFFFFA63FDDFFCCDE7D6C7EBCD7FF7F23E27FA223E2EFB22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEFFFEFFEDDFD26DF766CAFFFFFF5A47B8FCEB65769FFFFFB75E67CD1E389FFFE90F3297FFFE7FFFFFFFFFFFFFFFFFFFFFFF5BFF7DFFFE8F622D7FF57EFFFFFFDF2B07FCC2C55BBBFFFF2EFBB6FF5FB38F3EEBAEB8E9FF7FF1B1FFFFFFFFFFFFFFFFFFFFA86EDEFF9F7DBEEEF6BCF2FFFFFFF7BE5BFE7A3C3D5FFFFF4F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "DFAFF7BEED9BDF522FFDFBFFFE5FEFFFFFFFFFFFFFFFFFFFFFF776BFFFF41ED8977F222DFFFFFFE9D91EFFCDAAA7FAFFFFFA7E7FDF7BA2EE7BFA371875FFE7BFB5FFFFFFFFFFFFFFFFFFFF94F4FFFFFF8DFB654C0F6FFFFFFFF8DA3AFF77FB5E77FFFFCFBF97F40D67178F3BC7FB5FFFFEDDCFFFFFFFFFFFFFFFFFFFFFDE53FBFFDB3FBEEDBCFFDBFFFFFF6ED60FFF8B9FEFFFFFFFCB3E4FAEFECFC759F96E325FFFBFE637FFFFFFFFFFFFFFFFFFFF6F097FFF66DA9DEFF2FAE7FFFFFFBC1AFDFFF7FEFBBDFFFFCDF8597DEF8AFFA17BA7E67BFF6BB067FFFFFFFFFFFFFFFFFFFFF4023DFFFA3FF3CDFFA6FBFFFFFFFE6F7FFFF9FDD9DFFFFFEFACD6E1377F7E";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF76DBE3A6FFD805FFE5FF9FC9EF7F7DC645FFF9DFD2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE273FBC41F4F6A604B784BB7EB60E87AB376FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2D4621D51B7DD81E6F987F7EDCFFA16A176FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2E66896ACFFDA48E1FE20AD939BFEBEF166FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2E369ABE91F71AF790EB6B7BE1597E2ABC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFE2964875D25860D97CB6D78C947FDE861BD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2F0F807BBE20B6DFBFF75CC833DE09C70D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2BD8C06DBA4B75BFDDDEDDC7BF5E192A483FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2E206C165B6B7DCF57B59EE5FF943B34C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB77825F8A3BA47EBCC95F6A57C40158265E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "15F3C2EF944DEEDD77FBFAF9F3299888B7B6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6672A9DE9852F165D1DAFDB7886966D55063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF11E47FB440164ED8A2581DC21A9DE146FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51EEC5D32ED3E2042308C13536B88752B953FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE3F044F5FF9F595ECE35A2FB3B5EF2D9F09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4B4BCA9050A1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "AF6F37FFB5FF72A2EF880096FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDE7DBCDC354FB60FD54681B1084BBCB42FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BB14FDCA860747BB122E1BCC0F2D85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCED1919F6C1447679CFE93C2D76FE86FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC44D5F7B8374263C83B834D6B57E45DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85D321FAD53BE9BFDD69";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout )))) 
// ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~0_combout  = ( \pisa|vga|draw_board_inst|always0~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  ) ) # ( \pisa|vga|draw_board_inst|always0~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  ) ) # ( 
// !\pisa|vga|draw_board_inst|always0~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  & ( (!\pisa|vga|draw_board_inst|always0~1_combout ) # ((\pisa|vga|draw_board_inst|LessThan1~0_combout  & 
// ((\pisa|vga|draw_board_inst|LessThan1~1_combout ) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~0 .lut_mask = 64'hFF15FFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N34
dffeas \pisa|vga|draw_board_inst|red[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 .lut_mask = 64'h0000C0000000C000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "36FB5F6DBFFFFEBA3D7C6F77FFDEF177A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFB42C73FFF9EB5F86BD06DFFFFFFFFFDC05EE5F23EFFE2BB60F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF61B9F3FEEE94F23B4377EFFFFFFFFFEFC76D65C9AE6DB0D9CEFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD2C979E3FFF06D25BD75DBFFFFFFFFFFFFF82FD2569EFAD6F6C95EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF37E7EFDDF43D5E62BBEEFFFFFFFFFFFF7F40DE898CF7D377E0BF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD40ECDDD5F0AE1A65FEB7FBFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "FFFFB9EFC1AAEB27EFDF14063AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEC337F67D8FD0BF42F9DEBFFFFFFFFFFFEEFEF01F17FDDF27CFF2DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E8ED78FCDB59F721DFB7BFFFFFFFFFFFFFFFFBF86E1FF49FD53607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5F1DF127DF8D23FFBDAFBFFFFFFFFFFFFD76FFEABCFFF87CF9DC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F41B9DDE6D70BE4FFFFFFFFFFFFFFFFFFFFFFFFFFE2CFEB322EC5E4FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF46CFC867F69F8FDFFFFFFFFFFFFFFFFFFFFFFFFAE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "9F255CE0D7EB865BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE91FCCB0FCDA583FFFFFFFFFFFFFFFFFFFFFFFFFF7FE1F0BF8FFBCE16DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB07BA27E93E9487CBFFFFFFFFFFFFFFFFFFFFFFFFF6B87E9B8F88DFC17DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF04C6F4F7D27A377FFFFFFFFFFFFFFFFFFFFFFFFFFFFC17BBD62F41F05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FE90F9B39537EF8FFFFFFFFFFFFFFFFFFFFFFFFFBE94DEFC2E742E88FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF713F0EEDCAD7E3F5BEFFFFFFFFFFFFFFFFFFFFFFFFDF6FB5EB5EE892";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "B366FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC47C5FDAFB7D4EFDEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFED9A23AF415FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26F05237F46C4DFFFFFFAFFFFFCBD93FFFFFFFFFFFFFFFCE5F3F8A7C4F69FDEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76650B556D9FFEF47EFFFFFFBFDC722AFE7FFFFFFFFFFFFFFF7C37B512AC5BE13FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD8E2F9AECB359FBFFFFFFF4E9ADBF55CFFFFFFFFFFFFFFFFF0F44B5D5FBFCABDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6B203F27BADC8ED32CFFFFFFBE5FFBCEAFBFFFFFFFFFFFFFFFF87270F68CDD7F456FFFFF";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "BFF7CE3FFF6FBB2A7E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDCEFBE6E9FFB3B7F7FF6DCD51D2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8DCE95B7F9B69FEFBFFE7FEDF97C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F7DABBCE9D577AB8C79DFFF54BA2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFB66F87F579D86EEFBDB23FB7D5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE833DEE9B9DDF39345C637";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "C067A9C713FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF795775007C7FCA62F551974D9BFD6795FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2DDCC97CE1FAD6F5253AF9EECAEEB86FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DFDEB3EC7DFFBFE2D11A7B6FC77CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8776EAA3FE68EF3EF633AF3CF5F9FAB2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4E697DF5F751D655E703BF75E7F4FE3037";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF791DBE5EF39B25E1E5853F96F8F67F77F0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0B79D577EE5EDABCCFFF5FADFBBAFBE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F1EE17EB76E5CAD6739EFC68A37376FAF75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCE7F4EDF1ADEEFCDFD67F9E83B3FFA5F32FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA6687F7F3AEFB9FFEBBBF47BA6776B95F07FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0BDAEFFF9BD73EFFC07E6C4CEFDFBDFB897FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE33FA9DDB0EEF477BDDBFBBF7DBFFFFC7C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE16B4FFFF63FC7FFBFEFFFE1FC3BFFFF3F0BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EC3F4BEFFF09D2FFEFE79FFDC1EA5FFFF7EB2CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD05F6EBFFEF957DFE79DFFF6E5A7BFFFF877057FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFD6C4FD6C5F62FAF2D7FFFFFFB954FDFBBFF7FFFFFFFFFFFFFFB5F8D4177E533B03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAAD9F2864B1BB9DAFFFFFF5EFBDFBBEFF7FFFFFFFFFFFFFFF9B9FBB57BE0C790F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8B7F7B6769EE6E77FFFFFFE56DEFEFBFBFFFFFFFFFFFFFFFFBF77F916EAA6F64BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0D85EF4AF1B4BFEAFFFFFFB7DAAFFBFDFDFFFFFFFFFFFFFFFD696FCD7BE4B1FC59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC1736B1BDF3E3FF77BF7FFBFFDDFFFFDBB7FFEFF1B6BEDBFFFFFF97E852D8DEAC0DEFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "FFFFFFFFFFFFFFFBE14A1C4577EFE1FF9FFFB4FD6FF67FBFFF7BEFBFEEFFFF76FFFFFF74BAC5DEEEF4AFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF01FADE7946FBE7FF7CFFFFEFFBFFE6AFFDA7EDF3BFFEE4FDFFFFFFF0C4EDFB994D814BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9572BFFA2E6B1AFFBFFF9EFFEFB7FFE7FF4F3BEFFBFFBF5AFFFFFFD8FF07B7FA6FF14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF278F416E5E7F3FFF7EFFCB3EDEDFBDF3B75FFFBF97CCFBEDFFFFFFEC7B7E0E1AB3FA77FFFFFFFFFFFFFFFFFFFFFFFFFFFFBD3B27D41F5DCB67FF4FBD7BFAB95E7FDBFCAE7EF7FD7D92F5FFFFFFF9BBDFDD7691CADBFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "FFD27F1B7FF8B9F1DFFFCDF3BE96BF9F6DBFBA3B033CA5330DDFFFFFFF668FCD6DB9D8369DFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5792FEAAF12B1EDFF51F73D0A181BCCE2918A38CB5CF26169FFFFFFFD4BE77BB3864F17FFFFFFFFFFFFFFFFFFFFFFFFFFFFCB5EA77B25EC6DFFFFECFAEFBFD61C3089DDB8FE5AEF9FFCFFFFFFFFFFC7D2DCA63A45E17BFFFFFFFFFFFFFFFFFFFFFFFFDB8795695CF7D3CFFFFFFB5FF8DD8D773E9F5BFDB4B4FCFFFFFFFFFFFFFF33BFB0424FD66DEFFFFFFFFFFFFFFFFFFFFFFFFF7607B8B7DFEC5E1BFFFFBEAF7B3964F6CE5BF770FE9E7A7FFCFFFFFFFFFFE8FD6BBDE3FF6835FFFFFFFFFFFFFFFFFFFFFFFFD0537358D6F7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "3855FFFFFB7DF5DEF2FFFBB7DDFFFF59FD9FFDFFFFFFFFFFDF72C6FFBEB0DAF9FFFFFFFFFFFFFFFFFFFFFFFFE8A662CDB2B23C3FFFFFFFFFFFFECDFB7EB54EDEE757FFE67BFFFFFFFFFFBF7EBE87FCD3FE57FFFFFFFFFFFFFFFFFFFFFFFFB4F9C156FDEFFD65FFFF6FFFFBFDDF4FF57DBCE7FAAF7DFFDDFFFFFFFFFFF9BFC9F10B49FF07FFFFFFFFFFFFFFFFFFFFFFFF8DD1760CDEF8F9FDFFFFFD3BF77AFB7DFEAFB7DFDBD3BFDF78FFFFFFFFFF77AD59F5BEF46C63FFFFFFFFFFFFFFFFFFFFFFFFD37F57FCFAD971EFFFFFFFF7EFDDEFDFFBFFFEEF7EECF5ADFFFFFFFFFFFFFFDFBD1BFCB83780FFFFFFFFFFFFFFFFFFFFFFFD36FDB7BD5F46627BBFF7FFFF";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B15F9D5FFEDCEFEF3FC7EFF4EF5DAFFFFAF9CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5B42BFFFFFEB75BFFF7FFFFB63FDFFFFF7DE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBADB4BDBFFBDFAFFCDFB6BFFFF9D77FFFFDEEC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7865CFFDFFBEFAA7FDFBFAFFFEADB7FFFFFDB68BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2FBD7FFFFFBAFE36DEDF5FF50FFEFFFFFBBB39EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFF5F88F9DBFFFFDFEFEA0FDABBB878B7FFFFFFB67BA7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBC74F7FFFFFFBFFBFF30D30DDB67EDFFFFFF96DC3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB58B9EAEFFFFFFDEDFFFC88716DF3FFFFFFFD699F6EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA858D7DFFFF9FF676FC7FED3BE7B57DFFFFEE8F60FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF406F3EFFFFF9EECFBF9E577C45D8FC7FFFFFFEBB00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "FFFFFFFFFFFFCD2C8BFAFFFFB77C363756F0A3EAF0EDFFFFDB74B73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA33BFBDFFFFF7AFFEE7CBEDE1FFF0D7FFFF7FBA8507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FEF7EFFFFED1DD99F3EF67A6DFCBFFFFFFB515A83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA8E7FFFFF3FDEA6BDB381FFB357F5E15FDB7FF78A2EFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD8DEFBFFFF7FEA3F2797C7FEB4F25EFE9FB4DFFBDC8345EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "A2F34FFFFFB5B2B5A7C3FBEF45F1F8E2DFFBFFB67E50ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE4F74B7FF7B7B8FDE2DAB9E7BE8F68F6E7F7EFFFF383C33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4145DEBFFB7DCF7507F1B7BFEDCEFC97C4EDFFF7C9F3E1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27EBF3EFFFB81FB27E09DEDEF6D178A4F52C7FFF7E77D06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64E967DFFF9F3757BD16BE67BABFD1FA237BFDFF7D35EFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93A5CAEFFF655D";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout )))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N20
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBFDFBFEFE7FCDFFFDFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EF5FE37F97FDFDFFDFF9FB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DEDFFDEFED7EB86FCDFB5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FEE7B2846FFFFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "FFFFFFFFFFFFFFFFFFBBBCEDBFE001A00B56BFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEED3E2FB504405192F5981ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF781001C83B4D7D40BEA100BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4484006846FEDB00800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E8077080AFEE7F7B44077C29DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "FFFFD7A279B915F7AC1F97CE3AEF08FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B0F7EE2D7F798A72FCD3F6A65BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC3DFE59DBDFBAED8DE9FFFFD117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD83E7BFEB62A6BFEF677AC3ECE24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4DFE8DBE4EF1FDFF4964F97F717FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1ECE63F";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .lut_mask = 64'h0145236789CDABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N8
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "BB7F4B8001000A95FFDA17D76DE5FEDB9FFDFFA64F09AD713DE4FBFFFFFFFFFFFFFFFFFFFFBB199C7FF872B7C5D7DFAD7BB7DFAC9A795EF3BF7809BBFEEFDAFBF7BBF7EFFFDDC7A5F313CFC13FFFFFFFFFFFFFFFFFFFFFEC0D385DB09EEB9BABF97DEEF373F0EF7EFA77AF72F58CE7ED7E96B6F687D1FF09FFDB457EAC74BFFFFFFFFFFFFFFFFFFFFF6D7CD0C1BDF544BEBC31FE6DDFBFC09FD9FD4D7DE5F2B4797FFA8763FD747FFF6CEB93FFB3AFFB49FFFFFFFFFFFFFFFFFFFFD06685D7BEFD7F33D515B7EE6EEDD386BD5F264FA5375DC87EBFD5A67F769FFF97D4AF17BFDAAA06FFFFFFFFFFFFFFFFFFFFA0594BEFBCDD9EEF7CB86CFE7BFA5D5A69FDB4";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "1FBA34B2E2A5F5ACBF9EEFB7FFFFFACD9F7A735FC9FFFFFFFFFFFFFFFFFFFFC5B2F3BFB7FB7C6ABEFEEBFC57FC764A7DB6FA6FDBF7CFF4213DFEB5E6F7FFFFB79C6DBDA789BFE9FFFFFFFFFFFFFFFFFFFF8D6DBFD2EF5D7CBDBFFD47B7DFFEF3F0FDFDFFA6C3A1FF5B18FADFAB6BFCFFFFFAB6BA0D6DE4FF74FFFFFFFFFFFFFFFFFFFF027B3A4E9D7FFCFFFF76FFFFFDCFFFD91DDE0EAFDAFB1E3B85DBBBFFFFFFFFFFFFDD1FB69BDFFDDA97FFFFFFFFFFFFFFFFFEBF9E0D3F6FFDC9FFFFB367FFBEA6FF9A4898F7F393B7E0FE092BFDFFFFFFFFFFFF87F579E9755BB077FFFFFFFFFFFFFFFFFC9B7C817BDC74D6FFFFECFFFFF7BBFF9AB8B36FFFF9FEEDDFEF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "02FFFFFFFFFFFFFFE65BFF642D2E454FFFFFFFFFFFFFFFFFE42EF8BFB3A5ACEFFFFFFFD9FFF5FFFF1DEFEE7E6FB36DEFF65830FFFFFFFFFFFFFF56EEFFB7DBDCB80FFFFFFFFFFFFFFFFF12AA98B598F359EFFFFF7FB7FF5F6DFFBCF6BF57FDF6DF79F6DFB95DFFFFFFFFFFFF7B9339FE07EF2E87FFFFFFFFFFFFFFFFCBD9EE5C561AF3CAFFFFFFFEFFEFFFFF9CBF767DCFFBFF5FFA7AAD4EFFFFFFFFFFFFE164FD7FFF81D385FFFFFFFFFFFFFFFFA581D5F9F6EBD31DFFFFBE7BFF77FDFFDDDF3EB3FEB79FFFB47DDD47FFFFFFFFFFFFD8292CB30BC2E79EFFFFFFFFFFFFFFFFCBB6AEFE8DFB16DEFFFFBF3FFFB9F3FFEBF7FEADF7E57F7FC6FEDF0BFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "FFFFECBFDFD193F3EBC2FFFFFFFFFFFFFFBFABEFFCD65F7F0B9FFFFFBF0A2F350DFF98DFCFB9BFCBFF53DCFA47687B7FEFFFFFFFFE5A5EDF2BD9D7A4FBFFFFFFFFFFFFF9D69F9D7BF4F5C1BFFFFFB6E7DBFF7DFFD17FF377F6DBFFBFE3FDCEBFFBDBFEFFFFFFEEE3EF96FFBFAF70FFFFFFFFFFFFFFAA0DF7B5BEB68B8E7FFFFFBF7AF3799DFFD3D7FA00078017CFEAF69CFFBFFEBFFFFFFF762CFFCD376FFDD4D2FFFFFFFFFFFFF63D9F467F4DFBE1FFFFFFFDEBDF9F7EFF07B6E47EB2FE63FBB5BD7B7ECFFF6FFFFFFFBDF5A783EF5C16AC37FFFFFFFFFFFFEE1E6CBBFF1B2BB4EFFFFFCFFEAFB5EBFFD217DB5D3AA7E40FD1F66BFBEFA7F2FFFFFF5FBCF76C";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "FF5E7CFFFFAEF7C7FFFFEFC5479FEF55BD9AFFFFFAC527FFFFF34FB994B5DFA5FFDF8BFFFFB0FEFF9BE65FB799FFC7AFDADDFFFE6BFFFFFBBF6BFFFFFAEAB65FFD717ECAFFFF3F1B5EFFFF63FAFD7D6FEBACFF938FFFFFD15DFF8C8EF37F0BFDDFF7DFFAFFB297FFFF87D376FFFFFF9C7FB7EBD0B97D7DFFBA3FE9FFFFE1DDD2DD35EC7DFF9E1EFFFF58F6FF9FCF7F627CB8E7CF3FFFFFAFDFFFFFFFDF5DFFFFF5A0DF2FFD57E7B2DAFF5FFD37FFFF83D44E7D7A673DFF9F8FFFFFCAB2FFDFDD2E3BC1CDD1F89FDAFFFBFDFFFFE6F35FFFFF8CDEFBCAD5C87F8D6DFFBEFEFBFFFFA7B3F58FFBFABCFFFF83FFFFB45EFFDE9B9FEFA647EA3FF7DFFFDDB9FFFFBB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "75B6FFFFF4763DA7BF53EBDE7DFFF4FDF5FFFF4DDFF6BD9EFD7EFFAF6FFFFF79FE9FD68B7BDFFBF2E29FFEFDFFFFBF7FAFFBEBFFFFDF42FF3F6FFFDCEDBFFFF771FFFFFFF5EFB7E7FBF1BFE9753B1BFFFF98EB6F3D7FD2EA6FEB5992BFADFFFFEEA7FFB7F6FFFFFEE6FF9F87FFFDF01FFFDFD5FFFFFFBF9F8BD98B5DE89939AF9BFFFF6A9FD7FBAFFB7F5677EEB7CBFBFFFFF57ECBFDBFFFFFB34FFFCF5FFFC8FB95FF7F2BFFFFFFCF3FB5592ECBB7BAFF3D0FFFFFFCFF6DE77BF7BBF9F71EEB3EAFFFFFAF3FF97F62FFFFFF83FFCD7DFF7E3DEFFFEC4AFFFFFF7F3E7795FBE7F273E9DB17FFFF9CFB9B77268BBF4B7B2F596765FFFFB067AF73F5FFFFBF5FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "B7F7FF7BFFFBFF778EFFFFFFFF3E777EFDD1FF67D6B72DFFFFF89C97F67FDF3FF9DB2E3F1F9FFFFFEC1BACEBE9FFFF765BFFC276FFBE7FFFFFFD1FFFFFFFEF44DFDBADC1EAEFFFFC4FFFFFD6372FBBADCCEDAFB66F39BEAFFFFFFC4E99C6B7FFFF9BBFFFBE65FFC45FDFFFEF87FFFFFFEFF57B739FFDF893E3BF9FFFFFFC3F8F7E50FF7773F59A3F5592FFFF786FEEFBFFFFFFF1FEFFED3AFFFEF6EFFFFE7DFFFFFFF9F9FD15FDD378977EFB3DFFFFF63AB7F72CFF8BB8FC3F8F8B7FFFFFDCFE97FFFFFFFFB1FFFFF9AD7FDFFFFFDF786FFFFFFFDEBC2FF578DF965F5CAF7EFFFFDD7DDEFFC97EFFB7EB6DDBBF93FFFF6A355EDBFFFFB5EBFFFFCED5EF7DFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "FFBDFFFFFFFFFD5AB7FEBFFFEC6DA9F6A5FFFFE67EBFB6F48419F7D3CD17EDFCFFFFF5B27DDDFFFFEFE6FFFF7B69BBC8FFFF7FF8FBFFFFFF5DF2BFF1D8315FFB6BE83FFFFFECABFDFBAFC3E73BF5CE4DBFEBFFFFBBFEE8D7FFFF58C7FFFFEF4EBBE5FFFF7FB7BFFFFFFFFDAB73FE45F078DFDEFE1FFFFFBE14DBED739FFCF0B5FBA6E7F2FFFFD9F99B7EFFFFE7CCFFFFFF33FFA9FFFFF6E9FFFFFFFF58ABF36BEF7FEFFFC7BE7DFFFFE71F75BFDFFE7FB47659C7D24FFFFFFFACF105FFFFFF9BFFFFFAD3ED7BFFFFAF8FFFFFFFFFEFEEF78EBBFF5EEEB7BC69FFFFFD8FE65EFDFFF9F3BBB1BF55FAFFFFE7F6F99FFFFF9A31FFFFD7B7EFBDFFFFBAD7D7FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFE39BAFC9CFFFD3EDFF3EFFFFFFFFFFFFFFFCCE0FAFBBFFF2BCF7DD97C377F56574EFFFFFFFFFFFFFFFFFFFFF69AFD9A1FF7FBF3E7E75AEFFF7B5ABFFFFFFFFFFFFFFFFBEE83AEBA7FFBB1C5EFEB7B7BB5387FADFFFFFFFFFFFFFFFFFFFFFD7C750715AB767FBAFB6C4FFB268FEBFFFFFFFFFFFFFFFEE3B59C32BFFE3772FFEF5F2EF8FAF31BDFFFFFFFFFFFFFFFFFFFFFDDCF1BC11D7F30D7F7B9FFFE3C29BF6FFFFFFFFFFFFFFFFFFE7A276FFF7D1FFEF7FF89A5D6BD17FFFFFFFFFFFFFFFFFFFFFFFD7D3FE405BEA7FFD7DA77A7DBFFFF1EEDEFFD3EBFFB5F5AFFF927AFFF1685FB77BF5025F67EBFFFFFFFFFFFFFFFFFFFFFFFF87A2FFFBA3473F322F9F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "F9EDFFFF4CBFEFFF7F7FFFFFFEADFF3DF3EDAFEF7BFF79130D77E7A3FFFFFFFFFFFFFFFFFFFFFFFFA233FFFDE06B5BBFBEB5FC477FFFDD7FFCFFD6F9FFB7FF0FFFD3A597E7F9BD567D037ABF87C7FFFFFFFFFFFFFFFFFFFFFFFFC3E9FFFFE61EA75ABBDFF0FF82FFBDA907FF3FFFFFEBBE37FF5B7F0976DE7DF9BF3EFAEDEFF2FFFFFFFFFFFFFFFFFFFFFFFFAD70FFE7DDBC3FBF7FFDA2BBEBFFFFEFABFF0FD5FFEF7CF2FFBFDFB7FF7DE3FAD53CFBFBADE3FFFFFFFFFFFFFFFFFFFFFFFFF0A5FFBFEF33869AFCFEB97EDEFFD54BD3FF87F9FFFD07BDFF4F671777D7DF802C6F8DFE8D5CFFFFFFFFFFFFFFFFFFFFFFFFA1FCFFF7969A3D87FFFBD703F5FF7EA3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "BFFFE3F5FFFA97AFFF8FD1F99EFEB84D00166FDDD3CFFFFFFFFFFFFFFFFFFFFFFFFFF868FFFF5E31FB83F76FFBFD7BFFBE6EBBFFFFE8FFF6733FFFED36FF777683BEE45F9E7BCD2FFFFFFFFFFFFFFFFFFFFFFFFFB8E5FBFBEF13AFEA57F6FF5E15FE7AB53FFFEE99FBFDEDAF7F97E6FF7F5E87FEFC2FF65E3FBDFFFFFFFFFFFFFFFFFFFFFFFF797C3FDF7D63923D5DEFFFD5F3DBAE7FBFFFECD2B7DF5D37ED3337FF9EEB3FE9ED7F5BB6B755FFFFFFFFFFFFFFFFFFFFFFFFCE7A5DF7CF82AE7BCDFEFFE1DDFB24BD97FFB7D3FBE429FF7E8FC1FF7FF3EEF5E06FFF7C161FFFFFFFFFFFFFFFFFFFFFFFFFFA3B8FFFFCDF16EFE0FFFFFD673FC57FABE76BE2FB6E";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FF737F765FFFDE81D9EFB5BEDA7ABD1AFFFFFFFFFFFFFFFFFFFFFFFFF60B03FBEF674A3DFD7FFFE3FCAFBBFEA77D67DB7DF555E87DBAFBFFEC6E7ED7D2EBFFE9C219FFFFFFFFFFFFFFFFFFFFFFFFF87BC3FEF9FEC06BAE1FFFF3FFFAE2FFFBFF9FBCED7FBF0BFF7CF1FFF9967DEBFD17DF273E7EFFFFFFFFFFFFFFFFFFFFFFFFDA977A39D91F92DA3A27FF697C60EE5EEFED2BCE6FC23EB7EFFF98FFF86254C0F9CF770FDC27FFFFFFFFFFFFFFFFFFFFFFFFFE9FEE1FE396D94A0D81FFDFEFDDF6BD13DF3FDBFFA39DFFFFFD73FF6BB2CE01FD8FE83579FFFFFFFFFFFFFFFFFFFFFFFFFFFFA3EB07F39DF9FDFFB5EFB9FFFFFFEEFDD9978E8A81EF3FFFFFEDDF";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFEBF90BFFFFFFBBFF7D4100DFD7EE6FFFFFD8ADBFAFCC8C1AFFEEFFFFFFF877E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1AA01FFFFFF6EF7D7C85498B7FD97FEFF6EFFEF8A015DEBBBBDFFFFFF92599FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEF8EFE96BF7FFF7EEFF6A10D08E3F9EFFFFFB5F6940209FFFBFE7B2F7BF07DB39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB77C1FB63FBFDBCFF3FFE7DE092DDF45FFFF7BFDB0A15B6DFF7E9DFBBFB6ABEB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF3DFE1A65FBF85FFF7FEFDE40DFDCFFFFF2AE6406B5DDFFF9F7E6DE717E247DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFB03BB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "A1FFFDEF6FFFF7ED709BAFDFFFFF33F9D837D7F7FFF56BCFFD08EDFA3ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF975F2FEE63AFDFDDFFFF79F7C0778FFEFFFFE7A7FFDF7F9EFFF9AEFBD7ABFE707BF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE74F53FF7DFDFAE6D7FFDF9EB4FDFFA7FFFFEDE7A696DDF3FFDE82FF6FDFFBD6DFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAF9F5BE7F78527BFFF677E07BE946FFFF73D77785FFFEFFFF07A5FC3FBDCDB37EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA5FF8EDBA01402737FF7FDDE1BDCAE7FFFFFD66FC4FBFDFFFFCB820BC2FFF95FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE03CC7EFFC141278DFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFF5BB2F267FFFFEFFBBBADFFFFFF7CBDA21BFFD509B83BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE114D9FF7913FDCFFFFFFFF0EF7FFFFFFF66FCDFCAFFFFFFABBFABFBFFFE800157FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE042CFFF77BF8FEFFFFFFFD8FF79DBFFFFBBADB85DFFFFFF7BAB7E5DFFC31CB8EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E0FFFFFFCCDA6BEDFFFFFFF835B3EFFFFFF4DDFC3FFFFFFFCD5FEDFFFFFFBF224FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9D7745FF6FE06A9FFFFFFFE71BA1E2FFFF7B6FB01FFFFFFFFA491FBFFFB3740FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EF580D6FFDDE6408BFFFFFFF70838AF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFD62C01FCFFFFFFD9CDB86FFF6FA0EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF927CFF7F9FF70FFFFFFFFD22406007FF0D020D7FFFFFFFECFF79FBFFD980E7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDBD85FFF7CED6CFFFFFFFDDC884870000100207CBFFFFFF79FDF77FFF410FFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF827AD7C1FE4BFFFFFFFFDA5434480021023DF7F7FFFFECFF96AFF6C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC15FFD830911F805FEAAFE148F1409A77D8B67D008F5D5A1F6D7635FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E0EF60B8DAA8100803004097FCFFF756C9280";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "BD13FFBFAE9E79CDE922FFFC62FCFFDFCFFACAFFE6F8D6885941B0FF102FA7F89C09FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF1979FF7B4DAFF7897BD7FB169FFF4AE67DA8FFB7C83AB674C420CFC4F6FFFFE61F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA07FF7F4C7FEA0F9F78FFFDC07FFAC8DE019FFFD1ABCFB1A1B8B8BE16BB7FE4877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC801D6D79DFC0829FE8DC6F80BDF5C25A59CA8A01EBE7B0E3785B7F83DCAE847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC16362837E3AA3BCF3FD1CB804896F5CB3D848E7EE64507DC823FBC08514257FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEC0926DC7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "DBDF3FB57FACFEF0083E74A2E60C3FFE2A358FB4DFE7E1DFF6587FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E40076D8E37AC2B4ADB46FDAD9A7D3EF5FFD7D1BC30ECBF00FDFAFFB884F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD82ABFFC17D7497A1F19B0A6171F231CEADFE758E33EFEE547B81BD0206FBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FEF8005FF1F17E57DB20A94933AB71FFF7E719D19C99E6D9FECF0BBA40BDFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B5F800294D7BFC5EDF4753AE059BFB6EBCFFCFDEE95B3D6EFC27FE8057BBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFF7EE09EBC7BCE1FDC59";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "AF94DB6DE886FFFBEA3F16C5D01DBF9EB84BBDEFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D00A3FEAC83FFBAAB54C79FE4E275FFEAA3F9CFF1E7EDD7647FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E1FD5B7FC27B011F9FFB2156FEEBFF27DF7A9AC1FD76B7CAFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FA03F3EF9E02F2BDE9FD3BF6FFD77FFF724C3FF2BB7F6EF8FCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC16F0FDD00577D3BDF3BBB04C46DFFEC3E0D58447C71BD09FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB844FED00EBB75FEC734E7F42001";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "02FFFC73CDE8FC01D5F3016DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7003DD550EDA06F845BB78CDEBC0DFFE87EBA025F826F7E001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA56FFFE3BDC80FC8ACDAF987F60DFF362BC91BEDBFF8BD102FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F37DB6E9E7A32A1FD5E47CA374DDDFFFEBF42B826E669F9F43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2B66DF9DFD7FA86FAE7F018D1D83F76BBA003EA7A8FBF3E89DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFE5DC7FEA9A3837F719F0E4B8DFADBBFC0CAD";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF7DE46AEFFA0013FFFD79BED5DDEE9E01FFFF2F7FEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB749FA27C7EEEBA81F7C37FFBFC6E45B92E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFEDAFD9DFFDC54FAC0BBAFF87F07EBBE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB72E383FF9BFBE208346A8BFEA4BEF2A99F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7F7C9EBFD1675063A49F213FFA593C0BAF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFB766F836FE0E0031EE37F3CAED15FE473BE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7BCD4D7F7201DEFF9EB5D5AA7FDBC1705E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7AAAD436D8FBF5B4DDFAE7D7D7661F703F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FB9BC877EFFEBFFFFFFDB7F5A0079189F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7EA8EEF227FD77F7DF5EFEFFFE079BBEEB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "E16594BFA64F7EFDF3B9FFFB842DF809FCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B3ADF189D012E3BBFEAD1B2C594DC55073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1EF154E7F4A400EC8C286010B723A12BE56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EA93E239FB9D44918809C57BB80F1079D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67765AE4CDAB7C3A2C3DE75E382EA2CEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8D1AA1BDB1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "EBFFF2DFF3DF738E77993813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60F4B785BF988912FF5F42759DF0A1DA0BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3BD36B9F8DE292BB3DE03BB0E03CD61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74254CDDE09DC4527D8EE3381BE2BE46FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA5614B9D89FFFE5E60CA6588EC16073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC1D77DF25E57A9BE8F73";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "FFFFFFFF6D7FE86FFFD68043CBFFFFFFFFFFFFFFFFFFFFBDFA0EEFDEFEEF9F75BDFFFFFF4FEFE9BFA3FEDB6F57FFFFFFFFFFFFFFFFFF7DFFEBFFCF5B645EB6FFFFFFFFFFFFFFFFFFFFFEBD76A67F96CE57B3BDFFFFFF82E37F6BBD7BEC4D1FFFFFFFFFFFFFFFFFFFEB7EF5FFF952F746F7FFFFFFFFFFFFFFFFFFFFFBF9FD5EFBFF1DB9E37AFFFFFFD3EFF99D67EC3D0F3FFFFFFFFFFFFFFFFFFFF5EFFD7E7E8D1F84EFFFFFFFFFFFFFFFFFFFFFFC5B76E6F17B5F31D4FFFFFFFF8F6FFB783D5CFF5F7FFFFFFFFFFFFFFFFFFFF37E99CFFE1AFED18FFFFFFFFFFFFFFFFFFFFFFE695E0937BF6BE7F87BFFFFFFD56EBBF7F5FCF51F5FFFFFFFFFFFFFFFFFFFA4CB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "76FDFBD79F1430FFFFFFFFFFFFFFFFFFFFFF7BEFAFF5FEDDFD79D7FFFFFF9BDF72C276FFAEF7DBFFFFFFFFFFFFFFFFFFFC8863FFFE37FD6BEFFFFFFFFFFFFFFFFFFFFFFF3CBE7B6780E7F3F03FFFFFFFBFEDD74D293D98F7BFFFFFF5FFFFFFFFFFFFB6FC9B5BFB7FB65EDFFFFFFFFFFFFFFFFFFFFFFF110F79AA6824FD747FFFFFD22FBEBDFBFAF7CF9A7FFFFFDFFFFFFFFFFFFFCFD44FFECF2AFC7DFFFFFFFFFFFFFFFFFFFFFFFFBF9D9F7FFB77FCF57FFFFFEF5EDFEF6A76B6615EDFFFFF75FFFFFFFFFFFFFEF9E7AD7E9924FDABFFFFFFFFFFFFFFFFFFFFFFB9EB7FC7F663DFFC7EFFFF7E8F3FC4F31FFF9B9AFBFFFFE7FFFFFFFFFFFFEBEA2680FE5FC93B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFACCBEF5CDEBAF9DE6AFFFFFE37EFE1EBFFDCF5EF3FFFFFDEFFFFFFFFFFFFBE5AFEFC2955D3F3B7FFFFFFFFFFFFFFFFFFFFFF6D7E39EF9D93EFF91FFFFF9E7D2ADFBDFFFDB5EEFEFFFF75FFFFFFFFFFFF695A3BEF39EE6B42EDFFFFFFFFFFFFFFFFFFFFFFEDDBB17D5FD5FECF3FFFFFFE5EFBA672D9ABFFFE6FFFFFEDFFFFFFFFFFFFFFFEF7FEBEB7E88A7EFFFFFFFFFFFFFFFFFFFFFFAA2CEBF8FF8BBE7C1DFFFFE83AED7EBFB6D89EF769FFFF4DFFFFFFFFFFFFFA6EBDC4DEF49397FFFFFFFFFFFFFFFFFFFFFFFF1B17DBF40FFBBF3F9FFFFFE8DE77DAD7ADFBDEBC3DFFDFE9EDEBFFFFFFFFF310F9AE3FEB033DFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "FFFFFFBFFBFF3FBDC7FFBFBBFF9F25FFFF78B4FBD3FBFE0D3D7A62BBFBDCDFF5FFFFFFFFECC8BF6FBFD376CAFFFFFFFFFFFFFFFFFFFE7E2FB7C66FF8CFD8FFF50EFFFFF9F7EFD897EB985DBC091D1FA76EFFFFFFFFFF93DDFA7FBDA159B7FFFFFFFFFFFFFFFFFF7FF90F5919FFFAC5B5FF2BAAFFFFFC7EFEFAB249B7DBFEFFE3FBE2FF3BFFFFFFFF76BFFFD16BA9117FFFFFFFFFFFFFFFFFFFFDF2591DD9322EF66CFFFF9DFFFFB1D8F774A7B0DF2F9AD5E4EADAE0FEFFFFFFFFFBFDEBFCBDE5E15AFFFFFFFFFFFFFFFFFFBEC0D926BBCFD3F75FFFBE8FFFFFF1BDFF9F3D36FBF79C7FBF5F8D7B6DFFFFFFFFDECF57EFDFAFD9FFFFFFFFFFFFFFFFFFFF5BDCBA";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "BEFF7FE7FFFFAEB7BDBFFFFCEDF97DE78FF3FFF2B1E576A71D976FF95DFFFFFFFF3FFFFFFFFFFFFFFFFFFBEEFFFFFFFC3FF99FB42DD1FFFFDDEBA79E6BC7FF5FD9BDF2B2FFF36C58CF66D35697A269FFFFFFDFEFFFFFFFFFFFFFFFFFFF7FFFFFFFD637D52FE79FAFFFFFEE29B960DDEF82BFFF7FEFB9FFA3FB19E67FC469D7FC3AFFFFFFFFFBFFFFFFFFFFFFFFFFBFEFFFFFFFF225E41D7E6C77FFFFEF1737F3FF862856F7DFFDF4FFF7D67AB59BF759C3EF3FFFFFFFDEDFFFFFFFFFFFFFFFFFEFEBFFFFFFFF1FF59FFA9F8FFFFF57D7FDFB6FC06C94027AF62DFF47BEB92C3DDBF68ADC3FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CBB9FFA6F7DFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "FFDDB7F7FF77DB462EB9D5A5FFEE4F7B78B049AD87B977FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F2BFBB072FFFFFFFCF6D99FFEDE7EBA84E79BBFFD9BF940DB5FBBBAFB86FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EDE8FB93C15FFFFFFBB5BEBFFFEDEF79AFF79D7FFE7A67F6FF2AEDC6FED6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14F35F66237FFFFFFF58FBA9FFE8DF78E1E7FDDBFFDF5FE9D8EFDB522E4C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F21FFFCE3BFFFFFFE3E7FBFF9EB8B8DBDEFCEFFFAE76B1FB2FE7F8FDF2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFD24FFB173FFFFFFFE5BCF2FF15";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "ACB715799F4FFFDE6105EB7DFFF5EBBBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E7E0BFF9A7FFFFFFFD5D7EFFF5CF35F27FDFB6FFF1DFBD3FECD9EFD1730FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FABFDDAD47FFFFFFF633FC5FFEF5479D5BFB66FFF9D6FB5E7A7E3A0AFB8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFDFFFFD9EF3FFEF70DDFFFFFFE37DE7FF4F752ABBFFFFFBFD0FEC9307F699FB0F62DFFFFFDF7FFFFFFFFFFFFFFFFFFFFF5FFF65FFEE0EE2A77D65B7FFFFFFF57B8DFFFB54DB6EFFFF2FF3F6BB1FAF25BFF9AFF45FFF7EDFADFFFFFFFFFFFFFFFFFFFFBDF1D7FFFF07BB4DBEBBFFFFFFFFFB7DDFFFB5FDFFDFFFFF8F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "7E5EFC17C5C6F5D26EA9EDFFB2F7FFFFFFFFFFFFFFFFFFFFFFBFEF6FFFFD1DBA7FDE222FFFFFFFF1D7FFFFBDF3F4F7FFFF8DEF399EFFCBB25BFFB5C8B7FF6FEBFFFFFFFFFFFFFFFFFFFFFFEF7DDDFFDFD067AFFCC977FFFFFFFD4F1FFF76F75FBFFFFF95EAF5FD7F4E37C3FF2DBD56FFFFFFEBFFFFFFFFFFFFFFFFFFFFFD83FFFF9F0FE7CFCB6F1FFFFFFFA8FE2FFFDBEFB2CFFFFF1BFE77F8DE7F25DBD32FB47BFFF6E6FAFFFFFFFFFFFFFFFFFFFF7F8977FF6F00BA2F526FC7FFFFFFF8CC3DFFFFB6FABDFFFFDEFA7F7E6B9FE6FF78BECE2BFFAF84F7FFFFFFFFFFFFFFFFFFFFB6015DFFBA1FFEEBEDB55FFFFFFFFD2A7AFFAFDDFFBAFFFFBBFCDEEBED97CF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .lut_mask = 64'h028A139B46CE57DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "1CC72BD35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9991EFC2771E2FF7D9BBF217677E317BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7EB5FD6219E563DE9E373CBE70BE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65FB056C71917C79F61E07DAEDE4F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F7C847F79A0D46FE3C97AFFC5DEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB440ADF1E595744DBEFFA47FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE74373DFFDFD9BAA4FD84D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39B006AEED7FAD5761D8E7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEB400AE8397C927FEE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF374FEBD900200822FF3BFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F77D39AE8EB772BF3FEEDE7FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF7FFF7F8FF7F7AF77CBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E77DABDDFB6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "ABED6DEC2EFFDE0317FFFFFFFFFFFFFFFFFFFFD3CA2DBEAE37E24FEBBF6BFFFFFFFED8FFFFFFFFFFFFFFFFABF9FF73BB7FFDC1FB2DEC57DFE8054FFFFFFFFFFFFFFFFFFFFFF8DFCBE9EEEA7CBB76FFDFFFFFFF7F90FFFFFFFFFFFFFFFF47F8FFF75FFEF7BBF3B7CF0D67F8BF07FFFFFFFFFFFFFFFFFFFFD3B59FF55EFFEE63F07EF6FFFFFFB22BFFFFFFFFFFFFFFFF87B1FFE57A7EEFF3ED7FEF87DDA2BF4FFFFFFFFFFFFFFFFFFFFFE2BFEAEFF5F6B6766B6FB7FFFFFFCDC3FFFFFFFFFFFFFFFFB8E1FF9FED6D1FFD7B19B607EF74F3D7FFFFFFFFFFFFFFFFFFFF6FFEA7F6E1A5B24EF27FFDFFFFFFB73DFFFFFFFFFFFFFFFFF84DFFBF53AD796B7B9DDAC17B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "E9DFC7FFFFFFFFFFFFFFFFFFFFF77FD597D1DB4EBDE99EFEFFFFFFED8EFFFFFFFFFFFFFFFFE10FFF766A3EE5FBFB7B7BA0DFD0FFF0FFFFFFFFFFFFFFFFFFFFE2DFC3CB0ECE64DDAFC6EFFFFFFFCE12FFFFFFFFFFFFFFFFB799FFDEFF5EBEBFFFFEB56E7DE13AA3FFFFFFFFFFFFFFFFFFFFC3FD46F81EBDD6DFFFB7EFFFFFFFD0EEFFFFFFFFFFFFFFFF4A5FFFFFFFFDDB76DF9BFDF4466AEDCBFFFFFFFFFFFFFFFFFFFF65FDF0813DFFD9DDB7E7EBFFFFEFDDDF57FFFFFFFFFFFFAEFC2FB7FFFF77AB7DE9BFDF8949006F63FFFFFFFFFFFFFFFFFFFFB1A79289CD47BD9F7E867CFFFFFA17EB7FFFFFFFFFFFFFDB06FC7FFFFFDFD8B7B529B96F0D303A6BFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFE1C2004ECEFEAC9FFFEFF7FFFFA6A076FFFFFFFFFFFFFFFE7DFEFFFFFFAF5DEFF9FC6E29D10217A7FFFFFFFFFFFFFFFFFFFF6AD8F42ED97DF89FFFDF62FFFFF5FFED96FFFFFFFFFFFFF24BFEEFFFFFFFF73FF82AF1D67F9E5B8FFFFFFFFFFFFFFFFFFFFFD0FE55E5B3CFB19FFF0C9AFFFFDDB1F71BFFFFFFFFFFFF734AF91AFFFFCC1BDFFCDFBFBE69D3BF2FFFFFFFFFFFFFFFFFFFFF5671FCFB66761C9EFB3CBFFFFFFE7FDABEFFFFFFFFFFFFE3BFFFB7FFFF7758A3F1977D6777F6BD37FFFFFFFFFFFFFFFFFFFFB83FD5FFFBEE339F7E3AF2FFFF3E3BFDEDFFFFFFFFFFFFF9EBFB55FFFFA1FE98345F5EECA9FEBF3BFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFE5CF2F9B7BEDAFFEFED7DFFFFFFD2B5BFFFFFFFFFFFFFD2FD7DFFFFFFD7FD6AECEBBFFEFF877E7FFFFFFFFFFFFFFFFFFFFF9A87FAD64BEEF3BEF1F6FFFFA7E45587FFFFFFFFFFFFFFDAEB7E7FF3FFE6FB77FFDEAFBADF7BDEB3FFFFFFFFFFFFFFFFFFFFDF0138E2B7D1B11BFC7BB6FFDBBA249FFFFFFFFFFFFFFF7DD7B6B5F7FFDE7F2EEFEF9F6BF28BE53CFFFFFFFFFFFFFFFFFFFFFC1ED8FFBEFDFFAEFE5DAFFFC3F7F2FFFFFFFFFFFFFFFFFF6D0C6FD6FFFCEAFD72FFEFDD70193C5FFFFFFFFFFFFFFFFFFFFFD547CA1FEFFD75FF7DF5BFFFE45E7FEFFFFFFFFFFFFFFF3BEFDAD697FFFC5E3DFCF33FBED689F87DFFFFFFFFFFFFFFFFFFFFDE1EAC97AE";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "B4FFAF7DBE7FFF1B87FFFFFDFDEDEF37C9FBF1E49EFEF7FDB4ADFFFFFFFFABBE3A55BF7E3DF6FFFFFFFFFFFFFFFFFEAF3FB7A4DD2C33C69DFF95CFFFFFC1EDAD5DF7167466BAEF7FEDFFDFBFFFFFFFFFFFDFED8A7BBFFFFFFFFFFFFFFFFFFFFFEE7FFAF31C738E7EEE54FFBFF5FFFFF1F6FFBFCF755FBFFEBFDFDFDFFF4DF3FFBFF75E1F7DD1D2FFF5BFF7FFFFFFB6FB7FD6C651CAA8B4CFEE7A5DF8FDD2CFFFFFF1B9FF0FFF6B6DAD1E84BDFE7FFFC5FFDF76F5B71E7FF97FFEFB5FBFFAFFFFBA7CFFF8F89E5B0529DD83FFA2FAFD3F87FFFFF4EFFFBAE3B7F37DB4849E36FEFF7CFFFBFDB91C6091674DF7C5BBDFEFFFFF6BFBBDF555A7BF175BDFEEFFA39E";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "FFEF9FFFFFF3EBFFCFB3BE874CCCD901FFB7FFD97BFDD380A1B9A76EF7BF9FFCB6DFFFFFA02BFDFB697CB416E98F3EAFCFF07FDF87FFFFE17DFF36DF7F7DB9DEF7B2FBBEFF5E77B5F4F7FC2D9A9B64E14680E7FFFFFF6A5C6F6936D3C3CE4C95F5FFB13957FBCCFFFFE3FFFF2FF369AFFDF7BFED9ADDFFA40BF6C7B72F46D766BE7FD9A764B9FFFF6D573B55BFBEA2F73FEFA7BF37D6FFEFC5FFFFF3EDFF5BBD5FF2FEFA6EFB6537FF4D2FFE2F7DA7539C1A09EF7F7AAECFFFFF9BFD850F5DDD1FF37CDEEEDFE52E7F4FE7FFFFB3F9FF77EBE4EDFFF32FBEBAD5FFF7B5E1AFFDFD3DF1B776FEDFBBFFFBFFFFB7FE7B7E6E48B7FF5F9F926CFFFE7FFFEFFFFFC2";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "BDFFC93AB0793BBD7FFE8BF0EEB7D20EFFFF5A7D3DFF35FEEFFFFF3FFEFFBDE7FFFFFFBBFFAA7AFBFBD856F0FD4FE3FFFF65D9FF57FCF9C9DD7F3B3E69FA37DF6CBDFFFFDD2FE7F7DBED3BFFFF3B9F7A4EB4FFFF57ADFFFC7F7DF58BFE3E75CBC3FFFFB559FFFAB784324AD5BD985D559DDFB75FFFFFEFD368BD678FF7FFFF2F77B1EFE4FFFFFF1DFFFA735B9A0DFA3675EBC3FFFF613FFF2DF6CFBFFFE535D357BB9FFCBEDEFFFFFF4BC456B7FE3DFFFFF44D4C5773FFFFAC37FF5FDEEFBCFB75FBFF7FE7FFFFA7F9FF735B7F77BD23ABDE1E3668B7BFFFFFFF9FACAD891CAE2AFFFF745B3FB5DFFFFFFA3DFFFEB77FFA35DDCB3F7FC3FFFF71DBFF7FEE37DF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "7E5D3B8F86795CF27F6FFFFF7757DFCCDD51C9FFFF5B793E5B6BFFFFB06BFFBBB3ADC1EA7A62BFCBC3FFFFF3DDFFB59BD7594E30FF6D2BF4FA0FF8F9FFFFDFE1EDAF83FCBCFFFFBDA0CDFBFAFFFFF7BEFFB84F3BCCB215FBFFDFC3FFFFD32FFFB2EFEDCA9FFBD7DED9FDEFE6FFFFFFFFFB737FDBF8976FFFFFFFF71FECBDFFFF83AFFF61A16DEFEDDAFE5F57C7FFFFB5FFFFBDBF7FCBFA5E93B24EE9FF6F77FFFFFFDFE7FFFFDC713A7DF5FFFF6FFAFF7DFF67FFFFF9E51EE9FDF7EAFFFF87FFFF30AFFF27DBDE6D563797F856FBFFA19BFFFFFF7FDBFFFF5786DFBBDFBBEFFFAFFFEB329EFFFF71BEB29BF3EFDCFF9DC7FFFFD0BFFFB36B8DF5B6FBCF6AC5A2";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "7EBA3CF1747FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBA7DE4FFE7577F0AD4F4B5C658FEDDEC03FC7EB7EB9B9DB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1AA3BB45FF8B7D45ADF795798DCDFF68267D78BFB1F5EAFA5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB277C4D5D05B37F836405387ED89723C28178FE8DB1D4E7DDC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0EFF3D7A241AFBF464283692C6B2007B8EF5536B17F23C2577FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE50FFF37EFBCBFB737F50B5DF497C7165F73D7F53DFBFE2EBABB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAC0ACDFFFF85EFF9FD4B67F7D9BFFC6FF7CFDF9C7FBF53BF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC103FEBDF3B79FB6E5E3BFCBA52BF7F35C75AC5FCFFB6013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA0AADDE8E93687DDE92F757F6FFC4F25E06F86FB3BFC205FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB735E3FF5581E787A37CEE7E633CA4DF92A57F6BFEA31DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FBC03FE2DEFECBFF70476CFB945FB7DFFB4FDB7FFA0257BFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC48C7FFDDECEFC56BB5D5E95B4B1FAADEFF7FB8A3763EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8B302A03F19F5BF1647FE36AEAEDB81F6EFDFE8408CF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F6FE9776EC01A438ED7AFBF57B0BF3A2F0314189917EFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEDBB045BDFFD290B7E7FB2FB512775F83A98DDFB85E5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FBF7FFFFFFF883B5FDFBF29BCFAA77FF9FF8555DFFEEBFE26FFFFFFFEEFE7BFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFB5FB7FFFFFFFED032FDB19364D3A1177FF1CFE38ED7EFFF526BFFFFFFF9BDFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8116FFFFFFFF6DAC56DEEFF7F71B35FFFFC399639CBFEFC0477BFFFFFFFE5FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47B6FFFFFFFBA4BBEFF77FE2FC5FFFFFFDEEB5DF3FDBE90EFFEFFFFFFFFFE11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20FF4FFFFFF9F7DC027DE73BDF0BFFFFFFF9EFB3EBFFC236FA5FFFFFFEFF0E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE067FFFFFFEC93E42037FC7DBD6DFFFFFF3FDDFABD8056BFFFFFFFFF7F50E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "FEFEF7581FFFFFFFFFFFFFFE2F6E9BBEE77A2AFDFFFFFFF9F7F7DEFF4DF9CD6BAD2973656FDE7D5FF7FAFFFFFFFFD73EC9DE45B77F771FFFFFFFFFFFFF78CCBD9C7A4D5B30CFFFFF7FF5B9DBA5FFF1B939C2986178D3D56CF7F1DDBBFFFFFFFFBED7D7F78FF8869C0FFFFFFFFFFFFFD0FAFCDFC7CE2308B7FFFFFF7FF5BFFFFFFE1F25F5F4DB1DDD9FEFEF36CEE721FFFFFFED9B53B9AEEFDDFD07FFFFFFFFFFEF7499F9DB9F3C87D9FFFFFFFFFFFFFFFFFF872194FFFFEF90FFF3F1CFF11D7FBDFFFFFFFF967D32F5FEDE5A0BEBFFFFFFFF7CE371F87771E6FE53FFFFFFFFFFFFFFFFFFCFFD0FFFFFE7F47C86F897F77C799FFFFFFFFFC7EEDF74DC5BAFE7F6";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "FFFFFFFFF3C1CAFFF4751BE5A5FFFFFFFFFFFFFFFFFFE16BECFFFFE26FC64DD3359FEFDFEBFFFFFFFFC9372DC6ABAECCA3DBFFFFFFFFDC8FFD676ED76A48BBFFFFFFFFFFFFFFFFFFBBBDDCFFFFC7BBFFCAF53F7FFDEFFFFFFFFFFFA5C7EBDFC831F2C2FDFFFFFFFF7B9FADCFFFF09CF6E4FFFFFFFFFFFFFFFFFFCB7F7EFFFFE7DFFF9FCE7FD7DFBFEFFFFFFFFF931F768DE673EFBEB6FFFFFFFFFC8B4F37F2B3A9A927FFFFFFFFFFFFFFFFFF49EBFBFFFFA7DEEF39CFF6FFFFE7FFFFFFFFFFF3CF56D6AE6FD0E8FBFFFFFFFFBF0DDEC3DFBC3E97EEFFFFFFFFFFFFFFFFFFFBAFFFFFFFDB6F7757B1DF7B9EBAD7FFFFFFFFEF898DC0EBEA6DD86EFFFFFFFFF79A";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "0DFFEF7FD36BFFFFFFFFFFFFFFFFFFFFE6F7F4FFFFAFDBFF3DDFB9FFFF6DFDFFFFFFFF71C29DBF7EFDEDBAB7FFFFFFFFBE17755ADFDA23ABFEFFFFFFFFFFFFFFFFFFE75FFD7FB7CEFAFF3666FFFFFFFFFFFFFFFFFFD38727B91FB4D6F73BFFFFFFFF7E1DF7BFB9FF4BDB7FFFFFFFFFFFFFFFFFFFEDFFE8EEFE1BFFAD3E1CFFFFFFFFFFFFFFFFFFF6ECFB7E2F7DDEDB4DFFFFFFFFF27E7935EBF54EE995FFFFFFFFFFFFFFFFFFA6E03D7FBDCEF8EB6E0EFFFFFFFFFFFFFFFFFFBDBBFDB7DFACE37B1BFFFFFFFFE8FCCF15D7CF4F13FFFFFFFFFFFFFFFFFFFF36A023835FABFFFA799DFFFFFFFFFFFFFFFFFFBDE7F06EBC77FFBC9FFFFFFFFFF17C3C7A373AF9FB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "9FFFFFFFFFFFFFFFFFFFF3646AF81C0013745F5EFFFFFFFFFFFFFFFFFF73F6AFFE69EA5BB71FFFFFFFFFD0F7E77DFF3FDB16BDFFFFFFFFFFFFFFFFFFE3A33405D38AA2C8F9FFFFFFFFFFFFFFFFFFFFBAD652CC76FF6B750FFFFFFFFFF8E9FC2AB7DE706F1FFFFFFFFFFFFFFFFFFFC76EF9EB8FCDE9F7E667FFFFFFFFFFFFFFFFFFEFF963E293D73F9B91FFFFFFFF7BEDFE7AFE1FD7A3C000000000000000000023FFFFD42A788602822000000000000000000012E7EDFC0F10B7CD43FFFFFFFFC9B6BDFE6DCF718DBFFFFFFFFFFFFFFFFFFFE5EFDDEFF6E8B9F6D8FFFFFFFFFFFFFFFFFFFFB67FFA71F72E5FE7E3EFFFFFFF67EBB2D77DE53DA7B7FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "B56BEE7FF6FFF7DDEEF05FFFFFFAAFBFBBBFFFEFFFA549C5E4F7FFFFADFE5B77FFFFED1EFFFFBF8B26FCFFFFEE3BFDFFFFFFEFDE74FFF7FF6DFEDDE0F5FFFFFFC1BCFFFFEFFFF72D6EB7AC5FBFFF43FF3BFFFFFFF836EDF5FF4ABF73FFFF7E3BFFFFFFDEE6DAFEEFFFDFDEFD1FF0FFFFFFFFC5EB2FFDFFFFEF5AF4BF7FE6FFFF85FF98F9FFFF93FDB7987FEF6E13FFFFA9F4FFFFFF6BE1315DFCFFFBF9AE0F70FFFFFFFFA3EA1DFEB7CE9DFF7EF8DE87DFFF4EFF564EFFFFDB18DD459F43BD6EFFFFF8A7FFFFFFF37DFE3EFFFD67E793DBF3FFFFFFFF63FFCAFBF2CD75B67F79BD7FEEFF59FF8B57FFFFE3FE73BF3A8F8FEDFFFFE7DDFFFFFFCFED2CBF6C84A3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "F9C3FFE0FFFFFFFF4BEFF13EA38B33FFDF3F3F1C73FF3DFF9D76FFFFC35BEEDFC783D3B1FFFFF1C2FFFFFF7F0F39BFEDAC4D5B6AFBC3FFFFFFFFD0F6EE827DFFD433E57C008E7FFF90004B89FFFFFA0D767FE857DDD6FFFF42A0FFFFFF2183F143CF797D98DEBDB2FFFFFFFFF1BDF7F2BDF7FD9EBF190FE33FFF38FF2772FFFF12106495B8F2F27EFFFFE57BFFFFFFE94EBEFC3DFDFF4BEDFF03FFFFFFFFD272EFBDCFF3F39F4B3E6DB96FFF7EFFE5B7FFFFEC0EE6130CE9EFFFFFFFC7F7FFFFFF758F4DF8F5B7FF5DFFDB85FFFFFFFFDC7DFFDFFB5BFFF27CD6EFEDFBFF27FF61CDEBEFA5AAA371BF99BFFFFFFFDFFFFFFFFFCFB86E726FDBEEDFFFDA5FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "FFFFBC8FE3F9FFC55D3CA65D2FCB3E776FFFFB7FAEFBC98AF77F8990DFFFFFB3B7BDFFFFFFCFAFBA9BF7A3FFFE67FC1BFFFFFFFFF67EDEDF2FC88BDC1BDCBBEEFBAC7FFFF3CD9DB7EAAF47DA87C3FBDFFFFD1F1BFFFFFF6F1B559F984DACFF78B85AFFFFFFFFF581BFF97901117A3B3BFFE59EEE77FFFFEE76EE9D8DFD616B647EDEFF72BE6AFFFFFFC9D3FC2F282A83ADAF684FFFFFFFFFABD1ED1F506630FFBDE67F47FFF3FFFFCBE57D7CEB9FF6D6FEEBFFCDFFE699F5FFFFFF39F266ED11765029FBA2FFFFFFFFFF6E4127F210796839DFBC7FF7AFBC6FFFFD7F37FBAF61DEFFEA7BBBEBFF7C7A5FFFFFFF8471DB740FBF8916FA0F76FFFFFFFFFFFC8270";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "53FFFA06EEB07FFBF7D8FBFFBEAFEEB616FF5E85DF7773EEFFDE0C1FFFFFFFDB6DE1F43EDDEA00725FFFFFFFFFFF79BD40001EADFD8337DF1FFD5EF5EFFFFCAD9DFF3DB8671796D77FDFFFBE02F2FFFFFFD7F554A0F7FDFF0000F7FFFFFFFFFFFFFFB848FFFFFFE176DE77DDFFEBFFFFB436FFEF76DB8C49B9E93BC7FFFC6ABF7BFFED59637301FFFFFF0100FFFFFFFFFFFFFFFF794DFFFFFFF8D9137DE8FAD5FFFFD55D7F767F4DCED23D89B7A7FF68BB6ABBFFDDA66EE484FFFFFFFC0DFFFFFFFFFFFFFFFFE7D1FFFFFFEE7BEF1FB89BF7FFFFAE7FFDD83D9B5DE3A7F38DD4FFE85DF0F15F3E6C6A5917FFFFFF2FD5FFFFFFFFFFFFFFFFFF7FFFFFFF7E7B2D";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "85FF8E537FCBAB7E2CFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FD8A635FABF4FC3817CBFFFFFFF3BEBF155043AFF075FFFF7AB7044F4E52FEE74CD9D0FFFFFFFFFFFFFFFFFFFFFFFFFFFF44EFB1755EE9EFADBF7BDFFFFFFF7DF63D4D296D7CF2FDFFFFAF7A3E7BE4597E71236558FFFFFFFFFFFFFFFFFFFFFFFFFFFFF2DD7FDE67C2959E778637FFFFFF47FFFDF59FFFEFEDFFFFFF5F59373D17C7D239063702FFFFFFFFFFFFFFFFFFFFFFFFFFFFF846C3CFBFE3EE5ED7C13FFFFFFFCF76EE9497BF9FF6FFFFFFFEF37714410FAEB1E7D81BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD40F7DE27DFA6996DE3BCFFFFFF76EF72FDFEEF4DEADBFFFFBFDEF64D6166FF61";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "578A27FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C4C16E006FF77DA7CCDFFFFFFFFFB7CB5E17D1BFEDDFFFFF785FDD5EA9BF68381141FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAB0C75AE01DAA63D5071DFFFFFFBBB7FFFF7FFDEFB2F7FFFFAEBBB40FA6FD03D76B2F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCEC7FB6037DE7173B37F7FFFFFFFFFFFFFBFFFFFFFFFFEFFCE868830FA803BED11FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5FD52EF47A8D5F3867EC0FDFFFFFFFFFFFFDDFFFFFFFFFFFD30E218E3F662F39BC12CBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2F430BEE57A77A7C26F777FFFFFFFFFFFFFF7FFFFFFFFFF7FE6E54CF7FC87A97FC71FAAFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF22A3CEB95FE376464DED8FFFFFFFFFFFFFF5BFFFFFFFFFFF527B7CC0AA41EC86F0F3DA6FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00917277FFF53FC6FFFDB53FFFFFFFFFFFFF7FFFFFFFFFFEEAFB7DB6BD07BF8F9F27080FFFFFFFFFFFFFFFFFFFFFFFFFFFFBE86E942CDE9E2B4B8D73A4DFFFFFFFFFFFFEFFFFFFFFFFFF074E7E775C399AC901E420BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10A1EC85F63F8A63376AD43FFFFFFFFFFFFFFFFFFFFFFFF70CBF5E7DE03925C89FD0B0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC8F1DB57FAFD9B7C2955779FFFFFFFFFFFFBFFFFFFFFFFFEDE21DB37A6DCB772DF49CB7FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFB70D77BBFC97D98623BE88F46E7FFFFFB36BFFEFFFFF6DBB876BD47750DDE4B7F9B37D77FFFFFFFFFFFFFFFFFFFFFFFFFFFFEC2EBEDEFF7C7E03DED4C9D49FB9FFFF4FFEFFF3FFFFFB540DAF9E7F86327EF9FFA7CA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6D1AFDBFEC7BF7C6BEEA476477FFFFFF7D65A54FFCFEFF03CEE6FAFFAD6EB97FE9FE17AFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC15DFFFFF9E5615A7CCFE788BD7EFF9E1051BFFF7FFC819090C7BF06DD87FBF76F939FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD726EF7FFF87F503DE6DED7F21FFFFFE091FA0FFFFFB253B9B9E2D664378DBF3FEE4EF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFDD";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000340F3EFEEFCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C94FDF7FBD68830730CA900EBBBEDF20302EE0FFFBEFFFFDFAD5FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDA17B9BB9DFFF7FFFF279C62B3E7D583BFFFFFFFFFF7DFFEDF1275FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF740C7777F6F8FFFFF78F6747FDFFE0FB6FFFFFFFFBDFF3B4BC1EFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD37BEFF3AFFFFFFFEF2DAC85F7F0BFFDBF3FFFFFFF5DFEF5A5365FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5F4992FFADFFFFFFFFEBEDB25FDF0EBFFFFFFFFFFFEE7FFA";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "D0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFBB7BCFFE3B7FFF47EE7E6D7B2AFAF7EFFFDFF49EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E3D77FFFFADF96896925D05914764E0007BBDDDFE77EC3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9FFF7FDF0437DFFA21C7E72A9EFFDEC7EEBFFFBFF6EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5CBBFFEFE0B39F6D7EF837E35BAD0DFDF2CA7EF3BFB4DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2CFFEFFF5879AFFE065BD8000D76068ED6EF15FBF6DCBBDFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D8C39FFE2F5D7F797CFC78094EC4BE6B6F7DE0ECFDBDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6D27FDFF6A67CED8FE77610F717BF7BFD79DFBFB7DD773DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1FFFF07ED3EFC97B6F8DDFB15BDFF7AEFDDF1FDDD0D7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5809BC1DFFFEF1FFA7E65FDDC5FBD9BFBFFFDF4F4C0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE50EA0DFFF3BF877599D9F90F8E7A7B373FFB78C09AFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE4005FFFFFFAEFB73FCF7DBFCFFB0FEFFF686443FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DC8BF1FF7FD95438E79FE94EDCC46DFFFFB7E1B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D7FE576FFF3DB4DB5FB19F5DB7D9F9EDBFFF413EE7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A47FFF9E7BF7F7EE97FC6D9FF7F7DBFFFC0BFEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB97BBBABFFCC73FBEDAF9ABFB9F7ED713AFF18A3DDDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .lut_mask = 64'h0145236789CDABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .lut_mask = 64'h012389AB4567CDEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~1_combout  = ( \pisa|vga|draw_board_inst|LessThan1~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|LessThan1~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  ) ) # ( \pisa|vga|draw_board_inst|LessThan1~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( 
// (((!\pisa|vga|draw_board_inst|always0~1_combout ) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )) # (\pisa|vga|draw_board_inst|always0~0_combout )) # (\pisa|vga|draw_board_inst|LessThan1~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|LessThan1~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~1_combout ) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datac(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datad(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~1 .lut_mask = 64'hFF33FF7FFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N28
dffeas \pisa|vga|draw_board_inst|red[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o ,\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 .lut_mask = 64'h0000C0000000C000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BBFFFFF7DFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EFFF7FFDD5A0C97FBFDFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "FFFFFFFFFFFFFFFFFFF7FFFFFFE900100DBEDFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7217D7040080502DFB97BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD002D8C424FD82019A000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003CFFFFB44000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC02370013FFFFDEF41017003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "FFFFFF00CFFE2FF2FA37FFF60FFDC0B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF03FFFFDFE5F5DFFF6CFDFF40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FAFFF5ED7F9EFDCFBFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB03BDFF7C63FF9CFFEBBFDFF7817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07BFAFBE05FFBD75E877F8BFD83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE97DBAE7";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5FEBFFFFF9DFDFFFFC3BFFFDF5FFFFFF22DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1BE7EEFFF7E7FDFFFE3FFFF7CFBFFFFFB5DC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83BF7FBFFEF6DFFFFF7FFFFBF8FFFFFFF63EC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B7CFFFFFFFD91F6FFFFFFFBA7FBFFFFFFBB625FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE077BDFFFFFFFFC7BFFFEFFF02FEEBFFFFFDF307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFF7C1FFFFFFFFFFFDEF02FEFF2C59FFFFFFFFFE6FCB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19B7FFFFFFFF63DB600147FBFFFFBFFFFFF35E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07B67FFFFFFFDF1FFE554B377EDFEDFFFFFF08A4FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23A8FFFFFFFFFA6FEEE3DD1FFF9FB7FFFFFF9F50FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F71FFFFFFFFBDDFB5F7F78FFF9FFEFFFFF5877C7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "FFFFFFFFFFFFBC3EB7FEFFFFFFE7FFF2E7BB67FFE3BFFFFFDFF79C47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF035FEBFFFFFFEAFFFFB8BF8DBBFC3FFFFFFFED3DF0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D7FFFFFFFFF61FFF9F97FCFCFFB63FFFFFFFFBCF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1B78FFFFFFFFEFFFE3E77FE1D37FE1FBFFDFFEDA7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7CD3FFFBDFAEBBFF1FCEFB71FDFFFCFFFFFFFF67BE0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "8FBFFFFFFFEFEFFFA7B3FFFFE7D3BFF3F5F7FFFE70FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE1F34FFFFDBFC1F782DC5FFFFB8DE7B5C3BFFFFFB9EFD5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF781EFAFFFFF7F4FFC06C3FFFADD83F29FFCFBFFFFFCF3E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8ECB1F7FFFEEBBF9FF4FFFFF7FE57FCFBC1FBFFBBEFA627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47FE7FFFFBE16F9FD46FFFFDFFBF1FF22F89DFFFFF7DB49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F3EFB7FFF0FA";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "FBFDFD3FBDEDFFF11FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E07FBFF9DFFE3FFFCBF3FFBFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87D3FFFFFBFFFBFFFBD7FFBFFEF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61F6FFFFF6DFFFDFFFFDFEFFBFE383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C1C7FFD7EFCFFF8177BBFF45FFFB61EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC3BFFE623D8F1FD46CFDF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "CA33BEE70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB867FDA8EEFEA0E7FBE79CEF40FFF34EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FFFA1FFAFF8E4FF67BBD3FD63FFB97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4ADBEAF2FE767D75BAFBBF7FE7C5DDC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF817FCFFBBE7FEF77F26BBF7FE7E3FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0EFF3FF3EE7FF273C766BF7FEBD8DFB0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CFF3FF79AFD7FB7C6E5BB3EF7FE7FB27DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64969FBF78E7CFFB94EEFFD69E3FF1B6CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63FB3FFF7C4BCFFFF7FBBDFDBFDFDE7A03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD84FE3BFF9E7EDFFFBFFFFDBE3F7EFF5FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FE7FF73FFBFF7B7FFFFCFFFEBFFFBFF06FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D797B7F9B7F3FDF59DFFCFDFFFADF9AC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3BF7FFFFCFFF7DFF9CFFFAFBFCFFFFC66C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC37F7DFFFEFFE7FFFFFFFFF95E9FFFFD7EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A3FAFFFFFF3766FFFDE7FFD8827DFFFEBBE5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0F59FFFFFF847FFFEFDFFFF7D47FFFFFDD90FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD2EEFE9A6F1F9FFDFFFFFFBF7FEAFFF7FFFFFFFFFFFFFFFFFFFDEE776325BD25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20F5DE77AB3EBFFEFFFFFFDFAFE7FDBFFFFFFFFFFFFFFFFFFFFEBE1CEFE38DC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF607E37BBD53FE2FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFDF79B77EEEF7707EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FC373779BF8FFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFFFFF1FC336EFC3D41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F04DAD5C3BBFFFEFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE7E67FBDB2FE0FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "FFFFFFFFFFFFFFFFE07C0ED367AEE7FFFFF7FFFFEFFEFFFFAFFF7FFFFFEFFFFFFFFFFFF1F1FFAF2D6783B7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC1FDF3F7F6BF47FFFFFEF777BFFDFFFFFFFFDDF7F3BBFEFFFFFFFFC8FDF7FFD99BC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43F1BEFAB63FBBFFFFFFFFFFFFFDFFFEFEFDFFFFFFFFFFFFFFFFFFFABF1BA7FDCEF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFA44EE35E9A1C777FFFFBEDFFF7FFEFFB7FBBFBFFF5FFFFDFFFFFFFFFBF7B7C399487F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83D8EF87FE8BEDBFFEFFFFFFFBF7FFFFFDFF6F3FFFFE9BF9FFFFFFFFF9FDAFB9BE0FA1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "FFD07FF9FFC7F9E4FEFFE7FEBFCEF61FFFEFF8BFF92FCFFE0FBAFFFFFFFFD5CFF7F3DBFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1BF3DEEEEA7F1EDFFF6DC178ABC17A3EE300B3C8F97CFFF7FFFFFFFFFE7E4F37B9799C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FA7AF2CBA7E7FFFFFCEF9F3FF779401487E8FA6E7EDBD0FFFFFFFFFFFFF3EA74AF2FE2DFFFFFFFFFFFFFFFFFFFFFFFFFFFA7EDAF34F4DBEFFFFFEF9AFDFFDC6EB7BFFF6FFD74FE2F7FFFFFFFFFFFF9B9BF975E9BF077FFFFFFFFFFFFFFFFFFFFFFFFFE05C9FE5C6F9F0FFFFFFFE7E9EFECFBFFEFBFFFBF1FEF35BFFFFFFFFFFFFCEE31FD5FECF07FFFFFFFFFFFFFFFFFFFFFFFFFF25FE7FDBFFD";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "7F5FFFFFF7DBFFDFF3FFFFFFFFFFFDC7FFFBF7FFFFFFFFFFF63ECFFFDCC2591DFFFFFFFFFFFFFFFFFFFFFFFFB07F41BF3732747FFFFFDFBFFDF7CFFFFFFFF7F7FFC7EF7FFEFFFFFFFFFFFF1F2C9B1FF13D2FFFFFFFFFFFFFFFFFFFFFFFFFF27C8B63A9DEEC6FFFFFFFFEF2EDDFFEFBFFFFFFFFE6EEFFFFFFFFFFFFFFFF99BD6E41601B96FFFFFFFFFFFFFFFFFFFFFFFFC0FB0FA7E6B9D8FFFFFFBFFFFFFFBBAFFFEFEDFDFFFBBBF7FFFFFFFFFFFFFF8FDB3B927E6DE1FFFFFFFFFFFFFFFFFFFFFFFFC7E75FBDAE7BFBFFFFFFFFFDFFFF7FFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFBF8ED5FBFFF827E0FFFFFFFFFFFFFFFFFFFFFFDF8FCE7FBEFDBFE7FFFFFBFFFF";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "1BF43FEFFFEFFFF227E89F97FFFFF9EFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF034DCFFFF76FF26F617FFFFFFFFFFFC1F74FFA77FDFDF1E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF359FB7EDEE5ADFF01EDFFFFFFFFFFFE82FA3FA6FBFF874E27BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F754FFB81F2FFA2BDFFFFFFFFFFFFFFC16587C3F9FE2FF89DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF834FAEFBCA795F2A7FF6DFFFFFFFFFFFFEC0FE5DA3EFF17BF47B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC1FBFCDFD07E6FB4BFBFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "FFFF7FFFC5B27F4BBB8EC781FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3B7B3F59F743F13FFF77BFFFFFFFFFFFFFBB03D85E017EFDFA0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF282F7C3B83FF7F05FFFFFEFFFFFFFFFFFFFFDF79FF3BF4BEBF3E0F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE09DF9A47FF0FC9FFF7FFFFFFFFFFFFFFFFFFFFD1FCFFEC0CFCF83BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FBFA57FF83F1FFFFFFFFFFFFFFFFFFFFFFFFFF01EBFFF76FD7E05F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71BEFB13FFC1F46BFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "1EAFEFE25F7B27FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0DAEB3FFFCF81FEFFFFFFFFFFFFFFFFFFFFFFFFFAF3FAEDAE8587C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB527FF87ECBA3F45FDFFFFFFFFFFFFFFFFFFFFFFFFB7FC7EBFEA89FDE877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47E42B3DF8FE37FFFFFFFFFFFFFFFFFFFFFFFFFFFDF736BF7F5913F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB83DBB36C56BFD7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF0B8CDEE508FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0368FFFCCEBC1DFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7F9AF1ED0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07E25DFA90F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0783A2E8F3F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF63BCFAB8FE3F1FFFFFFF3DF7FDB3F97FFFFFFFFFFFFFFFFC3E13E56D0EE1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE0BE0DBB1B0FCD7FFFFFFA79CFEDCB06FFFFFFFFFFFFFFFF597CD23FA119073EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFA0FAFBEF6A7FBFFFFFFFF77EC58FBFFFFFFFFFFFFFFFFFFDBC5965B83D0F83AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013BDB3B285C1BFFFFFFFED1F29BD9FFFFFFFFFFFFFFFFFF7E1F29B6EFE4C0FFDFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout )))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "FFDB6808200046CB7FFE7FFFFFFFBFFFFFFFFFE7E65F9EFDBD705FFFFFFFFFFFFFFFFFFFFFF65FDDDE7736D7D7BFFFFFFDFFFFFE1465DE3FB98B87AFCD7FFFFFFDAF7D7FFFFBE3E6333DFDBC37FFFFFFFFFFFFFFFFFFFFFE3FE96E7FE767DE3FFFF757F9FEF03DF4BF2F8FD9D599E3BFFD77BFFF5FF9FFF8BBFA27BC4BFE1FFFFFFFFFFFFFFFFFFFFFBD7ED0381BFEFF3D3FFAEFDBEFFF60DDBDEF5DD774FFEE30F7F6E7FDED5B45FFFCFF17BE478FBF47FFFFFFFFFFFFFFFFFFFFF07CACE7B6B39BBDFFF133F8BDF583A3F47B031DFB3AFFD57FFFF1FEFFFE9FFFFCFDBFFFFBD7BF2FFFFFFFFFFFFFFFFFFFFFF0D9E3F6B4F9BF3FFCBF3F7E3FFF2FD1FC6FB1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "5BF3B1FFE387EEFD9BDDFE73FFFBF4DFBEE7F96DC7FFFFFFFFFFFFFFFFFFFFE5F29BFFFFFFAEDFF75FFFEEFFDC3F9BDC3FDD1FF3CD7DC6C3FBF6FFAFDB5FFFED3EFDCCC7EAEFEBFFFFFFFFFFFFFFFFFFFF83E73BF2F5377DFFFDFFDFFFFFB4FFF23D7F8FCCC7F8FF0B51DFFFFFEDFFEFFFFB9E37E137ACDBF0FFFFFFFFFFFFFFFFFFFD9FDD3BFE165A78FFFFFFBFFFFFFBFFB915FF1FE54BED207B063FFFFFFFFFFFFFFFC77B3F33FE6DF87FFFFFFFFFFFFFFFFFF21DFDDE4FEEECF3FFFFFFFFFFFF7FFF99F1FE3FBFFBF3EEBB6A3F6FFFFFFFFFFFFFE797FDDADD1FFC6FFFFFFFFFFFFFFFFFFC1DF43E7FEF5CF3FFFFFFFDFFFFFFFFDDFD3D9DFEB3FFFDFFFB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "37FBFFFFFFFFFFFFEF9EFFEC7DBFFC1BFFFFFFFFFFFFFFFFFC7F5DFDFFEFB9E6FFFFDFFFFFDEFFFF99F7FF3FFFFFFFF7777F107EFFFFFFFFFFFFAFC8BFEFEB5F7F0FFFFFFFFFFFFFFFFFFC7FF9FEFFEF3985FFFFF67FFFFFFFFF99FBFFFFFF77FFFFD6FFFB5FFFFFFFFFFFFFFBEF17DFDFBF9F06FFFFFFFFFFFFFFFFF1FBBEFDFE73FAAFFFFFFDFFFFFFDFFFDFB7EEBFFFB3FEEFFAEFEC9FFFFFFFFFFFFFBFDEEC1BD7A5DFA7FFFFFFFFFFFFFFFFE1FB66F0E637D317FFFFFBCFFFF7B7FF59EBFCFFFFF3FFFBF4DF6F01FFFFFFFFFFFFF9E1E739FEBB4E87FFFFFFFFFFFFFFFFC1F7EDBDE7BB97DFFFFFFF6FFFE747FF9FFFDFFFFFF7FFFFF6BFCF40FFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "FFFFF9F6FFCF7F9BF7E1FFFFFFFFFFFFFFF7C7FFCFF97DD9BF97FFFFFC2E5F37AFFFFBFFF9FFFFCFDFFFFCBFCFF87FFFFFFFFFFFFC78EDED6FF9FEF0FFFFFFFFFFFFFFDF07FFDBE7F6EFCF6FFFFFFEAD7DF735FF9BBD78AFF7D6FBFDE96F8CBF9FFFFFFFFFFFDE7B8FD7657DFBF27FFFFFFFFFFFFFEF9DFDB2A5FF12CF7BFFFFFFF1F9FF5FFF96DFF0E895B1BE7FEFFFBDFFFEFFF7FFFFFFFB6DCCBDF6C5FDFC7FFFFFFFFFFFFFFE0FBE0F2F7F79BFFEFFFFFFFFBCBFFFFFC3FFE0DE90BE907FEBAFECFFFFFDFFFFFFFFFF7C9FDFFBFB7EFD7DFFFFFFFFFFFFFF3D3E1FDF197D9C2DFFFFFFFFF5FFBFFF86E3FBBFAE2FFC0FCB777BBFFFFFFFFFFFFFFE1FDFDC";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "FFFEFFFFFFDFE7FFFFFF6DC7F7B7F65FFBBCFFFFFFC17FFFFFF2EFFFD5DEFFE6FFBFC7FFFFF0DBFF9DCFDF7CFBB8CBE79FC7FFDEF7FFFFFF777DFFFFDF47C4EFBBBFDF2A7FFFF501FBFFFFFBEFDFEC69EFFCFFFF8FFFFFF8FFFFAD9FACEFBBFFAEFBFFEFFFFF3FFFFFFF7F7FFFFF7B01F76DFBFFFFA76FFFFF1FDFFFFFE36FF95F1BFEFEFFBFCFFFFFF9FDFFFAF1775BFFBFF5F3DF4FFFFDDDFFFFFE7EFFFFFFEF3DEDA5FBFEFFF7FFFFFE3FFFFFFFFFDD5DC07F17ECFFBFCFFFFFF0FEFFF76FBE7FF7DC78F9FFDBFFFFE7FFFFFFFEFFFFFFFE3CFFBFFDCF9FDB6FFFFE7FFFFFFFC6FE1FF1AE39FDFFDF8FFFFFF9FFFF9FBF97FDF7F7FA36BDFDFFFFFBFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "BFFFFFFFF06F3FA7FFFFBFFFFFFFFE7FFFFFFFEFB3FBAFFFBFDDFFFF8FFFFFF8FDFFDFBFDDFB8FFCFDBFDBFFFFFFFBFFFFFF7FFFFFFBF2FFBC7FFFF35F96FFBFF8FFFFFFFFCFBFFFBEDDFEFDFFBF8FFFFFF87F6FEFFFCBFC7FFB7CE7FFFFFFFFDEFDFEEE7FFFFFFDEBFFB576FFEBF93BFFDDE1FFFFFFB7DBB7F9BFC9FEFFFFBF1FFFFFFCFFFFCFFFBFF7F7F27EE3FFF3FFFFFFBBFFEFFFFFFFEF87FF8A77FFFDEDFFFFF7C7FFFFFFF9ED6FFD3FFDFF69FF3F3FFFFFFCFF7FE3FFEBFD7FD7BCF97FE5FFFFFF5FFDFFFFFFFFFE2FFFCD77FFFE3FFFFFFFE7FFFFFFFF367FFDFFCFFFFBFFFF1FFFFFFA7F6FF73FFDFB47F27578FFF7FFFFFF7DFCA6FFFFFFFB1FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "EEBFFFFAAFDFFFFF87FFFFFFFDFE6FFBB78D5F32FEFF9BFFFF7C7FFFBBBF79FEDFFF3F672FFEFFFFEF4F79ABFFFFFFFCEFFFF2F7FFBCF9FEFFFDAFFFFFFFFA7AF4F9BFEDFFE7BC7F1FFFFFFE3D3DEFDFBFFDF5F79D2FBBFBFFFFD4DA99F7FFFFFFF9FFFFFE59FF7DFBFFFFFA1BFFFFFFFF7EF7F3D7DDFFEDBEDF1FFFFFFA3EBFFC773F19F5BF9F3B9FF3FFFFFCEEEEFFFFFFFFE1DFFFFB3FFFE8BFFDFFFC77FFFFFFFE79DE67F97E4DFFFEFF1FFFFFFC7F9FFF79FFC6FEFEEFBF9FEEFFFFFCD6FF6FFFFFFFE1FFFFF885BFFFFFFFFFFEFFFFFFFFFCF83F3FF1FFF437FCFE3FFFFFFD3DDFFF5FFFFFFFB96BDFEFFFFFFFECF6F1FBFFFFFFE7FFFFFCFE3FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "BFBCBFFFFFFFF4F04DBFDFFFE97FF3FC3FFFFFFE3FDBFDA8000BFDFBEFDEF7FFFFFFFCF33D9FFFFFDF57FFFFFE7BF7F7FFFFEEF1FFFFFFFFF8FBFFDFB8001BFFFBFC3FFFFFFC3FE67FFFE3FB1FF6E3CBF6E9FFFFFFD97F3DFFFFFBCFFFFFF47FEEFFFFFFFBE1D7FFFFFFEDE3D7EA05FCFFBFFBEE36FFFFFE1FFFBDFFFFFF96E7F7CFEDDFFFFFF3F5DF7FFFFFFFF7FFFF7D3BF75BFFFFFEC36DFFFFFFF9BBEFD2FEFFFDFFFFF44BFFFFFF9BF7FFFFFFE7F9F7FB47F3F7FFFFB7FE4FDDFFFFF58FFFFFBFBFFEFFFFFFFDCDDBFFFFFFFBC15717FFFFFF7FBDFCFFFFFFED4FFBFFFFFFFF7E9BDBE7F9F7FFFFA2F261FEFFFFFF1FFFFFFFB3EF99FFFFFB1FBFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFBFC3DFFFFFFFFFDD8801DEFFFF63FFFFFF8EFFEFFA0017FFFFFFFFFFFD017CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE83FFFFFFFFFFFFB800D7FFFFBFFFFFFDFFFFC4001BFFDFFFFFFFFFD07FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FB07FDFFFFFFFFFFE80002FFDD7FFFFE3FBEA1002BFFFFDFFFFFFFF89FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFCB7FFFFFFFFFFFFB0040DF3CFFFFFD7EFB000EFFFFFFEFFFDFFFC0FFF3FEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE17DF47FFFFFFFEFFFFFD2C027FDFFFFFF3FE4139FFFFFFEFFFFFFFF0BFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBD8FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "83FDFFFFFFFFEFFDF25F17EFFFFFFFFBEC1FFFFFFF7F7DFD7FC9FFDCFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB86FFE0FFFFFFDDFFFF7FF56F8DAFFFFFFDF3DE0F7FFFFFFFFFF7FDE7FBF1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDE3FFDC7BDFB977FFFFFFF1FF4FE7FFFFB7F6FF0FFFFFFF9FC7DFFD8D7FF1FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FEBBFEC1FFDE03FFFFFFFFBDBDFE7FFFFFBCFFF8F7F7FFFFB02AFBB1BFFC7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF8DFFF9EF4041FFFFFFFF3FFCFCFFFFFBFF7FF8FFFFFFFE8401FB07FFB5FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF601006FFF8401FF1FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFE3FF9FEFFFFFF7EBFF8FFFFFFFF9FE0001FFFB10E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB80001FFFD2797D8FFFFFFFA17F57BFFFFFF3FBF58FFFFFFFF9FFF8D7FF7C0A117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF90C35FFFFFFFFF97FFFFFF727D7DDBFFFFFBFEFC5BFFFFFFF3FFD7FEFFFDC3E3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF37FFBFFFFE7FF8FFFFFFFBC5FDF3FFFFFC9FF7C36FFFFFFF8DFED7FFFBFFDC7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC27FFFFFFA8071FFFFFFFFCABFF7FFFFFECDF807FFFFFFF68720FFBFFFFFC0BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC11FFFFFFCA869FFFFFFFFF03ACFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFF7FE46FFFFFFFF91811FFFFFFB0FDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD02FFFFE9BFF8DFFFFFF7BC018DFFFFF531807B7FFFFFFBCEFDDFFFFB807F7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFA03FFFF87FF9EFFFFFFF7D00000000000001FFFFFFFFFF9DFF2DFFFD06DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF815FFF96FFDFFFFFFFFFFE8000000000033FFFFFFFFFFCFFF6FBFF46BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD87FFF983210E0FF609043E3A84002EFCE713D03FFF028C83DFDFE0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FB7BFF60000000000100DFDFFBFFFB40000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "B7B33FFF7FD7FFF1FFBFFFFFFFFFFFFFFFFFF8873DFDD9FFEACE77FE77EFEFF847FE7FFFFFFFFFFFFFFFFFFFFFFD8FFB816BDEE77FFBF36BFFEFDF3FDFFFFFFFFFFFFFFFF7EDFE1FF2FFF5967DFE77F7FED0EFF8BEFFFFFFFFFFFFFFFFFFFFFFE7F3F89FFFEE3FFF6727FFFFFA37FFFFFFFFFFFFFFFF7FF7DFD2B5FF57377FFEDBF26E8EC5F9F7FFFFFFFFFFFFFFFFFFFFFF87F3F80DCFA73FFC7FE5FFE644FFFFFFFFFFFFFFFFFFBFEFFFA37FFFBFFD7FFF6FFAB01FDFE1FFFFFFFFFFFFFFFFFFFFFFFFE3F1FFC015EE7FFF1FF7FFFFF5FFFFFFF7FFFFFFFFFFFF7FFFDF37FFF7FCBFFE7BEC027DC7E3FFFFFFFFFFFFFFFFFFFFFFFFE6F9FFDFC0EF7FFC3BF3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "DFA7BEFFFDF3EDFFFFF7FFEFEBDFFF4FD3BFFFFE3FEBF98381DFC7E3FFFFFFFFFFFFFFFFFFFFFFFFC1D9FFFFE8DF7EFEFEFFAF1BFFFFFAFEEFFFFFFDFFF2BD7BFFFFFFBFFFBF2EFE2B03F7F7CB43FFFFFFFFFFFFFFFFFFFFFFFF51F1FFFFFE5E7FFBEDFFF46FEFFFFC5FFFFFBDBEFFF9E677FFF3DFA7DFF6AFFD3D37DF7FC7C7FFFFFFFFFFFFFFFFFFFFFFFFA1D9FFFEFE7CECFFFFDFF77FEDFFFF9FEFFFBFDEFFFAFCBFFFFBFAD7FFFBF7EDB73FFFDFE783FFFFFFFFFFFFFFFFFFFFFFFFF0F9FFFFBB3C007DBFBFFEEBF7FFFCF8FEFFDB7DFFFB39BFFFF5FA7FBFFFBF513C7FFF77CE8FFFFFFFFFFFFFFFFFFFFFFFFFFDB9FFFFFF3C0503EFFFEF37FFFFFEFB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "AFFF63AFFFEFEFBFFFEDD1EFFDFFF24E5C3FFFFF5FCBFFFFFFFFFFFFFFFFFFFFFFFFF878FFFFFF697FCADBFFFFF779FFFFF7FFFFE9EFFFFEF75BFFDF73FFFFFFC2F74E7FFBFF9F8FFFFFFFFFFFFFFFFFFFFFFFFFF87C5FFFFE31F9E23FFFFFE74EFFFFFFFFBFEEBFFFFF3F3BFA9BF3FFFFFE07DBEC7FBFFF3D8FFFFFFFFFFFFFFFFFFFFFFFFFF87C6FFFFF153F3C1FFDFFE4F2FFFB7E7EFD66F7FFFF7F9EFF83B3FFB7B87BE760FFFFEE3F5FFFFFFFFFFFFFFFFFFFFFFFFFFC3F5F3FDA879E5F44BFFF6CBCDFEBBE5FDBEFBFDFFFBFE7FD2D97FFF9E1FAE7A4BBFFDC7F1FFFFFFFFFFFFFFFFFFFFFFFFFFC7D9FEDFEEBB6FE60FDFFE17F7DCFD7BEBEE57FFEFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "F6B1FF77D7FFDF85F4A7E3BF7FFC7F97FFFFFFFFFFFFFFFFFFFFFFFFFE6EE7BFCEFF80FFF83AFFAAFBF79EFD9FFFFDFB77FEFFF3F5BFF7FFFB277EE7F3DFFDF1FC3DFFFFFFFFFFFFFFFFFFFFFFFFFF3FD0FFFCDF84FA184BFFF7BFFF6D6FDFDD8EFDFFDBD7521BFFE7FFBC5F5CE3B99FFFE7FEAFFFFFFFFFFFFFFFFFFFFFFFFFFE07B2FDBBCFD8B0564DFFFFF7FFFE7BEDFF57FC77F38BFFFED3F7FFE1F83E29F9CBD79EF82FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC27FBFFCCF10DE3FFFFFFFFFFFC03F4FFFFFDF2F7FDBFFFF3FFC1F39F01FDCDF037F8FBFFFFFFFFFFFFFFFFFFFFFFFFFF07FF11BFDFCB6F8FF0FFFFFFFFFF73DFECFDDE4FE7FE7FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "BFAD2E7E3BFFFFFFFFFFFFF43AD6CFFF1F7D7EFEFFFFFFBFFFEFFFFFCFA96747AFEBBDF89FFE72FFFFFFDFFFFFFFFFBE5E74D7F77FFA0BFFFFFFFFFFFFF8FEFEF7DD5DFFFDBFFFFFFFBFFBFEFFFFEADC9BE92F6871FB5FFEEFFFBFDB7FFFFFFFFBDDFFFE19FF3F3B4DFFFFFFFFFFFFF8FFF49FFBDFA73CFFFFFFFFEFFFFFFFFFD61E71FF3FFF1DFFB7FCEB97C3C6F9FFFFFFFF8E7CFFE7FFFF9715FFFFFFFFFFBFE0FDFB97DFEF6FF9FFFFFFFFFFFFFFFFFFE12D5DFFFFFFACFFC7F9CDEDD19F4FFFFFFFFFCB3BB3E7FFDFFFC7FFFFFFFFFFFFC3E3F9FD7FECDF71FFFFFFFFFFFFFFFFFFE3F3FFFFFFF7F07207FBDFFBDC77DFFFFFFFFFC72B86DFFBCFEBC3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "FFFFFFFFF7D3FEDBDEB7EBBCFAFFFFFFFFFFFFFFFFFFF3FFFEFFFFAFDF6CEF7FB7F6AB3F0FFFFFFFFFCDBBFFEF83F7F7CB6FFFFFFFFFEDC3E776FDD7D9E5F3FFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFDFFCBF37FFD7FFFFFFFFFFFFFE7F7EBE5B9A7FBF0BFFFFFFFFFFF85EFFD2B7F3B76F3FFFFFFFFFFFFFFFFFFD3FBDCFFFFEFFFFFC7EE7DBDB7FF7FFFFFFFFFF791FD6F6195FFF1FFFFFFFFFFB58FDFA9F38E76CDE5FFFFFFFFFFFFFFFFFFFFFEFCFFFFFBFFFEDFAFFFEF7FFFFFFFFFFFFFF5CD7E39DFEFFF707DFFFFFFFFFF0FDFDAEDF9FE55E7FFFFFFFFFFFFFFFFFFBBFFBFFFFFEFFFFBBBDF7FFFEFFBFFFFFFFFFFF1CCFB8CD7E9FFFA7FFFFFFFFFFE3F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "BFD9FF3EFFFDEFFFFFFFFFFFFFFFFFFFC7FFFDFFFFE7FFFEB699FFB7FBFFFFFFFFFFFFF3EF473F7FBFFDFC7FFFFFFFFFD83F3FA3FBFEE379CFFFFFFFFFFFFFFFFFFFABFFFDFFFFCFFFFD7FB3FFFFFFFFFFFFFFFFFFF9DEF3FF1FACFEF41FFFFFFFFFF41FFF9BFAFAEDB3CFFFFFFFFFFFFFFFFFFF43FFF9B7FFFDEFFF7D7FFFFFFFFFFFFFFFFFFFFBEDBDFEFFDCFEFF1FFFFFFFFFDA77FD3BEEB8E7929FFFFFFFFFFFFFFFFFFFF48E1ADFFFDFBFFE7F5BFFFFFFFFFFFFFFFFFFFFEEFBFF9FDE7F5E0FFFFFFFFFFC5EFF7EDF7E5DDBDBFFFFFFFFFFFFFFFFFFE1FC8361BFDFEBDE7FDFFFFFFFFFFFFFFFFFFFF0A4FBED7F9A3D3F9AFFFFFFFFF2BEFF2F37EDEFD2";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "9FFFFFFFFFFFFFFFFFFFE84E80FF83414FFCB4BFFFFFFFFFFFFFFFFFFFFD75FFFE74BF4F9F0FFFFFFFFFB1FEFE7FFF91E677BFFFFFFFFFFFFFFFFFFFE3E08AFF9D1C6924F17BFFFFFFFFFFFFFFFFFFFDF67DF5FDBF3F9FC7FFFFFFFFA0DDDEE5FDEFFCFF3FFFFFFFFFFFFFFFFFFFF5FFFF078FC7794163FFFFFFFFFFFFFFFFFFFFEEBF1FFDFFDBBF9E81FFFFFFFFD1F9FCAEE8FFEFF60000000000000000000003FDB7B000000401C00800000000000000000000F3F9FCFFC8BF7FE3FFFFFFFFE3FBECBEFDD77FEFBFFFFFFFFFFFFFFFFFFFF5FFFBFEF9E1F1D3C9FFFFFFFFFFFFFFFFFFFFFEBFCAD7E5FD3FEFE3FFFFFFFFC3F3FD5F2FF7FCEF7FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "B3F9E073FFFFBFFF6FECDFFFFFDF8FFBFFFFFFFFFFAF7DF7FCFFFFFFEFFE79FFFFFFFE7FFFFFFBBFE7B6FFFFFF3FFFFFFFFFE3C6ABFFFFFFFFFFDFF8BFFFFFFFC7FFFBFFFFFFBFE9FAE3FEEBBFFFCFFF7BFFFFFFECFFFFFFFFEAFFEFFFFFFE2FFFFFFFFFF7DFEF7FFFFFFFDF97D1FFFFFFFFC7FE6DFFFBFFFDFA5EFBF75FEFFFEFFF987FFFFFD0FDFD8777C9EFDDFFFFFCDBFFFFFFFFAF979DFFFBFFFFFA3FF8FFFFFFFFC7FFFFFFFFFFFFFFF251FF7F7DFF8BFFFFDFFFFFE1E6515B9FD7FF0BFFFFF9FFFFFFFFBFC7BC7FBFFFFEBFF9FFB3FFFFFFFFE2FDCBDFE7817FFBBEBBFBFFFFFF1FFFFFFFFFFFF2FFFFFF9FF5BF7FFFFFF8FBFFFFFFFFCB269FFF7177";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "FFE3B7F5FFFFFFFFE3B7F7BC954D6BFDF77B49B7BFFF96009F9FFFFFB7BFBFEDE5576F78FFFFF019FFFFFFF32FF9FFC92E2E7EEFEE4BFFFFFFFFF17FFBEDFFFFE87DAFB8000FDFFFA0000657FFFFE05729FFF803DF7FFFFFE212FFFFFF000D47FFA7FFEDFEBFDD93FFFFFFFFF0EFFF7FFFFF7FBFF7B86DB23FFF1AFFC55BFFFFE78C0A11EA4FDF7FFFFFB69FFFFFFFBF9CF6EF6FFFFFFFFFFD0FFFFFFFFFF8FFFFFFFFFFDFFFFDF8FF9F7FFF3FFFF5FDFFFFED0EE5339079FF9FFFFF6FDEFFFFFFFFDEDFB8FFFFFFFFFFFF2FFFFFFFFFFC7FFFFFFFFFEFF7FD94FF87FFFA3FFFF3BFFFFFE9C6FB76EE3DFFBFFFFF8FF7FFFFFFE39CDFE3FDFFFFFFFFFF1FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "FFFFF43FBFFFFFFCBFFDFA4A7FCE5FFE7DFFFBCFFFFF5B8FF02BA48BFDDBFFFE9DBFFFFFFFC71937CDF88FDBB7FFB817FFFFFFFFFE0FDFFFFF0003EDDEDEFFCFFFFC1FFFDBCBFFFFDFD20783CB20BFCDFFDF8B7DFFFFFFEFF92FBFFC007FDBFFF03FFFFFFFFFFD81F7FFF00441FF6B26DFFFFFFE7FFFB9EC3FFF8DECFD77FFE0DFCFFFFF3AFFFFFFFFF7B2747BC1000FFFDFD27DFFFFFFFFFFE9FDFFC209A47F97A6DFE7EFFEFFFFF9FB7FFFAF97EFD7FF3C67EFFFEE1DB5FFFFFF5F327EFE40C4117FFF03BFFFFFFFFFFFF867F102FFF80D5FEE3FB1BDFCDFFFD8F17FFF37B7FFBFFF5F7FDFFFFF33EFFFFFFF9932FDD80FFF4C57FC07FFFFFFFFFFBFFC12A0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "41EFDE03EF93FFD37FE9FFFFF4F77BFE3FCF8DAEDFE47FCFFFF867EBFFFFFF9C45B9E0BFFFA010C086F7FFFFFFFFEFFE04005FFFFFA3E7DB7FF97FFDFFFFFEFF7FB41FD5BB52B2F137EBFFFC73BFFFFFFFDE73FFE0FFEFDE80001DFFFFFFFFFFFFFFF003FFFFFFE1F3E33FFBFFD9FFFFFC7FFFDF3FCF4C48BCE5BFF7FFFCDFB67FDBFDFE63E7D1FFFFFFC041FFFFFFFFFFFFFFFFFADFFFFFFFA0F3CB5DFE7FB1FFFFFF7DFFFEDFC17FF71567B7A7FFF8FE2CF7EFEC7E4BEDA3FFFFFFDE7FFFFFFFFFFFFFFFFFDFFFFFFFFFDA2FEB17FC6FE3FFFFFE6DFFECFF8DFFF7F2C78FDFFFF9EF72B7DEF536A7EF8EFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DF6";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "000000121AF7BFE6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C5FD9FFFFD4F8000B8C290DDFBFFFF0416050000F921FF3EFF55BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC1EBBFDFFDFFFFFFFFFFD82FF7DBF813FCFEFFFFFFFD7FFDDF43F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFEFFFFFFFFFFFFF43EFB6A2FFF7FFFFFFFFFFFFFFFE06FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBE07BFFFFFFFFFFFFFBFFFE07FEB13DFFDFFFFFFFFFFFF7FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF879FFFEDFFFFFFFFFFFFFA7FFD0FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "C07DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFACBFDB1BF8FFFFD4BFFFFFFFFFFFFC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF7F7FB110301DF8770FB924C09DFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3BFFFFFF7F02FFFEFCB7C5F2C09BBFE9A07FF7FFFE5EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF097FFF3FFF923403FFFB5FFE99BFDFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFF95FFFFC00A2F8005FE0000EFFFF1FBFFFEF8FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF87FBF9F9FC30D368618DBBA7FFF5F1EFFFFF9F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EFFFD2FEFFFCFFFFF627B04FFFFFBFFFF7876FFAF1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF97FFFFBCFFFFFCEFFAAFFFFFFFFFFFF53FFE07F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF816F73FFFFFFDBFFF87CDF9F1FFFF9FFFFFFF7F182FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE8058FFFFFFFEFDFCAFDEFBDE7DFFCFFFFFFFE640EFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE421FFFFFFF2AFFCFA9FFDFD43DF7FFFFFEFC0BFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFFFFFFFC95BFF9FFDFFF1847F7FFFFFEBBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF671CFFFFFFBFD3F7BDFFDFFECF19FFFFFFF977FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFB077FFFFFDBFFFFFBFFDFDFFF7DBFFFFFE93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2BDFFFB49FD7DFDDFFDF7F7FFE59EFFFEF77FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "8FE7CE79FFE7E1F7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFC9F7BF83BFDFBA37FFFFFFFFA7BFFD65D42FFF727FFFFFEFE76F7F8CF9FFFD2DDFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FEF0377FCFDF9E7F3DFDFFFFFFE7EBEFFDBFFFFFDFFFFFFFFFF87B3E8FFBFFFF93FDC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFB05F71977DF6EF847F87FEFFFFFFCBFFFFEF9FDAFF7EBFFFFFFBD5FD1803F1FF70EFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFD40DF3EE7FE3CF18E7E5F7FFFFFFFFFDBFFCDFF7F7DBFFFFFFFFE3FF3A3E56EB7BE5C049FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05425D7EF9C518C7D8FFFFFFFFD7FBF7FEBFFDFFFFFFFFFFFB8BBF8FF3577FAF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "B3801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFA0C2345BFFE070AFFCF7FFFFFFDDFDFFFEBFFFFBFFFFFFFFFF9FEC1B81FF801ACB837FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEA45FDF03FF0FB4FBC1FFFFFFFEFFFFDFE3FEFFFFFFFFFFFF65F78E707F023B7F187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE7FDF12FFDA1863F8FFFFFFFFFFFFFFF7FFFFFFFFFFFFFF2783DE60DE003FBF11FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDE961F6C38ABF77027DC5DFFFFFFFFFFFFF7FFFFFFFFFFFBFF1D11DA27FA0D2BE4257F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FC70B72F685EE7507FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFBA3E71963DD0BF8D7CF3B83FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFA0DE381F87BC0DF770FFF82FFFFFFFFFFFFFFFFFFFFFFFFFDF87654E0FF07DF0FA0F1E87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0187F1DBFF707FE39BFBC1FFFFFFFFFFFFFFFFFFFFFFFFFFE0CE3CF0EF0FFB9FC5E4207FFFFFFFFFFFFFFFFFFFFFFFFFFFFB2001F0A9FF801BF31FF1E0DFFFFFFFFFFFF7FFFFFFFFFFFBE70D3873F833FEC52FE041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC203EF03BF1F4FFB5FA378BFFFFFFFFFFFFDBFFFFFFFFFFE9D17971F616C7FC0B76235DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC323FFDFFA7FD0FC3FF3FE1FFFFFFFFFFFFF7FFFFFFFFFFA1C738B1FC3FF9F7FFFDEC3FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFF1FFFFFFE3FFDCFF7FE1C707FFFFFFFFFFFFDFFFFFFFFFF8FEF9EFFF14FBC7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC7BFEFFFBFFE03FDF849FA7DFFFFFFFDFFF7DFFFFFFFFE2E860E6AC13FD8EFFFFDEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFAFFF2C5BFED5DF977FFFFFFFD3897FFFFFB7FC3CC40E3D83FF73DFFFFE41FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57DFFFFF7FFE8B7EC8DF591EFFFFFFE00001FFFFFFFC1A06487FF1FFFE2FFFB6F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F05FAFFF7DBF133FBCDF83A03FFFFF60FFE58BFFFFFF97C264E3DC1BFD97FFFFFC47B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDB";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "3BC722D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57DC1B30FCDF3FD9BF2B1ADFF87DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD027F8F74FE0E3FC3EF3BC07F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF85FE779BCE23FC8F039E7F92FFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FBF3C0F4FBF3E02DBF90DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB01FFFC2FDFFEFDDFFFA03DFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC823FF7FFFFBDFFBD800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8080FFFFFEFF6901BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00010246B9C0010FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12000000013A3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF28D3DECFFFFFEFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF6FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "E7F97FFC3FFFFC403FFFFFFFFFFFFFFFFFFFFFF8601FFFFC79F6CFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE7FBFFF3FF3FEFF7F167EE3BFFFC2B1FFFFFFFFFFFFFFFFFFFFFB87E0EFFFC2BE7EFE7F39FFFFFFFDEA1FFFFFFFFFFFFFFFFE2F9FFD7FE7F4FFBF937EB5DFFB82F17FFFFFFFFFFFFFFFFFFFFC0FF8FDFF8F3FEDFA75E3FFFFFFFFF31FFFFFFFFFFFFFFFFE3DBFFFFF67FEFF1F9FF6D87FFF87E03FFFFFFFFFFFFFFFFFFFFB3FF8FBFB1E7F77FEB7D7FFFFFFFFF8FFFFFFFFFFFFFFFFFF173FF8DBF7FFDFBFB3BD3E3BEF0FFCBFFFFFFFFFFFFFFFFFFFFE1FF8DFFC9EFEE5FF773AFFFFFFFFDFDFFFFFFFFFFFFFFFFDB07FFCBFE3FFBF9F93BF6C3D3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "F1FF67FFFFFFFFFFFFFFFFFFFFE3F78BFD03AFCE5FDFE797FFFFFFFD23FFFFFFFFFFFFFFFFFC07FFFFFF7FEFF9FB73F9C0FFA3FFE3FFFFFFFFFFFFFFFFFFFFE3FFC3FE279FECCFEDC7BFFFFFFF6A33FFFFFFFFFFFFFFFFFF5BFFBFFFFFB3FBFF3FEDD86DF1F7E3FFFFFFFFFFFFFFFFFFFFE7FFE1B417D7BCDFD7CFFBFFFFFFD3FDFFFFFFFFFFFFFFFFFFDFFFFFFFFFF9FFFBBBFDBC0FE1FFE3FFFFFFFFFFFFFFFFFFFFE3DFD1201FBFDFCFFFFBFFFFFFFFCEDE7FFFFFFFFFFFFFFFFEF6FFFFFFFFEFFFFDB9FFFD0101FFE7FFFFFFFFFFFFFFFFFFFFA1BF1220FA7FBC9FDFDB7FFFFFFFBBFEEDFFFFFFFFFFFF7F61B0FFFFFFFFAFFFFDDCB73580047BE7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFBF62A0BFEF7BEDFFBDBFBFFFFF41FEFFBFFFFFFFFFFFFFEFFFEFFFFFFB7D9FBF99DFF1F70081387FFFFFFFFFFFFFFFFFFFFF1FB98EF55BFBDCFDD9BF6FFFFFDFFFBFFFFFFFFFFFFFFFF7FEA6FFFFFCBDF7FF896FF9FFE9EEF85FFFFFFFFFFFFFFFFFFFFF0BFF5FDF3FBB99FFFBFA1FFFFEDFFBF9BFFFFFFFFFFFFF81FFE7FFFFF862DEFFDDE7F47FFFFF703FFFFFFFFFFFFFFFFFFFFF8DFFFFFD7FF6F8FFDBEF3FFFFFAEEFF7FFFFFFFFFFFFFF1FFF7BFFFFFE79FAFF8CE6FE3FFFFFF9DFFFFFFFFFFFFFFFFFFFFB83FBFBEDFFA7FBF99A7F7FFFFF67FEE5FFFFFFFFFFFFFFBFFFF9FFFFFEEDB2FFCCD3FBFFFFDE21FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFE5FFFFF9FFEFB9FE7FFCFFFFFFCF3FCFFFFFFFFFFFFFFFFFFFF9FFFFFFBEFF1FDCFBFFCF7FFFC3FFFFFFFFFFFFFFFFFFFFFFE37FBFDFFFEDBBFF9FF9FFFF7FF1FE5FFFFFFFFFFFFFFFFFFFFBFE1FFFEBFCFFEFF9DFFBFCFF23FFFFFFFFFFFFFFFFFFFFFFF13E8F2FFFCFB97BFBF77FF67DEE41FFFFFFFFFFFFFFFFB7FFA7FB7FFFE6F9AFCE7F3FFD38F042FFFFFFFFFFFFFFFFFFFFFFE354C6FBF7DE23FFFBDDFFFF3FFF077FFFFFFFFFFFFFFFFFDFE7BF7FFE7FF77FEB7CFBFEEA7587BFFFFFFFFFFFFFFFFFFFFFF1FD07EFFF977BFFD7FDDFF75FFCFDFFFFFFFFFFFFFFFF3CBD1DFF7FF7CF76DFEF5EFFFBE2FF85FFFFFFFFFFFFFFFFFFFFFFF9DFB07FD";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFABDF7FF0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FF74F0E37E3FF8335FFFDF337CFFFFEE9FBE3EFD87FF7FE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE3FF7CFC7EF87FF241ABDE3DD9BE9FB9059AFFBFDD0F9F7743BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC378F9FF4EE1F9E1E02448FF9DFF09C811DD2FE322FFEFFF87DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0FCB2FFFD0FFF9E67A0037DAE7F6845BDFFCFF73FFFEFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7C7FF7FCFDFDE3B8B3FFE773DF6BFFE7FFFF3BB77D3FF03F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39E7FFFE8F7FFEFF162FFDCEBFB2F13D1EFFFCEFFFF3CC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA807BBFFF83FFE3F4BC5BFFBECFF9BF0FEBFFE8FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF202FFDFFF0FF12FDFC37FB266BFEDBFF702F8BFFFF5C02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00BFFBF7E0875FFF05FA6BFB7E72FF7FC801FFFFFE02BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF81FFFFFDFF9DFFD4FFE8FF1BFB87FEDFF7FFBFFFC17FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0099FFFFF9BFE05FFDDBF8DBE9DFFF8BB7FFB9C01FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82782AA773FFBE8E773FEEEFFC73DFCDFB744081FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDC0BB3680104F1DCFEFADFB73DBB2C00D0018EC05FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF81FFFDFC1013E6FDF7FFF7BF33F8181DFFFE813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFBF01FFB7FFF98F0F9C3FFF98B94817FFFFEF805DFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFC7BFFFFFFFFF7F10BFFFFDFFEB3F5C7FFFC8FF33FFF7DFDD08EEFFFFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFB7FFFFFFFFF01FFFFFFFFF0FA1FFFFE3D0FF7FFFFDC85BDBFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00DFFFFFFFFF7F60137BFFFF7D1DEFFFF7FE7FFFFFFEF089FFFFFFFFF7FF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60FBFFFFFFFFFFF4295DFFFFDF0F9FFFFBD9BFFFFFEB200F6FFFFFFFFFD9877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3181FFFFFFFFFFFFF8037FFF7FBF5FFFFFBE1FFFFFF74017FFFFFFFFFFB79167FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "3DFFF9FFFFFCFFBF8FFFFFF8FCFFB87ECABE1FDC7FDBDFAFF5FBFFFFFFFF7FBFFE7FBFFFF5FFFFFFFFFFFFFFFFFFFEBC3DEF34F1FFABFD7DFFBF8FFFFFF0EEFFBBAFFE78FBFCFDEFFFFFFC5FFFFFFFFFDDFBD507FFFFFFFFFFFFFFFFFFFFFFFFFCDC7FFA38F39B1FFFEEFF8F87FFFFB9FEFFBFE37F7BF9FE7FFBFFFFFF8FBFFFFFFFFFF71FDAFFF7FFFFFFFDFFFFFBFFFFFF7E75FFE03CDFEE7F57FCFFFFCFFFFFF0FCFF2BBF7BB7FFDEDFBFFFFBFFEBEFFBFFFDFA0C7BD82FCFFFFFEEFFFFFFFFFFDBFFBDE7FB032DD5A6FF6FE8FFFF8FFFFFF1FDFF2F7EFF96F49E107FDFFFFFA9FFFFEFFD4070DD3D0D7DFFBE7BFFFFFFDDFF7FF781FFFF0779DFEEBF27FA";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "FFFF87FFFFE1FDFFDBF3F7FDFDDF7884FDFFFFFDFFDF794181F7BE7FD7D51EDA26B7FFFFD8FFFFDF077FF17F7D9FFEFF8FFA7FFF8FFFFFF1FBFFDFF2FF97FDCEFFB44F7FFFDEFFFFD4C7F86BD9C3F8A378D333FEFFFFE2985FFEFEFFE3EF2FBFFFFB6FEEFFBFC7FFFFE1FDFF4F77EF97F5D7795FB3FBFFFB2FFFE7FBFF47F3EDFFFDCFB5F9FDFFFFCF789E71FFAF87BE7FF7F2F7FFF6FFEFC7FFFFE3FFFFEFF7FFF3EB4F7FFBF63FFFDFAA5BADEEFD8287FE0DDFB7EFFCDFFFFFDDFD131DF7FC3BFF61D9E4DFF7F87FFFC7FFFFE3FFFF67FFBFDBF7CE3FF45F4FFFFFF7FA7FFFDAC05BA5FFFBFEDFFEFFFFFF37FF6FFFFFFC7FFAFBCFDF7FF7F87FC7E3FFFFE3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FFFFB51FB9FDEFD77FFECDE2BFFFF9AFFFFFFD3FFFFF3EFFFFFFFF3FFFFF1FFFFFFFFFE1FFFEF9ED5F6BED9E7FCFE7FFFFF3FFFF3DBF69FF6FEF8FE73DFE7FFDFEFFFFFFFFAEE6F7CBEFFFFFFF33FFFA3FFCFFFF7B61FFFC79FBF7F7FABF7FEFE7FFFFF3F9FFEC3DFDFB9BEFBFFBB7FBAF7BFFF3FFFFFFFFC17FEF8EAFFFFFFFFEC3B3F9FFFFFB0FFFFE6BED7F17D7BE7FFFE7FFFFC3FDFF73FBEFBFB5EFBFF73BFBC2F7DBFFFFFFFBEFF887FBFFBFFFFFF1FFCDFFFFFFFF6C0FFFFA7BCF1EE9EF5B7FCFE3FFFFF3FDFFF7FFEEFDFDF7FFCFEF79F1FFEEEDFFFFFFEDBFF8F6AF9FFFFFF6FB1FBFE5FFFFFCFFFFF7FBF3DDF4BFFE7FCFE7FFFFF1FDFF4FFBFFF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "DA7F8FE5C36DDCFFFFFFFFFFFFFBFFFD1F5DDFFFFFFF52B77BF3FFFFF87FFFFDFBBF7BFF7BFEFFFFE7FFFFF1FBFFB5FF3FCFFE67BFEFFF5DFF3FDFFFFFFFFFFDFFFD8778E8FFFFFDA4F7D17BFFFFF2FFFFFCE7D7F9BF5FF2FFEFC3FFFFF1F9FF37FD7FFBFFF79FCF7F6FFF9FFFFFFFFFFFFBFFFFF0FF7EFFFFF7FFFFAFEFFFFFC7FDFFF9E77FCBFFEFF67FDFC7FFFFE1F9FFB5F9BFCBFFF7DF96FE7BFFF7FFFFFFFFFFB6FFFFF87F3F7FFFFFFCF9FBFFFFBF15FFFFFBB7BFDFFF5FF2FF7DC7FFFFF1FCFF2F7EFFDDDFFFCFCAD673FFF3BFFFFFFFFBBBFFFFFF17DB1FFF7FFF5FFFFFFFDC1FFFFFF1EF9FDB7B6DFCFFFFC7FFFFF8FFFF97FFFFD7FEF3CDBFCFE7";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "FFFFFFFFF1FFF9FFFFC16B67BBFFFFFFFFFFFFFFFFFFFFFE775FFDF7FFDDEDF1BFFFFFFFC3E5DD77FFF3FAEDBFFFFFFFFFFFFFFFFFFFF0FFBDF9FFDD0E9373FFFFFFFFFFFFFFFFFFFFFFE3BF2FFFFFCFF3D9FFFFFFFFCFB3FEFDAFD7FDEB7FFFFFFFFFFFFFFFFFFFFEFFF9FFFFFAFFEE65FFFFFFFFFFFFFFFFFFFFFFD95FAFFEFD67EFF2EFFFFFFF8FEEFA7FEFF7FF6EBFFFFFFFFFFFFFFFFFFF79FF75FFFFB7FDD8EFFFFFFFFFFFFFFFFFFFFFFF767FA7FEDE6FFFF8FBFFFFFF2FEFEBFF27F2EF6E7FFFFFFFFFFFFFFFFFFFD8FFFDFFFF9FFF938FFFFFFFFFFFFFFFFFFFFFFFBE7BF7FB7FE7F7F0FFFFFFFF0FCFDB5FFFF7FF4B7FFFFFFFFFFFFFFFFFFFF82B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "E1FBFFD7FF839FFFFFFFFFFFFFFFFFFFFFFF3B6FA6E7FED7E9E8FFFFFFFF0FFBDBA4FBFEFE4FFFFFFFFFFFFFFFFFFFFFEE302DFFFF33FFDF3FFFFFFFFFFFFFFFFFFFFFFD7F3777F5D9B7BBB87FFFFFFF1FDFF7C7FC8FDDCF7FFFFFFFFFFFFFFFFFFFFFEC8BFFFF3FFF1E7FFFFFFFFFFFFFFFFFFFFFFF3BEFEF1FE9E7FDFC7FFFFFFE3FDFE9FBDFFFB1CFFFFFFFFFFFFFFFFFFFFFFBFC73FFFF305CDEFFFFFFFFFFFFFFFFFFFFFFFF7D61DFFFBDD3F5BE7FFFFFFE37FFFF5BF4BE5B9AFFFFFFF7FFFFFFFFFFFFF7B640DFE53C05FDFFFFFFFFFFFFFFFFFFFFFFFF39FCF647F77BFEF47FFFFFFA3FFFFFF9D74C699F7FFFFFFFFFFFFFFFFFFFFFFCC11C7A7F81DB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "FEFFFFFFFFFFFFFFFFFFFFFFFDCF7FF54F97FEFC5FFFFFEF3FBFEDDDF7EEFEDC7FFFFFFFFFFFFFFFFFFFFC02F7B88DFFF3F7BDFFFFFFFFFFFFFFFFFFFFFF3CEFBFFFCBF3FFFF3FFFFFF46F7FC9FF9FCBEEFC7FFFFFFFFFFFFFFFFFFFFCAEFFFFD1BFD9C7EFFFFFFFFFFFFFFFFFFFFFFF3CFFFBEE9F4BFCFE1DFFFFB81FFFFBFFAFFFFEFCFFFFFFFFFFFFFFFFFFFFDD7EFFFF9FFDF3AFFBFFFFFFFFFFFFFFFFFFFFFF1C2FCEBDB7DBFF7F3FFFFFFCFFFFDBFEFFEBFFBE7FFFFFFBFFFFFFFFFFFFF87CBFF43BFFF33DDFFFFFFFFFFFFFFFFFFFFFFF1CBFCBFEFFE5FFFF3FFFFFFA7FFFCFFEFFE9FE9E77FFFFFBFFFFFFFFFFFFBFA0FFB8BBFDE137FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "FFFFFFFFFFFF9C6FDFFDFFA9FF3F1FFFFFF8FE7FAD7C97C4FDBED38FF7FDDBBDFFFFFFFFFFD8F75D97F3D26FFFFFFFFFFFFFFFFFFFCFEF7D1EBECBFCF75EFF3F1FFFFFE87F7FDDFD9FFFFECC002FFEB47FEFFFFFFFFFFFFBFD379EE479F7FFFFFFFFFFFFFFFFFFFFBF082DBFFD77EDFDFFDD8FFFFFF87FFFBFF3E53DB5B4FE71F3E63FFDFFFFFFFFFFF7F6799FF2B3FFFFFFFFFFFFFFFFFFFFFFD6F89EEB74D7F3EDFF371FFFFFF8FDFF9F1EE16EC7BCFBBC049748FEFFFFFFFFBFFFFDF03FDF2DFFFFFFFFFFFFFFFFFFFFF773FF3DF67F056BFEFFB78FFFFFF1FDFFFFFFFFDF7D9EFFF6585FFDFFFFFFFFFFFFFFFFBFB7BDF9BDFFFFFFFFFFFFFFFFFFDFDFFE";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "9FE9FFE7FFFFFC5E75F89FDFFFFFFD5EDFEFFFBBF4DDE77FCF8857FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FED3FBF3F4FFFFFFF7DFFF9FF6FDBF7F9DDC7F2FFF1EFD9A77FDEE4D7DF1FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF597FEFF8FFFFFFF31DDFDF7F793FFA96FA5FFFFEBF1334E7197BDA57C17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEF0C71DFFE4EDFFFFFFF157FF9DFC00801F157F3F9FFE5F35FFFB5DFFCA7BE6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7BD69BDE138FFFFFFE97FFF1FDE2022717FFF78FFFEBEEFFF579FFFCE79437FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CF49FFF7FBFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFDB7FFBFFCFCEC3BCBFF3E7FFCFD9EF6EE0FF39B7F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF8DFFE1D1FFFFFFF9EFFF3FFEFFE7F2AFFEDB5FFC5BBC66B74DCBDBFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EB69FFD3FBFFFFFFFC9FF79FFE7AB83EBBFE8BFFF4F57FFC53EFEDDAF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF65FFFFE3BFFFFFFEDFFF1FFDE8BFFE5FFBF9AFF8D1BDDCB764F192B787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E73CFFFAE7FFFFFFFE97FE7FFEFFFE2F3FFEC7FFF8B3FDBDBF5AFE98F18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E5B4FFDAD77FFFFFF6FFFA3FF82";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "5AE837BFFA5BFFDC7FF977FFFDFDEFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF2EFEFDE7FFFFFFFECFFA3FFEAF21EEFEFEFFFFFD8BF3793B7E7CDB738FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EF3DFFF84FFFFFFFFE77FEFFF6A7FEC3FF7FF6FFF1DFFAF95EFE7EB6FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7F86D2DFFFE0FFFFFFFFE7FFCFFFAC66789FFFFFBFFF1D7F6FFF87B7B9EDF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0EF3DFDFD37FFFFFFFB3AFCDFFDEE87A2FFFFF8FDF3FBF1F97FFF7FDEFF8FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFBBDF2DFBBF4D7FFFFFFFADFCBFFBFFEFD3FFFFF07";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FF3FEFDE1F8FA7F92FBC7FFFBF5FFEFFFFFFFFFFFFFFFFFFFFB7FFFBFF7E9DF6FFFC897FFFFFFFD1CD1FFFFFCFFFFFFFFF17FF3FFF7BEFFFF6EB67DCBFFFFFF6B5FFFFFFFFFFFFFFFFFFFFFDFBFFFFFF9DF36F76577FFFFFFFFBFE97FFFF7FFFFFFFFF97FE3FF8EF8FEDEFCB6F987FFFDBFFEFFFFFFFFFFFFFFFFFFFFFFFE59BFFFB1DFBEFFDFDFDFFFFFFF5763FFFFFBDFFFFFFFFD7FE7FEFB73DA763FB77BCBFFFFF41FFFFFFFFFFFFFFFFFFFFFFFB116FFFFD59FF6FF2DF8FFFFFFFE85C7FFFF5F7BFF5FFFFC7F6FFFDFBDBC7D3FB37FD7FFFFB0837FFFFFFFFFFFFFFFFFFFFFC003FFFFC1F73EFAFBFCFFFFFFF517C6FFFFF7FEFFFFFFFC3FFFFFFFF3FCF";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FC0FBFFFFFF83F87FD1FE7F827FFFF84DFFFA1FFFFD03FAE79E3F97BC6FFFDFFB90FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD405DFFFF7F1EF03F4FFA5AE00FFFFC683F675FFFE20BCAF7887D7FFC69BDB7FD03DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC0AFFFFFEFFBF9F8FFC7FFF027FF8C07E03CFFBC0FF86F1C1B8FCFF1FFFFFA00FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7001C217DFFC117FBF8FE1FE029F1CA7E13CF2005FFCBF8F7F041FF9F7FB4001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0219A83FFE1A3EFBDBC0EFC9009FE3CF788205FABE3FCBFE327FAC0113A03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC017FFED";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "DFF61FF32F98F7DCC41FE78F3C1C77CC0B3DCDF97FFDF837FE01FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD000FFC2FFFA03F13DBCDAFFFFFF819E3CFBFF9C473FFF682B7FC7FF0005DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD203D78DFD573E27FBEF87FF6BC02DE3CFFFF91C337EFE503FC87F0008DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800DF0405F0FE13C6E31F1F9EE9DE3CFFDD39D38FFB8F74C1FF420EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC13FFB3FBA7E1EE3E39F0FFDB18E7FFFCF30E39FF51B9D57ED108D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA00FBC7FD51F9E73";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "EFB487DFCBCD7FFFD03FF38FF054EF9BF009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE807F9B7DB03F77B8F9BC3DF41C07DFFF33FB967F023FF87C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB748F9FFEFFBDB239F9DF59F03FDFFFFE73CD3D789FEFF1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF9FFFB07F82DB9FD3DF7DAFF6FF7B3C23FA2FFFBEFD02FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF85BA5F7081DD7DF3FE6BB301F6CFF917F27F8287FF0EFAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC05FA0B42D43FFC63EF5A00200";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "03FF682F0FE176245DDE08EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9037DD90BFE1FDC879E7D84DFC8FFFFC56FB05FFCD7DFC20BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA16CF8BE3D7E86E68E9CE6865D32CFFFC3FFC0BFFFFF5FDB03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDFDFEFF03381EBF8078D13C689FFEEF7E0841FF3FB79FC2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FE7FF8FBC7F817FFD0BC8EC99C3FFFFFF0037DFF9FBD3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC7FFB8C2FFFFC9827FFF7FAE493FFFFF7FA093F";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFD38FFFCA03FEFFFF1FFE7FFFFFC007FFB7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3FF802BFFFFFB0BD80FFEFFEAC0FFE3E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE7625F1B5FFE0BFF987AFFFC6FA178FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C7285FBCFFF604F5C7E1BF5F9F6F1AFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C5A0FF6CFBE42FF80BF23EFD6FFBCBF1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFE3D0FC3FFE02857FEFFFFB03D83FDE075DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F0BC03B7001BEFF7F7FFC000EF703D00E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3D8FF81FFEBAFFFFFBFFFFE3FFF40E68CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FBDFE80FFFFFF7FFEFFFFFFFE44EF388E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F39E7F823FFFFFEFFFFFFFFF605E99E5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "E7F5C2CF883DBFFFBFEF57FFDC09F8C9A2FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E7D0E7F900F6FFFF7FFFD5001F1DBAF0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9E58BE677FA081E0235920015DA0E15ED03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79EF93EF3DFF502000000021DA38CF5A7D47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC3F87EE7E79EFB9271AA0EFFF9FCB087E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5B8780FDF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FDFFFFEDFFBF33BFEDCC783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2B8FB2F9FAEC1F8FFBDF1F718E079EE1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FF9CFCF89E6707F9EE2F705CE78FCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F03F8B85FC4B3EB9CE7381FF7BE97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17C0E1520EEE77F83CE7B8CB47F857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD11F5B1FA0E87BBF8DFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .lut_mask = 64'h0145236789CDABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .lut_mask = 64'h012389AB4567CDEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~2_combout  = ( \pisa|vga|draw_board_inst|LessThan1~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|LessThan1~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  ) ) # ( \pisa|vga|draw_board_inst|LessThan1~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & ( 
// (((!\pisa|vga|draw_board_inst|always0~1_combout ) # (\pisa|vga|draw_board_inst|LessThan1~1_combout )) # (\pisa|vga|draw_board_inst|always0~0_combout )) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|LessThan1~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~1_combout ) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datab(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~2 .lut_mask = 64'hF3F3F7FFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N22
dffeas \pisa|vga|draw_board_inst|red[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 .lut_mask = 64'h00000000C000C000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBA7FE000000007FFD49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003F40017F9002BD0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000057FFF140000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0192000BBFE7FDFC00B7405FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "FFFFFFC0FFFC11F7FE3FEFC62FFE40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFDFC7FDCFFBFFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC07FFFFFF9FFBEFFDFDFFFFF41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFE6BFF9BFFC37FFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF8FFE4FFF9DFFE07FF93FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFB3B7";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout ))) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "B7F02FFFFFFFFFFE27F41F1FFFFFF3EFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03CF8FFFFF0FE0FF417FFFFFFFFFFEC5FFC3E9FFFFFCFBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC079F1FFFF95F57FC17FFFFFFFFFFFFF237FDBF0FFFFEFDF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFE7FFFD2FABF61FFFFFFFFFFFFFFFD827C3FA3FFFF3FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07CFE7FFFBFF7FC1FFFFFFFFFFFFFFFFFF81FC1F4DFFFBF7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4F8FDFFF97F2FA1FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "FFFFFFFFC0FE7F0DFFCF9F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF8BF1FD07FFFFFFFFFFFFFFFFFFFFF49F1FFC9FC7EFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FFC7F97FD1E83FFFFFFFFFFFFFFFFFFFFFFE8BD7FF4DF7F3E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F8F8B13FF2FE1FFFFFFFFFFFFFFFFFFFFFFFFE2FCFFEEB9FDF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F3F037FF8FD1FFFFFFFFFFFFFFFFFFFFFFFFFF83E1FFF227E7E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F7B1FFFF0F4FFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "1F8BFFF51FBE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F9E317FFCFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F3FFEEED8FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FB8DE1FF9F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCFFDFA077E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FC03EBDFA7E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E3FF6DE3DF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FCBFF53F9F17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87AFF27F2BFC0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87EC5F9CFE7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F1CD7EF2";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC5239BFBF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FABFB6391F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F0DB26FC7E3FFFFFFFBFFFFF8FFE7FFFFFFFFFFFFFFFFC7F3B9AADDFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE65FE6D1FC7FFFFFFF6BFAFF87F1FFFFFFFFFFFFFFFFFEBFC71EFD13E83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F8BC4EFE3F2FFFFFFFFFEEAFDFF7FFFFFFFFFFFFFFFFFFF87F63A93DAFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F9FBB77AFE3FFFFFFFFFDFFCFFF0FFFFFFFFFFFFFFFFFFFF7F30FFFECFC07FFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FC6DCA791FCFFFFFFFFFFF1FF7FFBFFFFFFFFFFFFFFFFFFFF8FC1FEFD5BF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FDCF1327373FFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFE7F7477EFDFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07E3B7F7F5FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F7976FFF3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FCF3FF6F3F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FEBB7FFFBFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F07828313E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F7D0CCDEFE1FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "FFFFFFFFFFFFFFFFE07F7F7A74CDE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F3B78B3D7E87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9F8DF77E69FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDF76F7B9FC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F1AFFE7E3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E777F38CFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FC272FABEFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F7D7BA721F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FC7FACFC8FE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFE7FFFFFFFFFFFBF9E7BBFF87E1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "FFF03EFDFEFEEBFDFFFFF7FFFFDCFE37FFFFFB5F6A3FC7F62FDFFFFFFFFFDFEBB7F3F87F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17FECEEF717F1FFFFDDFCFF84BFA7C7E5110E39BF5BEFEBFFFFFFFFFFEFF27FBFDE8F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F062BF71A7C3FFFFFFFD5EFFB738085C1FF1FEEEFE9FFDFFFFFFFFFFE3FB9C70A987C1FFFFFFFFFFFFFFFFFFFFFFFFFFFF83F9FFE7BFDFC7FFFFFF9FE2FFDEFE7F1FFFFFFE79FE7FFDFFFFFFFFFFF0FBFFD0EED7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFE07D33FFFEFBF9FFFFFFDFFFFFFFDFDFFFFFFFFFF1FFF7FFFFFFFFFFFFFFC7C33BB9F4CF87FFFFFFFFFFFFFFFFFFFFFFFFFFE3FB3BEEEE4";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "BF1FFFFFFFEFFBFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFC3E3FBFBF76FC1FFFFFFFFFFFFFFFFFFFFFFFFFF07FE6FDE2DB7C3FFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE3E3F86FF897F1FFFFFFFFFFFFFFFFFFFFFFFFFF0FD97E1BE5E7CFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF1F9B74CD65FF07FFFFFFFFFFFFFFFFFFFFFFFFC1F13FBEEFECF9FFFFFFFFFFFFFF9FFBFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFDF9B7FD3FA6F83FFFFFFFFFFFFFFFFFFFFFFFFC3E65FFFEECBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE7DF7BDFFB73E0FFFFFFFFFFFFFFFFFFFFFFFF0FEC5FFED9F7E3FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "F3FFFE3FFFEFF0EEDF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FD7FDFF9FFFF7FFFFFFFFFCFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9FFFFFFDFFFFFFFFEFFFFFF1F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4E3FFFFFFDFFEFBFFFDFFFFFFCBC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3CFFFF37FDFFF98FFFDFEFFFFF5E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF833FFEA01FCF4F1CFEFDF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "C21BFFEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFF447EFFF0F7F7A39FBF187FE70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFCD9FEFECE7FF27B9FFFEC1FFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE39FE1F3FF7CDF7FF2FBBFBFEFCFFCC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73FEFFBFEFFEF77F27BBF3FE7EBFE60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFF1FF7FEFDEE77E767BF7FE7FE7FB0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DDF7FF79EFFFDF9E7CFBF7EF7FE3FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE09FDFFF3DEFFFFFDCFFFBFFDF7FFFEEC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE13F3FFF7C0FFFFFEBFFF9FA3F7FFE7EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82FE3FFFBEDFDFFFF7FFF9FDBE7FFF7FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FEFFFF3FFFDFFFFFFFFDFFFEFFFF1FF0FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DF9FFFF9FFFBFFFC1FFFEFFFEFFFF9FDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE13F7FFFFDFFF3FFFBCFFFFFFF8FFFFE7CC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFEBFEFFFFDEFFFFBFE1FFFFE7F61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FCFFFFFE2A9FFFF9CFFFFCB07FFFFF3F21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06F9FFFFFFB8BFFFFDDFFFFF84FFFFFFDFB8FBFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09F3FFFFFF8FFFFFFE1FFFFFF9FFFFFFC7D83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE19F7FFFFFFD3FFFFFF3FFFFFD3FFFFFFE7CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC33C7FFFFFFF56FFFFFFFFFFF47FFFFFFFBFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E7CFFFFFFFFE0FFFFFFFFFF2FFFFFFFFFFF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E7FFFFFFFFFFE57FFFFFFFE1FFFFFFFFFFF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC0CF7FFFFFFFFFCF017DDF140BFFFFFFFFFE7987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF7FFFFFFFFFFFE1040055FCFFFFFFFFFF3CE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF839CFFFFFFFFFE7FFFD84D7FFEFFFFFFFFFF9EF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07B9FFFFFFFFFEFFFCFBEFBFFF1FFFFFFFFF9FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E71FFFFFFFFFCFFFDF3E78FFF9FFFFFFFFFCFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "FFFFFFFFFFFFF83CF7FFFFFFFFF7FFF3E7F3C7FFF7FFFFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF879E7FFFFFFFFAFFFCFDFFDF5FFF2FFFFFFFFF7CF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE073FFFFFFFFFF9FFF8F3FFCF9FFFE7FFFFFFFFBEF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E79FFFFFFFFEFFFE7E7FFE1C3FFF1FFFFFFFFCF781FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3CF3FFFFFFFE9FFF8FCFFFF9F0FFFE3FFFFFFFEFBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "8FDF7FFFFFFF87FFE7E3FFFDC7C0FFF9FFFFFFFE7CF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F7E7FFFFFFE3FF90F83FFFFE9FC7FFC7FFFFFFFBE781FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83E79FFFFFFF5FFD2FE2FFFFFFA7FAFFFDFFFFFFF8FBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83EF9FFFFFF83FD9FECBFFFFFFF93F8DFD0FFFFFFEF9F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FBE7FFFFFF0FF97F23FFFFFFFFC2FF89FAFFFFFFE7DFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F3C7FFFFE57C";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "FFFE7FFFFFFF9FBFFFFFFFCFFFDFFD7FFF7EFFFFFF81FFFFFFF3CFFFDDFCEFFCFFDF87FFFFF1FEFF9FF3EFBEFDF9EFE7CFEFFFFF7FFFFFFFBB7FFFFFFFC3F3FFF9E3FF2E7FFFFF03FFFFFFF7FFCFBC7FEBCCFFBF8FFFFFF8FEFFFE4FF2FFA3FDE7F7FFDFFFFF9FFFFFFFF7FFFFFFFF03FF6FFFF9FFE77FFFFF1FFFFFFFE7EFE67FA3FF14FF9F8FFFFFF0FFFFFFE87F4FFEFDF1F7BFDFFFFFCFFFFFFC787FFFFFFF0CFFB7FFFE7FBF7FFFFE7FFFFFFFEFDF2FF37F47FCFFDF87FFFFF1FEFFBDFFFFB3F3FDF8FF9FFFFFFFE7FFFFFFF3FFFFFFFC7CFFB7FF8F3FBDFFFFFE7FFFFFFFC7DBDFEFFE31FFFF9FC7FFFFF9FFFFDFBFBCFEFFF7FA3F7FEFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "FFFFFFFFF8FF7FBFFFE7BFDEFFFFFC7FFFFFFFCFD3F7BFFCFFFDFFBFCFFFFFF0FEFFCFFFF9FEEFFEF91FFFFFFFFFFDFFFFFFBFFFFFFFE1FF7E67FFF3EFBEFFFFF0FFFFFFFF8F37FD7FF9FEF9FFBF0FFFFFF87F7FEFFFD9FEDFF6F887FFF7FFFFFCFFFFFF7FFFFFFFC3FF9F6FFFFFFA9FFFFFF3FFFFFFFF9F3FFDBFCBFE7DFF7F0FFFFFFC7F7FEF7FFBFEDFF2FCF3FFFFFFFFFEFFFFFCFFFFFFFF8FFFDFF7FFFDFDDFFFFFE3FFFFFFFF1F37FD3FEBFE7BFF7F1FFFFFF87EFFEF7FDBFEFFF73C71FFFFFFFFFF7FFFFFFFFFFFFF0FFFEFB7FFFF3FFFFFFFC7FFFFFFFF3F7FFD7FDBFFF3FFFF8FFFFFFC7FFFF77FDFFE5FF37EF8FFEFFFFFFF7FFC7FFFFFFFFF1FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "F67FFFFF7FFFFFFFC7FFFFFFFF3EE7F9FFEFFE77FFFF0FFFFFFC7FFFF73FDBFFEFF79E3E7FEFFFFFFE3F79AFFFFFFFFEFFFFF2FBFFFEFFFFFFFF9FFFFFFFFE7CFFFDFFDDFEE7FF7F1FFFFFFE7FBFF9DFBFFEE7EFBF3FBFFFFFFFFE1F1FCFFFFFFFFCFFFFF2FBFFFFFFFFFFFE3FFFFFFFFEFEF7FBDFFDFFDFFEFE3FFFFFFC7FBFFDF43F7BF90F9FBFBFF3FFFFFE6FDF7FFFFFFFF9FFFFFBBFFFE0FFFFFFFE3FFFFFFFFCFDF857DF7FE33FFCFF1FFFFFFE3FBFFE72FFBFFF3C5F9FDFFFFFFFFC77E77FFFFFFFE3FFFFF8ABFFD7FFFFFFFC7FFFFFFFFCFB1E5FF1FFF63FFFFF3FFFFFFC3FDFFF93FFFFFFFDAF9FCFFBFFFFFCF3FDFFFFFFFFE7FFFFFEF95FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "FFF8FFFFFFFFFCF36FFFFFFFF5FFFBFC3FFFFFFE3FDFFFEC0007FFF3EF9FCFFBFFFFF9FAFDFFFFFFFFE7FFFFFE7FBFE7FFFFFFF3FFFFFFFFFCFBF7FF60001BFFFBFE7FFFFFFF1FEFFFFF17DD3FFFC7CFFFFBFFFFF3FFFE3FFFFFFFC7FFFFFE7F9FF3FFFFFFF3FFFFFFFFFBE7F7FA07E8FFFFF7FC3FFFFFFF1FEFFFFFFFFFC7FFE3CFE7FBFFFFFBFC9F9FFFFFFF9FFFFFFF37FF0FFFFFFFE3FFFFFFFFF1E3FFF7FFFFFFFFF3FC7FFFFFFF9FF3F7FFFFFFF07FC3CFF3F3FFFFF3FCE39FFFFFFF0FFFFFFFBBEF39FFFFFF8FFFFFFFFFF9EBF70FFFFFFFFFEFFC7FFFFFFF8FFBFFFFFFFFFF3BDDEFF3EFFFFFE3FE79FFFFFFFF1FFFFFFFB7EFDDFFFFFF1FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFF1FC0FFFFFFFFFFFFF0001FFFFFE7FFFFFFFFFFFFF80017FFFFFFFFFFFFC0787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF03FFFFFFFFFFFFB80071FFFFBFFFFFF9FFFF620017FFFFFFFFFFFFF0BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF1FFFFFFFFFFFFF800006FFF9FFFFFFBFFFC0001FFFFFFFFFFFFFF43FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF81FFFFFFFFFFFFFEE0008FFCFFFFFFBFF800017FFFFFFFFFFFFFE17FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF8FFFFFFFFFFFFFFF7C04FFEFFFFFF7FC6022FFFFFFFFFFFFFFF83FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "A1DFFFFFFFFFFFFFF03F3FCFFFFFE7F9E81FFFFFFFFFFFFFFFE3FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFE0FFFFFFFFFFFFFFF1FF9FEFFFFFE7FBFE1DFFFFFFFFFFFFFFC7FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF87FFFF1FFFFFFFFE1FFFFE7FFFFF7F7FF0FFFFFFFFF1FFFFF1FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE3FFE607FFFFFFFF1FFCFEFFFFFF7FFFF8FFFFFFFFC01FFFC1FFFE3FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF1FFFF1FB60D1FFFFFFFF3FFEFEFFFFFF7F3FFC7FFFFFFFC102B703FFF4FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06F47FFF8000FF0FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFE1FF9FFFFFFFF7F1FF0FFFFFFFF9FE0003FFFF0F203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFEC43FF9FFFFFFFE0FF7FCFFFFFF3FDFF1FFFFFFFF9FFC133FFFC00017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FEFFFFFFFFFFCFFFFFFFF0FFFFDFFFFFFBFFFE1FFFFFFFF1FFFFFFFFFFF783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF9FFFFFFFF87FFFBFFFFFFFFFF83FFFFFFFF9FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF0449FFFFFFFFC17FF7FFFFFFDFFE03FFFFFFFF8FE1FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE86FFFFFFC0A15FFFFFFFFE433A7F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFE7C80FFFFFFFFF9062BFFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06FFFFFDFFFCFFFFFFFFF8001C0FFFF8E1801FFFFFFFFF8FFF9FFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FFFFCFFF9FFFFFFFFFE000000000000007FFFFFFFFF9FFFAFFFFC86FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21FFFFE4FFCFFFFFFFFFFFC000000000023FFFFFFFFFF8FFC3FFFF417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFBA3E03FFFF80BAFFF8ECA003A3E7EE9E00FFFFC5760CFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF9FBF0000000000000FFFFFFFFFF00000";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "FFFF4300000010BCBFFE7FFFFFFFFFFFFFFFFFE7E569BEFFBBE07FFFFFFFFFFFFFFFFFFFFFFE0FBDEFE7BBF7CFFFFFFFFFFFFFFE584DFEFF28A30B9FEFFFFFFFFFFFFFFFFFF9F795BE7B9DF83FFFFFFFFFFFFFFFFFFFFFFE5F7B4F7DB66F8F7FFFFE8FF1FFF09FFCFF3FDFFCE4CBE7FFFE7FFFFE6FF5FFFCFBFAC9F9CF7E3FFFFFFFFFFFFFFFFFFFFFF83EF1279DF6DF1E6FEBFBFFDFFFC3CFFCFF5FAFFE79FC79FFFEBFF4F8F1CFFFFCFFB3FF92077F0FFFFFFFFFFFFFFFFFFFFFF8FCF3FFBCF5DF3FE395FBFEDFFFCBD3FCFF470FFB72FFCEFFFFF1AC77FDFFFFFCFCDFDEFBC3BF0FFFFFFFFFFFFFFFFFFFFFE1FBCBFFBFFDBF7FFC3FA7FE7FFE3F91FCFFB1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "9FFB98FFE32FFFFC3F9FFFFFFFFE7CFFDEFFFBDFC7FFFFFFFFFFFFFFFFFFFFC3B78DF7FDFFBE7FFF7FAFFF7FFC7F9FFCFFBD7FF7E2FFF28BFFFEFFEFFF7FFFFFBFFA9DF7F9E7C3FFFFFFFFFFFFFFFFFFFF87E73BFF63E77DFFFFFFDFFFFFFDFFD33C7FFF670FE8FF1A83FFFFFFEFFFFFFFFF9E32557FFEF7F0FFFFFFFFFFFFFFFFFFFF07FF79FED7FE78FFFFFFFFFFFFFFFFF9947E1FF39BFC267B82BFFFFFFFFFFFFFFF9FF7BC53EFFDF07FFFFFFFFFFFFFFFFFFF0FBE6CA9CFF4FBFFFFFFFFFFFFFFFFFDE07C1FFFF3FF96FB4D8FFFFFFFFFFFFFFFC79FBDE9F9BCFA7FFFFFFFFFFFFFFFFFFE3FBEB3FBEF4CF3FFFFFFFFFFFFFFFFBBFD39BFFFF7FFFFFB78";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "27FFFFFFFFFFFFFFE7D07FFF25BF7C3FFFFFFFFFFFFFFFFFF87FF8FFFBEED9F7FFFFFFFFFFFFFFFFF9FFFF3FFFF7FFFFFEF819FFFFFFFFFFFFFFE7E8BBFFFF1FFE0FFFFFFFFFFFFFFFFFF07DF8FFFBEEB9EFFFFFFFFFFFFFFFFFBDFFFFBFFFF3FFFFF7FFC33FFFFFFFFFFFFFF3CE4DEF9FDFFF07FFFFFFFFFFFFFFFFF0FFFBFFF893BFEFFFFFFFFFFFFFFFFFBDFFFE7FFFF7FFFFF2FFED9FFFFFFFFFFFFFF9FEFFEFBFC7CF87FFFFFFFFFFFFFFFFE1FBF7FCBFFBD78FFFFFFFFFFFFFFFFF9DFFFE7FFFF7FFFFF7FFCF85FFFFFFFFFFFFF8E4F7F9DFE7EF87FFFFFFFFFFFFFFFFE1F7E4FDFFFFAF9FFFFFFF7FFFBFEBFFF9FFFEFFFFE7FFFFF6FFCF41FFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "FFFFFDFAF7E0BFBFFFC3FFFFFFFFFFFFFFFF83E7DE7F7FF7271FFFFFFE2FDFBDCFFF9FFFF9FFFFC7FFFFF5FFCEFA7FFFFFFFFFFFFEFBCFFFCFF9FBF1FFFFFFFFFFFFFFFF87CF9D6FFFFC7F3FFFFFFFEE6EFF7FFFD3FFE0A7FF9BFFFFF1FFDEFFFFFFFFFFFFFFFE7DBFDFEC5CFBF07FFFFFFFFFFFFFFF0FFF85E77D83CE3FFFFFFFF9F9FFFFFFC7FFFA605FD00FFFE7FF9DFDFFFFFFFFFFFFFF7FE7DFBE5FFDF87FFFFFFFFFFFFFFE3F9F7FBF7FFF9FFFFFFFFFFBFBFFFFFFC7FFF8F9F04E43FFEDFFBDFFFFFFFFFFFFFFFF7CFEDFFF7AFEF83FFFFFFFFFFFFFFE1FFF7F9F3F7D9C7FFFFFFFFFFFFFFFFF81C3FA5FAFE7F2A7EBFF3BFFFFFFFFFFFFFFFFBEDE6E";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "F3F7BFFFFBDFFFE5FFFFFFFFFFFFFFFFFFFFFF1F1FFFDFFFFDDE7FFE67E7FFF86DF87FFFFFFFFFFFFFFFFFFFFFFF07F1C5FFF7EF3FFF736FFFF4FDBFFFFFFFFFFFFFFFFFFEE37FBFFFFFFD47FFFEF3F7FFC1CFF0FFFFFFFFFFFFFFFFFFFFFFFF8FF1F07FE7EFFFFFE6AFFFEFEAFFFFFFFFFFFFFFFFFFFFFBFFDF3BFFF6BFFFFFF3FBFC03EFF8FFFFFFFFFFFFFFFFFFFFFFFF87F3FA124FE73FFFCF9FFFEE55FFFFFFFFFFFFFFFFFFFFFFFFE47BFFFFFB7FFE7BF8B82FE7E1FFFFFFFFFFFFFFFFFFFFFFFFE7F3FF8017EE7FFE9FF3FFF7FDFFFFFFFFFFFFFFFFFFFFFFFF9E7FFFE7FD7FFF7BE0007FEFF3FFFFFFFFFFFFFFFFFFFFFFFFE3F3FFFE43FF3FFE3FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFCFF9FFFFFFFFFFFFFFFFFFFFFFFFDFF9FFEFFE7FFE7BA3CFFFEFF3FFFFFFFFFFFFFFFFFFFFFFFFE1FBFFFFE0EF7FFF7FFFFC6FF3FFFF7FFFFFFFFFFFFBFF3FFFEFF9FFFFFFFFFF3B07FFFFE7C3FFFFFFFFFFFFFFFFFFFFFFFFF1FBFFFFFA5E7FFFFFFFE47FE7FFFD3FAFFFBFFEFFF9FFDFFFF3FF03FFFFFFFFB91FFFFFC7C3FFFFFFFFFFFFFFFFFFFFFFFFF1F3FFFFFE1E14EFFFFFE1FFEFFFFDBF0FFFFFFCFFF8FCDFFFFFFFD7FFFFFFB5BD3FFFFFC7C7FFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFF1E80BFFFF7FFDFF7FFFFFA7FFFC7F1FFFDBBFFFFE7FA5FFFFFFE00BE7FFFFFCF8FFFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFE384A03FFFFFF8FF3FFFFF3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "DFFFF7FDFFFCFFFFFFEFFFFFFFFFF87E1E3FFFFF8FC7FFFFFFFFFFFFFFFFFFFFFFFFF0F8FFFFFE707FC3FFFFFFEF79FFFFF73FFFDFCBFFFEFF7FFFCE77FFFFFF83FF0E3FFFFF0F8FFFFFFFFFFFFFFFFFFFFFFFFFF8FC7FFFFF3BFFE87FFFFFFF4EFFFE7F7FFFCCBFFFFE7F3FFFF5FFFFFFFE03FFC43FFFFF9F0FFFFFFFFFFFFFFFFFFFFFFFFFFC7C3FFFFE13FFFF1FFFFFE6D4FFF87F7FFFFFF3FFFF7F9FFF29BFFFFFF81FF7E43FFFFF3F0FFFFFFFFFFFFFFFFFFFFFFFFFFC3E1FFFFF031E7F43FFFFECFEFFEDFE7FFFB7F3FFFF7FC7FF0FD7FFFFF0F9F7F1BFFFFE3F1FFFFFFFFFFFFFFFFFFFFFFFFFFE3F8FFFFCFF3E7FF0FFFFFBFFFFBFFF3FFFE7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "7FF9FE7FDBFFFFC1FDE7E73FFFF0FE1FFFFFFFFFFFFFFFFFFFFFFFFFFE3FC7FFFDEF80FFF43FFFE3FFFF9FFF9FFFFFFFFFF9FFFEFFFFDFFFFE0FFCE7F3FFFFF1FE3FFFFFFFFFFFFFFFFFFFFFFFFFFF1FF1FFFCEF98EC3D0FFFF3FFFEDAFFDFFF8FFDFFF9FF5EFFFFE3FFF87E3CF3FFDDFFA7FC7FFFFFFFFFFFFFFFFFFFFFFFFFFE1FF03FF9CF9CF01FCBFFF7FFFFFC7BE7FF1FFEFFFBEFFFFFFFFBFFF07C1E03EFDFFF0FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC0FF9BF88F18FC3FFEFFFFFFF3307FF7FFF7FE52EFFFFFFF7FFE1F08D03FCCFFC3FF87FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFC7FB9FC9FFCFF1FFFFFFFFFFFBEFF885E15FFBF67FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) ) ) 
// )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "3EFFFFFFFFFFFFDF87FFFFF9FDFFBF3FDFFEDFDCFFFFFFFFFCFFFFFFFFFFFFFFF47FFFFFFDFFFFFFFFFFFFFFFFFFFFFFBFFF3CF7BFFDFF6FFFBFCFFFFFF8FFFF939F7EFCEBBC7FFFFFFFFF5FFFFFFFFFFFFFC08FFFFFFFFFFFFFFFFFFFFFFFFFFEFDBFFD7DE3DFFDFFECFFDF8FFFFFF1FFFFBFFF7FFFF9FE7FFFFFFFFF8FFFFFFFFFFFDF9FEBFFFFFFFFFFFFFFFFFFFFFFFFFF67FFE87DFFDFFFF3F2FFBF87FFFFF8FDFF8FF7FFFBFF9EAFFFFFFFFFE3FFFFFFFFFE8C3FFC7FFFFFFFFFFFFFFFFDFFFFFFF9DFFF403DDFE5FFFFFAFFDFC7FFFFF1FFFF9FF2FFBFFDDE201FFFFFFFF0FFFFFBFCEA41FFFF9FFFFFFFFFFFFFFFFFFFFFFF11FFFD177DFFFDFF6FFA";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "FFDF87FFFFF1FDFFBFFEFF97FDDF7CC6FFFFFFFFFFFFF8C303F93EFFE7CEDFFC1FFFFFFFE2FFFFFE17FFF07F39DFF4FFAFF8FFDFCFFFFFF1FDFF9FFAFFF7FEDE7FFC6FFFFFFEFFFFF53FFC7989EFF8200C83C3FFFFFFE20D7FFE7FFFCAFE3DBFF5FFB7F8FFFFC7FFFFE1FDFFEFF3FFF7FDEE7FFFC5FFFFFF1FFFEFFFFF9FFBFDFE7BD937F9FFFFFFDF31D853FFFFC3FE3BBFE7FF37FCFFDFC7FFFFE3FDFFFFF6FFF7F9EE7FFFFEBFFFFFAFF88FFFFDC12FAE07FFFFFFFCFFFFFFDFFF03CFFFFD1FFF7FDFF7FF7FFF7FDFE3FFFFE1F9FF3FDFBF7FFBEE7FFE6F87FFFFF7E2FFFFFC075BC97CFFFFFFFEFFFFFF9FFF7FFFFFF83FFEFDE7DEFFF7F2FFCFC7FFFFE3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "F9FF7C3FA2FDA7DF7FFDE9E3FFFFF867FFFFFDFF7FFF3FFFFFFFFF7FFFFF3FFEFFFFFFE0FFFE79FC1F02FB3EFFDFE3FFFFE1FFFFFE7FF1FF1FCFFFFE7FFC3FFFFCBFFFFFFFBFCFFFCF3FFFFFFF9FFFE43FFCFFFFFFC1FFFE7BFCFFEFFE7EFFCFE3FFFFE3FDFF3F0FD0BF7FEF7FFFFEFD9FFFF7FFFFFFFFDFE1FFF7D9FFFFFF8FFFF3FFFFFFFFFF47FFFCFBC87EC7FE3EFFDFE3FFFFF3FFFF3DE7BFFCFFE73FDFFF3BE3FFFFBFFFFFFFCFFC0BF7FF7FFFFFC1FFDFFFF9FFFFFE0FFFFCFBDFBEFFFFDFFFCFE3FFFFF3FDFFB3FBFFFFFCE73FAFEFFBF0FFFFFFFFFFFFE4FFC8FF7F3FFFFFF67BBF6FD3FFFFFC3FFFFEFFBFDDFDCFFF7FFFE3FFFFF1FDFFAFFF7FE9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "FFEF9FAFD2FDFCFFFFFFFFFFFFF3FFFCBF05BFFFFFFE4A7E7B1BFFFFF87FFFFCFBBFCBFE7FF6FFEFC7FFFFE3FBFF6FFF7FCFFFF7DFFFFB7DFFBFFFFFFFFFFFFFFFFFE7F9D9FFFFFF8EFDFB7FFFFFE2FFFFF8F73FCFFEFFFEFFEFE7FFFFE3FBFF3FFDFFEFFF77DFF67CFFFFC7FFFFFFFFFFF3FFFFFCFEFFFFFFFFFFF9FFFFFFFF83FFFFFDFF7FFFFEFFFAFFDFC7FFFFE3FBFF2FFDBFCFFE7B9FDF7F7FFFF3FFFFFFFFFF93FFFFFC3F3E7FFFFFFFFDFFFFFFFF1FFFFFF9E7BFEFFFFFFAFFDFC7FFFFF1FFFFBFFFFFCDFF77EFCADEF7FFF9FFFFFFFFFFFFFFFFFF3FBFBFFF7FFF7FFFFFFFDC3FFFFFF9F77FFBFFFFFCFFDFCFFFFFF1FFFFB3F79F9CFCFBEFFFDFFF";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "1BE713C17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD03F83F31CC7F3FC9FF3192EFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FF0E71FC7E3FEBCE3B80FFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81FFF31BEC77FEBF41DFFFD0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD04FFB5C0E4FFE3F879FFB05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF067FFB4FAFFE7FBFFFE06FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF701BFFFFFFFFFFFFE807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50080FFFFFFFFF780EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4001FD46D24003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF000000003C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6B882EFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "F7F977FE3FFFFC001FFFFFFFFFFFFFFFFFFFFFF8040FFFFC7BF7EFF7FFCFFFFFFFFFB8FFFFFFFFFFFFFFFFE3FCFFFBFF7FCFF3FB77EE1FFFF82E0FFFFFFFFFFFFFFFFFFFFFF07E1FFFFC33E64FE3FFDFFFFFFFFC70FFFFFFFFFFFFFFFFEBF9FFE3FF7FEFFBF9B7FE0FFFF83F87FFFFFFFFFFFFFFFFFFFFE1FF8FFFF079EF7FE73C3FFFFFFFFF61FFFFFFFFFFFFFFFFEBF9FFF7FE7FFFF1FBF3E70FFFF87FC3FFFFFFFFFFFFFFFFFFFFF3FF8FFFF0F7F64FE17AFFFFFFFFFF8BFFFFFFFFFFFFFFFFF9E3FFCFFFFFEFF9FBF7FF83FFF8FFE3FFFFFFFFFFFFFFFFFFFFE3FFC7FFC1E7EF7FFF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3FFCFFF7FEFFBF9BFFBC1FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "F1FFC3FFFFFFFFFFFFFFFFFFFFE3FF83FF81FFEE4FFF9FFFFFFFFFFF17FFFFFFFFFFFFFFFFFC07FFFFFEFFEFFBFBBBEBE0FFE1FFC7FFFFFFFFFFFFFFFFFFFFC3FFC7FC07DFCECFFFEFFFFFFFFFEB3BFFFFFFFFFFFFFFFFFF9FFFFFFDFFFBFFFDBBF9F03FE1FFE3FFFFFFFFFFFFFFFFFFFFC3FFE1FC1FBFDCDFFFCFFFFFFFFFDCFDFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFDBFFCF80FE1FFC3FFFFFFFFFFFFFFFFFFFFE3FF91003FBF9DCFFFC7FFFFFFFF9EFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFF9DFE7D0244FFC3FFFFFFFFFFFFFFFFFFFFF1EF3000FE7FFFDFFFEFFFFFFFFF1FFE7FFFFFFFFFFFFFFF05F8FFFFFFFFE9FFF9FDFF7FC00CF7C7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFF1E61803FEFFFDDFFFDDFFFFFFFC5FFF7FFFFFFFFFFFFFFF3BFEFFFFFFFFCDFFFDBDFF1FF00C3783FFFFFFFFFFFFFFFFFFFFF1FAECBFFCFF3CDFFFFDF8FFFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFABDFFFFCFEFFDFF902DF8FFFFFFFFFFFFFFFFFFFFFF8FFFDFFF9FF3D8FFFBC31FFFFFFFFFFFFFFFFFFFFFFFFFD3FFF7FFFFFCC3FFFFC9FFFEFEFFFFF07FFFFFFFFFFFFFFFFFFFFF87FFFFFE7FF399FF4FF7FFFFFFEFFFF7FFFFFFFFFFFFFF3FFFFBFFFFFE7BF9FFCCFFFF7FFFFFF1FFFFFFFFFFFFFFFFFFFFFFC3FFFFFEDFEFD9FED7FFFFFFFFEFFFF7FFFFFFFFFFFFFF3FFFF9FFFFFF3FE32FDCF7FFBFFBFFF1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFC5FFBFF9FFE7DDFF7FFDFFFFFFCFBE8FFFFFFFFFFFFFFF7FFFFDFFFFFF9FFF3FCFFFFFEFFEFFE1FFFFFFFFFFFFFFFFFFFFFFC2FFBFCFFFCFB9FF3FFDFFFE7FC87F9FFFFFFFFFFFFFFF3FFFF7FF7FFFCFFCFFCCFBFFEDFDFF21FFFFFFFFFFFFFFFFFFFFFFF3D78F2FFFDFBBFFCFF7FFFFFFFB17FFFFFFFFFFFFFFFF9FFFE7FF7FFFE7F3FFDEFDFFFD3CF267FFFFFFFFFFFFFFFFFFFFFFF3DF0EFFFEDF33FFE7FBFFFE7FFF1FFFFFFFFFFFFFFFFFBFFECFFE7FFFCFF7FFEE7CFFFFD003C3FFFFFFFFFFFFFFFFFFFFFFF0FD87FFFF9F7BFFF7FFFFFEDFFFFFFFFFFFFFFFFFFFFF3FFEFFFD3FFFDFFFFFEF7CFFFFE27FC7FFFFFFFFFFFFFFFFFFFFFFF1FFB9FFF";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFD79FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE7DF7FFFE5FF40BFFFF0F3238FFFFFC0BFE3FFFF3BF7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFDFE9FFAFFF8009FFE1FBAFC2FFE01A7FF2FFC1F9F3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEFBFFC4E1FC84C002A03F89FF066803D1AFE3317FEF3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FEFBFFE637FCBF9D40037FB67FE003B8FC6FE17BFFC7DF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF7FFFFC6FFFF7FE097FFC33FE4B7FF3FFFFBFFFFF7FE07F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3A6FFFFF8FFFF97E4E47FC899FF07C3FAFFFFDFFFFF3461FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005FFFFF1FFFF1F07C4FFFBFDFF9BE1FC3FFF8FFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFE97E17F7FC3FF37EEFFC9FEFF5FE4BFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD0BFFFFFF0087FFFA3FFF7F37FE4FFFF680DFFFFFF079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF827FFFFFEBDFFFD4FFCFFFBBFFA5FFFBE3FFFFFF817FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007DFFFFFDFDF01FF99FF8CFFD9FFFDFFFFFF3C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0178335BFBFFC6CFF79FFCE7F9A5FFEFFCAA82015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F5B10100A0EEFEF3FFE77F334E700001AFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFF60817E6FEF7FFF7BF33E01F06FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF00FFFFFFFC076FDE7FFF9CF95907FFFFFF607FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFC3FFFBFFFFFFFF009FFFFFFFFC7F39FFFFCCFCA3FFFFFFFA02FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFE00BFFFFFFFE8E25FFFFC3ABFFFFFFFFF007FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43FFFFFFFFFFFF8017FFFFFFFD3FFFFFFFFC3FFFFFFFF003FFFFFFFFFFFFD13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE707FFFFFFFFFFFFC01FFFFFFFF8FFFFFFFFBFFFFFFFF800FFFFFFFFFFFFC033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE380FFFFFFFFFFFFE8003FFFFFFCFFFFFFFE3FFFFFFC001FFFFFFFFFFFFEC1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "FFFFFFFFF5FFFFFFFFF060A79BFFFFFFFFFFFFFFFFFFFFFE733EF7FFFF9FE7E1FFFFFFFFC7F7FD7FAFFBFE6FBFFFFFFFFFFFFFFFFFFFF8FFF9FFFFDB711F33FFFFFFFFFFFFFFFFFFFFFE7BFF6FF7FFDFFFE1FFFFFFFFCFEFF87FAFF6FFFF3FFFFFFFFFFFFFFFFFFFF1FFF1FFFFD3FFECEFFFFFFFFFFFFFFFFFFFFFFF79FFFFF7FF8FFFF1FFFFFFFF8FFFFB7FBFFBFF7F3FFFFFFFFFFFFFFFFFFFF5FFFDFFFFFFFFC8EFFFFFFFFFFFFFFFFFFFFFFF78FFA7FAFF0FF3F9FFFFFFFF0FEFF3FFFFFBFFDF7FFFFFFFFFFFFFFFFFFFF1FFF5FFFFD7FF99DFFFFFFFFFFFFFFFFFFFFFFF79FFB7F6FFEFFFF0FFFFFFFF8FCFF13FFFFFFF4E7FFFFFFFFFFFFFFFFFFFF0B9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "E1FFFF97FFB71FFFFFFFFFFFFFFFFFFFFFFF7D7FBFF67EEFFBF8FFFFFFFF0FEFFFCA77EE7F6F7FFFFFFFFFFFFFFFFFFFFE1065FFFFB3FF2F3FFFFFFFFFFFFFFFFFFFFFFF3B7F73EF03E7FBF87FFFFFFF1FDFF7FDFD1F3DCE7FFFFFFFFFFFFFFFFFFFFFFE29FFFFFBFE3F7FFFFFFFFFFFFFFFFFFFFFFF3BFDFE5FFFF7FDFC7FFFFFFF3FDFF7FFFFFFEBDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF30FE7EFFFFFFFFFFFFFFFFFFFFFFFF3BDBFFFDFFF7FDFC7FFFFFFE3FBFFF63EFFFB39E7FFFFFFFFFFFFFFFFFFFFFFCF1BFFF7E00FDFFFFFFFFFFFFFFFFFFFFFFFF79FFFE8FFABBFEFC3FFFFFFC3FBFE479DFFE7B9EFFFFFFFFFFFFFFFFFFFFFFFCF845BC7FD1FB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFBDCF3FF7EFB7FCFC3FFFFFFE7FBFEBFDDDDDFD9E7FFFFFFBFFFFFFFFFFFFFF92FFF98EFFFBF7FFFFFFFFFFFFFFFFFFFFFFFF7CBF9DFBFFD3FF7F3FFFFFFE7FFFD9FDDFFFFFDCFFFFFFFFFFFFFFFFFFFFFCE8FFFFBFFFF9E7FFFFFFFFFFFFFFFFFFFFFFFF3DBFCFFE9FCBFE7E3FFFFFFE3FFFDBFFBFF9FFDEFFFFFFFFFFFFFFFFFFFFFFFEFFFF9FFFF98FFFFFFFFFFFFFFFFFFFFFFFFF3CFFFFFEBFFDFEFF3FFFFFF87F7FDBFEFFFFFEFE7FFFFFFFFFFFFFFFFFFFF01CFFEE3FFF913FFFFFFFFFFFFFFFFFFFFFFFFFBEBFFBFEFFFBFF7E1FFFFFFC7E7FDBFCFFF9FEBE77FFFFF3FFFFFFFFFFFFFF88FF3A1FF4437FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "FFFFFFFFFFFF1EBFEFFFFFEFFF7F0FFFFFF8FFFFDDFF9FDDFFFE479FFFF5FFFFFFFFFFFFFFE8FF7FBFF3FA7FFFFFFFFFFFFFFFFFFFFFFF3F3DBFFFBDFFCDFF3F1FFFFFF8FF7F9EFBDFDDFF9E1417FFF4FFFFFFFFFFFFFFFCFE47BFF479FFFFFFFFFFFFFFFFFFFFFFFF1E9EDF9FFFFF9DFFFF8FFFFFF8FEFFBF1BF6FF91FE7EE1F9F75FFFFFFFFFFFFFFEFE531FE631FFFFFFFFFFFFFFFFFFFFFFFC583CC03E47F17CFFBF1FFFFFF1FEFF9FF7FB7F67DEFFF8C81F09FFFFFFFFFFFFFFFDFF3FCFABFFFFFFFFFFFFFFFFFFFFFFE2FF3FF6FF37F77DFFFF8FFFFFF0FDFF9FFFFFFFFFDCFFFF7F1FE5FFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFFFFFDFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FC17FFFFFE10BF87FC1FE3FC37FFFFC2F7FF91FFFFF41FC63CC3F0FF30BFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFF3FFA3F0FFCFFF84FFFF8E23F970FFFF817DDE7C07E1FFC2FFFFFFD05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF409FFFFFE7FDF0F8FFC7FFF00FFF8807F01DFFFA0FFC7F1C3F8BCFF1FFFFFB80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003F2175FF8107DFF8FC7F801EF3C73C13CFF407FFCFF9EFF801FD8FFFDC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC01BF801FFE147FFF1F81FF90001FE7C73C000BFFBE3FDFFC023FFE0173401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFE47";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFF8FF33F98FFFF481FF38E7C0ABFFE0E7F8FFCFFFFF2FFFA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF2FFFC03F17F9CFCFFFFDF218F7CFFFF9D471FCFF07FFFC7FF0009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90007FE1FE273F87F9E78BFFF9E03CF7EFFFF39C39FEFE563FE1FFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802FF419FF8FE1FCEF13F7FBE9BDE3CFFBF19F38FFF87FCF0FF2006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF15FFC5F0EC3E79D0FDFF99E7CFFEFBDF38FFC1FFFDFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFCFFD40FFF61";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "CF9CC7FFE1837DFFE03FFBCFF808FFBFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA07FBFFE0C3FF31CFD8E3FF80C07FFFF43FF1CFE0B9FF8FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F07FFFE0FF33DF9FE3BF2FF6FDFFE77DF3FF81FFFF2783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE37FFE07F07CF1FE7FF7FFFFCFFF13E53FE0BFFFEFF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F8FFF453FBFDF3FF7BB60021EFFF33F07FC117FF1FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807F904E1F41FFCF3BE7C00000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00FFF93FEFE1FF0604FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FDC98FFD0FFE439E78CDFF99DFFF83FFF85FF4E59FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E9FFFE7FFE84FF1F9CFD867F30FFFFC3FFC03FFFFF9F9F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDFFFCFF80887FDF8079C33EF18FFFCFFF0EC0FFBF9FBFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FEFDF8FFAFE81BFFC3FE0CD9D93FFFFFE807F67FDFDFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE7CF3FFFFA301BFF3FF9EC13CFFFFFEC063F";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFE3E7FFD801FFFFFFDFF9FFFFFFC00BFFF1F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E9FF8209FFFFFC1FF81FFFFFEE007FEBE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FCFC07FBFFFFD087FB01FFFDCFF45F8FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3DEAC7FF8FFFE00E3F790FFFFCFFF18BBE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C781FFFC7FF43FF81FF00FFF1FFF82F9E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFE3C3F0BFFE0500BFFFFFFF81241FFE877BE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FCFE07FFC009FFFFFFFFF800FFE82F51E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FCDE007FE49FFFFFFFFFFF93FFA17B8DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F9CFC027FFFFFFFFFFFFFFFFF00FF99CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F39EFE023FFFFFFFFFFFFFFFA07E8BECE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "E7E3807FF00BFFBFFFFFFFFF9407FDC9E4E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E789E7F80065FFFFFFFF8E00FF5EF4F0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C7DBC73FEC0025EBF150001DFA1E81F967FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04FC7E77CFFD800000000137F780F1A7D47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FA7CA7EFDFFB375EC30FFFB9BCF4C7E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F87C07CF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "EDFFFFFFFFDF739F278C383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07CF94F8F1CC372FFFEE9F3B9C071DE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFBEF9F1DD6707F3DE0F111CEF8FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF05FFF89FC433FA4CE7BC4FF3BE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1F80FBF24CC4F3F81FF339CF07FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FDD9FACE2FF3FC9FF7";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "BFFD7FE7FFFFFE3E7FFCFFDFFFF3FDC7CFF7FFF9FDEDE7779DC657EE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFDBFFF7FC7FFFFFFBF7FFDFFCFCFFFFBC7E7F7FFFBFDCFEF739E72D7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1EF5BFFCBFC7FFFFFFA9FFF9FFCB6FE7FB5FEFFFFFE3FB9BDE71AE79D7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1EF8DFFEFFCFFFFFFF3D3FF1FFE21122F7FFF3FFFFE7FE33C673F7FD879E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF19FFE7F9FFFFFFF97BFF3FFC3BF46823FF78DFFE3E7FFA479DBBCFFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DF6DFFE5F1FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "FFDFFFFBFFE7CE376F7FF3AFFFCFEDEF6D7BFF7D97F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFACFFE0F9FFFFFFFDFFFFBFFEFEFF7467FFBF8FFEFDBEFCFB1FDFCA7B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF69FFF6E3FFFFFFFDFFFF9FFAFEFEFFFFFF8BFFFCF87CFFBBBEE9CAF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EF85FFF6F7FFFFFFFFDFFF3FFD0CFF7EBFFFFDFFF9F7FDDEB377F596FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFADFFF3E3FFFFFFFC9FFE3FFDEDFD29BFFFEEFFFCE3F9BFBBEFF69EF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F73CFFF8E7FFFFFFFE5FFF3FF07";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "B1E573FFFE7FFFCEFFB3D7B7FFE9EFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EF35FFF9C7FFFFFFFFDFFC7FFB07E7FAFFFFE7FFF9CFF77D3E7E7CBAF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF37FFF8C7FFFFFFFE67FC7FFED7E7DAFFFFE7FFF1BFFEFD7E76FE1EFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF34FFFE0FFFFFFFFF3FFC7FF9C707BBFFFFF7FFF1FFFDF8FF7A7E96FB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF27FFFE3FFFFFFFFF37FCFFFFEF5777FFFFF37FFBFFEDF8F8FF7F96FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFECFFFFBFFFFFFFFF7DFCFFFFFFE6F3FFFFF1F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "FF3FFEBF8FBFD7F967FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF3EFFFA6BFFFFFFFFBDF3FFFFFFFFFFFFFFF97FD7FFF3FBF9FD7FB67DC7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EF6CFFDCFBFFFFFFFFBCFBFFFFFFFFFFFFFFFD7FF7FFE7F7FCFC3FB67F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFF1DF26FF9FFDFFFFFFFFADE7FFFFFFFFFFFFFFFC7FE3FFBFF9FC7F7FB67F87FFFFFC2FFFFFFFFFFFFFFFFFFFFFFFF007FFFFE1DFB4FFBFF9FFFFFFFF93C3FFFFFFFFFFFFFFFC7FE7FFDFF9FE7EFF93FDE7FFFFF807FFFFFFFFFFFFFFFFFFFFFFE001FFFFC3BF3CFFFFFDFFFFFFFF93C7FFFFFFFFFFFFFFFCFFC7FFFFF3FEF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))) ) ) 
// ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) 
// ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "8767DE71FDEF80FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF0F3BFE9FF9F783FFFFFFFFF6FFFFFF1D07FFFFB7FFFFFFFFF3F7FC6F9FCFF8FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF977FFC3FFCE5F1FFFFFFFFF37FFFFFFDFFFFFF3FFFFFFFFFC3E3F0E79FFF04FFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FE38F7FE3C79E7707FFFFFFFFCFFFFFFEFFFFFFFAFFFFFFFFF1FF380241FF75E7FD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF005F3CFFFE7CF3C77C7FFFFFFFF9FFFFFFEDFFFFFFEFFFFFFFFE1FF1C6700FF31E3E017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00E4AE77F7CF3DC7F1FFFFFFFF9FFFFFFEBFFFFFFDFFFFFFFF8BFF0FF18FFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "77C05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E97E12FFC239C7FC3FFFFFFF9FFFFFFEFFFFFFFCFFFFFFDE0FFC0F83FF201929817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84FFFF07FE073CFBC3FFFFFFFFFFFFFFF3FFFFFFEFFFFFFFC1B78EF0BFB07DFFB17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC67FDF60FFFF1871F1FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFCF07CC33FF813BFA39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC71FE67C1FFE3067F8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E43DF7FBC3F33FC30FF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FC78FFCFF87FC7107FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFA7E789E1FE0FF27F463F83FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE07C283F87FE0FDE70FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF07E7DE43FC1FF1FE1F1F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0083E079FFF83FE7DFFDC7FFFFFFFFFFFFFFFFFFFFFFFFFFF1C77C62FD0FFF9F07E3007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FC00FF820FE31FF1E1FFFFFFFFFFFFFFFFFFFFFFFFFF87CE1C7BF808FF8407C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8603FC85FE9F87F81FE3FC7FFFFFFFFFFFFFFFFFFFFFFFFF0E239F7FF1F87FC05FE011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFEFFEFFF0FC3FE3FE1FFFFFFFFFFFFFFFFFFFFFFFFC1E73DF1FA1FFBFF3FFF6C3FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFFE1FFFFFFE9FFB87E3FE09F87FFFFFFFFFFFFFFFFFFFFFFF07CF1CFFF0FFFE7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFEBFF243FFFE00FC3FFFFFFFFFFFFFFFFFFFFFFC0FC60C7FE12FFE7FFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFAFFF80FFFC45FE97FFFFFFFF35157FFFFFFFF0B8C20E3F897FFBFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFF3FDE47FF887F7A1FFFFFFF800001FFFFFFFE1E8E0E2FF17FFC7FFFFFF41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFF8FE953FFD8FE7F03FFFFFF03DE98FFFFFFE0FE0F0F7F848BF9FFFFFFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "F3C9F67FFFFFFFFFEFF8FFFFFFFF0FF9FFFFFFFFFFA3FDE3FCEFFFFFCFFF39FFFFFFFC3FFFFFFF9BFFEFFFFFFE1FFFFFFFFFF79ED3FFFFFFFFFFCFF8FFFFFFFFC7FFFFFFFFFFFFEBFFE7FEEFFFFFC7FFF9FFFFFFF87FFFFFFFDEEFEFFFFFFC7FFFFFFFFFF7FF47FFFFFFFFFF9FF9FFFFFFFFCFFF7FFFFFFFFFFD7CF3FE1FFFFFDFFF1C7FFFFFF8F9FFE47FCFAF9BFFFFFE7FFFFFFFFFEFBFAFFFFFFFFFFF3FF0FFFFFFFF83FF5FFFFFFFFFFE7E7BFF0FFFFFCFFFBFCFFFFFF3FB9B039FCFBF5FFFFFF8FFFFFFFFFFE77F7FFFFFFFFFFBFFF1FFFFFFFFE3FFE7FFEF917FFF1E79FF9FFFFF1FFF9FF7FFFFF7E777FFCFEFDF75FFFFF9FFFFFFFFFFCF7EFFFEF723";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "FFE3FFE1FFFFFFFFC3FFF83FD55ECBFFCF38FEFFFFFF2FFFDF37FFFFF5AFFFFFCFD7EF7BFFFFF2E40000000EDF79FDECA176BFAFFFE3FFFFFFFFE1FFFF9E6FFFE47FE73C000FFFFF00001FCBFFFFF01E30FFF007FFFFFFFFE02D000000C00E77FFFBFFFE377FFFC7FFFFFFFFF9FFFFFFFFFFFE7FFF9CED2BFFFF0AFFC7EFFFFFE5224A06CE5BFF3FFFFFF43FFFFFFFFF8CEFFFFFFFFFFFFFFF87FFFFFFFFF07FFFFFFFFFFFB7FDDDFFBF7FFF3FFFFFDFFFFFE55FE6733F79FFBFFFFFC79FFFFFFFE7BFFFFFFFFFFFFFFFFF0FFFFFFFFFFC7FFFFFFFFFFFEFFC9EFFDF7FFF3FFFF7DFFFFFE8CE7B70BE3BFFBFFFFFC7BFFFFFFFF79DFFEBFFFFFFFFFFFE1FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "FFFFFC1FFFFFFFEF5FF9FEDCFFFFFFFE3FFFF3FFFFFFC7A477623604FFDFFFFF9F9FFFFFFFEFBD3FCFFCEFFFFFFFF83FFFFFFFFFFF0FFFFFFCC003FE7FFC7FE77FFF7FFFF3EFFFFFDFAA07F7B3C0FFFFFFFF9F3FFFFFFFEF393F5FC0001FFFFFF87FFFFFFFFFFF01FFFFD000007F3F2E7FFEFFFE7FFFFBEFFFFFDF87DFF3FF71FFFFFFFF1EFFFFFFFFFFFB7E7F000007FFFFF07FFFFFFFFFFF81FFFFC003C03FBF367FF7FFFCFFFFFFE5FFFF8FC7E7FFFF7C7FEFFFFF3CCFFFFFFFFF7EFCFE00E0017FFFC1FFFFFFFFFFFFE05FFE00BFE80FCF863FFF7FFE7FFFFDF37FFFBF8FEFF7FEF97FEFFFFF316FFFFFFFB435FDFC07FF2067F803FFFFFFFFFFFFF40060";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "03FFFF03FFD23FF3FFFCFFFFFDB7FFFFBFEFC7663FFB7FEFFFFC25FDFFFFFF9E74FBF0BFFFEC004007FFFFFFFFFFFFFC00003FFFFF81FFCB3FF9BFF9FFFFFEFEFFFF3F917636167E3FFFFFFCC3BFFFFFFFDFE7F7E0FFFFFE00009FFFFFFFFFFFFFFFD009FFFFFFC1F7CBFFFBFFF9FFFFFEFEFFFF3FD54011ECEBBFEFFFFCEFBCFFFFFDDE6BEF83FFFFFF9006FFFFFFFFFFFFFFFFFCBFFFFFFFF0F7EBBFFBFFF1FFFFFF7FFFFCFFC1CFFD35E19FFFFFF8FF7CFFFFFC646BEF87FFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFF0FBE53FF8FFF3FFFFFE7FFFF87FFFEFFFD1C7BFF7FFF8FFF9F7FFFC3CDFCF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE5";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "0000000079FCFFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFBFFFC28F7FFFC231807FFFFFFF803EA3FFFFF8DCFFFDFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F9FFFFFFFFFFFFFFFF417FFFFF03FFFFFFFFFFFFFFFFEFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFF41FFFFC0FFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F9FFFFFFFFFFFFFFFFFF0FFFF83FFFFFFFFFFFFFFFFFCF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07BFFFFFFFFFFFFFFFFFF81FFF0FFFFFFFFFFFFFFFFFFD";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFF612FFE0FF8FFF9013FFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFD4000027FC7F0FEC000026FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE5557FFFE21E3F163DFFFFE827FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE8DFFFFEFFF931C61FFFBFFFF703FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF85FFFFC401FFE007FC2003FFFFD0FFFFFFF9FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFE7FFFFEBFF30506120867F8FFFFFF4FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFF2FFFFFEFFFFFF06F80BFFFF3FFFFFE7FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFFDFFFFFFDFFFFF84FF9AFFFFFBFFFFFF57FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C7C7FFFFFFDFFFFB3DFFBE5FFFFDFFFFFFF7F8C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4008FFFFFFFEFFFF3FCFFDFAFFFFFFFFFFFFD4003FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE781FFFFFFFB3FFDFF9FFDFFCBFE1FFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFB8197FF97F8FFF88DDFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFBDABFFFDFFDFFFE8FFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFFFBFFFFFFCFFDFFFFFFDFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE39FFFFA09FFFFFFCFF5FFFFFFC12FFFFEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "FEFC7FFE3FFFFFFFFFFFFFF83E7FBFDC337D3EFFFFFFFFFFFFFFFFFFC770DF034F81F1C9DBFE77FFFFFFFFFFFFFFFF1EFFE3FFFFFD3E0FFFFFFFFFFFFFF87CFCDFDD9F7F7DFFFFFFFFFFFFFFFFFFC3FE43F1343CFFFF77FEFFFFFFFFFBFFFFFFFF9F4FFC2FFE1FBF9FFFFFFFFFFFFFF8FCFFDFFFFF9379FFFFFFFFFFFFFFFFFFD47EE5FE66FE75FF67FECF9FEFF66BFFFFFFFF8E6AFFE5FEFFBF07FFFFFFFFFFFFF1FDF9DFB7FEC6F9FFFFFFFFFFFFFFFFFFD74D15FFFFEFCAFFD7FDCFF3F3BFEFFFFFFFFFDF7D7FF5FDCFEFC7FFFFFFFFFFFFE1FBF9CFB7EDFE7BFFFFFFFFFFFFFFFFFFD3E83CFFFFF7FE5007F9FFFFFDFF9FFFFFFFFFEFBF97FCFBCFCFC3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "FFFFFFFFFFE3FFFBE6FFF9F4F3FFFFFFFFFFFFFFFFFFF3FFFFFFFFEFFF92EFF33FFFFFFF9FFFFFFFFFEF3FDBFFF7E7EFE1FFFFFFFFFFFFC3FFF7FBFFF9F7F7FFFFFFFFFFFFFFFFFFCFFFFEFFFFFFFFFFEFF73FFFFFFFFFFFFFFFFFE79BCBFFBE37F3F0FFFFFFFFFFFF8FEFEF77FA39F5E3FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFF6BFFFFFFFFFFFFFFFFFF39BFF4FE153FFF8FFFFFFFFFFFF8FEFE1FF973CDDE7FFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFF3DFDE59EFF3FFF87FFFFFFFFFFF5F9FFFFB3FFE9FE7FFFFFFFFFFFFFFFFFFDBFFFEFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFB3FCBFED5FEBF9F87FFFFFFFFFFF1F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "BFCBFC7EFA7DEFFFFFFFFFFFFFFFFFFFEFFFFCFFFFEFFFFF3FF3FFFFFFFFFFFFFFFFFFF9FF473FFFEDFEFC7FFFFFFFFFFE3FFF93FD7FE2BBEFFFFFFFFFFFFFFFFFFFE3FFFDFFFFCFFFFFFFB7FFFFFFFFFFFFFFFFFFF3CF27FF9FECFEFE3FFFFFFFFFFC3FBF9FFBFEFFBBCFFFFFFFFFFFFFFFFFFFEBFFF9FFFFCFFFFF7F37FFFFFFFFFFFFFFFFFFFBEEFFFFEBEFFE7F1FFFFFFFFFF83F7FBDFEFF4FD7CFFFFFFFFFFFFFFFFFFFF5F7424FFFDFFFFFFF4FFFFFFFFFFFFFFFFFFFF9ECEBFFBFDCFF7F0FFFFFFFFFFC7EFFFFFEFF5FFF8FFFFFFFFFFFFFFFFFFFF0F4E043FF9BFFFEFDCFFFFFFFFFFFFFFFFFFFFCF6FDBF77FE7F7F0FFFFFFFFFF8F7FF3F0FFCFF97";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "DFFFFFFFFFFFFFFFFFFFF12611F901C07FFCFDBFFFFFFFFFFFFFFFFFFFF8F6FFBF7A7E7FBF87FFFFFFFFF9FEFFFFFF1DEFF7DFFFFFFFFFFFFFFFFFFFFBA03ABF904D410EF3BFFFFFFFFFFFFFFFFFFFFCF77BFDFFFF7FFF87FFFFFFFFF1FBFEE9FFC3FD659FFFFFFFFFFFFFFFFFFFE7FFFF8F9FDFF9C7F67FFFFFFFFFFFFFFFFFFFFCF3D7F1FFDB7FDF87FFFFFFFFE3FFFEF6FE7FEFEF0000000000000000000003FFFBE000600403E00000000000000000000000F7EFFE0FC6BFEFE7FFFFFFFFE3FBFD7EF3DFB1EFBFFFFFFFFFFFFFFFFFFFF5FFFFF875F0F9FFD8FFFFFFFFFFFFFFFFFFFFFE73AEF3F7FEDFEFE3FFFFFFFFC3F3FD7FBFEFFDE73FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout 
//  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~3_combout  = ( \pisa|vga|draw_board_inst|always0~1_combout  & ( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  & ( ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ) # 
// (\pisa|vga|draw_board_inst|always0~0_combout )) # (\pisa|vga|draw_board_inst|LessThan1~0_combout ) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~1_combout  & ( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  ) ) # ( 
// \pisa|vga|draw_board_inst|always0~1_combout  & ( !\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  & ( (((\pisa|vga|draw_board_inst|LessThan1~0_combout  & \pisa|vga|draw_board_inst|LessThan1~1_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout )) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~1_combout  & ( !\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  ) 
// )

	.dataa(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.dataf(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~3 .lut_mask = 64'hFFFF37FFFFFF77FF;
defparam \pisa|vga|draw_board_inst|red~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N28
dffeas \pisa|vga|draw_board_inst|red[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o ,\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 .lut_mask = 64'h00000000C0C00000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07C4CFB639FCFFFFFFFFFFF5FF3FFFFFFFFFFFFFFFFFFFFFFF8FE7F6AFD9F85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FCB7E63F7E3FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7E147FE98FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07E77B3750FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FAD7FFEE3F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FEDF3FFE1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE7F7FFF3F41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F07FF9DB7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE0F8DCF2FC07FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "FFFFFFFFFFFFFFFFF0FE2FE1F4CFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3D79B7F3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FDDF7776DFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FDBF77B90FC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EB4EF3FF7F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE477FFEC7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FC7ED9C3EFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F3C8E9071F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FC5E7DFDCFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE7FCFFFFFFFFF9FD9FB07D1F80FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "FFF87EFFFEEEF9F8FFFFF7FFFFE3FE9FFFFFFABFC2BFC7F20F4FFFFFFFFFCFEF77BFFCBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07DBFEEFFC3E1FFFFD9FF9FDCBEA7CCEC204638FF99FFF7FFFFFFFFFFEFFD7FFBFE9F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FEFB7685E7C7FFFFFC7E4F3FB63D141F97F9FE6F7CBFFFFFFFFFFFFFF3F3FCF6BBA7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFF87F4FB37BDCFC7FFFFFF57F5FFCEFF7F7FFFFFFE3FFFFFF9FFFFFFFFFFF1FDB592FFDFE07FFFFFFFFFFFFFFFFFFFFFFFFFFE07C1BFCEF6DF9FFFFFFFDFFFFFFDFFFFFFFFFFFF9DFF7FFDFFFFFFFFFFF8FFFFFFDFECF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1F63BDCEFD";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "BF3FFFFFFFEFF9FFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFE7E27BBDF74FA3FFFFFFFFFFFFFFFFFFFFFFFFFF07FC9FD78527C7FFFFFFFFFFFFFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF3F4D6EFF93BF0FFFFFFFFFFFFFFFFFFFFFFFFFF0F888E735CCF8FFFFFFFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF9F39D7C7E0DF87FFFFFFFFFFFFFFFFFFFFFFFFE0F98F7FFFECF8FFFFFFFFFFFFFF9FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF9FDFBBFBF8EF83FFFFFFFFFFFFFFFFFFFFFFFF81EF3FFFFFCBF3FFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFC9FFDEFB67C0FFFFFFFFFFFFFFFFFFFFFFFF8FFCFFFEDD9FF3FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "87F427FFFFFFFFFC0FFC1F0FFFFFFBE7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07CFDFFFFFA3E1FF40FFFFFFFFFFFFC27F4FF9FFFFFDF9F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FBF3FFFFC7E53F81BFFFFFFFFFFFFF417F8FE6FFFFC78F85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFE3FFFC2F0BFA0BFFFFFFFFFFFFFFF017F2FC5FFFF7FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07E7E7FFC27C7FC13FFFFFFFFFFFFFFFFE82FD1FEFFFF9F7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FDF9FFF17F9FD0FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "FFFFFFFE40FE3F89FFCFDF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFF0FF07D07FFFFFFFFFFFFFFFFFFFFEC7E9FE4DFE7C7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07E7CFE83FF7F83FFFFFFFFFFFFFFFFFFFFFFD03D5FFC5F3F7F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FCF983FFF1FC3FFFFFFFFFFFFFFFFFFFFFFFFF3FCFFF868FDFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FBF93FFFC3D1FFFFFFFFFFFFFFFFFFFFFFFFFFA7FBFFF40FC7C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FCFA5FFFE2F87FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "97EFFFE86F3E87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1FDF09BFFE7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E9FFEBEFCFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F307A3FE3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E7FF6C97FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07C06A3DFEFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FBFFEED39F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82FE21BD9F1F17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47C7DFEA02F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE83E25A57ECFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1EBBB73F2";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17C223C8B8F17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FC1F669C1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43FD7E57EC3E3FFFFFFFFFFFFFABFF7FFFFFFFFFFFFFFFFE3E1FF0AFDFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BE6FBE655FCFFFFFFFFB3FDFFC2F5FFFFFFFFFFFFFFFFFF9FDFF6FD97F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F812DE507F1FFFFFFFFF5FB9DFFEFFFFFFFFFFFFFFFFFFFCFE336BFF1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F3BFA31A7C7FFFFFFFFFF5FFBFF1FFFFFFFFFFFFFFFFFFFE1FAFB6FEEFE0FFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "F3FFFC3FFFCFF3AB1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F1FFF7F9FFFFBFFFCFFBFF2BC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCFFFFFFBFFFFFFFFEFFFFFF5F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F3FFFFFF9FFFE7FFFDFFFFFFE783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DFFFF2FFDFFFC1FFFBFF07FFF5E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BFFFC29FDF5F1CF97FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "C033FFEE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFCDFCFFE273F787BFFF517FF307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFF839FE7CCF77F67B9FBFCD3FFDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE19FFAFFFFFDCF6FF67BBFFFE78FFEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73FE7FFFEFECF6FF67BBF7FFFF3FF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E7FBFF7FE7EE267F7F3BF7FF7FAFFF0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CFF3FF7DFFFF2F3E7EF9F3DF7FE3FD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19F9FFF7DEFCFFF98FFFFFB9F7FFDFC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3BFBFFF3C8FFFFFF3FFFFFD9E7FFCFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82FE7FFFBEBFCFFFFFFFF9FC7EFFFE3FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFEFFFF3FFFBFFFE7FFFCFFFEFFFFBF907FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFDFFFF9FFFBFFFE3FFFCFFFCFFFFDFCC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3BF3FFFF8FFF7FFF9DFFFFFFFDFFFFE7CC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC33E7FFFFC3FE7FFFFCFFFFBFF9FFFFF3FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82FCFFFFFF0D2FFFFDEFFFF89E7FFFFF9F30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CF9FFFFFF1BBFFFFFDFFFFF20FFFFFF8FB0FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DF1FFFFFFDFFFFFFE3FFFFFFDFFFFFFEF9C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DE7FFFFFFF7FFFFFFBFFFFFF7FFFFFFF3EC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7BC7FFFFFFF57FFFFFFFFFFF9FFFFFFFF3E70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E7DFFFFFFFFF2FFFFFFFFFFE3FFFFFFFFDF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E7BFFFFFFFFFE37FFFFFFFC2FFFFFFFFFDFB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE1DFBFFFFFFFFFCC17FFFFE84FFFFFFFFFFEFDC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1DE7FFFFFFFFFDFD804100FFCFFFFFFFFFF3DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BCFFFFFFFFFF3FFF610B7FFFFFFFFFFFFFBDE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFDFFFFFFFFFC7FFEF3C79FFFBFFFFFFFFFDEF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F7BFFFFFFFFFDFFF9F3F38FFFDFFFFFFFFFCF3C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "FFFFFFFFFFFFFC1DF7FFFFFFFFE3FFF3C7FBCFFFE3FFFFFFFFF7BC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BF7FFFFFFFF87FFE7DFF8F7FFF9FFFFFFFFFBDE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07BFFFFFFFFFEBFFFDF1FFC7DFFFCFFFFFFFFFBEF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F7DFFFFFFFFA7FFE3C7FFF5E3FFF9FFFFFFFFCF7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7EFBFFFFFFFE9FFF07CFFFF9F9FFF8FFFFFFFFE7BC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "0FDE3FFFFFFFEFFFA7F3FFFFC3E3FFFAFFFFFFFE7DF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F7CFFFFFFFE3FFD0FC3FFFFE2FA1FFC7FFFFFFF1EF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81E7CFFFFFFF57FF17C2FFFFFFC7FA3FFCFFFFFFFDF7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFBFFFFFFA3FF27F4FFFFFFFF07F89FE1FFFFFFEF9F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFE3FFFFFCBFF27FE5FFFFFFFFA0FF8DFAFFFFFFF7FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E7E7FFFFFDFF";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout ) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .lut_mask = 64'h53535353000FF0FF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF87FE00000001FFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8005D4006FF30001E000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000001DFFFF900000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC008F0017BFFFFEF8001BC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "FFFFFFC1FFFC17F7FC1FEFD23FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFBFE7FF8FF7FDFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFF9FFDFFF8F9FFFFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFE6BFFFCFFEF3FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE9FFF07FF9CFFF87FFD7FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFE2E7";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # 
// ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # 
// ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFF9F82FFFFFFFFFFFFC801BFFFFFE3FFFFFFFFFFFFF2001BFFFFFFFFFFFFC1FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE85FFFFFFFFFFFFD00031FFFFBFFFFFF9FFFFFA0017FFFFFFFFFFFFF07FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FF1FFFFFFFFFFFFFF00002FFFDFFFFFF9FFEC0001BFFFFFFFFFFFFF05FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF41FFFFFFFFFFFFFDA0003FFDFFFFFFFFF700027FFFFFFFFFFFFFC2FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFE8FFFFFFFFFFFFFFFB802BFEFFFFFF3FC5027FFFFFFFFFFFFFFF8BFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "A1FFFFFFFFFFFFFFF07F3FCFFFFFE7FDF81FFFFFFFFFFFFFFFC3FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFF1FFFFFFFFFFFFFFF07FDFEFFFFFEFF3FF1FFFFFFFFFFFFFFF8BFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFCFFFFFEFFFFFFFFE3FFCFEFFFFFFFE7FF0FFFFFFFFFBFFFFF1FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFC7FFF603FFFFFFFE1FFCFEFFFFFFFE7FF8FFFFFFFFD007FFC3FFFE3FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF8FFFF0FA40D1FFFFFFFE1FFEFEFFFFFE7F7FF8FFFFFFFF81806E87FFF8FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00883FFFA000DF9FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFE1FFDFDFFFFFF7F9FF8FFFFFFFF9FF8003FFFE00A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFF601FF8FFFFFFFF1FF3FFFFFFFF7F9FF0FFFFFFFF9FFD03BFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE708FFFFFFFFFFCFFFFFFFF8FF7F9FFFFFF3FEFC0FFFFFFFF9FFFFFFFFFFC863FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFCFFFFFFFFC1FFF9FFFFFFDFFFC3FFFFFFFF9FFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFC621FFFFFFFFC07FE3FFFFFFDFFD07FFFFFFFF8AD1FFFFFFFF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFC9F45FFFFFFFFF00FAFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFE3CC07FFFFFFFFD9659FFFFFF903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFDFFFDFFFFFFFFFC01953FFFFEA8001FFFFFFFFF9FFF9FFFFFA01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DFFFFE7FFDFFFFFFFFFE00000000000000FFFFFFFFFFDFFF3FFFFE04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF017FFFB6FF8FFFFFFFFFFF8000000000007FFFFFFFFFFCFFC7FFFF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFBA04DFFFFFFF79AFFFFD0000651F9ADFFFFFFFF8D01CFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFBFB580000000000011FFFFFFFFF00000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "F7F7BFFFBFDFFFF9FFFFFFFFFFFFFFFFFFFFFCEEBFFFD7FFFBCEFFFEF7E7FFF0CFF8FFFFFFFFFFFFFFFFFFFFFFFF87F9C7FFF7E73FFFF7DFFFF6FF7FFFFFFFFFFFFFFFFFFFF3FEFF97FFFDB7FFFEF7E7FF83E7F8FFFFFFFFFFFFFFFFFFFFFFFFC7F3E07FFFE77FFFFF7FFFF668FFFFFFFFFFFFFFFFFFFFFFFF87B7FFFFF3FFFEFFFFFD8BC7F9FFFFFFFFFFFFFFFFFFFFFFFF87F3FE014FEF3FFF4F8FFFFF2EFFFFFFFFFFFFFFFFFFFFFFFFB777FFF1FD7FFE7BF9D80FE7F0FFFFFFFFFFFFFFFFFFFFFFFFC3F3FF4007CF7FFEFFE3FFEF7DFFFDFFFFFFFFFFFFFFFFDFFF9EFFFFE3FDFFFE7BE8007FE7F1FFFFFFFFFFFFFFFFFFFFFFFFE7F3FFF341EE7FFF3FFB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFC7F9FFFFFFFFFFFFFFFFFFFF9FFFFFFBFFEFFF3FFE7FC15BFFC7E1FFFFFFFFFFFFFFFFFFFFFFFFE3FBFFFFE0DE7FFE7FFFFE5FF3FFFE7FFFFFFFFFFFF7FF9FFFFFFA7FFFFFFFFF3B03FFFFCFC3FFFFFFFFFFFFFFFFFFFFFFFFF3F3FFFFFE5E7FFFFFFFFFFFF7FFFCBF8FFFFFFFFFF9FE7FFFF3FF03FFFFFFFF793FFFFFE7C3FFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFE1EFDFFFFFFE3FFF7FFFF9E3FFFBFFFFFF9FF9FFFF3FF2BFFFFFFBDBF3FFFFFE7C3FFFFFFFFFFFFFFFFFFFFFFFFF1F1FFFFFE3E007FFFFFFDFFF7FFFCEFDFFFDFF9FFFDB9FFFFF7FF3FFFFFFC001C7FFFFF8FC7FFFFFFFFFFFFFFFFFFFFFFFFF9F8FFFFFE3C0603FFFFFFEFF3FFFFE7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFE7E7FFFDEBFFFFEFF5FFFFFFE0361C7FFFFFDF87FFFFFFFFFFFFFFFFFFFFFFFFF0F8FFFFFF31FFE2FFFFFFEF3DFFFFFF7FFFFFEFFFFEF77FFFEEF3FFFFFFE27F463FFFFF0F0FFFFFFFFFFFFFFFFFFFFFFFFFF87C7FFFFE51FFF87FFFFFFF4DFFFEFFFFFFCEBBFFFEFF7FFFDB77FFFFFC0BFFED7FFFFFBF9FFFFFFFFFFFFFFFFFFFFFFFFFF8FE7FFFFF033FFF17FFFFFFC8FFFF7F7FFFEEFBFFFF7F1FFF9B37FFFFF87FEBE03FFFFE3F1FFFFFFFFFFFFFFFFFFFFFFFFFFC7F3FFFFF879E7FC7FFFFF6FF7FFBFEFFFFE7FFFFFFFFE7FF1F9BFFFFF1F8E3F07FFFFC3F3FFFFFFFFFFFFFFFFFFFFFFFFFFE7F8FFFFCF7BC7FE0FFFFEDFF7FC7FF7FFFF7F7FFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "7FFBFE7FDBFFFF03F9E3E3BFFFF87E3FFFFFFFFFFFFFFFFFFFFFFFFFFE3FC7FFFCEF80FFF03FFFFBFFFF9FFFBFFFF7F7FFFDFFFEBFFFE3FFFE0F7CF7F39FFFF1FE3FFFFFFFFFFFFFFFFFFFFFFFFFFF3FD0FFFDCF90FC3D1FFFE3FFFFB7FFCFFFCFFCFFFDFFAFFFFFF3FFFC3E3CE3F99FFFC7FC3FFFFFFFFFFFFFFFFFFFFFFFFFFF1FF87FFBCFCDF81F07FFF7FFFFFF7BFFFFBFFEFFFBEE7FFFFFF7FFF87C3E81F9DFFF87F83FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE0FFB9FDCF90FE3FFFFFFFFFF79F3FFFFFF7FF487FFFFFFFBFFE3F39E01FDDFF41FF87FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFC3FFBFD9FFDFF87FFFFFFFFFF7D5FD85DFCFC9FEFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "FFFF6E0000000234FFFE7FFFFFFFFFFFFFFFFFF7EE6FDFFDB9F07FFFFFFFFFFFFFFFFFFFFFFE1FFDFFBF50F7CFFFFFFFFFFFFFFCDEDD7E7F7AB105FF0FFFFFFFFFFFFFFFFFFBE3C7F6F99FFC7FFFFFFFFFFFFFFFFFFFFFFC3FF9CEF52F679FFFFFFFE7EFFFF03FFD7F7F6FF1FF89CFFFFF7FFFFE3FF9FFF9F332CD7DAE7C3FFFFFFFFFFFFFFFFFFFFFF83EFC81BFFE5F1E17F0FFFFDFFFF0C7FD7F4F7FFAF1E07BFFFF2FF6FAFFEFFFFCFFBBBECE573F1FFFFFFFFFFFFFFFFFFFFFF0FDE9F7FDFA9F3FFBFFFFFD9FFFCBD7FCFF8BDFFB71FFC8BFFFFDFDFFFDDFFFFCFDC7DFFBF3BF87FFFFFFFFFFFFFFFFFFFFE0FBCFF7FDF99E3FFB7FFFFEBFFF1F93FCFFBB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "8FFF9BFFE11FFFFFFFA7FFFFFFFF7CFFDFFFEBDFC3FFFFFFFFFFFFFFFFFFFFC1F39BF7BF8FFCFFFEFFCFFF7FFC3F967CFF9C2FFBC6FFF26BFFFF7FEFFFFFFFFFBFFDDFE7FCFFE3FFFFFFFFFFFFFFFFFFFFC3E79FF75FEE7DFFFFFFFFFFFFFCFF927D7F9F63A3F8FF5A38FFFFFFEFFFFFFFFF9F7BEB3FEEF7F0FFFFFFFFFFFFFFFFFFFF07CF3BFE96767DFFFFFFFFFFFFFFFF9BD57EBFF3DBFC185B40BFFFFFFFFFFFFFFF8F3FBF3BFE7FF8FFFFFFFFFFFFFFFFFFFF1FFE7D4DFFF6F1FFFFFFFFFFFFFFFFFFE09CDFFFF3FFC0FF4C4FFFFFFFFFFFFFFFE7973FFDD93CF83FFFFFFFFFFFFFFFFFFE1F3C03BFFFE4F7FFFFFFFFFFFFFFFFF9FE1DBFFFFFFFFFF772";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "03FFFFFFFFFFFFFFE7927BEC249E7E1FFFFFFFFFFFFFFFFFFC3FF87FF7FFE9F7FFFFFFFFFFFFFFFFF9FFFF3FFFF3FFFFF67C01FFFFFFFFFFFFFFF3CFFFFFCF1F3E1FFFFFFFFFFFFFFFFFF0FCF9FDFFE8FBCFFFFFFFFFFFFFFFFFFDFFFFFFFFFBFFFFF2FFB25FFFFFFFFFFFFFF3CE1FEFBFEFBF8FFFFFFFFFFFFFFFFFE1FDFBFDFFF7F7EFFFFFFFFFFFFFFFFFFDFFFE7FFFF3FFFFF6FFF60FFFFFFFFFFFFFF3F4E4DFBFC7CF87FFFFFFFFFFFFFFFFE1F3F7FCEE77B79FFFFFFFFFFFFFFFFFB9FFFEFFFFF7FFFFF4FFCFC7FFFFFFFFFFFFF8F7F675BFC7CF87FFFFFFFFFFFFFFFFC1F7E5FFB9F3FF9FFFFFFFFFFFB7E3FF99FFFDFFFFFFFFFFE6FFEF60FFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "FFFFFDFEFFDE9FF7EFE3FFFFFFFFFFFFFFFF87E7EEFDFFF96F3FFFFFFECE2FF99FFFD9FFF9FFFFE7FFFFE4FFDE78FFFFFFFFFFFFFEF3FFFF4F3BF7E1FFFFFFFFFFFFFFFF07FFDF57FCFDCF7FFFFFFFEFE6FDFFFFD3FFE2AFFF97FFFFE1FFBEFFFFFFFFFFFFFFFEFD7FDFED7DF9F8FFFFFFFFFFFFFFFE0F9F86F6FEC3CF7FFFFFFFF9FDFEFFFF97FFF0406F105FFFE3FFBDFFFFFFFFFFFFFFFF79E6DF7B34FCFC7FFFFFFFFFFFFFFF1FBF4FFF7FBBDE7FFFFFFFFFFFFFFFFF87FFF8FF800ED3FFE9FFFFFFFFFFFFFFFFFFFF7DDFFFFEFEFDFC7FFFFFFFFFFFFFFC1F3F7FFFBB7DBC7FFFFFFFFFFFFFFFFFC03FFB7F5E63FA8FCBFF3BFFFFFFFFFFFFFFFF1FFF5C";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "FFFCFFFFFFFFEFFFFFFFFFC7DF9FFECFFF1FFFFFFFC07FFFFFFBEFDFFFFFFFFEFF9FCFFFFFF1FFFF9BFFEF7FFDFBE7EFFFFFFFFE7FFFFFFFF3BFFFFFFFC3E7FFFBF7FF5F7FFFFF95FFFFFFF3CFFFFF79E7EEFF9FC7FFFFF9FCFFFDFFFFFF7FFDE7F7FFDFFFFFBFFFFFFF773FFFFFFF8BFF77FBFAFFF7FFFFFF3FFFFFFFF7DFFF7F7FFDDDFFDF87FFFFF0FCFF9FE8FF07F8F9F5F7FFDFFFFFCFFFFFFE7E7FFFFFFF19FFE7FCFEFFBFFFFFFE7FFFFFFFEFDE2FE1FF47FEFFDFCFFFFFF9FDFF9FEE3EB3F1FDF9F9DFCFFFFFFFFFFFFFFBFFFFFFFE3EFFB7FFCFFFBD7FFFFEFFFFFFFFEFDCCFFFBE3DFDFFBF87FFFFF8FFFF9FBFBDFDF7EFF93F7FEFFFFFFBFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "7FFFFFFFF8FF7F77FFF7DFBF7FFFF8FFFFFFFFCFB7F7BF9DFCFDFFBF87FFFFF8FFFFDFBFF9FFCFFEFD9FFFE7FFFFFFFFFFFF7FFFFFFFE3FFBFF7FFF3E79FFFFFF9FFFFFFFFDFB7FBBFE9FEF9FFFF8FFFFFF8FE7FEFFFEBFF7FFA78AFFFF7FFFFFEFFFFFCFFFFFFFFC7FF9EF7FFFDF0FFFFFFF1FFFFFFFF9FBFFBBFEBFF7BFF3F0FFFFFF8FE7FEF7FFFFEFFF7FCE3FFFBFFFFFE7FFFFFFFFFFFFFCFFFDFFFFFFDFDFFFFFFE3FFFFFFFF9F2FFDFFEBFE79FFBF1FFFFFF8FFFFEF7FDFFEDFF73C71FFFFFFFFFF3FFFFBFFFFFFFF9FFFC7FFFFFF3FFFFFFFE7FFFFFFFF9F67FDBFEBFFFFFF7F1FFFFFF8FFBFF7BFF9FF5FF73EFCFFE7FFFFFE3FFF33FFFFFFFE3FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "EF7FFFFFFFFFFFFF87FFFFFFFF7FF7FD3FE9FF73FF7F0FFFFFF87F7FF3BFFBFFDFF7BF7F7FFFFFFFFF3FFDA7FFFFFFFC7FFFF2F7FFFEFFFFFFFF8FFFFFFFFE3EFFFBFFDDFFE7FE7E1FFFFFFC7FFFF9FF9EFCFFEF9F7FBFEFFFFFFE4E1DCFFFFFFFF8FFFFFAF7FFFFFFFFFFFE3FFFFFFFFF7CFFFFFFDCFCFFFEFE3FFFFFFE3FBFFFD8FE5DF8FFDFBFBFFFFFFFFE6FDE7FFFFFFFF9FFFFFD7FFFE0FFFFFFFE3FFFFFFFFEFDFE37C0FE873FFCFE1FFFFFFC7F9FFE39FFAFFF3D4FBFDFFBFFFFFC77EB7FFFFFFFF1FFFFF8939FFFFFFFFFFC7FFFFFFFFEFD7F5FF8FFA57FFEFE1FFFFFFE3FDFFF17FFFFFFFEAFDFEFFFFFFFFDF2FDFFFFFFFFF3FFFFFEFD3FDFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "FFFDFFFFFFFFFDF33FFFFFFFE9FFFBFC3FFFFFFE1FEFFFF00009FFFBF78FEFFDFFFFF8FBFEDFFFFFFFC7FFFFFEFFBFEFFFFFFFF9FFFFFFFFFDFBFFFFE8000BFFFDFC3FFFFFFF3FEFFFFF0FF83FFFE7DFF7FFFFFFF9FDFF9FFFFFFFC7FFFFFE7BFFFBFFFFFFF3FFFFFFFFFDE3FFFC77F07FFFF3FC7FFFFFFF1FE7FFFFFFFFA7EFC7EFE7FFFFFFF1FD9F5FFFFFFFCFFFFFFF37DFCDFFFFFFC7FFFFFFFFF3EFFFC7FFFFFFFFFBF87FFFFFFF1FF7FFFFFFFFF8F7E3E7F7FBFFFFE7FCDFBFFFFFFF9FFFFFFF3BEF2DFFFFFFDFFFFFFFFFF3CDFE3FFFFFFFFFEFF8FFFFFFFF1FFBFFFFFFFFFFBBF9E7FBEFFFFFE3FE7DFFFFFFFE3FFFFFFFB7EFF8FFFFFF1FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .lut_mask = 64'h2700275527AA27FF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "E3FBFFDE3FFFFE001FFFFFFFFFFFFFFFFFFFFFF8481FFFFE3BF7EFE7FFCFFFFFFFFDFCFFFFFFFFFFFFFFFFEFF8FFFBFF7FCFFFF937DE1FFFFC1E1FFFFFFFFFFFFFFFFFFFFFF87F0FFFF873F6EFEFFFCFFFFFFFFCF1FFFFFFFFFFFFFFFFE3FDFFE7FF3FDFF3F9B7EE0FFFF87F07FFFFFFFFFFFFFFFFFFFFE0FF0FFFF077FECFFFFD9FFFFFFFFE01FFFFFFFFFFFFFFFFF3F1FFF7FF7FEFF3FBF3EF87FFF0FFC7FFFFFFFFFFFFFFFFFFFFE3FF87FFF1F7FEFFFC737FFFFFFFFF83FFFFFFFFFFFFFFFFF9E3FFEFFEFFEFF9F9FFFF83FFF8FFC7FFFFFFFFFFFFFFFFFFFFE1FF8FFFC1EFEEDFFEE3FFFFFFFFFFEFFFFFFFFFFFFFFFFFF947FFDFFEFFFFFFF9B7F3C1FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "F1FFE3FFFFFFFFFFFFFFFFFFFFC3FFC3FF03EFCECFFFCFFFFFFFFFFF87FFFFFFFFFFFFFFFFF80FFFFFFEFFEFFFF93BFFE0FFF1FFE3FFFFFFFFFFFFFFFFFFFFC3FFC7FF07DFCEEFFFE7FFFFFFFFE353FFFFFFFFFFFFFFFFFF9FFFFFFFFFF3FFFB3BFDE07FE1FFE3FFFFFFFFFFFFFFFFFFFFE3FFE3FC1FDFEEDFFFFFFFFFFFFFDCFEFFFFFFFFFFFFFFFFFFCFFFFFFFFFF5FFFDBDFEFC17E3FFE3FFFFFFFFFFFFFFFFFFFFE1FF91005F3FDCDFFFF7FFFFFFFFFEFE7FFFFFFFFFFFFFFFFE77FFFFFFFFEDFFFDBDFE7F02C5FFE3FFFFFFFFFFFFFFFFFFFFF1FFB0017FFFDCCFFFE7FFFFFFFEBFFEFFFFFFFFFFFFFFFFD1F9FFFFFFFFEBFFFDFCFF3FC006FFE3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFE1E22005FCFF9CCFFFF9FFFFFFFC6FFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFEFFFFDFEFFBFF00A13C7FFFFFFFFFFFFFFFFFFFFF0F7900FFDFF3CCFFFFDFFFFFFFEFFFFFFFFFFFFFFFFFFFF7FFE7FFFFFDBDDFFFDFCFFDFFD15BF87FFFFFFFFFFFFFFFFFFFFF0FFFDFFF3FF7D8FFFFC35FFFFFFFFFFFFFFFFFFFFFFFFFDBFFE3FFFFFDAFFFFFDDF7FC7FFFFFF8FFFFFFFFFFFFFFFFFFFFFFC7FFFFFF7FF3F9FF93CF3FFFFFEFFFF7FFFFFFFFFFFFFF3FFFFBFFFFFE73D1FF9CE7FE7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFEF9DF92FFE7FFFFFE7FFF7FFFFFFFFFFFFFFBFFFF9FFFFFF3FF84FCEF7FFFFFFFFF1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFE1FFFFF9FFEFFBFEFFFDFFFFFFCFFFAFFFFFFFFFFFFFFF7FFFF9FFFFFFFFFFFFCFFBFFEFFFFFC1FFFFFFFFFFFFFFFFFFFFFFC07F9FE7FFEFB9FFBFFDFFFEFFE5FEFFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFEFFFCF9FFF5FCFFC3FFFFFFFFFFFFFFFFFFFFFFF29F9E1FFFCF3BFFE7F3FFFF7FF12BFFFFFFFFFFFFFFFFFFFFE7FFFFFFEFFBFFCEFBFFFEF8FEC3FFFFFFFFFFFFFFFFFFFFFFE1EC027FFF9F71FFFBFDFFFE7FFF6FFFFFFFFFFFFFFFFF7FFEEFFE7FFFDFFFFFEFFCFFFFD893C7FFFFFFFFFFFFFFFFFFFFFFF1FEA3FFFFBF33FFFBF9FFFFBFFFFFFFFFFFFFFFFFFFFFBFFFDFFC7FFFEFF7FFCE7EFFFFE03F87FFFFFFFFFFFFFFFFFFFFFFF8FFA9FFF";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFE7BFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFDF6FFFE7FF43BFFFF8E377CFFFFF007FE3FFFC39F7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE7DFC5FF87FF8015FF81F38FC7FFE40B7FF1FFE0FDFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FCF9FF8543FA0FC00A207FDDFF02600380CFC3F17FCF9FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FDF3FFE053FCFF4FA002FF3C7F4002B5FEDFE607FFCF9FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF7FFFFC7FFFF7FE337FF637FF047FF3FFFFBFFFFE7FF0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80347FFFFDFFFFCFE076FFFCD9FF879FF0FFFFDFFFFF1C61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFF8BFFFBF47CCFFBBCDFF9BE9FC7FFF0FFFFFD003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFE07E03F3FC9FF37EEFFC9FCFF1BFCFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF507FFFFFF8027FFF83FE6FF37FE6FFFFD809FFFFFF031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF027FFFFFF7DFFFD67FCCFF9BFF37FFFBFFFFFFFF81FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE009FFFFFF9FFF85FF99FFDDFFD1FFF9FFFFFFA807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82580D8FF1FFC68FFFBFFCE7F9A7FFE7FEA44080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC94020071ECFE73FFE77FB3A5F0680537F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFD7C0FE6FCE7FFF39F3BE00355FFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFE02FFFFFFF2176F9CFFFFBCFAF1BFFFFFFF805FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF40FFFFFFFFD1FF09FFFF887FB7FFFFFFFE01FFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFD003FFFFFFFF0E03FFFFE3F17FFFFFFFC00BFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC43FFFFFFFFFFFF8007FFFFFFFE3FFFFFFFFCBFFFFFFFF005FFFFFFFFFFFF813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30BFFFFFFFFFFFF002FFFFFFFF3FFFFFFFFBFFFFFFFE800FFFFFFFFFFFFF077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3A1FFFFFFFFFFFFE803FFFFFFFE7FFFFFFE3FFFFFFC0017FFFFFFFFFFFF01C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "9FC71FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BD82721E4FF3FCBFF739C63F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC27DCE21FEDF3FE1CF7981FFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06FFE71BECF3FCBE079CFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FFF180F6FFE3F07BFFA05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9007FFF0FFFFEBFDFFFE03FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB011FFFFFFFFFFFFDC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFF88002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6000ACB11A80037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3CFF1BBFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0022";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "3DFFFFFFFFFFFFBFC7FFFFF8FEFFFABFD0FFAFFCFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF1FFF3CF0BFE7FDACFFDFC7FFFFF9FFFF9BCF9D7AEBFE7FFFFFFFFE1FFFFFFFFFFFFFF607FFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFC3CF7BF3FFBE6FFBF87FFFFF9FCFFB7F7FFBBF99E7FFFFFFFFF5FFFFFFFFFFF9F9FE9FFFFFFFFFFFFFFFFFFFFFFFFFF25FFE07DEFFF7F73F0FFFFC7FFFFF8FFFF9FF77FFFFF9E5FFFFFFFFFEFFFFFFFFFFE8E7FFE3FFFFFFFFFFFFFFFFFFFFFFFBDE7FF827DDFEEFFAFFAFFFFC7FFFFF1FDFF3FF7FFB7FEDFC13FFFFFFFE9FFFFF9F948E1FFBF0FFFFFFFFFFFFFFFFFFFFFFF03FFFC0739FFFDFFAFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FFFF87FFFFF1FDFF7FFBFFDFFEDFFE45FFFFFFFDFFFFF86403FDBEBFE7BD1FF837FFFFFFE1FFFFFE1FFFF85F3FFFFCFFBFFCFFFFC7FFFFE3FBFFBFF7FFBFFDCE7FFA0FFFFFFE7FFFF087F83DFCEFF0808C33B3FFFFFFEE46FFFCFFFFE0FF79BFFEFFAFFA7FFFC7FFFFE1FDFF3FFA7FFFFFEFFFFFC2FFFFFF3FFFEFFFFE1EF5FFFFFFFFDFFCFFFFFFDF785A03FFFF8BFE799FF4FF67FEFFDFC7FFFFF1FBFFFFF67F3BFDFE7FFFF81FFFFF8FF91FFFFCE3BFE97FFFFFFFFEFFFFFFDFFF81A7FFFF0FFF7FDFEFFFFFFEFFEFC7FFFFE3FDFF6FE77E79FBCE7FFCBB9FFFFFE7F27FFFFD0F038C7FFFFFFFFFFFFFFFBFFF7FFFFFF83FFEF9EFDE7EFFFF7FCFE3FFFFF3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "FBFFB79FFFFDD7CF7FFCBFF1FFFFFA2FFFFFFC7F3FFFDE7FFFFFFF7FFFFF1FFFFFFFFFE8FFFEF9F7DF9FFAD77FFFE3FFFFE1FFFF3F3FFBFFDFEF3FFE7FFEFFFFFF1FFFFFFF5FCFFFFFBFFFFFFF1FFFE07FFFFFFFFFC1FFFCFBF9FFCFFE7F7FFFE3FFFFE1FDFFBDF7FFFEE3EF7FFFFDFF9FFFFFFFFFFFFFFFF07FFFF9FFFFFFCFFFE0FFFDFFFFFF8FFFFEFBF77E7BFBFF7FEFE3FFFFE3FFFF79FF9F1FFDEFBFBF7F3DF3FFFFFFFFFFFFEFFA1BF7FF7FFFFFC5FFFFFFF9FFFFFE0FFFFCFFFF3CFDE7CE7FFFE3FFFFF3FBFFF7FFFFDDFEE71F8FDFFDF0FFFFFFFFFFFFF3FFC1FDFFBFFFFFFE7B3F5FDBFFFFFC3FFFFEF7FFFFFEEFFEFFDFE3FFFFF3FDFF27F93FCB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "FE6F9FBFE7FDFC3FFFFFFFFFFFFFFFFFBF71F7FFFFFE707F7363FFFFF87FFFFDF33FDDFEDFFEFFEFE3FFFFF1FDFFEFFFBFFBFEF7DFBFFFFDFF3FFFFFFFFFFFFFFFFFC7FDE1FFFFFF87FBFAFFFFFFF3FFFFFDF77FEFFF7FFA7FDFC7FFFFE3FBFFB7FD7FEFFF73DFEEFE7BFFA7FFFFFFFFFFFFFFFFF1FF7EFFFFFFFFFDFFFFFFFF83FFFFFDE77FDFFE7FF6FFDFC7FFFFF1FDFF37FDBFCFFF77CFBF7EFFFFE3FFFFFFFFFFDBFFFFFD7FBE7FFFFFFEFDFFFFFFFF17FFFFF9E77FDFFFFFF6FFFFC7FFFFF1FFFFB7FBBFFFFFF7EFEEBE73FFF1FFFFFFFFFFFFFFFFFFBFDFFFFFFFFF3DFFFFFFD23FFFFFF3EF3FC9FEEFFEFFFF8FFFFFF1FDFFB3FF9F9FFCF3EFEFCFE7";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "0F6F9E11FFEFC07FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE0F73FEBFF8F3C3FFFFFFFFF37FFF1F5DFEFFFFB7FFFFFFFFF2F7F86F1FEF705FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF327FFC1DFDE3E0FFFFFFFFF6FFFFFFDFFFFFFF3FFFFFFFFF87E7E8678FFF44FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF3DF7FC3CF9E7F47FFFFFFFFBFFFFFFFFFFFFFFAFFFFFFFFF0FE1C0721FF71E7FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07E7CE7FC3CF1C67E3FFFFFFFF9FFFFFFC9FFFFFFCFFFFFFFFE3FF3EE601FFB9E3D80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01E21EFFFFCE1DC3F1FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFCFFF8FF33FFFBA";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "53C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80EC1C037FE670CFBCFFFFFFFFBFFFFFFE3FFFFFFEFFFFFFFF0FFC0FA1FF083E5B83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0CFFCE03FF07BCF3C3FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFE5B78CE0FFD07DFF303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC43FDF603F9E1A61F1FFFFFFFFFFFFFFF7FFFFFFFFFFFFFF47879C73FF867BFE38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF871FE6783FFF7027F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E519E7FF83F3BFE71FF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FC30FFEFE07FE700FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3E78CC1FC1FF27FCE1FC1FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE09E387FC7FC0FFE307F70FFFFFFFFFFFFFFFFFFFFFFFFFFFF8EE39E07F07FF9FF0E1F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0027E078FFF03FE3DFF383FFFFFFFFFFFFFFFFFFFFFFFFFFC1CE3CE3FE07FF9FC7E1003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FC20FFCA0FF19FF3E0FFFFFFFFFFFFFFFFFFFFFFFFFF834F3C7BF832FFCE1FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FE83FFAFC3F13FF7F03FFFFFFFFFFFFFFFFFFFFFFFFE8E078F3FE078BFE05FC030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31FFFD7F87FD0FC7FE1FE1FFFFFFFFFFFFFFFFFFFFFFFFC1C61CF1F85FF1FF5FFDD61FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFFE1FFFFFFF9FFF47F7FE09F8FFFFFFFFFFFFFFFFFFFFFFFF8FE71C7FF05FFCFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF9FFA03FFFE48FC1FFFFFFFFFFFFFFFFFFFFFFE1FC78C7FE01FFCFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFEFFFC0FFFCE3FF07FFFFFFFFDE7B7FFFFFFFF079E44E7F01FFFBFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFE1FFF03FF9CFF781FFFFFFFA00001FFFFFFF81E060437F07FFE3FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFDFF8A3FFD9FE7E8FFFFFFE0C3C803FFFFFE87E2F1F3F8603F9FFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "F7CFF2BFFFFFFFFFEFF8FFFFFFFF8FFDFFFFFFFFFFCB59F7F8EFFFFFCFFE7FFFFFFFFC3FFFFFFF9FF7EEFFFFFF1FFFFFFFFFE3DC79FFFFFFFFFFCFF0FFFFFFFF8FFFFFFFFFFFFFFBFDE7FE4FFFFFC7FF3DFFFFFFF8FFFFFFFFDDFFE7FFFFFC3FFFFFFFFFF7DFEFFFFFFFFFFFBFF9FFFFFFFFC7FE7FFFFFFFFFFC7CF3FF3FFFFF9FFFBC7FFFFFF1FBFFDC7FEEBFDBFFFFFEFFFFFFFFFFE79F1FFFFFFFFFFF7FF1FFFFFFFFC7FF3FFFFFFFFFFE3EFBFF6FFFFFDFFFBFFFFFFFF1FE4E68BFEF2FCFFFFFF8FFFFFFFFFFCF3E3FFFFFFFFFFFFFF1FFFFFFFFC3FFEBFFF709FFFF1EF9FFBFFFFF1FFFDFFFFFFFE3FE7FFBDFE7EF6BFFFFF0FFFFFFFFFFCF7FFFFF7AAF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "FFF5FFE1FFFFFFFFE3FFF2FE2DD773FFDF79014FFFFF30005F9BFFFFE26FFFFFE823EF73FFFFF800000000005FFBFFFA2DF7FE5FFFC3FFFFFFFFF0FFFEBE3FFFE3FFEFB8003CFFFF00000F73FFFFE01DA3FFF803FF7FFFFFF000000000100EF3FFDBFFFEFE7FFF83FFFFFFFFF1FFFFFFFFFFFF9FFFB86D327FFF0AFFCFA7FFFFC1024F1B8ECBFFFFFFFFE0FFFFFFFFFB5EE7FD3FFFFFFFFFFF8FFFFFFFFFF8FFFFFFFFFFFFDFFFFDFF9FFFFF3FFFEFFFFFFFCD4F76713F7BFFFFFFFFCFFFFFFFFFE7BFEFF8FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFFBFCDEFF8FFFFE3FFFF7BFFFFFCDE7FD7CBE39FFBFFFFFC7DFFFFFFFE7BD9FF7FFFFFFFFFFFF0FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "FFFFFC3FFFFFFFE0FFF8FEDE7FEF7FFF7FFFFFEFFFFFC1B9FF630701FFDFFFFF8FDFFFFFFFEF9BBF9FFF13FFFFFFF81FFFFFFFFFFF07FFFFFD800BFE7ECC7FEFFFFF3FFFF3CFFFFF8FF607FF9EE1FFCFFFFF1F7FFFFFFFF7393FBFF0013FFFFFF03FFFFFFFFFFF85FFFFF80001FF7F6E7FFFFFFE7FFFFBEE7FFFCFF77FFFFFBDFFDFFFFF9EFFFFFFFFF33B7E7F000003FFFFD07FFFFFFFFFFFC17FFFC00F001F9FBE7FF7FFFCFFFFFFF7FFFF9FF7FFFBFE7C7FEFFFFE1CE7FFFFFFFF7A7EFC037C00FFFF82FFFFFFFFFFFFF01FF0023FF40FDFBF7FF3FFFEFFFFFCFFFFFF3FAFCFF7FFFCFFDFFFFF7947FFFFFFA837F9FC0FFF403FF607FFFFFFFFFFFFFC0240";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "0FFFFE07CFD77FF2FFFCFFFFFDFEFFFF3F9FCF62FEFA7FDFFFFE746FFFFFFFFC64FBE03FFFEC02601FFFFFFFFFFFFFFC0000DFFFFF81EFCF7FF33FFCFFFFFEFF7FFF3FCF6E2216F17FFFFFFC41FFFFFFFFDF73F7E0FFFFFE00007FFFFFFFFFFFFFFFA003FFFFFFE1F7FBBFFCFFF1FFFFFCFEFFFE7FD5903BB8F53FFFFFFCDF3EFFFFFFFEEDFF83FFFFFFD005FFFFFFFFFFFFFFFFFD5FFFFFFFF0F7EBBFFC7FF1FFFFFEFDFFFE7FD87FFC0DE9BFE7FFF9FF78FFFFFC66EBEF87FFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFF0FBEFBFF97FE7FFFFFE7FFFF87FDFFFFFB2FFDFF7FFF8FEF7FFFFFC345FEF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7DFD";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000D0FCFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFBFFF8FF0FFFFFCA8009FFFFFFF00DB9FFFFF07F9FFFCFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFBFFFFFFFFFFFFFFFDE1FFFFFF439FFFFFFFFFFFFFFFCFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FBFFFFFFFFFFFFFFFFF83FFFFE0FFFFFFFFFFFFFFFFFEFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FBFFFFFFFFFFFFFFFFFE0FFFF8BFFFFFFFFFFFFFFFFFCF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47BFFFFFFFFFFFFFFFFFFC3FFE0FFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFE409FFF0FFC3FFD837FFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFF9800000FFC7F8FD400005DFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF4127FFF960C3F3E16FFFF8C47FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE86FFFF9FFFF11E27FFFCFFFF817FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF09FFFFE0037FC007FF4001FFFFF1FFFFFFFDFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF85FFFFF8FEE0242B3285BFA7FFFFE1FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFE9FFFFFEFFFFFE0E704BFFFFBFFFFFE7FFFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF4FFFFFFDFFFFF0EFFA1FFFFF9FFFFFF47FFC87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA15FD7FFFFFF9FFFFE3DFF9D7FFFF9FFFFFFD3F982FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8015FFFFFFFDFFFEBF9FFDF87FFF8FFFFFFFD0013FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFABFF17F8FF9FFCFFE4FFFFFFFE093FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFB140FFFCFF9FFE0596FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFBF27FFFCFFDFFFFABEFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFBFFFFFF8FF9FFFFFFCFFFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79FFFFE53FFFFFFDFFFFFFFFFCD5FFFFCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "FDFE7EFE1FFFFFFFFFFFFFFC3F7F9FDEDF7DBCFFFFFFFFFFFFFFFFFFC130B9C7DFC3F5C2EBFFF7FFFFFFFFFFFFFFFF9EFEFF1DFF3FBF0FFFFFFFFFFFFFF87EFCBFDFDF3F39FFFFFFFFFFFFFFFFFFC2FDC3E08D21F3FC17FE6FFFFFFFFBFFFFFFFF9FDF7D6BFEBFBF8FFFFFFFFFFFFFF0FFFDBFDFFF9779FFFFFFFFFFFFFFFFFFDE1D71FEE1F65BFF57FDEF7FF7E27FFFFFFFFFCE76F9F7FFFFDF87FFFFFFFFFFFFF0FBF9DF97EF8FF9FFFFFFFFFFFFFFFFFFF7C4CCFFFFE7E8FFFFFCCFFB4B5F1FFFFFFFFFFF30BFF5FDDFEFC3FFFFFFFFFFFFE1FBF9FFBFECFF7BFFFFFFFFFFFFFFFFFFC7F0BCFFFFF7E8720FFDBFFEFEFF9FFFFFFFFFC77F97FDFFCFEFE3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "FFFFFFFFFFE3F7F7E077EBFEFBFFFFFFFFFFFFFFFFFFEBFFFCFFFFEFFFE34FF3BFFFFFFFFFFFFFFFFFE73FFFFF83E7EFE1FFFFFFFFFFFFC7F7F3DDF7E9EDF3FFFFFFFFFFFFFFFFFFEBFFFEFFFFFFFFFFEFF23FFFFFFFFFFFFFFFFFF797F9FFD87FF3F0FFFFFFFFFFFF8FEFEF5FFCDFE6E7FFFFFFFFFFFFFFFFFFFBFFFCFFFFE7FFFFCFE67FFFFFFFFFFFFFFFFFF7F3FCDFEF93F7F0FFFFFFFFFFFF0FFFEDFFEFFDFDF7FFFFFFFFFFFFFFFFFFFBFFFDFFFFF7FFFF9FECFFFFFFFFFFFFFFFFFFF3DFBEA4FFC3FDF07FFFFFFFFFFE0FDFDBFF3FFF3DE7FFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFD9FFFFFFFFFFFFFFFFFFFBDE3FDECFF9FDFC7FFFFFFFFFFF1F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "DFCBFA7FFBFDCFFFFFFFFFFFFFFFFFFFEBFFFCFFFFEFFFFF3FD9FFFFFFFFFFFFFFFFFFF9DF1FBFFFF9FCFC3FFFFFFFFFFE3F3FDFFEFE7E79CFFFFFFFFFFFFFFFFFFFEBFFFDFFFFCFFFFFFFB7FFFFFFFFFFFFFFFFFFF9FE6FFF1FECFEFC3FFFFFFFFFFC7F3FDBF9FEFFBBCFFFFFFFFFFFFFFFFFFFEBFFFBFFFFDFFFFF3F27FFFFFFFFFFFFFFFFFFFDEDFFFFFFECFF7F3FFFFFFFFFF87FFFBBFFFF4FD39FFFFFFFFFFFFFFFFFFFF520AAFFFFCFFFFE7ECFFFFFFFFFFFFFFFFFFFF9F5FDFF9FDEFF7E0FFFFFFFFFFC7F7F3CF3FFEFB7CFFFFFFFFFFFFFFFFFFFF05C92411FC7FFFE7F9FFFFFFFFFFFFFFFFFFFFDE6FDFF3F9F7FBF8FFFFFFFFFF8FFFF7F2F7CDFF3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "9FFFFFFFFFFFFFFFFFFFE42E98FD07C1AFFEFDBFFFFFFFFFFFFFFFFFFFFCFCFFBFFA7E7FBF87FFFFFFFFF8FEFE7FFF65FFB79FFFFFFFFFFFFFFFFFFFE3A09A3F950F20C9F13FFFFFFFFFFFFFFFFFFFFFF673C1FFFF7FBFCFFFFFFFFFE1FDFEF3FFFFFAF7BFFFFFFFFFFFFFFFFFFFEDFFFB9F9F8FF0D1E3FFFFFFFFFFFFFFFFFFFFFEF7A7EDFFD37FDFC7FFFFFFFFF3FDFEEFFB9FEFFF0000000000000000000001FFFBD000000003E0000000000000000000000073F1FFDFEEBFDFC3FFFFFFFFC1FBFCFEFBCF79FFFFFFFFFFFFFFFFFFFFFFF5FFFDFD36E2F1FBDDFFFFFFFFFFFFFFFFFFFFFEF3BCFBC77F3FEFE3FFFFFFFFC3FFFC7FFFEE7EEF3FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FC17FFFFFF127F8FF93FE3FE17FFFFC7FFFFC3FFFFF80F8839E3F8FF96FFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFE3FFC3F07FC7FE80FFFFCEE7F0F8FFFFE17CFE3887E1FFC3FFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFEFFBE0F9FFC7FFD017FF9807F03DFFFB03FC7F1C1F87FFF9FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD002E0BF7FFC007DFF8FE3FE02D79DE7E53CF7A01FFC7F9EBF801FF9F55BA005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40075001FFF641FFF1F80FF90001FE7CF3C0000FE7E7FCFFE157FFC03DA402FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8017FE47";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFF0FF7BFBCFFFE403FF39E7C007FFE1E3FC7FCFFFFE23FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8027FE3FFFE07F17F3CFEFFFFBFC3CE3EFFFF9C873FE7E00FFFC7FF4009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80017FA9FC2E3F87F1E703FFFFF01CF3EFFFF98C7BFCFE7C1FF3FFA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0037F8307F87E3FC6E13FFFFEF99F7EFF8F99F79FFF0FF871FF000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC801FF01FFE1F1F67E73C1FBFFBCE7EFFC43FF7DFFF3FFE07FF005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80FFEFF860FBE71";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "EF9C0FBFE1CA3FFFC03FF3C7FC78FF3FF00DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05F3FFF947FE33CF9DE7BF80C07FFFF23FF3C7F16DFFC7E05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F5FFFFF0FE13CF99F7FF03F87FFFE73FF3FF87FFFF0FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE5FFFE0BF07DF3FF7BFFFFFFEFFF13E27FF07FFFC7F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFC3FF801FE7DF1FE7FC40015EFFF97F0FF8617FF8FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FB0C20F07FFCE39F7E00000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "06FFF87FAFE1FE1DCDFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FDFB9FFE0FFC679E79C9FF8C4FFF83FFF47FFCC7DFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E9FCFE7FFF03FF0FDCFB8C7FB0FFFFE7FFC03FFE7FDF9307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFE7F81A81FFFC0FDD7BEE48FFFEFFF87007F3FBFBFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE7EF8FFEFE81FFFD3FCDDD88D1FFFFFE407FF7F8FDFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFEE3FFFFC4C0FFFFFF0CE1B9FFFFFE400AF";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "1FFDFFE7FFFFFF7CFFF9FFFFFFF7FDDFCFF3FFF3FCEDF77F9F92DFDE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BE59FFDFFE7FFFFFF3F7FFDFFCFEFF7F98FCFFBFFF3F9FBEE738E74D7DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DF5BFFEFFCFFFFFFF357FF9FFD56FF7FBCFF7FBFFE3FB3BC67BE67CC7BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1CF2DFFE7F9FFFFFFFBE3FF9FFC016FC7F5FF3FFFFF7F33BA7BBF77DD7DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF1DFFE3F9FFFFFFFBFFFF3FFEB5A4A27BFF3D9FFE7E6F37437DFBCAFDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF9DFFE5F9FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "FFDBBFF9FFE7EE63267FF3F5FFC7FDEF6DBBCB388FBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF8CFFE6FBFFFFFFFCBFFF9FFE7CFF98FFFFB94FFEFD3EF6DB3ECBDAFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EF28FFF2F3FFFFFFFCDFFF3FFE7CFFFF4FFF9FFFFCFA7ECDFB6FE9D27387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFACFFFFE3FFFFFFFFBFFF3FFCE0FFBCDFFFDFFFFCF8FEDD9B64F5D6F38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E734FFF3E3FFFFFFFCDFFE7FFDF8FC783FFFECFFFCF7FBBCF3EFF9D2F78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFA5FFFAE7FFFFFFFEDFFF7FFCE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "76F877FFFE7FFF9E7FBBFFFF7FAF2FB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E7B5FFF8E7FFFFFFFFDFFE7FFFC7B5F2FFFFFEFFF9CFFA7FFF7AFFD6F71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFA5FFFC4FFFFFFFFE6FFE7FFEFFD78FFFFFF67FFBDFF37DFEFAFE52F30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFFE4FFFFFFFFF77FC7FFE8E779BFFFFF3FFF1FFF5F97CFF7E3EF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF35FFFE2FFFFFFFFF73FDFFFFFE974FFFFFF37FF3FFEDFBFF7AFF92FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF2DFFFFEFFFFFFFFFB9F8FFFFFFE7FBFFFFFB7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "FF3FFEBF8FF797FB6FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFA4FFF47FFFFFFFFF3DF1FFFFFFFFFFFFFFF97FE3FFEFFDFF7F7FB67BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CFA6FFD1FBFFFFFFFF9FF1FFFFFFFFFFFFFFF9FFF7FFCFFDFE7D3FB77F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFF1DF6EFFDFF9FFFFFFFFE1E7FFFFFFFFFFFFFFFD7FE7FFE7FFFF7F3F977B87FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFF3DF36FFEFFDFFFFFFFFDDE3FFFFFFFFFFFFFFFCFFCFFFEFF9FAFF7FB67FE3FFFFF803FFFFFFFFFFFFFFFFFFFFFF8007FFFFE1DF66FE7FFCFFFFFFFF9BC7FFFFFFFFFFFFFFFCBFCFFF5FF3FDF";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "FFFFFFFFFDFFFDFFFFC6016399FFFFFFFFFFFFFFFFFFFFFFF7FF7FF77F5FE7F3FFFFFFFFC3F7F9FFFFFEFFCF3FFFFFFFFFFFFFFFFFFFFCFFF9FFFFDF97A73FFFFFFFFFFFFFFFFFFFFFFEFB7FE7F2FFDFEFF3FFFFFFFFCFFFFF7FFFFBFF7F7FFFFFFFFFFFFFFFFFFFFCFFF1FFFFD7FFE67FFFFFFFFFFFFFFFFFFFFFFF7BFFAFFBFFBFF7F0FFFFFFFF87EFFB7FFFF9FF4E3FFFFFFFFFFFFFFFFFFFFDFFF5FFFF93FFE8CFFFFFFFFFFFFFFFFFFFFFFE7DFFE7FBFFCFF3F9FFFFFFFF0FEFFB7FFFFAFFFE7FFFFFFFFFFFFFFFFFFFF9FFF5FFFFF7FFD98FFFFFFFFFFFFFFFFFFFFFFF3B7FEFF27FEFFBF8FFFFFFFF8FEFFF3F7FFFFFEF7FFFFFFFFFFFFFFFFFFFF019";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "F5FFFFF7FF971FFFFFFFFFFFFFFFFFFFFFFF397FFFF7FF77F9FC7FFFFFFF9FDFF78FFBFFFE5EFFFFFFFFFFFFFFFFFFFFFFDC01FFFFB7FFAF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFE7FDE7F9F87FFFFFFF1FDFF7D3FC8F5CDE7FFFFFFFFFFFFFFFFFFFFFFC49FFFFF3FF3E7FFFFFFFFFFFFFFFFFFFFFFFBBEF7A9FE3E7FDF87FFFFFFF1F9FEFFFFFFFE3DEFFFFFFFFFFFFFFFFFFFFFFFCF7FFFF707E7DFFFFFFFFFFFFFFFFFFFFFFFF3DD1FFFFFFF7FFFC3FFFFFFE1FDFF737F3FFC7DFFFFFFFFFFFFFFFFFFFFFFFFED3FFFF7D05FBFFFFFFFFFFFFFFFFFFFFFFFF3DF87EDFFF7FFFFC3FFFFFFE3FBFEEF7C79FFF9E7FFFFFFFFFFFFFFFFFFFFFFEF50F7E7FE3FB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFBDF7FFFFC3FFFFFFE7F3FEFFFFFCFFFBE7FFFFFFFFFFFFFFFFFFFFEACFFED05FFF1F7FFFFFFFFFFFFFFFFFFFFFFFFFD9FBFFF9FF3FFFE1FFFFFFC3F3FCDFCFFFFFE9CFFFFFFFFFFFFFFFFFFFFF9CEFFFFA5FFF1E7FFFFFFFFFFFFFFFFFFFFFFFF3CBFFBFFBFE9FF7F3FFFFFFC3FBFFFFFBFEBFFFC7FFFFFFFFFFFFFFFFFFFFBFCFFFF9FFFF1DFFFFFFFFFFFFFFFFFFFFFFFFFBC7FDFFEFFEFFE7E1FFFFFF87FFFFFFEFFFDFEFEFFFFFFFBFFFFFFFFFFFFF83EFFF5BFFC513FFFFFFFFFFFFFFFFFFFFFFFFFBDFFEFFDFFE9FFFF1FFFFFFC7EFFDFFE9FE9FFDE7FFFFFFBFFFFFFFFFFFFF7A8FF159FF8C33FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "FFFFFFFFFFFF3DBFDBFFBFD9FF7F9FFFFFF8FFFFD9FDFFCDFD9EE3BFFFF9FFFFFFFFFFFFFFF2FF3F9FF7F8FFFFFFFFFFFFFFFFFFFFFFFF3F9FBFFDFFBFFDFF7F8FFFFFF87E7FDDFDEFDDFDBE082FFBE6FFFFFFFFFFFFFFFCFE0F9FF4F8FFFFFFFFFFFFFFFFFFFFFFFF00BFDFBDFFDFBDFF3F1FFFFFF8FFFF9FC7F1FF1D9EFEF1FBE71FFFFFFFFFFFFFFEFE593FE013FFFFFFFFFFFFFFFFFFFFFFF4F33ED13DCFF47DFF3F9FFFFFF0FEFFDFA7F6FFE7DCFFF4C65F03FFFFFFFFFFFFFFFFFF3FFFA1FFFFFFFFFFFFFFFFFFFFFFF1FF3CFEFF3FFA7CFFBF8FFFFFF9FEFFBFFFFFFFFFDEFFFF7FBFEBFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFF";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7EFFFD001FFFFFF9FF97FFFFFC009FFFAE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E3FF80F9FFFFFE0FF84FFFFFE141FFE3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE7E2FFBFFFFE07FF805FFFFC7F03F3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE3C3FF8FFFE80F3C7F0FFFFDFFE98B1F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CBA8FFF87FF827F81FF01FFF8FFFC1FBF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFF7D0F0FFFE0F41BFFFFFFE01741FFE0F79F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0FA0FFF8009FFFFFFFFF0017FFC0E71F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDCF807FFE9FFFFFFFFFFFBDFFE17785F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F18FF007FFFFFFFFFFFFFFFFF40FF3DDF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3977D027FFFFFFFFFFFFFFEC0FE91C5E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "F3E7C26FA013FFFFFFFFFFFFF004FCCDF6F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E790E7FF8055FFFFFFFFD900FF1EB1F0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C7D9C77FDA00375BFD760007F81C10F867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84FA3CE7DFF1E0000000030FFB85E527D87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FA7C27CFBFFEBB9D4ADFFFFBFCF18FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F0780FCF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFBE739F471C7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF034F847DF8CE07AFFBCE0F3BDE078C70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DFBCF8F1CD270FF9CC2F30DC078F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F98FDF0DFC6E3FA9E779C1FF7BE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC0F9F01FE667F81FF338CFC3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41E1D3F24C0FF3FC9FF3";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout )))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) 
// )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~4_combout  = ( \pisa|vga|draw_board_inst|always0~1_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  ) ) # ( \pisa|vga|draw_board_inst|always0~1_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  & ( 
// ((\pisa|vga|draw_board_inst|LessThan1~0_combout  & ((\pisa|vga|draw_board_inst|LessThan1~1_combout ) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )))) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|always0~1_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datab(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~4 .lut_mask = 64'hFFFF1F3FFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N40
dffeas \pisa|vga|draw_board_inst|red[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 .lut_mask = 64'h00000000C0C00000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "F3FFFE9FFFEFF86CDFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FBFFF7FBFFFEFFFFEFFBFFCBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F87FFFFFDFFFFFFFFDFFFFFF5F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F7FFFFFFDFFFEBFFFDFFFFFFE3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF8FFCFFF89FFFDFFAFFFF9E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BFFEC23FCFDF3CFBFBF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "CA17FFC61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E7FFC0FCFEE477F7B7FFBFC07FF307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DFFE39FE7FEF6FF37BBF3FCF3FFDC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BFF9F3FF7CFF37FFF9BF7FE787FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73FCFF7FE7CCF6FF37BBF7FF7F3FE61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF067FBFF7FF7CFAF7E7B7BF7FE7FC7F30FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CFF3FF79F7EF8FBCFD7BF7FE7FF7F987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE19FDFFF7CE7CFFFC9FFFBF7DE7FF9FD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17F9FFF3E8FEFFFFBFFFBF81EFFFE7F61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FE3FFFFF3FDFFFFFFFF9FEFFFFFF7FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFCFFFFBFFF9FFFF7FFFCFFFC7FFF1FB07FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DF9FFFF9FFF9FFFC3FFFEFFFDFFFFDFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BF3FFFFDFFF7FFF9DFFFF7FFCFFFFE7EC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC33E7FFFFCFFCFFFFBCFFFFBFE1FFFFF3EC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FEFFFFFF280FFFF9CFFFFC4C3FFFFF9F30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF9FFFFFF01FFFFFDCFFFFECCFFFFFFDF90FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07E6EBBFE3F87FFFFFFFFFF5FFFFFBFFFFFFFFFFFFFFFFFFFF8FEDB6F7D1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F8AE66523F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF3960BDCF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F7F3F755FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F9376EEE3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE7BFF6F1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FCF77F7D1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F2C968193F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF661DCF27C07FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "FFFFFFFFFFFFFFFFE07E0F7AF6CFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FB97BFF87F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FCFFFF7FBF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FDB767FD8F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FB1EF6FB3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F8F7F7E47F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FC71D3DDEFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3D8CBF63F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0DEE7FFCFC7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE7FDFFFFFFFFF1F99FFBBB1FC0FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "FFF03F1DEEE669F9FFFFDFFFFFEEFFAFFFFFFFBFC17FEFF9DF5FFFFFFFFFDFCBFFB3DD3F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F93DEEEF83F1FFFFEAFF7FAEFE37AFF0C3823DEF89D7EE7FFFFFFFFFC7E777BBBFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F8F7A3EBA7E3FFFFFF796EFFBB792ACCCFE8FEFF7EFFFCFFFFFFFFFFF3F6C9CD25CFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFF83ECF9A6DFDF8FFFFFFFDBFFFFD67FFF7FFFFFFF7FFE7FF9FFFFFFFFFFF1FFFDFAFC9FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFE0FCB3DFEFF9F1FFFFFFFEFFFFFEDFFFFFFFFFFFF3DFF3FFFFFFFFFFFFFF8FCBFBB9EE9F87FFFFFFFFFFFFFFFFFFFFFFFFFFC3FA3FFFEFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "7E3FFFFFFFFFF9FFF7FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFC7E3FBB9FE67C3FFFFFFFFFFFFFFFFFFFFFFFFFF83E49FD3C3E7E7FFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE3F7CB27FC3BF0FFFFFFFFFFFFFFFFFFFFFFFFFF07D8C3F364CFCFFFFFFFFFFFFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF1F3FDEAB99DF83FFFFFFFFFFFFFFFFFFFFFFFFC0FB0FBEDEECF9FFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF8F9B3BBA7CE7C3FFFFFFFFFFFFFFFFFFFFFFFFC3E63FBDEFDBF1FFFFFFFFFFFFFF7FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEFDB3BFEFC77C1FFFFFFFFFFFFFFFFFFFFFFFF07DEDFBEDD33F3FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DFBFFFFFF9FFFFFFE9FFFFFF9FFFFFFC7D87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39E3FFFFFFF7FFFFFEFFFFFFE3FFFFFFF7CE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE7FFFFFFFD7FFFFFFFFFFFCFFFFFFFF3FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF077CFFFFFFFFF0FFFFFFFFFFE3FFFFFFFF9F70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF9FFFFFFFFFA0FFFFFFFF01FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFEF1AFFFFA449FFFFFFFFFEFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39F7FFFFFFFFFBFCA000029FCFFFFFFFFFF7DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83BEFFFFFFFFFF3FFEF81F3FFE7FFFFFFFFF1CF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0778FFFFFFFFFE7FFEF3CFBFFF1FFFFFFFFFDF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0EFBFFFFFFFFFCFFFDE3E3DFFFCFFFFFFFFFCFB83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "FFFFFFFFFFFFF81DF7FFFFFFFFF3FFF3EFF9EFFFF3FFFFFFFFFFBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83DE7FFFFFFFFC7FFCF8FFCF3FFFBFFFFFFFFF3CF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FBEFFFFFFFFF9FFF8FBFFC7DFFFE7FFFFFFFFBE707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F7DFFFFFFFFEFFFF3C3FFF3F3FFF3FFFFFFFFDF381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3EF3FFFFFFFFBFFF0F87FFF9F47FFC7FFFFFFFC79E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "0F9F7FFFFFFFCFFF87E1FFFFC7F2FFF2FFFFFFFE3CF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F3C7FFFFFFE1FFF3F8FFFFFE1F83FFC3FFFFFFFBEF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF8FFFFFFF57FE2FF0FFFFFFC7F07FF87FFFFFF9F3E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83EF3FFFFFFE3FE17F0BFFFFFFF9FFC5FF1FFFFFFEFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FBF7FFFFFE0FE17F41FFFFFFFFE27FC5FA3FFFFFF7DF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F7CFFFFFF1FD";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "17F80FFFFFFFFFF41FF8BFD7FFFFFBE7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07C79FFFFF8FF0FF80FFFFFFFFFFFF41FFC7E2FFFFFDFBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F9F3FFFFA7F07F017FFFFFFFFFFFFE40FE97D3FFFFCFDF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF3FFFE0F8FF207FFFFFFFFFFFFFFE00FE8FC3FFFE3E7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E7EFFFD0FC7F80FFFFFFFFFFFFFFFFFF01FF7F45FFFBFBE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FCF9FFD87FBFA07FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "FFFFFFFF45F83F8BFF8FCF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F3F3FD87FC7C13FFFFFFFFFFFFFFFFFFFFE85F9FF4BFE7E7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03EFE7F0FFE1E07FFFFFFFFFFFFFFFFFFFFFFE8FD5FE4DFBF7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FCFDC0FFF0FC3FFFFFFFFFFFFFFFFFFFFFFFFD0FC7FF018F8FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F7F137FFEBD2FFFFFFFFFFFFFFFFFFFFFFFFFF81F3FFF62FE7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FEFE7FFFF1F0BFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "0FA7FFE71F7F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F8D37FFFAFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F1FFFB27CFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FB0FB7FFBF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C7FC6B0E7C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07C408FDFEFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1F1FF6E913F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FB3EB1DF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FCFE6EC0CF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F0FEF79E7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F98FDCF0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FC0CB79CBFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F86BA6DF3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F8DB09DE3F1FFFFFFFFFFFFFC7FCFFFFFFFFFFFFFFFFFE3F17B1BD5FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07E77BAB50FC7FFFFFFFCFFCFFD6F9FFFFFFFFFFFFFFFFFF8FD7FEFD47E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FC7A4E703F0FFFFFFFFF9EC3FFE77FFFFFFFFFFFFFFFFFFCFF21693DBFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F19BBCC67C7FFFFFFFFFFCFEBFF9FFFFFFFFFFFFFFFFFFFE3F8E96ECEFC07FFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFD8000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC44FFE80000000BFF431FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8001F4025FFC2003E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000CFFFF3800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0338000BBFF7FDF0006D207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "FFFFFFC17FF83BF3FC1FF7EC1FFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFF9FEFFDCFFBFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFDF9FF9EFF9F9FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFE7BFF9CFFC77FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF7FFF4FFFFDFFF17FFEFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE1307";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) 
// ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) 
// ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .lut_mask = 64'h404C434F707C737F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "3CFFFFFFFFFDFFFF8FFFFFF9FCFFBC5FE3FE1FBEFFFFFFFFFDFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF3DFC7F83FC0CFF9FCFFFFFF0FDFFBFFFFE7EFFDEFFFFFFFFFF1FFFFFFFFFFFFFE30FFFFFFFFFFFFFFFFFFFFFFFFFFF7D3FFE3DFFFFFDFBE7FF9FC7FFFFF9FFFFBFE7FFFFFD9EFFFFFFFFFF8FFFFFFFFFFFBF8FC3FFFFFFFFFFFFFFFFFFFFFFFFFE33FFF83DCFFFFE7BF6FFDF8FFFFFF1FDFF8FF6FFFBFFDE2FFFFFFFFFEFFFFFFFFFFF9E7FFC3FFFFFFFFFFFFFFFFFFFFFFFB9DFFF037DDFFEFFB7FCFFBFC7FFFFF1FDFFBFFEFF97FFDEA1DFFFFFFFF8FFFFFBFDB8C3FF7F4FFFFFFFFFFFFFFFF9FFFFFF11FFFE1F3DDFF7FFE7F8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "FFDFCFFFFFF1FFFF3FF2FFF7FCDEFDC4FFFFFFFCFFFFF9C683FE7FBFD3F67EF81FFFFFFFF1FFFFFF37FFF07E799FF5FFFFFCFFDFC7FFFFF1FFFFFFF2FFF7FCDE7FF02FFFFFFEFFFFF7CFFC7DC6CFF01118B2E3FFFFFFE60FFFFA7FFFC1FF3FFFF4FFFFFCFFDFC7FFFFF3F9FFCFFFFFB7FDCF7FFFE5FFFFFF9FFFCFFFFE0FF7F3FCFBE72FF9FFFFFFCF993823FFFF83FE79FFE4FF3FF87FFFC7FFFFE3F9FF7FF77FB7FBEF7FFFF63FFFFFEFFF0FFFFCD34F8581FFFFFFFCFFFFFFCFFF0127FFFF1FFE7BDFEFFFFFFE7FFFC7FFFFE3FFFFF7FF7FFDF7FF7FFF7387FFFFF3F33FFFFB042C14FFFFFFFFFEFFFFFF9FFEFFFFFFF83FFF7FFFEFFEF7FA7FDFC7FFFFF3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FFFF365FF0FF8FFF7FFDCFF8FFFFF14FFFFFFE3F9FFFFEFFFFFFFF7FFFFF3FFFFFFFFFF0FFFE7BF0DFA6FF3E7FCFC7FFFFF1FBFF3E7FF3FF9FCF3FFF6FF87FFFFF7FFFFFFF9FCFFFEF3FFFFFFF3FFFF43FFEFFFFFFC1FFFE7BFCFFE7FF3E7FCFC7FFFFF1F9FF3ECFE67F37EF7FFFBFFF0FFFFFFFFFFFFFDFF07FEFC5FFFFFF9FFFE1FFFDFFFFFFC7FFFE73E6FF37F1BE7FCFC7FFFFF3FBFFFFFBFFFDFBE73FBFBE79E7FFFFFFFFFFFFEFFC1BF5FEFFFFFFC3FFDFFFFFFFFFFF0FFFFEF7BFFCFBF7DE7FCFC7FFFFF3FFFF77FFFFFFFEE7BFEFFE79F0FFFFFFFFFFFFFDFFF17FBF3FFFFFF8FF9F87CBFFFFFC3FFFFDF7FFFFFEEFE67FCFC7FFFFF3FFFFFFFF3FCF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "FFEFBFFFD2FFFEFFFFFFFFFFFFFFFFFE3FCDA3FFFFFE407DF7CBFFFFF8FFFFFDF3FFC9FFEFF67FFFC7FFFFE3F9FFA7FDFFFBFE67DFBFF97FFFBFFFFFFFFFFFFBFFFFC7FCC1FFFFFF8DFFFE7FFFFFE1FFFFFCF7FFCBFFDFF2FFFFC7FFFFF1FFFF3FFFFFFBFE779FAFFDFBFFCFFFFFFFFFFFFFFFFFF5FFFEFFFFFFFFFFFEFFFFFFC3FFFFF9E7FFFBFE5FFEFFFFC7FFFFF1FFFFA7FFFFEBFFFBCFDA7E7FFFE3FFFFFFFFFFC7FFFFFF3FBFFFFFFFFFF9FFFFFFFF8FFFFFF9FFFFCBFEDFF2FFDFC7FFFFF1FDFFB7FB7FEDFEF7DFEABF73FFFBFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFCC1FFFFFF3EF3FFFFEEFFEFFDFC7FFFFF1FDFFBBFFBFDFFDFBCFFFFFF7";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "7DFC7F7E1FFFFFFFFFFFFFFC7E7F5FDC63FF3EFFFFFFFFFFFFFFFFFFC7605B539FE9F6D3FBFE77FFFFFFFFFFFFFFFFBEDFF33DFDFF3F1FFFFFFFFFFFFFF87EFCFFFA7FBF7DFFFFFFFFFFFFFFFFFFC0FC59F0971C74FC47FE6FFFFFF3FDFFFFFFFF9FDE7C8FFFBFBF0FFFFFFFFFFFFFF8FCFC9FD3FFAF7DFFFFFFFFFFFFFFFFFFDC5C65FE426E34FF97FFEFF7D7FFE1FFFFFFFF9E69FBF5FDBF9F8FFFFFFFFFFFFFE0F9FDDFF7EE4E79FFFFFFFFFFFFFFFFFFC70415FFFFE785FFE7FDCFF72FBF9FFFFFFFFFCF3D7BFDFDCFCF83FFFFFFFFFFFFE3FBF9EFF7FDFEFBFFFFFFFFFFFFFFFFFFE3F43FFFFFE7F03307FFDFFCFD7FFFFFFFFFFFCFBFBFF7FDDFEFE3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "FFFFFFFFFFE3FFF3E777EFEEFBFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF416FF33FFEFEFFFFFFFFFFFFEFBBDBF6F7E7E7E3FFFFFFFFFFFFC3FFF2BFFFCBE5F7FFFFFFFFFFFFFFFFFFC3FFFCFFFFEFFFFFDFF77FFFFFFFFFFFFFFFFFF79FFDE7FF67F7E1FFFFFFFFFFFF87EFE6EFF9BDFDF3FFFFFFFFFFFFFFFFFFEBFFFFFFFFE7FFFFDFFE7FFFFFFFFFFFFFFFFFE3DFFD9FFF33F3F9FFFFFFFFFFFF8FFFE5FF87FDCDF7FFFFFFFFFFFFFFFFFFDBFFFFFFFFEFFFFFDFCDFFFFFFFFFFFFFFFFFFF79FBFB3FFDBFFF8FFFFFFFFFFFF1FDFCBFB7AFEFBEFFFFFFFFFFFFFFFFFFFEBFFFEFFFFF7FFFF9FCDFFFFFFFFFFFFFFFFFFFBCDFFDECFE9FDFC7FFFFFFFFFFF3F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "BFCFFFFFF5FDEFFFFFFFFFFFFFFFFFFFC3FFFFFFFFE7FFFFBFB9FFFFFFFFFFFFFFFFFFF3DFFFBFDFEBFEFC7FFFFFFFFFFC1FBFDFFFFFF77BCFFFFFFFFFFFFFFFFFFFE3FFFDFFFFEFFFFF3FB7FFFFFFFFFFFFFFFFFFF9EEFBBF7FFDFEFE3FFFFFFFFFFE3FBFBBFAFFFFB3CFFFFFFFFFFFFFFFFFFFEFFFFBFFFFEFFFFF7F2FFFFFFFFFFFFFFFFFFFFBEEFF7FBFEEFEFE1FFFFFFFFFF87E7F3DFEFE5F93CFFFFFFFFFFFFFFFFFFFE5E3E89FFFDFFFFEFEEFFFFFFFFFFFFFFFFFFFFDECFF7FEFEEFF7E1FFFFFFFFFF8FF7F7EF77F7FFB9FFFFFFFFFFFFFFFFFFFF0E001C23F9FFFFE7CCFFFFFFFFFFFFFFFFFFFFCFFFF7FFFDF7F7F8FFFFFFFFFF8FCFF7F47FEEFB7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "9FFFFFFFFFFFFFFFFFFFF16C01FB01C83FFEF99FFFFFFFFFFFFFFFFFFFFCF4FFFFF93E7FBF0FFFFFFFFFF1FEFEFFFFC5F7679FFFFFFFFFFFFFFFFFFFE3D05A3F9C9F0359F3BFFFFFFFFFFFFFFFFFFFFDF67FE1FFFF7FBFC7FFFFFFFFE1FDFEF7FFC3F06F9FFFFFFFFFFFFFFFFFFFEFFFFD179FCFF861F37FFFFFFFFFFFFFFFFFFFFCF387E3FFE37FDF87FFFFFFFFF1FBFCB4FC1FDFEF0000000000000000000001FFF9C000600003E00000000000000000000000F3FFFE3FE2BFEFE7FFFFFFFFE3FBFFFFFBDFFDEFBFFFFFFFFFFFFFFFFFFFF1FFFFFCB0C2F9F3DCFFFFFFFFFFFFFFFFFFFFFEF3FEFDFFFEDFEFE3FFFFFFFFE3F7FD7F7FF7FFEF3FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "8FE7CF31FFE7E1FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFD0773FC1FF8E387FFFFFFFFFF7FFFDF7EFFFFFF7FFFFFFFFFF1E7FC671FEFF47FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF367FFE1FF9E7F0FFFFFFFFFEFFFFFFDDFFFFFF6FFFFFFFFFC3F7F0E79FFF60FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FE3C77FE3EF9E7F8FFFFFFFFFEFFFFFFEBFFFFFFDFFFFFFFFF1FF3C2270FE7CC7FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF003E7EF7FE7EF1CF3E1FFFFFFFFDFFFFFFFFFFFFFF8FFFFFFFFE1FF3CE606FF7BE3E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00E4BEFFFFCE38E3E1FFFFFFFFFFFFFFFEBFFFFFFEFFFFFFFF87FF8DE14FFFB8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "C3805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41EC9E02FFC238E7387FFFFFFFFFFFFFFE7FFFFFFCFFFFFFFE0FFC0FC1FFA01E9381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFCF05FF0FBCF9C1FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE387C6E07FC039FF10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC43FCF603F9E38F3F1FFFFFFFFFFFFFFF7FFFFFFFFFFFFFF8F079E73FF807FFF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FCE1FCE7E0FFE3827FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E318F7FF83E3BFC30FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FC71FF07F87FC6707FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E798C3FF0FFA7FCE1FA3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE05C383FCFFF1FEE7C7FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE78E07F87FF8FF1E1E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C3D179FFF07FE38FF7E3FFFFFFFFFFFFFFFFFFFFFFFFFFF1EE7CE0FE0FFF9F87E2807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003F810FF840FF39FF3E1FFFFFFFFFFFFFFFFFFFFFFFFFF87871C3FFC41FF8017E0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC603FD01FE3F47F83FF3FCFFFFFFFFFFFFFFFFFFFFFFFFFE0F071E3FE0FEFFE0FFE020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC323FFEFFE7FC3FA7FE7FC3FFFFFFFFFFFFFFFFFFFFFFFFC1C71DF3F87FF9FFBFFE243FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFFE1FFFFFFF1FFB8FE7FE1CF07FFFFFFFFFFFFFFFFFFFFFFF8FCF9C77F16FFEFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFBFFC03FFFCC1FA3FFFFFFFFFFFFFFFFFFFFFFC1FE78E3FC03FFC7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFE7FF88FFFE43FF0FFFFFFFFF380AFFFFFFFFF0BDC6067FC0FFF9FFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFE1FFE47FFC87F7C1FFFFFFFE00001FFFFFFFE3F8E047FF03FFEFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFF8FE093FFC0FE7F03FFFFFF017FC03FFFFFE8FC0F1E3FE48FF1FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFE7FF7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFCE3FFFF3FF807FFFF9E227DFFFFE01BFC3FFFA3FF3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEF9FC7FFA7FF081FFFE3F9BFC3FFDC00FFF8FFD2FDFBFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FEFBFF8851FB43C006303FD8FF067003E17FE5287FEF9FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF3FFFC03FDDF978002FF367FE000B1FD8FF61FFFEF9F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FE7FFFFEFFFFE7FF307FF6B7FF2F7FE3FFFFBFFFFE7FF07F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC25CFFFFF8FFFF9FF1F6FFEC9BFF2707FBFFFF9FFFFF3740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFF9FFFFBF47EDFFDBCCFF8BF97C3FFECFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF0BF83F1FCBFFF7E67FC0FC7E0FE47FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA07FFFFFD80BFFFFB7FFE7FB3FE27FFFB00BFFFFFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81BFFFFFFFEFFFE2FFFDFF99FF17FFF9FFFFFFFFC07FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC002BFFFFFDFFF81FFFDFFCCFF90FFFCFFFFFFE403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80301B47F1FFF29FFB9FFEEFFDA7FFCFFF368300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F9260105D2EEFE7FFFFF7F3B87A030036DF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFF9A817FE7CE7FFF39FFFE80933FFFE017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFC03FFFFFFF98F2FDCFFFFBDF8E02FFFFFFF803FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFF403FFFFFFFF81F3DFFFF8CFC17FFFFFFFD00FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF017FFFFFFFF3FE1FFFFE2397FFFFFFFE803FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE45FFFFFFFFFFFF8017FFFFFFFE7FFFFFFFFC7FFFFFFFF807FFFFFFFFFFFFC13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60FFFFFFFFFFFFFC027FFFFFFF1FFFFFFFF1FFFFFFFEC03FFFFFFFFFFFFE877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E17FFFFFFFFFFFF803FFFFFFFE7FFFFFFE7FFFFFFFC01FFFFFFFFFFFFF41E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "F3F96FEC3FFFFC003FFFFFFFFFFFFFFFFFFFFFF8281FFFFE7BF74FFFFFCFFFFFFFFCF8FFFFFFFFFFFFFFFFEBFCFFF3FF7FFFF7F9E7EE3FFFF80C0FFFFFFFFFFFFFFFFFFFFFF8FE1FFFF83FE7CFF7FFDFFFFFFFFE90FFFFFFFFFFFFFFFFF7F8FFE7FF7FEFF3F9F7F70FFFF87F0FFFFFFFFFFFFFFFFFFFFFE0FF0FFFF0F7EE4FF73C9FFFFFFFFF41FFFFFFFFFFFFFFFFF1F1FFE7FE7FFFF3FB73EF8FFFF0FF87FFFFFFFFFFFFFFFFFFFFE1FFC7FFF0F7F7EFE1787FFFFFFFFF8FFFFFFFFFFFFFFFFFF3F3FFCFFEFFCFF9FBB7F387FFF1FFE7FFFFFFFFFFFFFFFFFFFFE3FFC7FFC1EFE66FF99FFFFFFFFFFFDFFFFFFFFFFFFFFFFFF843FFFFFFFFEBFBFB3BF783FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "F1FFE7FFFFFFFFFFFFFFFFFFFFE3FFC7FFC3FFEEFFFFDFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFC0FFFFFFEFFCBF9F93BFFC0FFF1FFE3FFFFFFFFFFFFFFFFFFFFE7FFC3FE0FDFCECFFFE7FFFFFFFFF6B9FFFFFFFFFFFFFFFFFF1FFFFFFFFFF3FFFBBBFDF07FE3FFE3FFFFFFFFFFFFFFFFFFFFE3FFC1FC1F9FDCCFFFE7FFFFFFFFD5FDFFFFFFFFFFFFFFFFFF3FFFFFFFFFF7FFFBBDFCF807C1FFE3FFFFFFFFFFFFFFFFFFFFE3FFD1C07FFFDFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB3FFFFFFFFEFFFFD99FFFC0180FFE7FFFFFFFFFFFFFFFFFFFFF1FFB8017F7FBFCFFFFBFFFFFFFF1FFF7FFFFFFFFFFFFFFF81FDFFFFFFFFEFFFF9DCFF7F80047FC7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFF1E41007FCFFBF9FFFDDFFFFFFFE7FFFFFFFFFFFFFFFFFFE79FEFFFFFFFFDBFFFDDEFFBFC00427C3FFFFFFFFFFFFFFFFFFFFF1FFD01FF9FFBDCFFFDBE9FFFFFEFFFFBFFFFFFFFFFFFFFFFFFEFFFFFFAFDDFFF9DEFF9FF915FF8FFFFFFFFFFFFFFFFFFFFFF87FFFFFF3FFBDDFFFFE97FFFFFDFFFFBFFFFFFFFFFFFFFDBFFF3FFFFFCCDDFFFCDEFFCFFFDFFF87FFFFFFFFFFFFFFFFFFFFFC7FFFFFE7FF7D9FFB3EF7FFFFFDFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFE7BC2FFDDF7FF7FFFFFF0FFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFF7F9FCB7FFFFFFFFEFFFE7FFFFFFFFFFFFFF3FFFFDFFFFFF7FF68FCFF3FF9FFFFFF1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFE1FFFFF3FFEFBDFC7FFFFFFFFFFF7E8FFFFFFFFFFFFFFF3FFFFFFFFFFF9FFFBFDEFFFFEFFFFFE3FFFFFFFFFFFFFFFFFFFFFFC37F9FE7FFEFB9FF9FF9FFFFFFCD7C3FFFFFFFFFFFFFFF3FFFF3FFFFFFCFFE7FDCFBFFF9FFFFA3FFFFFFFFFFFFFFFFFFFFFFE1BF9E9FFFDF3BFFCFF3FFFEFFEC09FFFFFFFFFFFFFFFF9FFFE7FF7FFFEFF3FFCEFFFFFAB8FC63FFFFFFFFFFFFFFFFFFFFFFF1E204FFFFDF3BFFFFFBFFFF3FFF87FFFFFFFFFFFFFFFFBFFE7FFF7FFFDFF7FFEEFDFFFF782FC3FFFFFFFFFFFFFFFFFFFFFFF1FF23FFFFBFF9FFF3FDFFFE3FFFFFFFFFFFFFFFFFFFFFBCFC9FFD7FFFDFE7FFE7FFFFFFC27F8FFFFFFFFFFFFFFFFFFFFFFFF9FFB0FFF";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "0000000035FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF9FFFF000000000CD00BFFFFFFD80498000000007FFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF9FFFFFFFFFFFFFFFF007FFFFF003FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F9FFFFFFFFFFFFFFFFF83FFFFC1FFFFFFFFFFFFFFFFFDFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE079FFFFFFFFFFFFFFFFFF87FFF8BFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF819FFFFFFFFFFFFFFFFFFA7FFC1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF807FFF0FF83FFE00FFFFFFFFFFFFFC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFCA000016FCFF9FB0000029FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF41AFFFFD0043E3625FFFF2407FFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF00FFFFFFFF913E20FFFFFFFF80FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF4BFFFFE005BFE003FED000FFFFD97FFFFFF8FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFE1FFFFF1FF68AD293A097FE7FFFFE1FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFE0FFFFFE7FFFEA0FF01FFFFFBFFFFFEBFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFF5FFFFFFDFFFFFAAFF8AFFFFFBFFFFFF8FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF806FC7FFFFFF9FFFFE3CFFFF1FFFF9FFFFFFE5FB81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00DFFFFFFF8FFFE3FCFF9FEBFFFCFFFFFFFD8017FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFA3FF9FFDFFDFF1BFF6FFFFFFFC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFB0287FF9FF9FFF0A8CFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFFFBF2BFFF9FFDFFFE23CFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFBFFFFFFDFFDFFFFFFEFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39FFFFEE3FFFFFFCFF9FFFFFFC39FFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "F7DFF67FFFFFFFFFEFFC7FFFFFFF0FFBFFFFFFFFFFC9F9F7F8EFFFFFC7FF79FFFFFFFE7FFFFFFF9FEFEFFFFFFE3FFFFFFFFFE7DCC3FFFFFFFFFFCFF8FFFFFFFF8FFEFFFFFFFFFFF9FCF3FCFFFFFFC7FF3FFFFFFFFCFFFFFFFFCBEFE7FFFFFE7FFFFFFFFFE79FE7FFFFFFFFFFBFF9FFFFFFFFCFFF3FFFFFFFFFF8FCF7FF7FFFFF8FFFBDBFFFFFF9FDFCC43FEE6FBFFFFFFC7FFFFFFFFFE7BF3FFFFFFFFFFF3FF1FFFFFFFFC3FF9FFFFFFFFFFE3EFBFFDFFFFF9FFF9FD7FFFFF1F2AB0A9FEFDFAFFFFFF8FFFFFFFFFFCF7F7FFFFFFFFFFEFFE1FFFFFFFFC7FFC7FFF2047FFF9F73FF0FFFFF9FFFDFFFFFFFE3F7FFFFCFEFFF67FFFFF8FFFFFFFFFFEF3CFFFF2277";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "FFE3FFE1FFFFFFFFE1FFFDFED72517FFEF3BFF1FFFFF3FFFDFDFFFFFF3CFFFFFE7E7FFFBFFFFFAFFFFFFFFFFDE79FFED0251BF9FFFE3FFFFFFFFF1FFFF40FFFFF5FFE7BC0029FFFF00000F67FFFFE03FDFFFF007FF7FFFFFF000000000001EF7FF17FFFF41FFFF87FFFFFFFFF0FFFFFFFFFFFE5FFBB992877FFF95002FAFFFFFE79E42633DBBFF7FFFFFE37FFFFFFFF4DCEFFEFFFFFFFFFFFF8FFFFFFFFFF0FFFFFFFFFFFFA7F9FCFFDF7FFF3FFFE7FFFFFFC60F737934FBFFFFFFFFC7BFFFFFFFFFDFCFF9FFFFFFFFFFFF0FFFFFFFFFF87FFFFFFFFFFFE3FD9EFFCF7FFF3FFFE3DFFFFFE9CF7579BE3BFFBFFFFFC7BFFFFFFFFFBDDFFFFFFFFFFFFFFE0FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "FFFFFC1FFFFFFFF7BFF9FCDCFFFEFFFF7FFFF3DFFFFFCBDF77A28581FFDFFFFFDFBFFFFFFFEF9B3F9FFEF7FFFFFFFC3FFFFFFFFFFF0FFFFFFD8009FC7F5EFFC6FFFE3FFFFBFFFFFFDF9237CFC3E0FFFFFFFF8F7FFFFFFFEFB97F3FD8001FFFFFF07FFFFFFFFFFF07FFFFE800007F7F6E7FF6FFFE3FFFF9EFFFFFCF97B7F3FFB4FFFFFFFF1EFFFFFFFFFB73FEFF000007FFFFC07FFFFFFFFFFF817FFFC018403F9FB67FE2FFFE7FFFF9FF7FFF9F97FFFBFF3AFFCFFFFF3CEFFFFFFFBB76FDFC0108007FFFC1FFFFFFFFFFFFE03FFC01FFF80FDFB67FF77FFC7FFFF9FB7FFF9FDFEFF7FE7F7FCFFFFE3BAFFFFFFF2137F9F81FFE801FFC07FFFFFFFFFFFFF40180";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "17FFFE07CFD67FF37FFCFFFFFDFB7FFF9FDF89C43C7A7FCFFFFE70FFFFFFFFB865FBE07FFFF801800FFFFFFFFFFFFFFF00007FFFFFC3FFDB7FF9FFF8FFFFFEFEFFFE3FCDBE13A4F27FEFFFFE65DFFFFFFFDF65F3E0FFFFFD00007FFFFFFFFFFFFFFFB000FFFFFFE1F7EF7FFBFFF9FFFFFE7DFFFE7FCA1E5474F53FEFFFFC7FBEFFFFFBCE6BE7C1FFFFFF9004FFFFFFFFFFFFFFFFFE3FFFFFFFE1FBEB3FFD7FF3FFFFFEFDFFFC7FCE7FFE27E3BFE7FFF9FF38FFFFFDEE4BF787FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFF0FBE33FFDFFE3FFFFFE7DFFFCFFEFEFFBE9DF9FF7FFF8FF71FFFFFDAC47DF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7DFF";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "B9CE0FF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FF82761C87F3FDBFF7B9077E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFCF21FEDF7FC1EE79C2FF40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02FE773D4E63FC1E479F7FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04FFFF80E0FFE3F879FFB01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA07FFFDBF1FFE7FFFFF106FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC023FFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0055FFFFFFFFD5002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00063F7E300019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA000000006AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0FF067FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0020";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout 
//  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  
// & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "FFFFFFFFF1FFF9FFFFD478E3B9FFFFFFFFFFFFFFFFFFFFFEF3FFFFFF7F7FE7E1FFFFFFFFC3F7F87FB7F6FEEF3FFFFFFFFFFFFFFFFFFFFDFFF9FFFFDBF8FF73FFFFFFFFFFFFFFFFFFFFFEFB7F67FEFF5FEFE1FFFFFFFF87EFFB7FAFFEFF6F7FFFFFFFFFFFFFFFFFFFFDFFF9FFFFD3FFEEE7FFFFFFFFFFFFFFFFFFFFFF7B7FA7FEFF6FF7F0FFFFFFFFC7EFF9FFAFFFFFCF7FFFFFFFFFFFFFFFFFFFF9FFF1FFFF9FFFFCCFFFFFFFFFFFFFFFFFFFFFFF79FFAFFEFFFFF3F0FFFFFFFF8FEFF37FAFFFFF5E7FFFFFFFFFFFFFFFFFFFF9FFF5FFFFD3FFDB9FFFFFFFFFFFFFFFFFFFFFFE79FFBFF3FFEFFBF0FFFFFFFF8FFFFB7FE7FFFF7E7FFFFFFFFFFFFFFFFFFFF853";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "E5FFFFB3FFB39FFFFFFFFFFFFFFFFFFFFFFF3F7FBFF7FFEFFFF8FFFFFFFF1FEFF7FDFBF7FECF7FFFFFFFFFFFFFFFFFFFFF4829FFFFBFFFEF3FFFFFFFFFFFFFFFFFFFFFFF7BFF3BFF78E7FFF87FFFFFFE1FDFF7FFF9DF39DE7FFFFFFFFFFFFFFFFFFFFFFEA9FFFFF3FE1EFFFFFFFFFFFFFFFFFFFFFFFF39DDFBDFDBF7FDFC7FFFFFFF1FFFF7FFFFFFFBDF7FFFFFFFFFFFFFFFFFFFFFFEF7FFFF34FC7FFFFFFFFFFFFFFFFFFFFFFFFFF9FDFFFFFFF3FEFE7FFFFFFF3FDFEE8FF83FBBDEFFFFFFFFFFFFFFFFFFFFFFFEE53FFFF800F9FFFFFFFFFFFFFFFFFFFFFFFF3DF67E2FE0FBFDFC3FFFFFFE3FBFE6FDFFBF7FDE7FFFFFFFFFFFFFFFFFFFFFFEFC867EFFF3FB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFF7DCFFFF7EFD7FEFE3FFFFFFC7F3FEFFFFFDFFF9EFFFFFFFFFFFFFFFFFFFFFEE8FFFB09FFFBE7FFFFFFFFFFFFFFFFFFFFFFFFBDBFDFFFDFFBFEFE1FFFFFFC3FFFCFFCBFEBFEFEFFFFFFFFFFFFFFFFFFFFFD60FFFF9FFFF9EFFFFFFFFFFFFFFFFFFFFFFFFF3DBFDBFEFFFBFFFE3FFFFFFC7F7FEBFEFFE9FEBC7FFFFFFFFFFFFFFFFFFFFBFEFFFFBFFFF98FFFFFFFFFFFFFFFFFFFFFFFFF3DFFFBFCBFFBFE7F3FFFFFFC7F7FEBFFBFEFFFBE7FFFFFFBFFFFFFFFFFFFF83EFFFE1FFFF9BFFFFFFFFFFFFFFFFFFFFFFFFF3C3FFBFFBFFFFF7F1FFFFFF87E7FCBFFFFEDFE9EFFFFFFF9FFFFFFFFFFFFFF00FF8A3FF9817FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "FFFFFFFFFFFFBCFFCBFEBFFFFFFF0FFFFFFCFF7FDFFDBFCDFE9EC7FFFFF1FFFFFFFFFFFFFFFEFF7FBFF3F87FFFFFFFFFFFFFFFFFFFFFFF7FBDBFFBFDBFE9FFFF0FFFFFFC7FFF9FF9CFFCFF9E1C0FFBF4FFFFFFFFFFFFFFFEFE0FBFF4F8FFFFFFFFFFFFFFFFFFFFFFFF043D9FFFFBFF9DFFFF0FFFFFF8FEFFFFABEAFF279EFFF7EBFF7FFFFFFFFFFFFFFFFF933FE439FFFFFFFFFFFFFFFFFFFFFFFC703CDF7F27F2BCFFFF0FFFFFF8FFFFFF2FFA7FA79CFFF80C9F83FFFFFFFFFFFFFFFFFCBFFF9BFFFFFFFFFFFFFFFFFFFFFFF0FF3CFFFF2FF2FFFFBF8FFFFFF9FCFF9FFFFFFFFF9CFFFE5EBFF7FFFFFFFFFFFFFFFFFF9FFFFBFFFFFFFFFFFFFFFFFFFFFFEFFF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "FFFF7400000001947FFF7FFFFFFFFFFFFFFFFFE3E46BBEFFB9F07FFFFFFFFFFFFFFFFFFFFFFE1FDCEFBED4F7E7FFFFFFFFFFFFFE0A3C7EFF1338053F9FFFFFFFFFFFFFFFFFF1F7EF7FFFDEF87FFFFFFFFFFFFFFFFFFFFFFE1F78E7CFE667CE3FFFFE17E1FFFC8FFC7F7F2FF5F087C7FFFE7FFFFE87FBFFFCF33FC9FBDE7E1FFFFFFFFFFFFFFFFFFFFFFC7E76F0BFF66FBF0FFDFBFFDFFFE1CFFC7F9F0FF279FE71FFFF4FE2FEFFC7FFFCF93FFF83D7FF0FFFFFFFFFFFFFFFFFFFFFF8FDE9F7BFF0DF3FF7EC73FFFFFF8FD3FC7FE32FFF3BFFCC7FFFF7F6BFFEDFFFFE7CFFFEF7D39F07FFFFFFFFFFFFFFFFFFFFF0FBCBF7BFF99E3FFB7F6FFE7FFE1FD3FC7FB1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "6FF33BFFE39FFFFCFF87FEFFFFFE7EEFFEF7EBCF83FFFFFFFFFFFFFFFFFFFFE1F39FFFFF0FBEFFFFFF9FFF7FFC3FD8FC7F9E1FF3EAFFE0CFFFFE7FEFFFFFFFFF9EFCDCF7E9E7C1FFFFFFFFFFFFFFFFFFFFC3E79BF66DFE7CFFFFFFFFFFFFFCFF9A3DFFFFC203F1FF9B82FFFFFFDFFFFFFFFF9F73E977ECF3E1FFFFFFFFFFFFFFFFFFFF07DF3DFE3E76FDFFFFFFFFFFFFFFFF9995FFBFF18BFF2233CC3FFFFFFFFFFFFFFF9FF736D7CEFFF0FFFFFFFFFFFFFFFFFFFE1F9E6DCBFEF4F9FFFFFFFFFFFFFFFFDBE0101FFFFBFFA3FB451FFFFFFFFFFFFFFFCF973FFF393EF83FFFFFFFFFFFFFFFFFFE3FBEE2FBEFFDF3FFFFFFFFFFFFFFFFDFFF4DBFFFF3FFFFF773";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "33FFFFFFFFFFFFFFE7D37BEF729EFE3FFFFFFFFFFFFFFFFFF83E7C7BFFEFADE3FFFFFFFFFFFFFFFFDDFFFF3FFFFFFFFFFBFD05FFFFFFFFFFFFFFF3DFFBEFCF9FBF0FFFFFFFFFFFFFFFFFF0FDF9FDFFE9FBE7FFFFFFFFFFFFFFFFDDFFFF3FFFFFFFFFF2FFD03FFFFFFFFFFFFFFBCE5BEFFF9FBF0FFFFFFFFFFFFFFFFFF0FDF7FFFAF7F3CFFFFFFFFFFFFFFFFFDDFFFE7FFFFFFFFFF2FFEC1FFFFFFFFFFFFFF9E6EEFF9FAFDF87FFFFFFFFFFFFFFFFE1FBE5FEF6BF978FFFFFFFFFFFFFFFFF9DFFFEFFFFF7FFFFF7FFEF81FFFFFFFFFFFFFDE4E6B59F97EFC3FFFFFFFFFFFFFFFFE3F3EFFD5FFFE79FFFFFFE7FFFB3EFFF9FFFFCFFFFFFFFFFF6FFDE71FFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "FFFFFDF3F7D5FFBBF7E1FFFFFFFFFFFFFFFFC7FFDE7FFFFF2FBFFFFFFFFF7E7BFFFF9DFFFDFFFFEFFFFFFDFFDE7EFFFFFFFFFFFFFE735FFF5FF9FBE0FFFFFFFFFFFFFFFF87EF9FBAFFFEEF3FFFFFFFEDE5FEBFFF93FFF1FFFFCFFFFFFDFFBCFFFFFFFFFFFFFFFEFBBFFF6E79FFF07FFFFFFFFFFFFFFF0F9FB2FE7FD3DF7FFFFFFFF3FBFE7FFFD7FFF1C157809FFFF5FF9CFFFFFFFFFFFFFFFF3DF2FFF7A7FDF87FFFFFFFFFFFFFFE1FBF2F7F7F39BE7FFFFFFFFFFBFFFFFFCFFFF8FD809FC3FFE9FF3DFFFFFFFFFFFFFFFF7CFFDFFFFEFCFC7FFFFFFFFFFFFFFC3FFF7FBFFBFFBCFFFFFFFFFFFFFFFFFF8157FB7F9F67F41FCBFF3BFFFFFFFFFFFFFFFFBFDE5E";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "F80FFFFFFE08BF0FF81FE7FE1FFFFFE1F7FFC1FFFFF40FCE3DE7F0FF2A7FFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07FFFFFF91FFE3F0FFCFFF82FFFF8707FD78FFFFC07CDF3C87F1FFC1FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF405FFFFFCFFBF0FDFFCFFFC07FFF9C07E03CFFF405FCFF1C1FC3EFF1FFFFFD007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001D18F0FF800FFFF9FE1FB008F9DE7E33CFA804FFC7F1FFF801FF9799DC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0059C01FFF8C1FFF1FC1FF90003FE7C77C0000FF3E7F8FFE38FFFE00C9400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFF0F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFFF1FFB1F98FFFD101FF39E7C055FFC0E3F87FC7FFFF17FF200BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0027FF1FFFC03F33FBC7DFFFFFE03CF7FFFFFB8873FCFF02FFF8FFF6003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0037FC3FF2C1F83F8CF83FFFFE039F3FFFFF99E79FEFE3E3FD3FFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC002FF860FF8FE1FC7E01F5FFF738E7FFF9FB9F79FFF07F420FFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFD7FFE7F1E67E3BE1FFFF3CF3FFFC43BF3CFFC1FFC4FFC00DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FC7FD21F9E71";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "E79C07FFE98E7EFFE03FF3CFF82DFFBFF005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD03F1FFD083FE3BCF99E7FE81E07EFFE23FFBEFF1A7FFCFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F8FFFFD1FE239F98E7FF03F47EFFE33EF3FF83FFFF9FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF3FFFF07F07CF3FE3FF7FFFFFFFFB7E03FE07FFFC7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F8BFF820FCF8F1FE3FD8000CFFFF17F07F8007FF0FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF9483F87FFC63BE7E00000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "01FFF93F5FD0F92D0CFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FDFC8FFF0FFE079E789CFFCCDFFFC7FFFC5FFC979FC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F1FCFF3FFD83FF0FDEFFC6FFB8EFFFC7FFA01FFF7F9FCF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFEFCFF01A0BFFF80F8877EEC8FFFEFFD0BC07F3FFF9FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEFCFDFF1FF00BFFC0FC1DDD9C3FFFFFE807F8FF8F9FBFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF7FFFFFFF81807FFFFF1CEB3C7FFFFF4149F";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "F3F7BFFFB9DFFFE5FFFFFFFFFFFFFFFFFFFFF91E1FFFDFFFFBDFFFFCE7E7FFF8CFF8FFFFFFFFFFFFFFFFFFFFFFFF8FF381FFF3E73FFF7DEFFFE7FEBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFB66FFFEF7F7FFC1E7F8FFFFFFFFFFFFFFFFFFFFFFFFCFF3E03FF7FF7FFF672FFFE67EFFFFFFFFFFFFFFFFFFFFFFFFB73FFFF73F7FFEFBF7FE87CFF9FFFFFFFFFFFFFFFFFFFFFFFF87F3FE076FE73FFE5FD7FFE755FFFFFFFFFFFFFFFFFFFFFFFFB17FFFFDFFFFFE77F9E80FCFF1FFFFFFFFFFFFFFFFFFFFFFFFC7F3FF400BEE7FFFBFE7FFE7BDFFFDFFFFFFFFFFFFFFFFDFFFDE7FFFE7FD3FFE7BE000FFCFF3FFFFFFFFFFFFFFFFFFFFFFFFE7F3FFEBC1EE7FFF3FFB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFF9FFFDFFFFFFFFFFFFFFFF9FFFDFFBFFEFFE7FFE7BE1CFFFCFE3FFFFFFFFFFFFFFFFFFFFFFFFE3F1FFFFF8DE7FFF7FFFFEAFFFFFFC7FE7FFFFFFFFF7FF1FFFF7F8BFFFFF3FFF3B87FFFFE7C3FFFFFFFFFFFFFFFFFFFFFFFFF3F1FFFFFCDE7FFEFFFFEAFFFFFFFDBFCFFFBFFEFFFBFEFFFFF7FFB7FFFFBFFF7D3FFFFFE7C7FFFFFFFFFFFFFFFFFFFFFFFFF1F1FFFFFE1E61FFFFFFF6FFE7FFFEDF5FFFDFFEFFFA7CFFFFF3FFB7FFFFFFE13D7FFFFFC7C7FFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFE3E003FFFFFFF1FF3FFFFCEDFFF8FF1FFFD1DBFFFFFFEBFFFFFFE003C7FFFFFCF8FFFFFFFFFFFFFFFFFFFFFFFFFF9FCFFFFFE3C1A0FFFFFFFE7FBFFFEFB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFD3F3FFFDC3BFFFEFF9FFFFFFE02A0E7FFFFF8F8FFFFFFFFFFFFFFFFFFFFFFFFFF8F8FFFFFF317F41FFFFFFFFF9FFFEFFBFFFDFDDFFFEFFFFFFCFF7FFFFFF80FF0F7FFFFF9F0FFFFFFFFFFFFFFFFFFFFFFFFFFC7E7FFFFF73FFE07FFFFFEF3FFFFE7FFFFFCC3BFFFEFFFFFFF873FFFFFF0FFFEE3FFFFF1F0FFFFFFFFFFFFFFFFFFFFFFFFFFC7E7FFFFE135E7C0FFFFFE6F6FFFEFEFFFFEFFFFFFF7F3FFF2333FFFFF07FF7E43FFFFE3F0FFFFFFFFFFFFFFFFFFFFFFFFFFC3F3FFFFE439E7F43FFFFE7FA7FFBFE7FFFE7FBFFFF7FCFFF5FF3FFFFD07DE7E0BFFFFC7E1FFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FFFFEE73E7FC1FFFFE1FF3FCFFF7FFFE7F7FFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFF3FEFFD3FFFF87F9F7F3BFFFFC7F1FFFFFFFFFFFFFFFFFFFFFFFFFFC3FC7FFFDEF80FFF83FFFE3FFFEBFFFBFFFF7FBFFFCFFFE7FFFCBFFFF1F78F3FBDFFFE0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFE3FE2FFFDEFC0FEFF1FFFE3FFFF73FFDFFF9FFDFFFFFFE77FFFE3FFF83F1C73FB9FFFC7FC3FFFFFFFFFFFFFFFFFFFFFFFFFFF1FF0FFFBDFDCF03F0FFFFFFFFFFD78EFFFBFFC7FFB9E5FFFFFFFFFE1F81E61FDDFFE0FF87FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE17F9DFCCF39FC3FFFFFFFFFF3D37FEFFFF7FF60EFFFFFFFBFFC3F19F01FCEFF01FF87FFFFFFFFFFFFFFFFFFFFFFFFFFF07FF03F3BFC9FB8FF07FFFFFFFFFB7F5F9FBDF0FE3FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .lut_mask = 64'h04158C9D2637AEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "1FFC7FE7FFFFFF3CFFFCFFEFEFFFFDD7DFFFFFF9FCEDF77BDEC0FBDE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DE19FFDFFEFFFFFFF7F7FF9FFCFFFF7F9CFEFF3FFF9F9DDCF738FF2D7DF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DF59FFEBFC7FFFFFF33FFF9FFE717E7FD1FE7FBFFF3FBBBDE7BF7F997BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF4BFFE3FDFFFFFFF9E7FF9FFC00D70FB5FF7FBFFF3F37B8E77D77C97FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF79FFFFF8FFFFFFFBBBFF9FFECB70D063FFFC9FFE3E6F73EBDFBBC9FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFDFFE5F3FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "FFDBFFFBFFCFFC17B67FF1ADFFC7DDEF6FF6CD3DBFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF29FFF4F3FFFFFFF9BFFFBFFEFDFF623FFFF90FFCF93F7FD36EFBCA7BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF28FFF3F3FFFFFFFCFFFFBFFE7DFFBF7FFF9DFFFC787DFCBFEEEF9AFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF29FFF2E3FFFFFFFCFFFF3FFE30FE3C7FFFCDFFF8FDFEDCF3E7E7D2F38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFA4FFF2E7FFFFFFFCFFFF7FFFF9FFDCBFFFCFFFFDF7FDFCBF6EF392F38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFBDFFFBE3FFFFFFFEDFFF3FFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "0B7937FFFEEFFFDEFFB3D7B76F8DEFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFA4FFF9C7FFFFFFFFEFFE7FF067E1FE7FFFE6FFF99FFB7D7BF67CB2F39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFBDFFF8EFFFFFFFFF77FE7FFE17AFEDFFFFE3FFF19FF6797BF67E9EF39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFA7FFFE0FFFFFFFFF3FFC7FFAA71FB9FFFFF6FFF3FFF4FC7E7BFE96FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFA6FFFE1FFFFFFFFF7BF8FFFFE62FF3FFFFF27FFBFFF5FCF9FDFFB2FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DF3CFFFF5FFFFFFFFFBBF9FFFFFFE7FBFFFFF9F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "FF3FFE9FFFE7FFFB2FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFCFFF40FFFFFFFFF3DF9FFFFFFFFFFFFFFFFFFF7FFEFF8F9FDFFB2F9CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1CF3CFFE4FBFFFFFFFFBCF3FFFFFFFFFFFFFFF97FF3FFD7FFFF7C7FB27B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFE1DFFCFFDFF9FFFFFFFFD6E3FFFFFFFFFFFFFFFCFFE7FFAFFBF8FE7F93FDC7FFFFFCCFFFFFFFFFFFFFFFFFFFFFFFF007FFFFE19FE4FF2FF8FFFFFFFF87E3FFFFFFFFFFFFFFFFFFCFFF8FFFFEFF7F93FDC3FFFFF803FFFFFFFFFFFFFFFFFFFFFFC003FFFFE1BF24FEFFFFFFFFFFFFD7E7FFFFFFFFFFFFFFFE3FCFFFBFF3FFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "FFFC7FFFFFFF8F7FFFFFFFC7DFFFFE8FFF3FFFFFFFC07FFFFFF3EFFF9FFFFFE4FFFF8FFFFFF8FDFFB9FFFFFFF9F9EFE7DFEFFFFF3FFFFFFF373FFFFFFFC7E8FFFBF3FFAF7FFFFF15FFFFFFF3DFFF7F79FBFFFF9FC7FFFFF9FCFFBE0FE07F07FBEFF7FFCFFFFF3FFFFFFF7FFFFFFFFF09FF27F9FFFFBF7FFFFE3FFFFFFFE3EFE0FF07FC1CFF9F8FFFFFF8FCFF9FFEFFF7FB39E7F3FFCFFFFFCFFFFFFF797FFFFFFF38FFB7FC7E7FB77FFFFE3FFFFFFFE7DEFFF7FFF7FCFF9F87FFFFF0FCFF9FD63EF1F3FCF8F97FFFFFFFEFFFFFFF7FFFFFFFFE7C7FA7FF9F3FFF7FFFFE7FFFFFFFEFB8F7E67FF1FDFFFFC7FFFFF9FEFF9FFF9CFFFFE4FA7E3FEFFFFFF7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "7FFFFFFFF0FF7F3FFFF7BF9E7FFFF8FFFFFFFFEFDFF39FFFFCFDFFBF8FFFFFF8FEFFDF7FF9FFFFFCF9BFFFF7FFFFFBFFFFFF7FFFFFFFF1FF3F67FFF3FFBFFFFFF1FFFFFFFF8FB7FDBFDFFEF9FF7F8FFFFFF8FE7FEFBFFFFE5FFEFCCFFFF7FFFFFCFFFFFEFFFFFFFFE3FF9FFFFFFDFE7FFFFFF3FFFFFFFF9FB7FF3FC9FFFBFF3F1FFFFFFCFFFFEFFFDBFE5FFE7EF7FFFFFFFFFEFFFFFBFFFFFFFFC7FF8E77FFFCFDFFFFFFF7FFFFFFFFBF27FFFFFFFF7BFFFF0FFFFFFCFF7FEFFFFBFE5FFF7CF3FFFFFFFFFE7FFFFFFFFFFFFF0FFFCF77FFFE3FFFFFFFC7FFFFFFFFBF67FFFFFFFEFFFF7F0FFFFFFCFF7FF73FDFFFFFFFBE7CFFFFFFFFFE3FFE73FFFFFFFE3FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "F777FFFE7FFFFFFF8FFFFFFFFF7E67F9FFF9FE77FF7F1FFFFFFC7F7FF7BFFDFFDFF7BE3E7FEFFFFFFF3FF9BFFFFFFFFC7FFFF273FFFFFFFFFFFF9FFFFFFFFF3CFFFBFFDDFFE7FE7F1FFFFFFC3FBFF9BF9EFFEFFFBF3F3FEFFFFFFE0FBFCFFFFFFFFCFFFFF273FFFFFFFFFFFF3FFFFFFFFE7EF7FBDFBFFCDFFEFF3FFFFFFC3FDFFCF0BE1FFAFFDF3FBFFFFFFFFE46CFFFFFFFFFF9FFFFFBBFFFF7FFFFFFFE3FFFFFFFFC79FA1FD0FF85BFFFFE1FFFFFFE7F9FFF76FF97FEFCDF1F9FFFFFFFFC76EFFFFFFFFFF1FFFFFC8BFFC7FFFFFFFCFFFFFFFFFCFD9E9FF6FF9E3FFDFE1FFFFFFE3FDFFF83FFFFFFFC8F9FCFFBFFFFF8F6FF3FFFFFFFF3FFFFFCFBBFDFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "FFF8FFFFFFFFFCF82FFFFFFFE8FFFDFE3FFFFFFF3FDFFFF00001FFF7DFCFEFFFFFFFF9F97CBFFFFFFFE7FFFFFE7BFFFFFFFFFFF1FFFFFFFFF8FBFFFFE00003FFFDFC3FFFFFFF1FEFFFFFFFE81FF7C7CFFFFBFFFFF1FDFEDFFFFFFFCFFFFFFE7BDFFFFFFFFFE3FFFFFFFFF9F7F7FC03FFFFFFFBFE7FFFFFFE1FEFFFFFFFFFA7FFE7CFE7FFFFFFF3FCFFDFFFFFFFDFFFFFFF33DF1FFFFFFFC7FFFFFFFFF9EFF7F2FFFFFFFFFBFC7FFFFFFF1FF7FFFFFFFFF8F7FBCFF7F7FFFFE3FCE7DFFFFFFF1FFFFFFF33EFF9FFFFFF8FFFFFFFFFFBEFF78FFFFFFFFFE7F8FFFFFFFF8FF3FFFFFFFFFE97FDEFF1EFFFFFE3FEFFFFFFFFFE3FFFFFFFB3EFD8FFFFFF1FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF387FFC003FFFFFF0FFCFFFFFFC005FFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E1FF835BFFFFFC0FF82FFFFFED207FEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC7E07F9FFFFE02FFA01FFFFCFF41FAFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EE98BFF9FFFE05F1D7A03FFFDFFF1CFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C7C8FFF8BFF80FFC1FF80FFF1FFF8BF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFF3E1F0FFFE0FC0FFFFFFFE81FC3FFF8F79E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F8FE0FFF800BFFFFFFFFD8007FF40F21E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDCF42FFD63FFFFFFFFFFD37FF41F305E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBCFE81FFFFFFFFFFFFFFFFFF80BFBCDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F18F7E027FFFFFFFFFFFFFFFE03C93E5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "F3E380EFC01DFFFFFFFFFFFFCC03FC89F2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E7C8E7FF801FFFFFFFFFF400FF5C2CF073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C7DBE63FF800133BFE640027FA1E50F8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFB3CF3EFFB4000000001AFFF94F527F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FA7E67CFBFFCDC1C39BFFF39FCF5CFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F8F80FCF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "EFFFFFFFFFFF33DF871C7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78F90FCF0CE37DFFBCE1F31DC0F1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF3CFDF8DF8E07F3CE07BA1C678F85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F88F9F80FC607F91E771C1FF39E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FC0F9F0CFCE67F81EF71CCF67FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81E9FBF20C0FF3FD9FF7";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFF9F43FFFFFFFFFFFFD001DFFFFFE3FFFFFFEFFFFFF9800BFFFFFFFFFFFFA1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF81FFFFFFFFFFFFE0005BFFFFBFFFFFF9FFFFA8000FFFFFFFFFFFFFF07F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FC07FFFFFFFFFFFFF80000FFF9FFFFFFBFFE00001BFFFFFFFFFFFFF07FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFC1FFFFFFFFFFFFFF80009FFDFFFFFF3FF600047FFFFFFFFFFFFFE0FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF07FFFFFFFFFFFFFF9002FFDFFFFFF7FE3035FFFFFFFFFFFFFFF8BFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "87FFFFFFFFFFFFFFF03FBFCFFFFFE7FDF03FFFFFFFFFFFFFFFC2FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF0FFFFFFFFFFFFFFF07F8FEFFFFFE7F7FF0FFFFFFFFFFFFFFFC3FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF87FFFF6FFFFFFFFE1FFDFEFFFFFEFF7FF8FFFFFFFFFB7FFFF9FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFE3FFF803FFFFFFFE3FFEFEFFFFFEFE7FFC7FFFFFFFF03FFFE1FFFE7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FF9FFFE022C041FFFFFFFE3FFFFEFFFFFE7F3FFC7FFFFFFFC500A20FFFF87FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF027C3FFF8000DFCFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFE3FFDFEFFFFFE7FBFF0FFFFFFFFDFF8000FFFF0F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFE3D3FFCFFFFFFFF1FF3FCFFFFFF7F8FF0FFFFFFFF9FFF5E7FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE085FFFFFFFFFFCFFFFFFFF87FFFDFFFFFFBFFFE1FFFFFFFF9FFFFFFFFFF90A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFCFFFFFFFFC1FFF1FFFFFFFFFFC3FFFFFFFF8FFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82FFFFFFFF80D0FFFFFFFFC1FFF7FFFFFFEFFF07FFFFFFFF8540FFFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFFFFCB655FFFFFFFFE03FE7F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFF3F01FFFFFFFFF8D2F3FFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD05FFFFFCFFFDFFFFFFFFF8000CFFFFFF29003FFFFFFFFF9FFFDFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFA7FF8FFFFFFFFFE80000000000000FFFFFFFFFFDFFF8FFFFD02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFF91FFDFFFFFFFFFFF8000000000003FFFFFFFFFFDFF81FFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41FFF9E1200000000079AF53200001CAFACE000000001641FFFFC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FF9FE60000000000001FFFFFFFFFCC0000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout )))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout 
//  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))))) ) ) 
// ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .lut_mask = 64'h028A139B46CE57DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .lut_mask = 64'h05220577AF22AF77;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~5_combout  = ( \pisa|vga|draw_board_inst|always0~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  ) ) # ( \pisa|vga|draw_board_inst|always0~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  ) ) # ( 
// !\pisa|vga|draw_board_inst|always0~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~1_combout ) # ((\pisa|vga|draw_board_inst|LessThan1~0_combout  & 
// ((\pisa|vga|draw_board_inst|LessThan1~1_combout ) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~5 .lut_mask = 64'hF1F5FFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N58
dffeas \pisa|vga|draw_board_inst|red[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o ,\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 .lut_mask = 64'h0000000080808080;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DF3FFFFFF9FFFFFFC3FFFFFFCFFFFFFEFDC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3BF7FFFFFFE7FFFFFF7FFFFFF7FFFFFFE7DC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FEFFFFFFFF8FFFFFFFFFFFF1FFFFFFFF3E61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF877CFFFFFFFFF3FFFFFFFFFF83FFFFFFFFDF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFBFFFFFFFFFE2FFFFFFFFA1FFFFFFFFFCF387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE1FF3FFFFFFFFFDA09FFFFC81BFFFFFFFFFEF9C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DF7FFFFFFFFF9FEC00001BFDFFFFFFFFFF3DC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BCFFFFFFFFFF7FFF780F3FFE7FFFFFFFFFBEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F3DFFFFFFFFFC7FFEF9CF9FFFBFFFFFFFFF9FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF9FFFFFFFFF9FFFDF3F3CFFF9FFFFFFFFFCF383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "FFFFFFFFFFFFFC3CF7FFFFFFFFE7FFFBEFF1EFFFE7FFFFFFFFE79C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079EFFFFFFFFFCFFFE7DFF8F3FFF1FFFFFFFFF7DE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F3CFFFFFFFFF1FFFCF3FFEFDFFFEFFFFFFFFFBEF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E7DFFFFFFFFCFFFF7E3FFF3E3FFFBFFFFFFFFCF7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83CF3FFFFFFFF3FFFDFCFFFF1F9FFFEFFFFFFFFEFBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "079E7FFFFFFF8FFFE7E3FFFFE3F3FFF9FFFFFFFF7DF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F3EFFFFFFFE1FFC3F87FFFFF0FE5FFC3FFFFFFF3E7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F7DFFFFFFF8FFD0FF1FFFFFF87F85FF1FFFFFFF9F3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07DF9FFFFFFE3FD1FF07FFFFFFE07F47FF1FFFFFFEFBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FBF3FFFFFE3FD1FFC1FFFFFFFFE0FF47FC3FFFFFF7EF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F3E7FFFFF07F";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "1FFA0FFFFFFFFFFC2FF43F07FFFFFBE7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83EFCFFFFF83E97FA17FFFFFFFFFFF02FF0BE0FFFFFDF3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F9F9FFFFE1F07FA07FFFFFFFFFFFFF02FF87C3FFFFCFCF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F3E7FFFD3F83F817FFFFFFFFFFFFFFF42FE0FA5FFFE7EFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03E7EFFFF0FC1FA17FFFFFFFFFFFFFFFFF42FC1FC7FFF1FBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F9FDFFF1FE0FE17FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "FFFFFFFF01F8FF43FFCF9F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FBF3FF17FC7F07FFFFFFFFFFFFFFFFFFFFF87F9FF03FEFE7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EFEFD17FC7F8BFFFFFFFFFFFFFFFFFFFFFFE0FE3FF07F3FBE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F9F8D17FF0FC5FFFFFFFFFFFFFFFFFFFFFFFFC0FC7FF459F9F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FBFA1FFFE7E0FFFFFFFFFFFFFFFFFFFFFFFFFF87E3FFFC4FE7C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EFE2BFFFBF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "87CFFFE21FBF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F9F0FFFFCFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FBFFFE879FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F707EFFF3F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EFFFBD06FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07EE5FB7FCFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FBFDEBA33F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FC14F7DFBF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87EFF57FE0FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F07EFCBEFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F1FFFAF0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FC68F37F1F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FCCCEFFE1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F9FE33FE7F1FFFFFFFFFFFFFC7FDFFFFFFFFFFFFFFFFFE3E1FFEFF8FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07E3DFF37CF8FFFFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFFFF1FDDEFEFC3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FCFFBAF67F9FFFFFFFFFFF4FFFF6FFFFFFFFFFFFFFFFFFF8FE2D3EEF1FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F9BFFECCFE7FFFFFFFFFE5FDDFFFFFFFFFFFFFFFFFFFFFFF3F3DBFFDEFE07FFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07CCDBFFF3FCFFFFFFFFFFF1FEBFF9FFFFFFFFFFFFFFFFFFFF0FC73FF1F3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F9D6F9FF7F3FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC7E3396359FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03E7FBFFF4FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F97FFFFF7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FCDF3BFF9FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FE9FEFEDBF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FBDBFFDD7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E37F979CFC0FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "FFFFFFFFFFFFFFFFF0FF5FFF7CEFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FBFFAF3A7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F8FE7FFF9F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FCFFF7FD9F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F30FF3FD7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E77F7FC6FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07C2EA7FDEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FBDEF2BA1F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F8FFA6F5CFC7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFC3FFFFFFFFFFFBFDF7BEFF8FC1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "FFF83F1FFFEF79F8FFFFEFFFFFEFFEEFFFFFFC7FC1BFFFFDBF9FFFFFFFFFCFEFF3FBFC3F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FD7FFFFF43F3FFFFEFFE3FFE7923CDE8700F5D8FCDEFF6FFFFFFFFFFC7F4FFFFFE5F03FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FADE552F87E7FFFFFFFEBF7FD67D1C4B5FF9FCE6FDDFFBFFFFFFFFFFE3F8FC537F27C1FFFFFFFFFFFFFFFFFFFFFFFFFFFF83ECBF3EB6DFCFFFFFFFB7F6FFEEFCFF3FFFFDFE79FFBFFDFFFFFFFFFFF9F9B6D25FD3F07FFFFFFFFFFFFFFFFFFFFFFFFFFF0F99BFFFE7BF9FFFFFFFEFF9FFE9FFFFFFFFFFFF3FFF7FFFFFFFFFFFFFFCFDBFFFDFE9F07FFFFFFFFFFFFFFFFFFFFFFFFFFC1FB73FFFF7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "BF3FFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFE7E77FFDFE67C1FFFFFFFFFFFFFFFFFFFFFFFFFF87EE1BFFFDE7E7FFFFFFFFFFFFFEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF3F3DBBDEC37E0FFFFFFFFFFFFFFFFFFFFFFFFFE07CDF421FCEFCFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF9FBD7CF1FDDF87FFFFFFFFFFFFFFFFFFFFFFFFC1F38FE7FFFDF9FFFFFFFFFFFFFFBFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFCF9FBF967CCF81FFFFFFFFFFFFFFFFFFFFFFFFC3E77FFFFEFBF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFC7EFFFFFFC73E0FFFFFFFFFFFFFFFFFFFFFFFF87EE7FFFFB7BE7FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "F3FFFC3FFFE7F4107F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3E2FFEFFBFFFF7FFFCFF7FFA7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079FFFFFFFFFFFFFFFCFFFFFF8F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E7FFFFFFDFFFF7FFFDFFFFFFF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3CFFFFC7FDFFF80FFF9FF1FFFFBC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC71FFF813FEF2F3E787FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "E407FFCF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F7FF09FDFFF077E7079F9F89FFF387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DFFE39FEFCEF67F77BBF3FFF3FFB83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39FF3F3FFFECF7FF27BBF3FEFEFFEC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF837FEFF3FF7EEF67F77BBF7FFFFBFE61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FF1FF7FF7EE4F7F707BF7FF7FCFF30FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DFE7FF7FE7CF8FBE7C7BF7DF7FE7F987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BFCFFF7DE7DFFFC0FFF9FB9F7FF9FCC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC33F1FFF7C9FCFFFE7FFFFF8BE7FFEFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE7FFF7FDFDFFFFFFFFDFDFEFFFE3F70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFEFFFF3FFF9FFFFFFFFDFFFEFFFF9F98FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19FDFFFFBFFFBFFFE3FFFCFFFCFFFFDFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BFBFFFF9FFF7FFF9CFFFE7FF9FFFFE7EC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC37F7FFFFE7FCFFFF9DFFFF1FF1FFFFF3E61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FEFFFFFE069FFFFBDFFFF8B47FFFFF9FA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84F9FFFFFF90FFFFFDCFFFFF84FFFFFFCFB0FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE82FFF80000000FFFE0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001E0007FFF0017E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000016FFFFB40000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017D000F9FFFFCE8005E403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "FFFFFF807FF80BF7FE1FE7E80FFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFBFEFFDDFF3FCFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFCFDFFBFFFDFBFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFE71FFBDFFCFBFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF0FFFDCFFF87FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FD0C1F";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFEFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFDF3FFFE1FE817FFFF9F2378FFFFF40FFC7FFFE39FBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FE7DFA7FFCFFF800BFFD1FB0FC5FFE800FFF3FFF3FDFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FEFFFF4463FF85E001C07FCCFE018003D0FFC331FFCF9FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FDFBFFF7C3FBBF9EC000FFA67FC001FCFEFFF3F7FFEFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF3FFFFE7FFFF7FF417FE637FF207FF3FFFFBFFFFE7FE0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0EC7FFFF9FFFFCFF1F4FFCCDBFFB7C7F9FFFF8FFFFF1BC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFF8FFFE3F0BE9FF9BEDFFD3E07EFFFF8FFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFE97F43F3F83FF37F6FFEDFE7F17F0BFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD003FFFFFF002FFFF87FE6FF77FF67FFF7003FFFFFF005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF017FFFFFFFEFFFE4FFCEFF9BFFA3FFF9FFFFFFFF40FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0067FFFFF9FFFCDFF99FFDDFFD1FFFDFFFFFFC801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80A0073FFBFFC6CFF3BFFCEFFDB1FFCFFFC701807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FE380003E0EEFF77FFEF7FBB83C04000E3C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFE3007EEFEE7FFF79F37F8070FFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFC03FFFFFFFD0B0FDEFFFF3CFA509FFFFFFF807FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF803FFFFFFFE81F18FFFF9C7E1FFFFFFFFC00FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF007FFFFFFFE8E43FFFFC179FFFFFFFFE00FFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFE01FFFFFFFFC3FFFFFFFFEFFFFFFFFE801FFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF703FFFFFFFFFFFF000FFFFFFFF9FFFFFFFF3FFFFFFFF800FFFFFFFFFFFFE067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3807FFFFFFFFFFFE0017FFFFFFEFFFFFFFF7FFFFFFE8007FFFFFFFFFFFF02C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "EFF927EC3FFFFE001FFFFFFFFFFFFFFFFFFFFFF82C1FFFFC3BF7EFF7FFFFFFFFFFFDBCFFFFFFFFFFFFFFFFEBF8FFF3FF3FCFF3F937EE3FFFFC1E0FFFFFFFFFFFFFFFFFFFFFF07E0FFFF877F7EFF7FFDFFFFFFFFCB9FFFFFFFFFFFFFFFFF7F8FFF3FF3FCFFBF937EE1FFFF83F0FFFFFFFFFFFFFFFFFFFFFF1FF87FFF8F7E76FF7FFBFFFFFFFFE03FFFFFFFFFFFFFFFFF3F1FFEFFF7FCFFBFBF7F70FFFF0FF87FFFFFFFFFFFFFFFFFFFFF3FFCFFFE0EFE64FF77D7FFFFFFFFF07FFFFFFFFFFFFFFFFF9F1FFEFFE7FFFFBFBFFF787FFF0FFC7FFFFFFFFFFFFFFFFFFFFE3FFC7FFC1EFEECFF663FFFFFFFFFFAFFFFFFFFFFFFFFFFFF8E7FFEFFE7FFFFFFB73FBC1FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "F1FFC3FFFFFFFFFFFFFFFFFFFFE3FFC7FF83FFEECFFFAFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFC07FFFFFFFFCBFDFBBBF9E1FFE1FFE3FFFFFFFFFFFFFFFFFFFFE3FFE3FF07DFDEDFFFEFFFFFFFFFFF79FFFFFFFFFFFFFFFFFF1FFFFFFFFFF3FFF9B9FDF07FE3FFE3FFFFFFFFFFFFFFFFFFFFE3FFE1F01FBFCEDFFFD7FFFFFFFF88FEFFFFFFFFFFFFFFFFFF8FFFFFFFFFF3FFF9BFFDFC1FE1FFE3FFFFFFFFFFFFFFFFFFFFE3FF91A03FFFDCDFFFEBFFFFFFFFBFFEFFFFFFFFFFFFFFFFFC27FFFFFFFFEDFFF9BDFE7E02C1FFC3FFFFFFFFFFFFFFFFFFFFE1FFB000FE7F9FCFFFDBFFFFFFFFBFFEFFFFFFFFFFFFFFFF05F8FFFFFFFFEBFFFD9DFF7F000E7FE7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFE1F00007FEFF9CCFFFDBFFFFFFFEDFFFBFFFFFFFFFFFFFFF7DFEFFFFFFFFDDFFFDFFFFBFF00007C7FFFFFFFFFFFFFFFFFFFFF1F9EC5FFDFFBD9FFFDDF3FFFFFDFFFFBFFFFFFFFFFFFFFE7FFEFFFFFFE7DDFFF99EFFDFFC1BCFC7FFFFFFFFFFFFFFFFFFFFF0FFFFFFFBFFFD9FFFDD01FFFFFDFFFFBFFFFFFFFFFFFFF83FFE7FFFFFD83DFFF9DE7FEFFFFFFF0FFFFFFFFFFFFFFFFFFFFFF8FFFFFFE7FF799FFDBFF3FFFFFEFFFF3FFFFFFFFFFFFFFBFFFFBFFFFFEFFE9FFCDE7FF3FFFFFF1FFFFFFFFFFFFFFFFFFFFFFC7FFFFFCFFE7FDFC6FFF7FFFFFEFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF3FFB0FCCF7FFBFFFFFE1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFC3FFFFF1FFE799FC7FFEFFFFFFDF7F9FFFFFFFFFFFFFFFFFFFFBFFFFFF9FFF9FDFFBFFE7FFFFC3FFFFFFFFFFFFFFFFFFFFFFE0FFBFCFFFCFBBFF9FFFFFFFFFDE7E3FFFFFFFFFFFFFFF7FFFFBFFFFFFCFFE7FCEFBFFF3FCFF03FFFFFFFFFFFFFFFFFFFFFFE12F8FBFFFCFBBFFE7FBFFFF7FE361FFFFFFFFFFFFFFFF9FFFF7FF7FFFEFF3FFEEFDFFFCF8FAE7FFFFFFFFFFFFFFFFFFFFFFE1D1897FFF9F79FFF7FBFFFF3FFFEFFFFFFFFFFFFFFFFFBEFF8FFF7FFFEFEFFFEE7DFFFF00C5C7FFFFFFFFFFFFFFFFFFFFFFF0FF81FFFF9F33FFF3FBFFFFBFFFFFFFFFFFFFFFFFFFFF7FFE7FFEFFFFDFFFFFCFFEFFFFC07F87FFFFFFFFFFFFFFFFFFFFFFF8FF107FF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "3DFFFFFFFFFFFFBF8FFFFFF9FCFF9BFFDFFEFF9EFFFFFFFFFDFFFFFFFFFFFFFFF8FFBFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF3DFFBFFDFFFDFFFF87FFFFF8FEFFB3FF9F7DF39EFFFFFFFFFE1FFFFFFFFFFFFFC017FFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFD3DFF9FFCFFECFF9FC7FFFFF0FDFFAFE77FBBFFDEFFFFFFFFFFDFFFFFFFFFFFDF0FE0FFFFFFFFFFFFFFFFFFFFFFFFFE03FFE03DCFEF7FFFFEFFBF8FFFFFF1FDFFAFFE7FBFFDDE9FFFFFFFFFCFFFFFFFFFFF0C3FFC3FFFFFFFFFFFFFFFFFFFFFFFFC8FFFC07DFFE7FFFFFEFFDF8FFFFFF1FDFFBFF3FFBFFFDE40BFFFFFFFF1FFFFFFFC70E0FFFF8FFFFFFFFFFFFFFFF9FFFFFF81FFFC073D9FFCFFEFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFDFC7FFFFF1FDFFBFFBFF9FFDDEFE81FFFFFFFFFFFFF91203FBBF3FE3E73EFE1FFFFFFFE9FFFFFE6FFFF07F3DBFFDFFFFFCFFDFC7FFFFF1FDFF3FFBFF9FFDDFFFFA3FFFFFFEFFFFF72FF87FB3DFF9219023D7FFFFFFE2067EFCFFFFC0FE799FFDFFFFFCFFDFC7FFFFF1FFFF1FFFFFFFFFDF7FFFA1FFFFFF2FFFCFFFFF97FBFDFE7FF16FFDFFFFFFEFF03C73FFFF07FE7BFFF6FFA7FAFFDFC7FFFFF1FFFF2FFFFFFFFFCE7FFFF83FFFFFEFFB9FFFFFF1DFC1FDFFFFFFFCFFFFFFDFFF81AFFFFE0FFF7FFFFEFF77FAFFDFC7FFFFF1FBFF2FEF7F7DFBFF7FFFFB47FFFFF7F77FFFFC062FB97CFFFFFFFF7FFFFF9FFE7FFFFFF83FFE79EFEF7F7BF6FFFFC7FFFFE1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "FBFF7A7F93FC9FCF3FFFEDE3FFFFF14FFFFFFD3F9FFF3FFFFFFFFF3FFFFFBFFEFFFFFFF1FFFEFBFCBFE5FD2EFFFFC7FFFFE3FBFF7FFFFFFFFFEF3FFFEDFA3FFFFDDFFFFFFFFFE7FFDFFFFFFFFFBFFFFF7FFFFFFFFFC3FFFE7BFFFFFFFFFEFFFFC7FFFFE3F9FF7FFFFFFFFFEFBFFFFEFF0FFFFFFFFFFFFFFFE2FFFFFEFFFFFF8FFFE1FFFFFFFFFF8FFFFCFBFFFFFFFFFEFFFFC7FFFFE1FBFF3BF7DFBEFDEF3FDFFF7BC3FFFFFFFFFFFFCFFD0FF9FF7FFFFFE1FFCFFFFFFFFFFE1FFFFEF3DFBFFDEFEEFFFFC7FFFFE1FBFF3FFBBFDDFFF7BFDFFE7DF9FFFFFFFFFFFFF9FFE87CFFFFFFFFFEFF3F7FE7FFFFFE7FFFFCFFBFDDFFFFFEFFFFC7FFFFE1FBFF3FF9BFD9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "FFE79FFFFBFFFC7FFFFFFFFFFFF9FFFE0FFFF9FFFFFE003E7B17FFFFF07FFFFDF73FDBFFFFFEFFDFC7FFFFF1FFFF2FFFFFFFFF77BFEFFBFFFFBFFFFFFFFFFFFFFFFFC7FDE5FFFFFFB7FDFD7FFFFFF1FFFFF9F7FFEFFE7FF6FFDFC7FFFFF1FDFFBFFFFFFFFF779FE7FCFFFFCFFFFFFFFFFFF3FFFFF9FEFFFFFFFFFFFFFDFFFFFF83FFFFFDF7FFFFFF7FF2FFDFC7FFFFF1FDFFAFFFFFEFFE73DFF67FFBFFE3FFFFFFFFFFF7FFFFFE3FFE7FFFFFFFFBFFFFFFFE0FFFFFFBFFFFEFFE7FF6FFDFC7FFFFF1FDFFBFF9FFF9FFF3DFFDDFFFFFF9FFFFFFFFFFBFFFFFFF9FBF7FFFFFFE7DFFFFFFF41FFFFFF9E7BFF9FFFFF6FFDFC7FFFFF1FDFFBFFBFFFDFFFBCFEFDFFF";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "39EE17C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFC0F31D0FF7FC9FF39D467F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FE8771FCFF7FE9EF79C17FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE71CCC77FE3E479EFFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01FFF380E07FE3F0FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02FFFE3F9FFE7FFFFFA03FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA017FFFFFFFFFFFFEC02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0033FFFFFFFFE6007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80001FF7FC0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF01FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) 
// ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFE7C7FFF003FFFFFF9FF8FFFFFFE007FFF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F1FF813BFFFFFA0FF83FFFFFC6407FE7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F87C0FF1FFFFD04FF507FFFFCFFC3F9FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EF387FF9FFFF81F7E7E0FFFF8FFE0E79E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E3E0FFFC7FF40FFC1FF817FE1FFFC3FBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFE7F0F03FFC1F80FFFFFFFF80F83FFE07F9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FCF817FF8003FFFFFFFFF0007FF03E31E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F8CF00FFE67FFFFFFFFFFE33FFC0770CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F1CFE02FFFFFFFFFFFFFFFFFFA03B38DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F3DEFD00FFFFFFFFFFFFFFFF405F8BC4E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "E7E786E7D00BFFFFFFFFFFFFE805FC89E0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E7D9E7FD0033FFFFFFFFE6005FDEC0F8E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E791C77FEC000F0400780013F80E90FCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CF93EF3CFFD80000000009FFF99E10FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F87CE7CFFFFF1FE3F87FFFF9FCE487F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F8FC07DF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "EFFFFFFFFFFF339F8F1C7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF839F9C78F8CC079FF3DF0F3BCC0F0DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFBCFDF0CDCE07F1CE27309EA78F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F8DF9F8DFE667F9DEF3BC0FE79E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC1FBF88FC4F7FC0CF71DCFC7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F9E1F25E07F7F8DFF3";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "FFFFFFFFF5FFF9FFFFD42147B9FFFFFFFFFFFFFFFFFFFFFEFBBF77F7FF9FFFE1FFFFFFFFC7F7FD7FFFFFFFEF3FFFFFFFFFFFFFFFFFFFF1FFF9FFFFD3A05777FFFFFFFFFFFFFFFFFFFFFF7BFFF7F3FFDFF7E1FFFFFFFF87F7FEFFFFF3FFCF3FFFFFFFFFFFFFFFFFFFFDFFF9FFFFD7FFEEF7FFFFFFFFFFFFFFFFFFFFFF7BFFEFFFFF4FF7F1FFFFFFFF87F7FA7FFFF3FFDF7FFFFFFFFFFFFFFFFFFFF1FFF5FFFFD3FFDCCFFFFFFFFFFFFFFFFFFFFFFE7BFFEFFFFFCFF3F9FFFFFFFF8FEFFBFF3FFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF1FFFFFBFF91DFFFFFFFFFFFFFFFFFFFFFFF7DFFE7FBFF6FFBF8FFFFFFFF9FDFFF3F7FF6FFCE7FFFFFFFFFFFFFFFFFFFF837";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "F5FFFF9BFFB7BFFFFFFFFFFFFFFFFFFFFFFF7FFFF7FF7F67FBF87FFFFFFF0FDFF3FCFBEEFFDF7FFFFFFFFFFFFFFFFFFFFF9003FFFFB3FF4F3FFFFFFFFFFFFFFFFFFFFFFF397FF7F79EEFFBF8FFFFFFFF1FDFF7FDFBFF7EDFFFFFFFFFFFFFFFFFFFFFFFFCCBFFFFBBFE3EFFFFFFFFFFFFFFFFFFFFFFFF3DFE7DEFDBF7FDFC7FFFFFFF3FBFE7FFFFFFFBDEFFFFFFFFFFFFFFFFFFFFFFFCFBFFFF71FE3CFFFFFFFFFFFFFFFFFFFFFFFF7DFDFFFFFFF7FDFC3FFFFFFE1FBFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFCE37FFF7A01FDFFFFFFFFFFFFFFFFFFFFFFFFFDEF7FFFFFF3FDFC7FFFFFFE3FBFEDFBEFDEFFDE7FFFFFFFFFFFFFFFFFFFFFFCF902FEFFF9FB";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFBDEF3FFBDFB3FEFE3FFFFFFC3FFFEDFDDFFDFEDE7FFFFFFFFFFFFFFFFFFFFE18FFF205FFF9E7FFFFFFFFFFFFFFFFFFFFFFFFBD9FFBFDFFDBFEFE3FFFFFFE3FBFEFFE9FFFFF9E7FFFFFFFFFFFFFFFFFFFFC0CFFFF97FFFBCFFFFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFCBFF7F3FFFFFFC7F7FFFFFFFFBFF9EFFFFFFFFFFFFFFFFFFFFFBFCFFFF9FFFFBDFFFFFFFFFFFFFFFFFFFFFFFFF3DFFCFFEFFF9FFFE1FFFFFFC7F7FCFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFF05CFFDD9FFE3B9FFFFFFFFFFFFFFFFFFFFFFFFF3DBFCFFFFFFFFF7F1FFFFFF8FFFFDFFFFFFBFFBCF7FFFFF3FFFFFFFFFFFFFB84FF9C1FF8033FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "FFFFFFFFFFFF3DFFDFFCFFF9FF7F1FFFFFFCFF7FD9FCFFEFFFBCF7FFFFF5FFFFFFFFFFFFFFF0FF3F9FF3FA7FFFFFFFFFFFFFFFFFFFFFFFFF3CFFDFFF9FFDFFBF8FFFFFF8FEFFDDFFFFDCFDBC180FFFF6FFFFFFFFFFFFFFFEFE179FF2F8FFFFFFFFFFFFFFFFFFFFFFFF0E3CFFDDFBDFFDFF7F1FFFFFF8FEFF9EFFFFBFF3BCFFF7F3EF7FFFFFFFFFFFFFFFFE711FE123FFFFFFFFFFFFFFFFFFFFFFFEC13DE6BE7FE7FDFFBF8FFFFFF8FEFFFFAFFAFFAFBEFFFC0C0FC1FFFFFFFFFFFFFFFFFD9FFFE3FFFFFFFFFFFFFFFFFFFFFFE0FF3DF6FFAFFAFCFFBF8FFFFFF0FFFFDFFFFFFFFFBEFFFFBF7FFDFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFCFFF";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "BFFCFFE3FFFFFF7FFFFDFFCFEFF7FDC7DFFFFFF1FDF5F7FFBE8CC3EF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7DF59FFE3FE7FFFFFF7FFFF8FFEFEFF7FFCFCFFBFFF1FDDBE67BCEF2D7DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3DF5BFFCFFCFFFFFFF3FFFF9FFE8FFFFFBAFEFFFFFF3FB9BCF73CEFCD7DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1EF59FFEFFCFFFFFFFB7FFF9FFC208C5FB7FE7FFFFF7F677C6F3D77DAFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DFBDFFEFF9FFFFFFFB37FF9FFCBE24D023FF3EDFFE7F6F7ACF9D37CDFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFCDFFE7F1FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FFDFFFF1FFE7EC11F47FFBEFFFE7CBF76DBDFFFCA7B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EF69FFF5F1FFFFFFFDFFFFBFFEFFFE60E7FF9BFFFEFD3EE6D3DECB9AFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFADFFF3F3FFFFFFFCFFFF1FFE7DFFFEFFFFDFFFFCFAFECFB76DED9AFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFFBE7FFFFFFFE9FFF3FFE10FEFC1FFFDFFFFCF5FDDCBF7EF5DAFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFFBF3FFFFFFFEFFFE3FFDE1FE3DBFFFCCFFFDF3FD9FBB76F5D6FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFA5FFF9E7FFFFFFFE7FFE3FF2F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "06CA37FFFE7FFF8CFFD7D7B76FC9EF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFB5FFFFE7FFFFFFFE7FFE7FFB07D3FEFFFFF7FFF9CFFB7D7B7BFC9AFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFBCFFFCCFFFFFFFFE7FFEFFFA6777A4FFFFF7FFF9FFFAFF7B7A7EB2FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFFC0FFFFFFFFF77FCFFFBE63781FFFFF67FF3FFF5F87BFAFFB2FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFFF1FFFFFFFFF7FF8FFFFFF4747FFFFF37FF1FFF5FEFEFD7FB6FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFA6FFFF5FFFFFFFFFB9F8FFFFFFFFFBFFFFFBF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FF3FFEBFAFC7D7FB6FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DF26FFE2E7FFFFFFFFBFF1FFFFFFFFFFFFFFFBFFE3FFEFF8F97D7FB6FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF66FFD5F3FFFFFFFF9DF1FFFFFFFFFFFFFFF9FFE3FFD7F9FBFCFFB6FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF1DFE6FF9FFBFFFFFFFFBBE3FFFFFFFFFFFFFFFDFFE7FFAFF5FFFE3F967DC7FFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF007FFFFF3FF2EFF6FFDFFFFFFFF91E7FFFFFFFFFFFFFFFDFFC7FFAFF9FDFE7F97FDC3FFFFF803FFFFFFFFFFFFFFFFFFFFFFC003FFFFE3DF6EFEFFFEFFFFFFFFDFCFFFFFFFFFFFFFFFFC7FC7FF1FFBFCF";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FC1FFFFFFE2CFF07F83FE3F81FFFFFE1FFFFC1FFFFFC3FC679C7F07E983FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFC1FFC7F87FC7FF83FFFF8747FB39FFFFA07CCF3C0FE3FFC5FFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80BFFFFFCFFFE1FDFFCFFFF02FFF8C03E03CFFFA07FC7F1C3F87FFFBFFFFFE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000307F9FF800FFFFDFE7FE01BF9CB7E13CFCC01FFC7F1F7F000FFCFE1E0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC011E001FFFFC3FFF9FC0FFC0001FE3CF3C0005FEDE3F9FFC1FFFFE0038000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802FFFAF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFF1FF31F98FFFE601FE3CF3C033FFC1E3FCFF87FFFFAFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFBFFFA07F13F1EFFFFFF9F43CE7FFFFFFC071FE7E03FFFEFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001FFE3FF3E3F07F8EF87FFF9F01CF3FFFFF39E79FEFC3A3FF3FF4005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FF401FF87E1FCFF23FBF9E5BCF3FFFCF39F78FFF07F8017F8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001FF83FFC3F9EC3C79E0F9FF1DE7FFFCE3DF3CFFE3FFE1FFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD007FC7F8E1FDE73";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "C79C4F9FF9CE7FFFC03FF3C7FC31FF9FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03F9FFE043FE79CF98E79F01E07FFFE03FF3E7F123FFCFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FC7FFFE0FE23CF9DF39F17E87FFFF33E73FF87FFFF1F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE1FFFE03F039F9FE39FFFFFFFFFF13C07FE03FFFC3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF8FFF400FCFCF9FE39E00002FFFF93F07F801FFE9FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807F98CC5F07FFC63FF3B00000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "07FFFD7FEFF07C1D8DFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FDEF8FFC17FC039E7C88FFDDDFFFC7FFF03FFCF3DFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF075FDFF7FFE03FE079E7986FF39FFFFE7FFE0FFFE7FBFD707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FEFCFC7F00E03FFFC0F9933E61DFFFE3FF0280FF1FFF9FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEFEFDFFFFF00FFFE1FC199DD81FFFFFF80FFFFFCFDF3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE7CF3FFFF8B417FFFFF9C6118FFFFFF01E0F";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q 
//  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout 
// )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [3]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "FFFEFFFFFFFFF7FFFFFFFFCFFFBFFFEFFFDDFFFFFF807FFFFFFBEFBFFDFDEFE6FFDFC7FFFFF1FDFFBDE7CF3E7BFBE7F7CFFFFFFE3FFFFFFFFF7FFFFFFFE7FFCFF9EBFF6FFFFFFF0FFFFFFFF7CFCF3EFBF7FCFFFF8FFFFFF0FFFF9DEFEF7F7BFFF7FFDFEFFFFFBFFFFFFFFFFFFFFFFF83FFFFF9F9FFF7FFFFFF1FFFFFFFE7CFEF7F7BFFFDFF9F8FFFFFF8FCFFDFFEFFF7FFBDF3F3FFEFFFFFDFFFFFFF7BFFFFFFFF1DFFEFFDFF7FFBFFFFFE7FFFFFFFE7DEFFF7FFF7FEFFFFC7FFFFF1FFFFBFFFBFFDFB8DF9FB7FFFFFFFE7FFFFFFFBFFFFFFFC7EFFEFFFEF7FFBFFFFFC7FFFFFFFC79BFFFFFFFDFCFFBF8FFFFFF0FEFFDFDF9FFEEFFFF83FFFFFFFFFF3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "FFFFFFFFF87E7FE7FFF7DFBD7FFFF8FFFFFFFFCF97FF9FBEFCFDFFBF8FFFFFF8FEFFDFFFDDFECFF6FD9FFFE7FFFFF9FFFFFF3FFFFFFFE1FF3E77FFF3EFDFFFFFF8FFFFFFFFCFBFFFFFFFFFFDFFBF8FFFFFF8FFFFCFFFCFFEFFFE7CC7FFFFFFFFFDFFFFFFFFFFFFFFE7FFBFFFFFFDF79FFFFFF3FFFFFFFFDFE7FF7FEBFE7FFF3F8FFFFFF87EFFCFFFFFFF7FF27CF7FFFFFFFFFEFFFFFDFFFFFFFF87FFCFFFFFFDFBFFFFFFE3FFFFFFFFBF6FFFFFFFFF7BFF7F1FFFFFFCFF7FE7FFFFFF7FF37E79FFF7FFFFFF7FFFFBFFFFFFFF1FFFCFFFFFFF7FFFFFFFE7FFFFFFFFBE6FFFFFFFFFFBFF7F8FFFFFF87F7FE77FCFFFFFFFFE7CFFFFFFFFFE3FFFFBFFFFFFFE3FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "E7FFFFFFFFFFFFFF8FFFFFFFFF3E77FD3FCBFEF7FEFF1FFFFFFC7F7FFBFFDFFEFFFFBE7E7FFFFFFFFE1FFDF7FFFFFFFC7FFFF2F7FFFFFFFFFFFF0FFFFFFFFE7EF7FFBFFFFEE7FFFF1FFFFFFC7FBFFBBFFEFDF7EFFF7F3FE7FFFFFE4FDDEFFFFFFFF8FFFFF2FBFFFFFFFFFFFF3FFFFFFFFE7CFBFBBFDDFFCFFEFE1FFFFFFE3FBFFCC67EABFD5FDFBF9FF7FFFFFECFDEFFFFFFFFF9FFFFF97BFFF6FFFFFFFE7FFFFFFFFE7DFCC7E63E339FFDFF1FFFFFFC3FFFFF79FFCFFC7E7F9FCFFBFFFFFCE7F77FFFFFFFF3FFFFFDBBFFDFFFFFFFFC7FFFFFFFFEF93F3FF9FFCF3FFDFE3FFFFFFE3FDFFFC7FFFFFFF94F9FEFFFFFFFF8F7F9FFFFFFFFE7FFFFFEFCBFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "FFF8FFFFFFFFFDF9FFFFFFFFF9FFFDFE3FFFFFFE1FDFFFE80004FFFFEF9FE7FFFFFFF8F27DFFFFFFFFC7FFFFFE7F9FEFFFFFFFF1FFFFFFFFF9F7EFFFB0000FFFFBFC7FFFFFFF3FEFFFFFFFF22FFFE7DFE7F9FFFFF1F97F5FFFFFFFC7FFFFFE7FFFF7FFFFFFE3FFFFFFFFF9F7FFFA2FFFFFFFFBFC3FFFFFFF1FEFFFFFFFFFE1FFEFEFF7FBFFFFF1FCBF9FFFFFFF8FFFFFFF3BFF6BFFFFFFC7FFFFFFFFF9FFFFC3FFFFFFFFF7FC7FFFFFFF0FF7FFFFFFFFF8FFCBE7F7FFFFFFE3FCFFFFFFFFFF1FFFFFFF37CFE3FFFFFF8FFFFFFFFFFBEFFF8FFFFFFFFFF7F87FFFFFFF9FFBFFFFFFFFFF33D9E7F3FFFFFFE7FEFFFFFFFFFF1FFFFFFFBBFFBDFFFFFF9FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "F3F7BFFF7FDFFFFDFFFFFFFFFFFFFFFFFFFFFC3F9FFFD7FFFDFEFFFE77EFFFF04FF87FFFFFFFFFFFFFFFFFFFFFFF8FF381FFF7F7BFFF74DFFFFFFE7FFFFFFFFFFFFFFFFFFFE07E3F97FFFB9F7FFEF7E7FFC0CFF0FFFFFFFFFFFFFFFFFFFFFFFF8FF3E0BFEFFF3FFF666FFFFEF8FFFFFFFFFFFFFFFFFFFFFFFF0777FFFA7B7FFE73F7FE03E7F1FFFFFFFFFFFFFFFFFFFFFFFFC7F3F80F0FEF3FFFCF8FFFFF46FFFFFFFFFFFFFFFFFFFFFFFFB177FFF0FD7FFF73FAF03FE7F1FFFFFFFFFFFFFFFFFFFFFFFFC3F3FF000FEF3FFE9FE7FFFF3DFFFDFFFFFFFFFFFFFFFFDFFFDEF7FFF3FCFFFE7BF8017FE7F1FFFFFFFFFFFFFFFFFFFFFFFFE3F3FFF383FE7FFF7FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFCFFBFFFDFFFFFFFFFFFFFFFFFFFFCFF5FFFFFE3FFF39C0C7FFE7E1FFFFFFFFFFFFFFFFFFFFFFFFE3F3FFFFF8CF7FFEFFFFFE3FFFFFFE7FFFFFFFFFFFFFFF9FFFE7FE3FFFFF7FFF3987FFFFCFE3FFFFFFFFFFFFFFFFFFFFFFFFE3F9FFFFFC5EFFFFFFFFF8FFE7FFFC3FEFFFFFFFFFFBFFDFFFF7FF87FFFFFFFF3D1FFFFFE7E7FFFFFFFFFFFFFFFFFFFFFFFFE1F3FFFFFE7E43FFFFFFF0FFF7FFFD9F8FFFFFFCFFF8FFBFFFFBFF87FFFFFFC3BC3FFFFFCFC7FFFFFFFFFFFFFFFFFFFFFFFFF0F9FFFFFE1C005FFFFFFF1FF7FFFECC5FFFCFF9FFFD3FBFFFE7FE3FFFFFFD003C3FFFFFCF87FFFFFFFFFFFFFFFFFFFFFFFFF8F8FFFFFF383C0FFFFFFFE7FBFFFEE1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "9FFFD3F5FFFDC7BFFFEFF9FFFFFFF81C1E7FFFFFDF87FFFFFFFFFFFFFFFFFFFFFFFFF8FCFFFFFE78FFC0FFFFFFEFFBFFFEF7BFFFE9DDFFFEF7BFFFDFFFFFFFFF80FF8E7FFFFF9F8FFFFFFFFFFFFFFFFFFFFFFFFFF87CFFFFFF33FFF87FFFFFEF0CFFFFFF3FFFFC1BFFFEFF7FFFF87FFFFFFF0FFFC63FFFFF3F9FFFFFFFFFFFFFFFFFFFFFFFFFF87E7FFFFF037FFC1FFFFFE670FFFCFF7FFFEF7BFFFF7FBFFF837FFFFFFC1FF7E03FFFFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFC7E3FFFFE439E7F87FFFFE7FE7FF1FF7FFFFFFBFFFFFFCFFF1F9FFFFFE1FCE3F0FFFFFE7E1FFFFFFFFFFFFFFFFFFFFFFFFFFE7F1FFFFEE79CFFF1FFFFE5FFFFE7FF3FFFFFF7FFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "7FF3FFFFDFFFFFC7F8F7F7BFFFF8FE1FFFFFFFFFFFFFFFFFFFFFFFFFFE3F83FFFFEF807FFC3FFFE3FFFF3FFF9FFFEFF7FFFCFFFCFFFFEFFFFF1FBCE3FB9FFFE1FE3FFFFFFFFFFFFFFFFFFFFFFFFFFE3FE1FFFDFF80F83E0FFFE7FFFFA17FCFFFCFFDFFFDFF42FFFFE7FFF87C1CF3F9DFFF83FE7FFFFFFFFFFFFFFFFFFFFFFFFFFE1FF03FF9DFC9F03F87FFFFFFFFFE79E7FFBFFE7FFFCF3FFFFFF3FFF0F01C43F9CFFE07FC7FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE1FFB9F99F11FC3FFEFFFFFFFF013FEFFFFBFF44EFFFFFFFFFFE1E08E01FDCFFC1FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF03F39FC9FFCFF8FFFFFFFFFFB7E3F8FFFF1FD7E77FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFF9F00FFFFFFFFFFFFF000BFFFFFF7FFFFFFCFFFFFFD000FFFFFFFFFFFFF807C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FE07FFFFFFFFFFFFD00037FFFF3FFFFFF9FFFFCC000BFFFFFFFFFFFFC0BF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FC07FFFFFFFFFFFFD00001FFFFFFFFFFBFFF00000FFFFFFFFFFFFFF01FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFC1FFFFFFFFFFFFFEC0005FFDFFFFFFFFFC0002FFFFFFFFFFFFFFE0FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFE07FFFFFFFFFFFFFFD8087FFFFFFFF7FC5013FFFFFFFFFFFFFFF87FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "C3FFFFFFFFFFFFFFF82F9FEFFFFFF7F8F41FFFFFFFFFFFFFFFE1FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFE0FFFFFFFFFFFFFFF0FFDFEFFFFFEFFBFF1FFFFFFFFFFFFFFFC7FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFCFFFFF9FFFFFFFFE1FFCFEFFFFFFFF7FF0FFFFFFFFFCFFFFF1FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF3FFFC1FFF407FFFFFFFF1FFEFEFFFFFFFF7FF8FFFFFFFFE017FFC3FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF0FFFF09C8021FFFFFFFF1FFDFEFFFFFEFF7FF8FFFFFFFFC2019C87FFF8FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F87FFF80007F9FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFE1FF9FCFFFFFF7F1FF8FFFFFFFF8FD0000FFFE1FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF437FFCFFFFFFFF1FF7FCFFFFFF3FDFF1FFFFFFFF9FFE617FFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC103FFFFFFFFFFCFFFFFFFF8FFFF9FFFFFF3FFFE1FFFFFFFF9FFFFFFFFFFE063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFF8FFFFFFFF83FFFBFFFFFF9FFFC1FFFFFFFF9FFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFF8210FFFFFFFFE07FE3FFFFFFCFFF03FFFFFFFF8460FFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFE7BB8FFFFFFFFE017CFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFF3E80FFFFFFFFF96FE3FFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFDFFFDFFFFFFFFFC0003FFFFFFD8001FFFFFFFFFCFFF9FFFFFC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA07FFFFCFFFCFFFFFFFFFE000000000000017FFFFFFFFFDFFF0FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA07FFFA1FF9FFFFFFFFFFD0000000000017FFFFFFFFFF9FFC4FFFF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFB80E000000000079F9C00000039FCF0000000000782CFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFBFC78000000000000BFFFFFFFFE80000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "FFFF680000000073FFFE7FFFFFFFFFFFFFFFFFE7E7DF9FFFB9F07FFFFFFFFFFFFFFFFFFFFFFF0FBCFF3FF9E7E7FFFFFFFFFFFFFE09FD7EFF8C30037F9FFFFFFFFFFFFFFFFFF9F78DFFF9DDF87FFFFFFFFFFFFFFFFFFFFFFC3F79FF7BF6EF9E7FFFFEFFFDFFF84FFD7E3F9FF1F205CFFFFF3FFFFFF7FFFFF9F37FFD77EFFC3FFFFFFFFFFFFFFFFFFFFFF87E76F79DE6DF9FBFEDF8FBFFFFF3CFFD7F0F9FF4F5F47BFFFFB7F7FCF1DFFFFCFB7FDEF7CFBE1FFFFFFFFFFFFFFFFFFFFFF0FCF3E7FCF99F3FFF8FFBFDBFFFC7C3FD7F279FF237FF1AFFFFF3DE73FEDFFFFE7D9FFFFFC39F8FFFFFFFFFFFFFFFFFFFFFE0F9CFFFFCFFBF7FFD7FB7FFFFFE0FD3FD7FB0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "9FFB97FFE1BFFFFEBFFFFFFFFFFE7CDFFFFFF9CFC7FFFFFFFFFFFFFFFFFFFFC1F7DFFFDDEF7CFFFEFFCFFE7FFC3FDCFD7FBC3FF3E6FFE887FFFE7FDFFF7FFFFF3EFFFCF7FDE7E3FFFFFFFFFFFFFFFFFFFF83EFBFFFFB6F7CFFFFFFDFFFFFFEFFDA7C7F9FC623F9FFDB31FFFFFFFFFFFFFFFF9F7F5DFFFCF3F1FFFFFFFFFFFFFFFFFFFF87CF3FEC5EFE79FFFFFFFFFFFFFFFFDBCC7F1FFA5BFC1C7B407FFFFFFFFFFFFFFFDFBF7F7FCF7DF8FFFFFFFFFFFFFFFFFFFF1F9FDFDFEE7CF1FFFFFFFFFFFFFFFF9FE1643FFFFBFFC1F3610FFFFFFFFFFFFFFFEFBF7DD9FF3FFC3FFFFFFFFFFFFFFFFFFE3F3CCBDFFF35F3FFFFFFFFFFFFFFFF99FD87BFFFFBFFFFF278";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "63FFFFFFFFFFFFFFE792FFFD79BFFC1FFFFFFFFFFFFFFFFFF87FFDFBFFFFBFF7FFFFFFFFFFFFFFFF9DFFFFBFFFF3FFFFFFFC01FFFFFFFFFFFFFFE3CAFFFFFF5F3E1FFFFFFFFFFFFFFFFFF87CF9FFFBCB7BEFFFFFFFFFFFFFFFFF9DFFFF3FFFFFFFFFFA7FF07FFFFFFFFFFFFFF3EFEFFFFFEF9F0FFFFFFFFFFFFFFFFFF0F9F8FCFD9FBFCFFFFFFFFFFFFFFFFF9DFFFF7FFFF3FFFFF6FFE407FFFFFFFFFFFFFBE7FD9FBFA7DF87FFFFFFFFFFFFFFFFE1FBF4FDF6BFB7CFFFFFFFFFFFFFFFFFDDFFFE7FFFF7FFFFF4FFEF03FFFFFFFFFFFFFDF5F6B5BFB7EFC3FFFFFFFFFFFFFFFFC3F7E7FFB3FFFF9FFFFFFEFFFFF7EFFFD9FFFDFFFFF7FFFFF4FFFF71FFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "FFFFFCF0E7EEFFFBE7C3FFFFFFFFFFFFFFFFC3E7EFFB7DFBEF1FFFFFFF7F6FBBBFFFD9FFFBFFFFEFFFFFE5FFDE78FFFFFFFFFFFFFEFAEFDFFF79FFE0FFFFFFFFFFFFFFFF07FFDFCFFFFFFF3FFFFFFFEDFFFF3FFFDBFFF39FFFDFFFFFFDFF9CFFFFFFFFFFFFFFFE79FF9FF97DF9F8FFFFFFFFFFFFFFFF1FDF9FCF7FBFDE3FFFFFFFFDFFFFFFFFD3FFF800CF004FFFEFFFBDFFFFFFFFFFFFFFFF79ED9FF9FEFDF87FFFFFFFFFFFFFFE1FBF3FBFFDFF9E7FFFFFFFFFFFFFFFFFC7FFF0FE802F617FEBFF3BFFFFFFFFFFFFFFFF3DDEFF7EFA7EFC3FFFFFFFFFFFFFFE3F3F5FFF7DFF9E7FFFFFFFFFFFFFFFFF80CFFA7FAFA7F917EBFF73FFFFFFFFFFFFFFFFBEFF5F";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q 
// ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] 
// & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000F3FCFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFBFFFFFFFFFFFFF0E003FFFFFFF00387FFFFFFFFFFFFCFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFBFFFFFFFFFFFFFFFE407FFFFF017FFFFFFFFFFFFFFFCFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FBFFFFFFFFFFFFFFFFF43FFFFE17FFFFFFFFFFFFFFFFCFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FBFFFFFFFFFFFFFFFFFE07FFF87FFFFFFFFFFFFFFFFFCF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFC3FFE3FFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFFFFFFFFFFFFFFFFFE1FF87FFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFEC00000DF87F9FD800001BFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFE09FFFFE42C3F1C13FFFFC82FFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF45FFFFFFFFC21E45FFFFFFFFD17FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFC3FFFF80037FD005FF6003FFFFF1FFFFFFF8FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFE7FFFFF1FFB063420304FFEFFFFFD1FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFE3FFFFFEFFFFF30F7847FFFF3FFFFF83FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0BFFF87FFFFFDFFFFF80FFA0FFFFFDFFFFFF1FFFE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80DFE7FFFFFF9FFFFE5DFF9C1FFFFCFFFFFFF3FD00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFF9FFFE0FCFFDF83FFF9FFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF601FFFFFFFA7FE87FCFFDFF0FFE2FFFFFFFE037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFB0F0BFFCFF9FFE8706FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFBE27FFFCFFDFFFF27EFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFFFBFFFFFFCFFDFFFFFFEFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE71FFFFC83FFFFFFCFFDFFFFFFE0BFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "0FF3CF53FEEFE07FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF1F3BFC3FF8E7C7FFFFFFFFF6FFFFA0FC00FFFF6FFFFFFFFFE1E7F8E79FEF787FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFB377FE3FFCE7F1FFFFFFFFFAFFFFFFDDFFFFFFAFFFFFFFFF83E7E0679FEF62FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF3C77FC3CF9E7F8FFFFFFFFF9FFFFFFDBFFFFFFAFFFFFFFFF8FF3C2620FF78E7FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80BF7EFFFE7CF3C73E3FFFFFFFF9FFFFFFDBFFFFFFDFFFFFFFFC1FF1CF303FF39F3E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00E25EFFFFEF3CE7F1FFFFFFFFBFFFFFFEBFFFFFFDFFFFFFFFC7FF9FF3DFFF3F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "63C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E13C00FFE039CFBC7FFFFFFFFFFFFFFF7FFFFFFEFFFFFFFF0FFE0FE1FF803C4181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFCE01FE071CF3E1FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE387CCF8FFC07FFF987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF867FCE50FFFF3C63F8FFFFFFFFFFFFFFF7FFFFFFFFFFFFFF8F039E73FE077DFE39FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF873FEE780FFE7067F83FFFFFFFFFFFFFF7FFFFFFFFFFFFFE1F218F3FF80F33FC31FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FC79FF2FF87FC7307FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E71CC3FF0FF2FF8F1FE3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE07E383FCFFC1FFE78FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFF07E7CC0FFC1FF0FF0F1D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0063E1F8FFF07FE79FFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFE3EF3CF1FF07FF8F43E3007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003F001FFE50FE39FF3E0FFFFFFFFFFFFFFFFFFFFFFFFFF83871E7FFC53FF800FC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FF01FF3F83F81FE7F87FFFFFFFFFFFFFFFFFFFFFFFFF1E071F3FE1FE7FE07FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BFFFFFFC7FE1FC3FF3FC3FFFFFFFFFFFFFFFFFFFFFFFFE3E238F3FC3FFBFFFFFFEC1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFE1FFFFFFF1FFD0FE7FE0CF87FFFFFFFFFFFFFFFFFFFFFFF8FEF9C7FF8DFFE7FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFF3FFC01FFFCC0FC1FFFFFFFFFFFFFFFFFFFFFFC3FE71C7FC01FFEFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFC7FFF1FFFCC3FE07FFFFFFFFA006FFFFFFFFF079E0077F8FFFFBFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF3FFF83FFC8FFF81FFFFFFF800002FFFFFFFE0F0E0C77F1FFFC7FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFF87F861FFC8FF3E0FFFFFFE04FF107FFFFFF03E07DE3FC30FF0FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "FFFF7FFC1FFFFFFFFFFFFFF83EFEDFFE3FFFBCFFFFFFFFFFFFFFFFFFC2403187AFE9F9F0FFFE73FFFFFFFFFFFFFFFFBEFFEE3FFF7F7F1FFFFFFFFFFFFFF8FEFE9FFFFF3DFDFFFFFFFFFFFFFFFFFFC1FD93E81624F9FC53FEF7FFFFFFFDFFFFFFFFDECFFEEFFFBFBF0FFFFFFFFFFFFFF0FDFCDFF3DFAF7DFFFFFFFFFFFFFFFFFFD47D65FF7EFE19FFD7FECFFFEFF3FBFFFFFFFFCF7AFFFFFFDFBF8FFFFFFFFFFFFFE1FBF9FFFFFFFE7BFFFFFFFFFFFFFFFFFFD7C00DFFFFEF81FFFFFDDFF7D5FFFFFFFFFFFFCF7BFFFFFFDFDF87FFFFFFFFFFFFE3FBFBDFBFFFEE71FFFFFFFFFFFFFFFFFFDBF87CFFFFEFF40C0FFBBFFEFCFFFFFFFFFFFFCFFBFFFEFBCFEFC3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FFFFFFFFFFC3F3F3FFFFFFE6F3FFFFFFFFFFFFFFFFFFC7FFFFFFFFE7FF80EFFB3FFEFFFFFFFFFFFFFFEFBFFFFF7FEFEFE3FFFFFFFFFFFF87E7F7EFF7CDF4F7FFFFFFFFFFFFFFFFFFEBFFFDFFFFE7FFFFFFF37FFFFFFFFFFFFFFFFFE7BFFFFFFB67F7E1FFFFFFFFFFFF8FEFE7E7FA7FFCE7FFFFFFFFFFFFFFFFFFFBFFFCFFFFEFFFFFDFF67FFFFFFFFFFFFFFFFFE7F3DF2FF3D7FBF0FFFFFFFFFFFF8FFFE9FBFE7DDDE7FFFFFFFFFFFFFFFFFFCBFFFCFFFFFFFFFF9FEEFFFFFFFFFFFFFFFFFFF7D9DF7FEFF3F9F87FFFFFFFFFFF0FDFCFF97DFFD9EFFFFFFFFFFFFFFFFFFFCBFFFFFFFFE7FFFF9FC9FFFFFFFFFFFFFFFFFFF3DDFFBF5FFBFDFC7FFFFFFFFFFE1F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "DFDFFFFEFFF9C7FFFFFFFFFFFFFFFFFFEBFFFCFFFFEFFFFFBFDBFFFFFFFFFFFFFFFFFFF3FFFFFF7FF9FEFC7FFFFFFFFFFE3FBF9FFFFE6FBBEFFFFFFFFFFFFFFFFFFFE7FFFDFFFFEFFFFFFF37FFFFFFFFFFFFFFFFFFF9CEF7FFBFFDFEFC3FFFFFFFFFFC7F7F9FFDFFEFFBDFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF7F77FFFFFFFFFFFFFFFFFFF9EFFBFFFFFFFEFE3FFFFFFFFFFC7F7FBFFBFF6FB7CFFFFFFFFFFFFFFFFFFFE21FE9BFFFDFFFFE7ECFFFFFFFFFFFFFFFFFFFFDE5FFFFFFCEFF7F1FFFFFFFFFF8FEFFFDFBFFCF939FFFFFFFFFFFFFFFFFFFE10080817FD7FFFEFEDFFFFFFFFFFFFFFFFFFFF9FFFF3F3FBE7F7F1FFFFFFFFFF0FEFF7FFF7FFFF7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "DFFFFFFFFFFFFFFFFFFFF63C08FD83009FFCF99FFFFFFFFFFFFFFFFFFFFCE6FBBF77BF7FBF8FFFFFFFFFF1FDFE7FFF9FF777BFFFFFFFFFFFFFFFFFFFEBA0787F993E40C4FB7FFFFFFFFFFFFFFFFFFFFCF7FBCCFFFF3FBF8FFFFFFFFFF1FDFE63FFE7F7679FFFFFFFFFFFFFFFFFFFF1FFF91F9FDFF979F77FFFFFFFFFFFFFFFFFFFFEF7FFF3FFE73FDFC7FFFFFFFFE3FDFE8BFFDFE7FF8000000000000000000003FFFFF000400001E00000000000000000000000FBF3FFFFB9BFEFC7FFFFFFFFE3FBFF7F77EFA7E7BFFFFFFFFFFFFFFFFFFFF5FFF9FECDC1F9F3DDFFFFFFFFFFFFFFFFFFFFFE77D3FBEF7F9FEFC3FFFFFFFFE7F7FDFF37FF7EEFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "F3FDFCFFFFFFFFFFEFF87FFFFFFF8FF9FFFFFFFFFFEBBDF7FCFFFFFFC7FE7BFFFFFFFE7FFFFFFF9BE7DFFFFFFE3FFFFFFFFFF3DFEBFFFFFFFFFFDFF8FFFFFFFF87FEFFFFFFFFFFF1FCF3FC7FFFFFCFFF7FFFFFFFFC7FFFFFFFCDFFFFFFFFFE3FFFFFFFFFF7FFEFFFFFFFFFFF9FF8FFFFFFFFC7FE7FFFFFFFFFFCFEF3FF4FFFFF8FFF3FFFFFFFF0FDFF8F3FEFFFF7FFFFFCFFFFFFFFFFEFBF9FFFFFFFFFFE7FF0FFFFFFFFC7FFBFFFFFFFFFFE3E7BFF9FFFFF8FFFBFEFFFFFF3FE0041BFE7FF6BFFFFF8FFFFFFFFFFE73F3FFFFFFFFFFCFFE1FFFFFFFFE3FFCFFFFBFCFFFFBE79FFDFFFFF9FFF9FF7FFFFF3EEF7FFDFF7DFEFFFFFF9FFFFFFFFFFEF7CFFFFBDEF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "FFF9FFE1FFFFFFFFE1FFF17F8CF987FFCF7800AFFFFF00001FDFFFFFF40FFFFFE007FFFFFFFFF100000000000E7BFFF89F98FF47FFE3FFFFFFFFF1FFFE817FFFF1FFF7FC003FFFFF80000FD7FFFFE01FFFFFF007FFFFFFFFE000000000000E77FFC7FFFF00BFFFC3FFFFFFFFF0FFFFFFFFFFFE3FF3BCFF8E7FFF3FFFE737FFFFE7A024009DFBFF3FFFFFE3BFFFFFFFF7DEEFFC3FFFFFFFFFFF87FFFFFFFFF87FFFFFFFFFFFCFFBBDFFDFFFFF3FFFF7BFFFFFCE1E627BA2F9FFBFFFFFC7BFFFFFFFEF9DDFF3FFFFFFFFFFFF0FFFFFFFFFF83FFFFFFFFFFFF7FCDCFFDFFFFF3FFFF7FFFFFFC5C6747C3E3DFFFFFFFFCFBFFFFFFFEFBDDFE7FFFFFFFFFFFE1FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FFFFFC1FFFFFFFF87FF9FECCFFCFFFFE3FFFF7FFFFFFCFE277171C85FFFFFFFFCF9FFFFFFFEF39BFCFFF0FFFFFFFFC1FFFFFFFFFFF07FFFFFF0003FEFF4E7FEFFFFF3FFFF3FFFFFF8FFC47FBDB00FFCFFFFF9F3FFFFFFFE7BB3F3FF000BFFFFFF03FFFFFFFFFFF03FFFFE000007F3F2EFFE7FFFE7FFFF9FEFFFF8FE7F7FFFEA8FFFFFFFFBE7FFFFFFFFF3B7E7F00000BFFFFE0FFFFFFFFFFFFC0FFFF0007801FBF277FF7FFFC7FFFFDE5FFFF9FE7E7FBFEFCFFEFFFFF3DEFFFFFFFFF7EFCFC00F001FFFF01FFFFFFFFFFFFF02FFA017FF41FDF867FF7FFFC7FFFFDF5FFFF1FF7FFF7FE7AFFEFFFFF7B07FFFFFF8576FDF817FF402FFA07FFFFFFFFFFFFF80000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "07FFFE07EF973FF3FFF8FFFFFDFFFFFF1FCFC0C17EFA7FEFFFFE72FFFFFFFFDF75FBF03FFFF800001FFFFFFFFFFFFFFF00007FFFFFC3FFD37FFB7FF8FFFFFEFFFFFF3F834253047E7FFFFFFEE79FFFFFFFDE71FBC0FFFFFF00007FFFFFFFFFFFFFFFE005FFFFFFC1F7F33FFBFFF1FFFFFEFFFFFE7FC24C05B0F53FFFFFFCEFBE7FFFFDDEE9F7C3FFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFF0F7EBBFFD7FF1FFFFFEFFFFFE7FDC0FF724FBBFF7FFF8FF7CFFFFFCEE6BEF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FBE93FFDFFE3FFFFFE7FFFFCFFCFEFF7C6EF9FFFFFF9FE71F7FFFD76D3EF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7DFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .lut_mask = 64'h0350035FF350F35F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~6 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~6_combout  = ( \pisa|vga|draw_board_inst|always0~1_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  ) ) # ( \pisa|vga|draw_board_inst|always0~1_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  & ( 
// ((\pisa|vga|draw_board_inst|LessThan1~0_combout  & ((\pisa|vga|draw_board_inst|LessThan1~1_combout ) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )))) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|always0~1_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datab(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~6 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~6 .lut_mask = 64'hFFFF373FFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \pisa|vga|draw_board_inst|red[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE7D7B6D9F8FFFFFFFFFFFBFE7FFBFFFFFFFFFFFFFFFFFFFF9FCDF6EDB3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F9B78CAC7F1FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC7F5E99F6CFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F3BFB758FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F8D76EEE7E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FC3BFB75BF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCF76EEE1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F8EC5CB27F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F4C9F1B8FE0FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "FFFFFFFFFFFFFFFFE07E7EFAF7CFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9B76FFF3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FCDFF7769FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FCB77F7F9FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F1FEFF713F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE4F6FBBC7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE6C598BE7E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3E9CD1B3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F8DEFEF6DFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF1F9B7B7BD8FC1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "FFF07E1DEEFFEBF9FFFFFFFFFFF1FF1FFFFFFFFF807FFFF3CFBFFFFFFFFF8FCB7FBFDC7E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FC3DEEEF77F3FFFFF1FFFF9F7D83F3F020063DDF33EFF77FFFFFFFFFE7E37BBBDE1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F242DB59EFE7FFFFFE79CF7FBB7800078FF0FEF6FEDFFAFFFFFFFFFFF3F3CB6DA12FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFF07E5BDEDF6CFCFFFFFFFB7F6FFD4FCFFBFFFFFFF79FF3FFDFFFFFFFFFFF9F9B7BFDE93E0FFFFFFFFFFFFFFFFFFFFFFFFFFFE0FDBFDEEFE9F9FFFFFFFCFF9FFE9FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFCFCF7BBFECDF83FFFFFFFFFFFFFFFFFFFFFFFFFFC1F37FDEEF6";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "3F3FFFFFFFFFFFFFF3FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE7EB7BBFEF6FC1FFFFFFFFFFFFFFFFFFFFFFFFFF83E6FBDE5B97E7FFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF3F4ED7DEFB3E0FFFFFFFFFFFFFFFFFFFFFFFFFF0FDC6DADB7EFCFFFFFFFFFFFFFFCFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF9FBB6D2D319F07FFFFFFFFFFFFFFFFFFFFFFFFE1FBBF7DEEEDF9FFFFFFFFFFFFFF9FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFCFDBFBFFFAEFC3FFFFFFFFFFFFFFFFFFFFFFFF83F75FBDEF69F3FFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFE7CB7BDEFF77E1FFFFFFFFFFFFFFFFFFFFFFFF07CEDFBDEF93E7FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "FBFFFC1FFFEFF8003FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F1FFFFFBFFFFFFFFEFFFFFC7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07CFFFFFF9FFFFFFFFDFFFFFF9F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F3FFFFFFDFFFFFFFFDFFFFFFE783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1CFFFFFFFDFFFC1FFFDFFFFFFF9C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83BFFF001FDF9FBEFCF9F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "C00FFFEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF067FF84FCFCE6F7F733BF9F90FFF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0CFFC7BFEFEEF77F77BBFBFCE1FF987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BFF1FBFE7EEF67F77BBF7FEFC7FCC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC37FC7F7FF7EEF77F77BBF7FE7F1FF61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FF9FF7FF7EE677F733BF7FF7FCFFB0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DFE7FF7DF7EF1F3EF8FBF7DF7FF3FD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BFCFFF7DEFEFFF81FFFBF3DF7FF9FEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC37FBFFF7E4FDFFFFFFFF9F93F7FFCFE61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF867F7FFF3F3FDFFFFFFFFDFE7E7FFF7F21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84FCFFFFBFFFDFFFFFFFFDFFFEFFFFBFB0FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DF9FFFF9FFFBFFFC1FFFEFFFCFFFFCFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BF3FFFFCFFF3FFFDDFFFE7FF9FFFFEFEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC37E7FFFFC7FE7FFFBEFFFF3FF3FFFFF7F61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF867CFFFFFE1F1FFFFBEFFFFC783FFFFFBF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFDFFFFFF207FFFF9DFFFFF027FFFFFDFB87FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DFBFFFFFFCFFFFFFC1FFFFFF9FFFFFFEFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BF7FFFFFFE3FFFFFFFFFFFFE3FFFFFFF7EC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC33EFFFFFFFF8FFFFFFFFFFFF8FFFFFFFFBEE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF877DFFFFFFFFE1FFFFFFFFFFC7FFFFFFFF9F70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF9FFFFFFFFFC1FFFFFFFFC3FFFFFFFFFCFB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE1CF3FFFFFFFFFCC07FFFFF039FFFFFFFFFE7BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DE7FFFFFFFFF9FF0000007FCFFFFFFFFFF7DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BEFFFFFFFFFF3FFE79CF7FFE7FFFFFFFFFBEF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F7DFFFFFFFFFEFFFCF3E7BFFF3FFFFFFFFFDE787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E7BFFFFFFFFF9FFF9E7E7DFFFCFFFFFFFFFEF7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "FFFFFFFFFFFFFC3EF3FFFFFFFFF3FFF3C7F3E7FFE7FFFFFFFFE7BE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87DE7FFFFFFFFCFFFE78FF9F3FFF9FFFFFFFFF3DF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FBCFFFFFFFFF3FFF9F1FFC78FFFC7FFFFFFFF9EF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F79FFFFFFFFC7FFE3E7FFE3E7FFF1FFFFFFFFDF7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83EFBFFFFFFFF1FFF8F8FFFF8F8FFFC7FFFFFFFEFBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "07DF7FFFFFFFC7FFC3F1FFFFC7E1FFF1FFFFFFFF7DF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FBEFFFFFFFF3FFE1FC7FFFFF1FC3FFE7FFFFFFFBEF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3E7DFFFFFFF8FFE1FE1FFFFFFC3FC3FF8FFFFFFFDF7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07CFBFFFFFFC7FE0FF87FFFFFFF0FF83FE3FFFFFFCF9F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F9F7FFFFFF1FE0FF83FFFFFFFFC1FF83FC7FFFFFE7CF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F7EFFFFFF8FE";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "0FFC1FFFFFFFFFF81FF87F8FFFFFF3F7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EFDFFFFFC7F0FFC0FFFFFFFFFFFF81FF87F1FFFFF9FBF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FDFBFFFFC3F8FFC0FFFFFFFFFFFFFF81FF0FE1FFFFEFDF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F3F7FFFE1FC7FC0FFFFFFFFFFFFFFFF81FF1FC3FFFF7E7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EFCFFFE1FE3FC0FFFFFFFFFFFFFFFFFF81FE3F83FFFBF3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FDF9FFE0FF1FC0FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "FFFFFFFF83FC7F87FFDFDF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F3F3FE0FF8FE0FFFFFFFFFFFFFFFFFFFFFF03F0FF87FE7EFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07E7E7E0FFE3F07FFFFFFFFFFFFFFFFFFFFFFF07E3FF83F3F3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FDFDE0FFF9F83FFFFFFFFFFFFFFFFFFFFFFFFE1F8FFF83DFDF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F3F00FFFC7E1FFFFFFFFFFFFFFFFFFFFFFFFFFC3F1FFF807EFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07E7C07FFF1F87FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "0FC7FFF83F3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FDE06BFFC7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F1FFEB03DF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F385B3FF1F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC7FE6F0E7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FEC7A75FC7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F1FD72F1BF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F90BB93F1F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC7CCEA85FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F0DB17CC7E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F39B47D8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "7E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE17BE9A9F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCBCBEA03F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F8DBCEC47E3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC7F31A96D8FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F05BBCD1FC7FFFFFFF87FFFF39F3FFFFFFFFFFFFFFFFFF1F8516ED27F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FCDA4BDE3F1FFFFFFFFF9F33CFEEFFFFFFFFFFFFFFFFFFFC7E3FE92D9F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F3FBB534FE3FFFFFFFFFEEFDBFF5FFFFFFFFFFFFFFFFFFFE3F9256EFC7E0FFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout 
// )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout 
// )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 .lut_mask = 64'h0000000080808080;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFF000000007FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003F8003FFE000FC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000CFFFF980000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE00079FFFFCF0003F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "FFFFFF80FFFC07F3FC3FE7F01FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF9FE7F9DFF3FCFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFCFCFFBCFF9F9FFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFEF3FFBEFFE73FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFF07FF9DFFF07FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE000F";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .lut_mask = 64'h0530053FF530F53F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "FFFFFFFFF5FFF9FFFFD619879BFFFFFFFFFFFFFFFFFFFFFE7BBF77F6FF5FEFE3FFFFFFFFC7F7FDFFAFF6FF6F7FFFFFFFFFFFFFFFFFFFF5FFF9FFFFD7C02733FFFFFFFFFFFFFFFFFFFFFE7B7FBFFEFF5FF7F1FFFFFFFFC7F7F9FFAFFEFF6F7FFFFFFFFFFFFFFFFFFFF1FFF9FFFFDBFFEE67FFFFFFFFFFFFFFFFFFFFFE7B7FBFFAFFDFF7F1FFFFFFFF8FEFFBFFAFFEFF6F7FFFFFFFFFFFFFFFFFFFF9FFF9FFFFDBFFCDEFFFFFFFFFFFFFFFFFFFFFFF7B7FBFFAFF6FFFF0FFFFFFFF8FEFFB7FEFF6FF4F7FFFFFFFFFFFFFFFFFFFF9FFF5FFFF9BFFDBDFFFFFFFFFFFFFFFFFFFFFFF7B7FBFFEFF6FFBF8FFFFFFFF0FEFF3FF77F6FF5F7FFFFFFFFFFFFFFFFFFFF80F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "F5FFFFBBFFA7BFFFFFFFFFFFFFFFFFFFFFFF797FB7F77EEFFBF8FFFFFFFF1FDFF79EF7EF7EDE7FFFFFFFFFFFFFFFFFFFFFE00DFFFFBBFF0F7FFFFFFFFFFFFFFFFFFFFFFF7DBF7BEFBDF7FDFC7FFFFFFF1FDFF7E3FC1FBDDE7FFFFFFFFFFFFFFFFFFFFFFCFBFFFF37FF1E7FFFFFFFFFFFFFFFFFFFFFFF7D9EFC1FE7F7FDFC7FFFFFFE1FDFF7FFFFFFC7DE7FFFFFFFFFFFFFFFFFFFFFFCF3FFFF73FE7CFFFFFFFFFFFFFFFFFFFFFFFF3DE3FFFFFFF7FDFC7FFFFFFE3FBFE707F07F07DE7FFFFFFFFFFFFFFFFFFFFFFCE0FFFE7C00F9FFFFFFFFFFFFFFFFFFFFFFFF3DF0FF07F077FEFE3FFFFFFE3FBFEEFBEFBEF9DEFFFFFFFFFFFFFFFFFFFFFFFCFE01FEFFF9F3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFF3DDFBCFBEFBBFEFE3FFFFFFE3FBFEDFDDFDDFDDEFFFFFFFFFFFFFFFFFFFFFF04FFFC00FFF9F7FFFFFFFFFFFFFFFFFFFFFFFF3DFFDDFDDFDBFEFE3FFFFFFC7F7FEBFFFFEDFEDEFFFFFFFFFFFFFFFFFFFFFCF0FFFF99FFF9EFFFFFFFFFFFFFFFFFFFFFFFFFBDBFDBFDBFFBFEFE1FFFFFFC7F7FCBFEBFEFFEDEFFFFFFFFFFFFFFFFFFFFF9FCFFFF9FFFF9DFFFFFFFFFFFFFFFFFFFFFFFFFBDBFFBFFBFEBFF7F1FFFFFFC7F7FDBFEBFEBFEDEFFFFFFFFFFFFFFFFFFFFF83CFFE39FFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFBFEBFE9FF7F1FFFFFFC7F7FDBFEBFEFFEDEFFFFFFFBFFFFFFFFFFFFF7C0FF801FF8017FFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "FFFFFFFFFFFFBDBFFBFFBFEDFF7F1FFFFFF87EFFDFFFDFFDFEDEE3DFFFF1FFFFFFFFFFFFFFFCFF7F9FF7F8FFFFFFFFFFFFFFFFFFFFFFFFBFBDBFDBFDFFDDFF7F1FFFFFF8FEFFDDFDDFDFFDDE080FFFF4FFFFFFFFFFFFFFFCFF0F9FE1F9FFFFFFFFFFFFFFFFFFFFFFFF1F3DDFBDFDDFDDFFBF8FFFFFF8FEFFDE73E73E7BDEFFE3F1E63FFFFFFFFFFFFFFFFEE09FEE19FFFFFFFFFFFFFFFFFFFFFFFE603DEF7EF3EF3DFFBF8FFFFFF8FEFF9FDFFDFFDFDEFFF8040F83FFFFFFFFFFFFFFFFFE1FFFC1FFFFFFFFFFFFFFFFFFFFFFE1FF3DF9FFDFFDFDFFBF8FFFFFF8FEFFBFFFFFFFFFDEFFFFFFFFF9FFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFFFFFCFFF";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "3DFFFFFFFFFCFFBF8FFFFFF0FFFFBC3FE1FF0FDEFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFC9FFF3DF87FC3FE1EFFBF8FFFFFF1FDFFB7CFBEFDF7DEFFFFFFFFFE1FFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFE3DE7DF3EF9F6FFFF8FFFFFF1FDFFAFFF7F7BFBDEFFFFFFFFFFDFFFFFFFFFFFFF9FF1FFFFFFFFFFFFFFFFFFFFFFFFFE03FFF03DFFEEFF77FAFFDFC7FFFFF1FDFFBFF7FFB7FDDE7FFFFFFFFFE7FFFFFFFFFF1E7FFE7FFFFFFFFFFFFFFFFFFFFFFFFCFFFF813DDFFEFF77FAFFDFC7FFFFF1FDFF9FFEFFF7FDDE007FFFFFFFF1FFFFFFF8FC61FFBF9FFFFFFFFFFFFFFFFFFFFFFF83FFFE0F7DFFF7FFBFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFDFC7FFFFF1FDFF9FFEFFF7FFDE7F03FFFFFFFCFFFFF8E301FC7F5FE7CE3FFC0FFFFFFFD9FFFFFF7FFFF83F7DFFF7FFAFFEFFDFC7FFFFF1FDFF9FFEFFF7FFDE7FFC1FFFFFFE7FFFF21FFCFBCCEFF810CC41E3FFFFFFC407FFFCFFFFE1FF7DFFF7FFAFFEFFDFC7FFFFF1FDFFBFF6FFB7FDDE7FFFC3FFFFFF1FFFE7FFFF0CFFF3FFFFE39FF9FFFFFFDFF03C01FFFF87FF7DDFFFFFFFFEFFDFC7FFFFF1FDFFAFF77FBBFDDF7FFFFC7FFFFFCFF81FFFFFE03FFE03FFFFFFFEFFFFFFDFFF43DFFFFE1FFE79DFEEFF77FAFFDFC7FFFFF1FDFFB7EFBF7BFBCF7FFC278FFFFFE7F0FFFFFDF8707EFEFFFFFFFE7FFFFFDFFFFFFFFFFC7FFE7BEFDF7EFBF6FFDFC7FFFFF1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "FDFFB99FCCFE67EF7FFCCBF1FFFFF887FFFFFEFF9FFFBF7FFFFFFF7FFFFFBFFEFFFFFFF0FFFE7BF33F99FCCEFFDFC7FFFFF1FDFFBFFFFFFFFFEF7FFF7DFC7FFFFE3FFFFFFFDFCFFFDF7FFFFFFFBFFFFE7FFDFFFFFFE3FFFEFBFFFFFFFFFEFFDFC7FFFFF1FFFFBC0FE07F03EF3FFF7EFB9FFFFFFFFFFFFFDFF1FFE781FFFFFFDFFFE0FFFDFFFFFF87FFFEFBE07F03F81EFFDFC7FFFFF1FDFFBBF7DFBEFDEFBF9FBF7FE7FFFFFFFFFFFFFFFE07FBFEFFFFFFE1FFCFFFFBFFFFFF1FFFFCFBDFBEFDF7EEFFDFC7FFFFF1FDFFB7FBBFDDFEEFBFBF9FFFF9FFFFFFFFFFFFE7FFF0FE7F7FFFFFFCFF9F8FFBFFFFFC3FFFFCF3BFDDFEEFF6FFDFC7FFFFF1FDFFB7FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FEF7BFAFE77DFE7FFFFFFFFFFFFBFFFF1F839FFFFFFF307EF7BFFFFFF8FFFFFCF7FFFFFEDFF6FFDFC7FFFFF1FDFFBFFD7FEBFFF79FAFFD7DFF1FFFFFFFFFFFFBFFFFE3FEFEFFFFFFCFFDFAFFFFFFE1FFFFFDF77FFBFFDFFEFFDFC7FFFFF1FDFFAFFD7FEBFFF7DFBFFF7DFFCFFFFFFFFFFFFFFFFFF8FF7EFFFFFFFFFBFDFFFFFFC7FFFFF9F77FEBFFDFFEFFDFC7FFFFF1FDFFBFFD7FFBFFF7DFD6FE7BFFF7FFFFFFFFFFC7FFFFFE7F7FFFFFFFFFFFFFFFFFFF0FFFFFF9E77FFBFFDFFEFFDFC7FFFFF1FDFFB7FFBFDFFEFBCFD93FF7FFF9FFFFFFFFFFBFFFFFFF9FBF7FFFFFFF7DFFFFFFF83FFFFFFBEFFFDFFEDFF6FFDFC7FFFFF1FDFFB7FBBFDDFEFBEFEFEFEF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "F80FFFFFFF1C7F8FF83FE7FC0FFFFFC3FFFFE3FFFFF81F867CC3F8FF1C7FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFE3FFC3F87FE7FF01FFFFCF87F0F1FFFFC0FEDE3C0FE1FFE3FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFE7FFF1F8FFCFFFE01FFF9C07E038FFFC03FCFF3E1FC7FFF3FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFF9FF8007FFF8FC3FC007F9C63C63CFF003FFE7F9FFF000FFCFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800E0003FFFFE3FFF9F81FFE0001FF3CF3C0003FF3E7F8FFE3FFFFC0007801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFC7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFF0FFF3F9CFFFF801FF3CF3C00FFFC0F3FCFF87FFFF1FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFF1FFFC07F03F9CFFFFFFBF839F3CFFFFF8CF3FC7F01FFFC7FF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFC7FE1E1F87F9CF07FFFBE039E7CFFFF39E71FFFC3C7FE1FF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FF800FF0FC3F87E03FFFBF319E7CFFCF39E39FFF8FF800FFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FF93FFC3F0FE3E71E0FBFF98E7CFFCF3BF38FFE1FFE4FFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFCFFC00FDE73";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "CF9C07BFF1C67CFFE03FF3CFF801FF1FF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F9FFFF87FE73CF9CE7BF01C07CFFE13FF3CFE0DFFFCFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F8FFFFE1FF13CF9FE7BF0FF07CFFF33FF3FFC3FFFF8FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF3FFFF07F87CF9FF7BFFFFFFCFFF33E63FF07FFFE7F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F87FF801FFFCF3FF7B800001CFFF93E07FC00FFF0FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FD0303F83FFCF3FE7800000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00FFF83F9FE0FE0205FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FDF01FFE0FFE079E799DFF988FFFC3FFF83FF80FDFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F9FDFF3FFF01FF0F8C7B8E7F30CFFFC3FFC07FFE7FDFCF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FCFDFEFF00707FFFC0FD933E64DFFFE7FE07007FBF9FBFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEFDF9FFFFF007FFE1FE199CCC3FFFFFF007FFFFDFBFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEFDF3FFFFC780FFFFFF9ECBBCFFFFFF80F1F";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFE79F3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE7DE1FFFF3FF00FFFFF9F767CFFFFF807FE7FFFC7DF7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FEFDFC3FFCFFFC007FFE1F98FC3FFF001FFF9FFE1FDF3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FCF9FF8381FC03C000003F8DFE000001E01FC0C0FFDFBFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FDFBFFF837FC7F8F0001FF26FF800078FF1FE40FFFEFDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FF7FFFFEFFFFE3FE3A7FE633FF4E3FE7FFFF3FFFFF7FF0FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FEFFFFFDFFFFCFF8F2FFCD99FFA78FF9FFFFDFFFFFBF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFF87FFF1F87E5FF99CCFFD3F0FC7FFF0FFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFF0FF87FFFDBFF33E67FE9FFFE0FF87FFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFE0067FFF37FE67F33FF4FFFF2007FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFCFFFE6FFCCFFB9FFB3FFFBFFFFFFFF80FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFDFFF8DFF9DFFDCFFD8FFFDFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C000FFFBFFE29FF3BFFEE7F8A3FFEFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFC0000001EEFE73FFE73FBBC00000001FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFC00FE6FCF7FFF7BFB3F000FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFE01FFFFFFFE070F9EFFFFBDF8607FFFFFFFC03FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFF807FFFFFFFF0FFBDFFFFDEFC0FFFFFFFFE01FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFE00FFFFFFFFF1F03FFFFE070FFFFFFFFF007FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFC00FFFFFFFFE7FFFFFFFFC7FFFFFFFF003FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFF801FFFFFFFF9FFFFFFFF9FFFFFFFF001FFFFFFFFFFFFF023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C0FFFFFFFFFFFFF000FFFFFFFCFFFFFFFE7FFFFFFF000FFFFFFFFFFFFF81E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .lut_mask = 64'h0145236789CDABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "FFFE700000000003FFFF3FFFFFFFFFFFFFFFFFF3ECFBFEFD3BF0FFFFFFFFFFFFFFFFFFFFFFFE0F9DDFFE16F7CFFFFFFFFFFFFFFC87FD7E7FAFC000FF9FFFFFFFFFFFFFFFFFF3F7B43EFF9CF83FFFFFFFFFFFFFFFFFFFFFFC1F3B2F43FFEFCFFFFFFF0FF3FFF84FFD7F3FAFF9F803E7FFFFFFFFFF0FF1FFF9FBF7E37A4E7C1FFFFFFFFFFFFFFFFFFFFFF83EF1C8FDFFCF9FCFF3FDF3CFFFE1C7FD7F1FAFFAFAF831FFFFCFF9FDFBEFFFFCF9F7DD89A73E0FFFFFFFFFFFFFFFFFFFFFF07DE7FFBFF6DF3FF3DE77FDBFFF87D7FD7FA7AFFB78FF887FFFFBCF7BFDBFFFFE7DA7BEF7F7DF07FFFFFFFFFFFFFFFFFFFFE1FBEBF7BFFFBE7FFDBFAFFE7FFF1FD1FD7FB9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "AFFB98FFF31FFFFDBFB7FE3FFFFF3EFFBEF7EBEF83FFFFFFFFFFFFFFFFFFFFC3F7DBF7BD9F3E7FFE7FDFFFFFFE7FD0FD7FBE0FFBC1FFE027FFFF7FCFFF7FFFFF3E78DFFFEDF7C1FFFFFFFFFFFFFFFFFFFF87EFBBF7C3777CFFFFFFFFFFFFFFFFDB3D7FBF81C3F0FF8B19FFFFFFFFFFFFFFFF9F7763F7EEFBE0FFFFFFFFFFFFFFFFFFFF0FDF7BF5BFF6F9FFFFFFFFFFFFFFFFDB8D7F3FFC3BFE003B067FFFFFFFFFFFFFFFCF37FC97FE79F07FFFFFFFFFFFFFFFFFFE0FBE7CEBDFF6FBFFFFFFFFFFFFFFFFD9F078BFFFFBFFFFFB609FFFFFFFFFFFFFFFCFB7FBEB9F7CF87FFFFFFFFFFFFFFFFFFC1F7E373BEF6DF3FFFFFFFFFFFFFFFFDDFE03BFFFFBFFFFFB70";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "07FFFFFFFFFFFFFFE7DF7BEEE63E7C3FFFFFFFFFFFFFFFFFFC3E7CFDFBEFD9E7FFFFFFFFFFFFFFFFDDFFFFBFFFFBFFFFF27E00FFFFFFFFFFFFFFF7DDFBEFDF9F7E1FFFFFFFFFFFFFFFFFF87EFAFDFBFC7BE7FFFFFFFFFFFFFFFFDDFFFF7FFFF3FFFFF6FFE03FFFFFFFFFFFFFF3EF1BEFDF8FBF0FFFFFFFFFFFFFFFFFF0FDF3FFFDDBB3CFFFFFFFFFFFFFFFFFDDFFFF7FFFF7FFFFF6FFEE0FFFFFFFFFFFFFF9EEEDDFFFEFDF87FFFFFFFFFFFFFFFFE1FBF7FFCF77F7DFFFFFFFFFFFFFFFFFDDFFFEFFFFF7FFFFF6FFEF03FFFFFFFFFFFFF9F7FF7BFFF7EFC3FFFFFFFFFFFFFFFFC3F7EEFDBBF7A79FFFFFFFFFFFCFF7FFDDFFFCFFFFE7FFFFF5FFCF60FFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FFFFFCF7FFEEDFB3F7E1FFFFFFFFFFFFFFFF87EFCEFD7DFBAFBFFFFFFF9F9F7DDFFFDBFFF9FFFFEFFFFFF5FFDEFCFFFFFFFFFFFFFCFAEFDF5FBBF3F1FFFFFFFFFFFFFFFF8FCFDF337DFC4F3FFFFFFFF6F6FEFFFFDBFFF07FFFCFFFFFE5FFDEFFFFFFFFFFFFFFFE7B1FFF66FDFBF0FFFFFFFFFFFFFFFF0FDFB07FFDC7DF7FFFFFFFFBF9FF7FFFD7FFF2003F803FFFE9FFBDFFFFFFFFFFFFFFFE7DF1FF7F04FDF87FFFFFFFFFFFFFFE1FBFAFBF7DBBDE7FFFFFFFFFFFFFFFFFCFFFF8FF000F80FFEBFFB9FFFFFFFFFFFFFFFF3DEEDF7EFAFEFC3FFFFFFFFFFFFFFC3F7F5FDFBB7DBEFFFFFFFFFFFFFFFFFFC03FFA3F9FE7F80FEBFF7BFFFFFFFFFFFFFFFF3CDFEE";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "87F78E39FCEFC0FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFE0F7BFC9FFDF7C3FFFFFFFFFB7FFFFF9DFFFFFF6FFFFFFFFFE1E7FCE79FEE783FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFF0373FC3FF9E3E1FFFFFFFFFAFFFFFFDDFFFFFFAFFFFFFFFFC7E3F0679FE7647FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF38F7FE3CF9C7787FFFFFFFFAFFFFFFDDFFFFFFAFFFFFFFFF0FF3C0601FF71E7FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807E3CE7FE3CF9CE3C3FFFFFFFF9FFFFFFEBFFFFFFCFFFFFFFFE3FF9C6301FF7BE7F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01E1CEFFFFC738E7F0FFFFFFFF9FFFFFFEBFFFFFFCFFFFFFFF87FF1FF3BFFFB9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "83803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C61E01FFE079C7F87FFFFFFFBFFFFFFEBFFFFFFFFFFFFFFF1FFE0FC3FFC03C3380FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FDF03FF0F1CF1E3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC3CFC4707FE079FF38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E7FDE207FFF3CF3F0FFFFFFFFFFFFFFF7FFFFFFFFFFFFFF8703CE61FF0239FF30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC63FE67C1FFE3023FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E33DE37FC1F33FE71FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC70FF07F03FE6207FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3E79CE3FE07F07F871FC1FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE03C7C7F8FFE0FE678FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE78C07F83FF9FE1E3E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003E0FCFFF83FE78FF3C3FFFFFFFFFFFFFFFFFFFFFFFFFFE1CE3C61FE0FFF9F83E0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003F801FFC21FE11FF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFC7873E7FF821FFC00FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FE03FF1F87F03FF3F87FFFFFFFFFFFFFFFFFFFFFFFFF0F039E3FF0FC7FC03FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C1FFFFFCFFE1FC3FE3FE1FFFFFFFFFFFFFFFFFFFFFFFFC3E338F3FC3FF1FFFFFC1E1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFE0FFFFFFF3FFB87F7FE19F0FFFFFFFFFFFFFFFFFFFFFFFF07C71CFFF0EFFC7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFF1FF803FFFE01FC3FFFFFFFFFFFFFFFFFFFFFFE1FCF0E7FE00FFC7FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFCFFFF0FFFCE3FF0FFFFFFFFFC001FFFFFFFFF87CE60E3F87FFF1FFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFF3FFF87FFCC7FFC3FFFFFFFC00001FFFFFFFC1F0F067FE0FFFE7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFCFF001FF91FF3F07FFFFFF03FFE07FFFFFF07C078E3FC007F9FFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FBF73FFF7BDFFFF5FFFFFFFFFFFFFFFFFFFFF80F3FFFD7FFFDEF7FFEF7EFFFF867F8FFFFFFFFFFFFFFFFFFFFFFFF8FF3C3FFF7F73FFF70EFFFF4FF7FFFFFFFFFFFFFFFFFFFE0FF7FB7FFFB877FFE77F7FFE1E7F8FFFFFFFFFFFFFFFFFFFFFFFF87F3F07FE7E73FFF6F2FFFF6F07FFFFFFFFFFFFFFFFFFFFFFF0FB7FFFA737FFE77F3FF07E7F0FFFFFFFFFFFFFFFFFFFFFFFFC7F3FC00EFEF7FFF5FC7FFF70EFFFFFFFFFFFFFFFFFFFFFFFFB877FFF1F97FFE7BFB001FE7F1FFFFFFFFFFFFFFFFFFFFFFFFC7F3FF8007EF7FFF3FF7FFF7FDFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFF7FE7FFF7BF000FFE7E1FFFFFFFFFFFFFFFFFFFFFFFFC3F3FFFC01CF7FFE7FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFE7FBFFFCFFFFFFFFFFFFFFFF9FFFEFF3FFFFFF7FFF7BC03FFFE7E3FFFFFFFFFFFFFFFFFFFFFFFFE3F3FFFFF0DE7FFEFFFFFF1FF3FFFCFFFFFFFFFFFFFFFF3FFFEFFC7FFFFFBFFF7D8FFFFFE7E3FFFFFFFFFFFFFFFFFFFFFFFFE1F3FFFFFC5E7FFFFFFFF1FFF7FFFF7FCFFFFFFFFFF9FE3FFFF7FFCFFFFFFFFF3D1FFFFFCFC3FFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFE1EFFFFFFFFF9FFEFFFFEBF1FFF9FFDFFFC7CBFFFF7FFCFFFFFFFFF3C3FFFFFCFC7FFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFF3E003FFFFFFE3FF7FFFEDCDFFFCFF9FFFD99BFFFF7FC7FFFFFFE003E7FFFFFCFC7FFFFFFFFFFFFFFFFFFFFFFFFF0F9FFFFFF3C0007FFFFFFCFFBFFFEE3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "BFFFD7E5FFFEE3BFFFEFF3FFFFFFF0001E7FFFFF8F8FFFFFFFFFFFFFFFFFFFFFFFFFF8FCFFFFFF38FF81FFFFFFF7FDFFFEFFBFFFD9CBFFFEFFBFFFDFF7FFFFFFC1FF8E7FFFFF9F8FFFFFFFFFFFFFFFFFFFFFFFFFF8FC7FFFFE31FFF03FFFFFF71DFFFEFF7FFFEEBBFFFF7FBFFF9C77FFFFFE07FFC67FFFFF1F0FFFFFFFFFFFFFFFFFFFFFFFFFFC7E3FFFFE03BFFE0FFFFFFEE2FFFCFF7FFFEF7BFFFF7F9FFFA7B7FFFFF83FE7E07FFFFE3F1FFFFFFFFFFFFFFFFFFFFFFFFFFC7F1FFFFE873E7F83FFFFFCFC7FF3FEFFFFEFF7FFFF3FE7FF3FB7FFFFE0FFE7E13FFFFC7F1FFFFFFFFFFFFFFFFFFFFFFFFFFC3F8FFFFEE79E7FE0FFFFFDFFFFCFFF7FFFF7F7FFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "7FF9FFFFD7FFFF83FCE3F3BFFFF8FE3FFFFFFFFFFFFFFFFFFFFFFFFFFE3FC7FFFCEF80FFF87FFFFBFFFF1FFFBFFFE7F3FFFEFFFC7FFFE7FFFE0FBCF3FBBFFFF1FE3FFFFFFFFFFFFFFFFFFFFFFFFFFE1FE1FFFDCF80FC7E1FFFF7FFFFC0FFDFFFDFF9FFF9FF81FFFFF7FFFC3E3CF3FBDFFFC3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFF1FF87FFDDF9CF81F87FFE7FFFFFF7FEFFF3FFEFFF3FF7FFFFFF7FFF0F81C03FDDFFF0FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC0FFBDFC9F39FE1FFFFFFFFFF7A07FE7FFF3FE02F7FFFFFFFFFC3E19E03FDEFF83FF87FFFFFFFFFFFFFFFFFFFFFFFFFFF87FF81FBBFC9FF9FF0FFFFFFFFFF77FBFC03E09FEFF6FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "FDFD7E7E3FFFFFFFFFFFFFFC7F7E7FDFC77DBCFFFFFFFFFFFFFFFFFFC7800B8F9FC3F9E1C3FF77FFFFFFFFFFFFFFFF9EDF71FDFD3F7E1FFFFFFFFFFFFFF87EFEFFD99FFB3CFFFFFFFFFFFFFFFFFFC9FC61F0080CF9FE17FEE7FFFFFFFFFFFFFFFF9E7EFDDDFDBFBF0FFFFFFFFFFFFFF0FDFDFFDFEFD379FFFFFFFFFFFFFFFFFFC63CF1FF81E739FF97FCEF8FFFCCF7FFFFFFFFDF65FBEDFD9FDF87FFFFFFFFFFFFF1FDFDDFD7EE1F79FFFFFFFFFFFFFFFFFFD7800DFFFFF7C1FFE7FDDFFBBBBF6FFFFFFFFFCF7C3BF5FDDFDFC7FFFFFFFFFFFFE1FBFBEFB7EDEEFBFFFFFFFFFFFFFFFFFFD7FFFDFFFFF7F8000FF99FFD7F7F9FFFFFFFFFEF3BDBF6FBEFEFC3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "FFFFFFFFFFC3F7FBF077EDFEF3FFFFFFFFFFFFFFFFFFDBFFFCFFFFF7FFFFEFFBBFFFFEFFFFFFFFFFFFE7B7DBF707EFF7E1FFFFFFFFFFFFC7F7F71FFBFFFEF3FFFFFFFFFFFFFFFFFFDBFFFEFFFFF7FFFFCFF77FFFFFFFFFFFFFFFFFE7B7DBEFFCF7F7F1FFFFFFFFFFFF87EFF4F7FD9DEDF7FFFFFFFFFFFFFFFFFFCBFFFEFFFFF7FFFFDFE6FFFFFFFFFFFFFFFFFFF79FDCDFF7B7FBF0FFFFFFFFFFFF0FCFEFFBC3FEEDE7FFFFFFFFFFFFFFFFFFEBFFFEFFFFE7FFFFDFECFFFFFFFFFFFFFFFFFFF3DBBFE1EFDBFBF8FFFFFFFFFFFF1FDFEBFFBDFF3DE7FFFFFFFFFFFFFFFFFFEBFFFCFFFFEFFFFFBFDDFFFFFFFFFFFFFFFFFFF3DE7FDEFFEBFDF87FFFFFFFFFFE1F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "BFDBFD7EF8FBEFFFFFFFFFFFFFFFFFFFEBFFFDFFFFEFFFFFBF9BFFFFFFFFFFFFFFFFFFFBCF8FBF5FEDFDFC3FFFFFFFFFFE3FBFDBFCFFF77BCFFFFFFFFFFFFFFFFFFFEBFFFDFFFFEFFFFF3FB3FFFFFFFFFFFFFFFFFFFBEF777FDFEDFEFE3FFFFFFFFFFC3F7FBBFEFF6FBBCFFFFFFFFFFFFFFFFFFFE7FFF9FFFFCFFFFF7F67FFFFFFFFFFFFFFFFFFF9EEFB7F9FECFF7E1FFFFFFFFFFC7F7FBBFAFFFFFBDFFFFFFFFFFFFFFFFFFFE000107FFFDFFFFF7E6FFFFFFFFFFFFFFFFFFFF9EFFB7FAFFEFF7F1FFFFFFFFFF87EFF3DF6FEFFF7DFFFFFFFFFFFFFFFFFFFE0FC6300FF8FFFFEFCDFFFFFFFFFFFFFFFFFFFFDE5FBFFE7DEFFBF0FFFFFFFFFF8FEFF7E0F7EEFB7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "9FFFFFFFFFFFFFFFFFFFE21CC9FE00D07FFEFDBFFFFFFFFFFFFFFFFFFFFDF7FBBF787F7FBF8FFFFFFFFFF0FDFF7FFFB9EFB79FFFFFFFFFFFFFFFFFFFF3C03A7F9E1F803DFB3FFFFFFFFFFFFFFFFFFFFCF6F7DEFFFF7FDF87FFFFFFFFF1FDFEFFFFFFF8F7BFFFFFFFFFFFFFFFFFFFF3FFFB8F9F9FF981F67FFFFFFFFFFFFFFFFFFFFCF70FFFFFFFBFDFC7FFFFFFFFE1FBFEDCFC3FFFE78000000000000000000001FFF9E000000003E00000000000000000000000F7FFFC1F9DBFDFC3FFFFFFFFE3FBFCBF7BEF99EF3FFFFFFFFFFFFFFFFFFFF5FFF9FF03D1F9FBCDFFFFFFFFFFFFFFFFFFFFFEFBCCFBEF7EBFEFE3FFFFFFFFC3FBFD7FF7F77EEF3FFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFF1F81FFFFFFFFFFFFE0007FFFFFF7FFFFFFCFFFFFFE0007FFFFFFFFFFFFC0FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF03FFFFFFFFFFFFE0000FFFFFBFFFFFFDFFFFF00007FFFFFFFFFFFFE07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE0FFFFFFFFFFFFFE00000FFF9FFFFFFBFFF000007FFFFFFFFFFFFF83FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF83FFFFFFFFFFFFFF00003FFDFFFFFF3FF80001FFFFFFFFFFFFFFC1FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0FFFFFFFFFFFFFFFE00C7FCFFFFFF7FE200FFFFFFFFFFFFFFFF07FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "C3FFFFFFFFFFFFFFF81F3FEFFFFFF7F9F81FFFFFFFFFFFFFFFE1FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFF1FFFFFFFFFFFFFFF0FFDFEFFFFFF7F3FE0FFFFFFFFFFFFFFF87FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF87FFFFFFFFFFFFFF1FFEFEFFFFFE7F7FF8FFFFFFFFFFFFFFF0FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFE3FFF803FFFFFFFE3FFEFEFFFFFE7F7FF8FFFFFFFFE00FFFE3FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8FFFF07F0001FFFFFFFE3FFCFEFFFFFF7F7FF8FFFFFFFFC0007F07FFF8FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFC0003F8FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFF1FF9FEFFFFFF7FBFF8FFFFFFFF8FE0001FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF80FFFCFFFFFFFF0FF3FDFFFFFF7FCFF0FFFFFFFF9FFF80FFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFCFFFFFFFF07FFFDFFFFFFBFFFE1FFFFFFFF9FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFCFFFFFFFF83FFFBFFFFFF9FFF83FFFFFFFF9FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF01E0FFFFFFFFC0FFF7FFFFFFCFFE07FFFFFFFF83807FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFE7C0CFFFFFFFFF00FCFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFE7F00FFFFFFFFF981F3FFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFCFFF8FFFFFFFFF8001FFFFFFFF0003FFFFFFFFF9FFF9FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFF8FFF9FFFFFFFFFF00000000000000FFFFFFFFFF8FFF9FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFB3FF9FFFFFFFFFFE000000000000FFFFFFFFFFFCFFE6FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFBC01800000000007FE000000007FF00000000000801EFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFBFF800000000000007FFFFFFFFF00000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "FFFCFFFFFFFF8FBFFFFFFFEFCFBFFC1FFF3EFFFFFF80FFFFFFF3EFBFDDFEEFFEFFDFC7FFFFF1FDFFBBF7DFBEFDFBEFFFFFEFFFFF7FFFFFFF77FFFFFFFFC7F05FFFF7FFDEFFFFFF83FFFFFFF3EFDFBEFDF7CEFFDFC7FFFFF1FDFFBE1FF0FF87F9E7F7DFFFFFFF9FFFFFFF7B7FFFFFFF83FFAFFFFDFFAF7FFFFF3FFFFFFFF7DFF0FF87F83EFFFFC7FFFFF1FFFFBFF1FF8FFC7DF3FFDFFFFFFFCFFFFFFFF87FFFFFFE19FFBFFE3EFFB77FFFFE3FFFFFFFE7DF1FF8FF8FFDFFBF8FFFFFF8FEFFDFCF7E7BF7DDF0FC9FEFFFFFE7FFFFFF7FFFFFFFFC3CFFBFFFDFBFBB7FFFFC7FFFFFFFEFDDE7CF3E7BFDFFBF8FFFFFF8FEFFDFBFFDFDEFECF87FFFEFFFFFF3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "7FFFFFFFF8FE7F7FFFEFDFFCFFFFFCFFFFFFFFCFBBFBFFDDFFFDFFBF8FFFFFF8FEFFDFBFDFFEFFF6F91FFFFFFFFFF9FFFFFFFFFFFFFFF1FF3FFFFFFFEFFFFFFFF9FFFFFFFFDFB7FBBFDDFEFDFFBF8FFFFFF8FEFFDF7FFBFFDFF6FDCFFFF7FFFFFCFFFFFE7FFFFFFFC3FF9EF7FFFBF63FFFFFF1FFFFFFFF9F3FFDFFFFFFF9FFFF8FFFFFF8FF7FEF7FEBFFDFFF7CE3FFF7FFFFFE7FFFFDFFFFFFFF8FFFDF77FFFEF9FFFFFFE3FFFFFFFF9F7FFD7FEBFFFBFF7F8FFFFFF87F7FEF7FEBFFDFFF7EF9FFF7FFFFFF7FFFFBFFFFFFFF1FFFEF77FFFF7FFFFFFFC7FFFFFFFF3F7FFD7FEBFF73FF7F1FFFFFFC7F7FF7FFFBFEDFF73E7CFFEFFFFFFF3FFC7FFFFFFFFE3FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "E777FFFEFFFFFFFFCFFFFFFFFF3EFFFFFFFFFFF7FF7F1FFFFFFC7FBFF3BFDDFEEFF7BF7E7FEFFFFFFE1FFF97FFFFFFFC7FFFF7FFFFFEFFFFFFFF9FFFFFFFFF7EF7FBBFDDFEEFFEFF1FFFFFFC7FBFF9DFBDFDEFEF9F3F3FFFFFFFFE5E3DFFFFFFFFF8FFFFFBFFFFFEFFFFFFFF1FFFFFFFFE7DFBF7DFBEFDCFFEFF1FFFFFFC7FBFFCEF7F73F39FDF3F9FF7FFFFFC6EEEFFFFFFFFF1FFFFF97BFFF8FFFFFFFE3FFFFFFFFEFDFDEFEF7F7B9FFEFE3FFFFFFE3FDFFE3FFFFFFFFFCFBFDFFBFFFFFCE6F77FFFFFFFF3FFFFFDC5FFEFFFFFFFFC7FFFFFFFFCFBFFFFFFFFFE7FFDFE3FFFFFFE3FDFFF8FFFFFFFFBAF9FCFFDFFFFFCF2FBBFFFFFFFE3FFFFFCFA3FDFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "FFF8FFFFFFFFFCFACFFFFFFFF0FFFDFE3FFFFFFE3FEFFFF00003FFF7C7DFEFFDFFFFF9FBFEBFFFFFFFE7FFFFFEFBFFEFFFFFFFF1FFFFFFFFFDF1F7FFC00007FFFBFE3FFFFFFE1FEFFFFFFFFC1FF7F7CFE7FFFFFFF9F97F7FFFFFFFCFFFFFFF7BDFF7FFFFFFE3FFFFFFFFF9F3F7FC1FFFFFFFFBFC7FFFFFFF1FF7FFFFFFFFC3F7F3CFF7FBFFFFF3FDBFBFFFFFFF8FFFFFFF7FDF9BFFFFFFC7FFFFFFFFFBE3F7E1FFFFFFFFF7FC7FFFFFFF1FF7FFFFFFFFFC77FBEFF3F7FFFFF3FEC3BFFFFFFF9FFFFFFFBFFF75FFFFFF8FFFFFFFFFF3EBF71FFFFFFFFFF7FC7FFFFFFF0FFBFFFFFFFFFF1FDBE7FBF7FFFFE7FE7BFFFFFFFF3FFFFFFF9FEFBDFFFFFF1FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "F3CDEC7FFFFFFFFFEFF8FFFFFFFF8FFDFFFFFFFFFFC43DE7F9EFFFFFE7FF7FFFFFFFFE3FFFFFFFDBFFDFFFFFFF3FFFFFFFFFF7DE11FFFFFFFFFFDFF8FFFFFFFF8FFCFFFFFFFFFFF3FDF7FE6FFFFFCFFF3BFFFFFFFC7FFFFFFFDDEFEFFFFFFE7FFFFFFFFFE79FC7FFFFFFFFFFBFF0FFFFFFFF87FF7FFFFFFFFFFCFEF3FF3FFFFFCFFFBC1FFFFFF8FBFFFE7FCE6FF7FFFFFC7FFFFFFFFFE7BF9FFFFFFFFFFF7FF1FFFFFFFFC7FF9FFFFFFFFFFF7EF3FF3FFFFF9FFF9FEFFFFFF1F00031BFEF8F9BFFFFFCFFFFFFFFFFEFBE7FFFFFFFFFFCFFF1FFFFFFFFC3FFE7FFFC03FFFF9F7BFF3FFFFF9FFFDFF7FFFFF3E7FFFFDFE7EF71FFFFF9FFFFFFFFFFCF7CFFFFC01F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "FFF3FFE3FFFFFFFFE3FFF8FF03FE0FFFCF79FF3FFFFF9FFFCFB7FFFFE3DFFFFFEFF7FF7FFFFFF1FFFFFFFFFFCF79FFF07FE07F8FFFC3FFFFFFFFE1FFFF00FFFFF8FFE738002CFFFF00000F6FFFFFE03FFFFFF003FF7FFFFFF000000000001EF3FF8FFFFF807FFFC7FFFFFFFFF0FFFFFFFFFFFF3FF3BDFFB3FFFF3FFFEFF7FFFFE700000079F3FFFFFFFFE7BFFFFFFFF79EE7FE7FFFFFFFFFFF87FFFFFFFFF87FFFFFFFFFFFCFF99CFF9F7FFF3FFFE7BFFFFFE65E7779007BFFBFFFFFE7BFFFFFFFF79CCFF9FFFFFFFFFFFF0FFFFFFFFFFC3FFFFFFFFFFFF3FDDCFFDF7FFF3FFFF7DFFFFFC8CE707A3C19FFDFFFFFCFDFFFFFFFEF9D9FE7FFFFFFFFFFFE1FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "FFFFFE1FFFFFFFFFFFFDFEDEFFCF7FFF3FFFF3DFFFFFCBC27603380DFFDFFFFF8FBFFFFFFFEFBDBFDFFFFFFFFFFFFC3FFFFFFFFFFE0FFFFFFE0007FEFE6EFFEEFFFE7FFFFBEFFFFFCFCC07FBE681FFFFFFFF9F7FFFFFFFF73B7FBFE0007FFFFFF87FFFFFFFFFFF83FFFFF00000FF7F6E7FE6FFFE7FFFFBEE7FFF9FDFF7FBFE70FFEFFFFF1EFFFFFFFFF33A7F7F800007FFFFE0FFFFFFFFFFFFC0FFFF8000003FBFAE7FF6FFFE7FFFF9FD7FFF9FDFEFF7FE7CFFFFFFFF3DF7FFFFFFF932FEFE000000FFFF81FFFFFFFFFFFFE01FFC00FFF80FDFB77FF2FFFCFFFFFDF37FFF9FCFCFF7FE7A7FFFFFFE3B8FFFFFFF8074FDF80FFF801FFC03FFFFFFFFFFFFF80000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "0FFFFF07EFD77FFB7FFCFFFFFCFF7FFF3FCFC020FE7A7FFFFFFE744FFFFFFFBE75FBF07FFFF000000FFFFFFFFFFFFFFE00003FFFFF83E7D73FFB7FF9FFFFFCFEFFFF3FC0C7670EF53FEFFFFC63DFFFFFFFDE6DF7E1FFFFFE00003FFFFFFFFFFFFFFFC003FFFFFFE1F7CB3FF97FF9FFFFFEFEFFFE3FC6180138F5BFEFFFFCFFBEFFFFFFEE6BF7C3FFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFF0FBEB3FF9FFF3FFFFFE7DFFFC7FC82FF618EB9FFFFFFCFF7CFFFFFCEEEBEF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BEBBFFD7FF3FFFFFF7DFFFCFFCFEFF7FDE3DFF7FFF9FEFAFFFFFE36EBEF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87BE1";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "000000000FFEFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFBFFFFFFFFFFFFFF0007FFFFFFE0007FFFFFFFFFFFFFEFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFBFFFFFFFFFFFFFFFF80FFFFFF80FFFFFFFFFFFFFFFFEFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FBFFFFFFFFFFFFFFFFF81FFFFC0FFFFFFFFFFFFFFFFFEFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FBFFFFFFFFFFFFFFFFFF0FFFF07FFFFFFFFFFFFFFFFFEF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83BFFFFFFFFFFFFFFFFFFC3FFE1FFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFF1FFC7FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFF0000003F8FF0FE0000007FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFF81E7E380FFFFFF01FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF83FFFFFFFFE03C03FFFFFFFFE0FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF87FFFFC000FFE003FF8001FFFFE0FFFFFFFCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFC3FFFFF3FFC01E007C03FFC7FFFFE3FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFF1FFFFFE7FFFFC07F03FFFFF3FFFFFC7FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFF8FFFFFFCFFFFFC4FF91FFFFF9FFFFFF8FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FE3FFFFFFDFFFFC3CFF9E3FFFFDFFFFFFE3FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFF8FFFF1FDFF9FC7FFF8FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFA7FF0FFDFF9FF87FF2FFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFB8007FFDFFDFFF000EFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFBFDFFFFDFF9FFFFDFEFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FFFFFFBFFFFFFDFF9FFFFFFEFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFFF01FFFFFFDFF9FFFFFFC07FFFFC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "99CE0FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FC1F21E0FF3FC9FF3988FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF0731FCEF3FCBE739C0FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFF31FCEE7FE3E279FFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFF9C0E07FE3F0FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFCF0FFF3FFFFFC01FFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000080000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0022";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFE7CFFFE001FFFFFFCFF9FFFFFFC003FFF1F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F3FF00F1FFFFFC0FF81FFFFFCF80FFC7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FCFE1FF9FFFFE027F203FFFFCFF83F1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF1C7FF8FFFF03F3E7C07FFF8FFF1C7BF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C7C1FFFC7FF81FF80FFC0FFF1FFF81F9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFE7E1F07FFE00007FFFFFFF00003FFF07F9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F8FC0FFF0007FFFFFFFFE000FFF81F21F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9DF81FFF9FFFFFFFFFFFFCFFF80FB81F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9DFF01FFFFFFFFFFFFFFFFFFC07D3CCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F3CE7E01FFFFFFFFFFFFFFFF803F99E4F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "E7F3C07FE007FFFFFFFFFFFFF003FC89F0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E790E7FE000FFFFFFFFFF8003F9C85F8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CF99EF3FF00000FFFF80000FFC1E54FCC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CF93CE7FFFE00000000007FF98CE58FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F87E67CFFFFFE00007FFFF39FCF187E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F8FC07CF9";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "DFFFFFFFFFFF339FCF0C787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF879F98FDF9CC0FFFFFEF0F339E078EF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF9CF9F8CE070FFBCE47390E678FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F9CF9F0CFEE67F80CE7380FE7FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F81F9F25FEEF3F81FF3B9CF83F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F1DBF21C0FF3FD9FF3";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "BFFD7FE7FFFFFF7CFFF8FFCFEFF7FDD7CFF7FFF9FEE5E7FFDED6D7DF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DF5BFFCFFC7FFFFFF3F7FF9FFCFEFF7FDAFEFFFFFF3FDCDE77BDEE0D7DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3DF59FFEBFCFFFFFFFB17FF9FFCFCFF7FB9FE7FBFFF3FBBBD67BCF78D7DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3DF59FFEBF8FFFFFFFB67FF9FFE00023FB1FF7FBFFE3F77BBE79D77CD7BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF49FFE5F9FFFFFFF9F7FF9FFEC476606BFF3DFFFE7ECF7AF75DB7DA7BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF29FFF5F9FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "FF9BFFF9FFEFD803357FFBB5FFE7E9F76D75D9BDAFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFADFFF7F3FFFFFFFDBFFF1FFE7CFF008FFF9F8FFC7D7EEEDF6DDBDAFB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFADFFF6F3FFFFFFFDBFFF3FFEFCFE3E0FFFDDFFFCFAFEEEDB6EEBDAFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFADFFF2F3FFFFFFFCFFFF3FFE0DFEBCDFFFCDFFFCF1FDDFBB6EF59AFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFADFFFAE7FFFFFFFEDFFF3FFFE5FEB9BFFFEFFFF8E3FDBDBB76F99AFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFFAE7FFFFFFFEDFFE7FFDE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "C1DC37FFFEEFFF9E7FBBDBB76F992FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFACFFF8E7FFFFFFFE6FFE7FFF0FE1F2FFFFE6FFF9DFFB7D7B76FC96FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFA4FFFCC7FFFFFFFF6FFC7FFA2F87D1FFFFF6FFF9FFF6FD7B7BFE96FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFB4FFFC0FFFFFFFFF77FCFFFFCF6733FFFFF3FFF9FFF6FFFB7B7F96FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFB4FFFE1FFFFFFFFF3BFCFFFFFE8703FFFFFBFFF3FFEDFAFB7B7F96FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFB4FFFF1FFFFFFFFF3FF9FFFFFFF7F7FFFFFB7";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FF3FFEBFAFBFD7F96FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFB4FFFE67FFFFFFFFBDF9FFFFFFFFFFFFFFF97FF3FFD3FBFEFD7F96FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DFB4FFC9FBFFFFFFFFBFF3FFFFFFFFFFFFFFFD7FE7FFD7F9FCFF7F96FDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF1DF34FFDFFBFFFFFFFF95F3FFFFFFFFFFFFFFFD7FE7FFCFF9FCFEFFB6FDC7FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE00FFFFFE1DF74FF1FFDFFFFFFFFDFE7FFFFFFFFFFFFFFFC7FE7FF9FF3FCFEBFB67DC7FFFFF007FFFFFFFFFFFFFFFFFFFFFFC003FFFFE3BF74FF7FFEFFFFFFFFD7C7FFFFFFFFFFFFFFFEFFCFFF9FF3FCF";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "F3FB77DE3FFFFE001FFFFFFFFFFFFFFFFFFFFFF8101FFFFC3BF64FEFFFEFFFFFFFFCB8FFFFFFFFFFFFFFFFE7FCFFF3FF3FCFF3FB77EE1FFFFC000FFFFFFFFFFFFFFFFFFFFFF0FF0FFFFC7BF64FF7FFDFFFFFFFFEF1FFFFFFFFFFFFFFFFE3F9FFF7FF7FCFF3FB77EF1FFFF87F87FFFFFFFFFFFFFFFFFFFFF1FF8FFFF877F6CFF7FF3FFFFFFFFE43FFFFFFFFFFFFFFFFF3F9FFE7FF7FCFFBF937F70FFFF8FFC7FFFFFFFFFFFFFFFFFFFFE1FF87FFF0F7EECFF678FFFFFFFFFF07FFFFFFFFFFFFFFFFF1F3FFEFFF7FCFFBF933F787FFF1FFC3FFFFFFFFFFFFFFFFFFFFE3FFC7FFE1EFEECFF907FFFFFFFFFFDFFFFFFFFFFFFFFFFFF8E3FFDFFEFFCFF9F9BBFBC3FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "F1FFE3FFFFFFFFFFFFFFFFFFFFE3FFC7FF83CFEECFFFEFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFC07FFFFFFFFFBFFF9BBFBE0FFF1FFE3FFFFFFFFFFFFFFFFFFFFE3FFC3FE07DFEECFFFEFFFFFFFFFFE33FFFFFFFFFFFFFFFFFE0FFFFFFFFFFBFFF9BBFDF03FE1FFE3FFFFFFFFFFFFFFFFFFFFE3FFC3F80FBFDECFFFE7FFFFFFFFC0FCFFFFFFFFFFFFFFFFFF6FFFFFFFFFF3FFF9B9FEF80FC3FFE3FFFFFFFFFFFFFFFFFFFFE3FFC1C03F3FDECFFFD7FFFFFFFFBFFEFFFFFFFFFFFFFFFFFE73FFFFFFFFF3FFF9BDFEFE01C5FFE3FFFFFFFFFFFFFFFFFFFFE3EF3000FF7FDCDFFFDBFFFFFFFF1FFE7FFFFFFFFFFFFFFF81FDFFFFFFFFEDFFF9BDFF7F8006FBC3FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFF1E00003FEFFBDDFFFDBFFFFFFFEFFFF3FFFFFFFFFFFFFFF7FFEFFFFFFFFEDFFF99CFFBFE00003C7FFFFFFFFFFFFFFFFFFFFF0FFF83FFDFFBDDFFFDDFCFFFFFDFFFFBFFFFFFFFFFFFFFF7FFEFFFFFF9FDDFFFDDEFFDFFE0FFF87FFFFFFFFFFFFFFFFFFFFF8FFFFFFFBFF3DDFFFDC09FFFFFDFFFFBFFFFFFFFFFFFFFC7FFF7FFFFFC01DFFFDDEFFEFFFFFFF8FFFFFFFFFFFFFFFFFFFFFF87FFFFFF7FF7DDFFE1FFBFFFFFDFFFFBFFFFFFFFFFFFFFBFFFFBFFFFFEFFC7FFDDF7FF7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFC7FFFFFCFFF799F81FFE7FFFFFEFFFF7FFFFFFFFFFFFFF7FFFFBFFFFFF7FFC1FDDF7FF9FFFFFF1FFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFC3FFFFFBFFEFB9FEFFFCFFFFFFEFFF4FFFFFFFFFFFFFFF7FFFFBFFFFFFBFFF3FCCF3FFCFFFFFE1FFFFFFFFFFFFFFFFFFFFFFE0FFBFE7FFEFB9FF3FF9FFFFFFEE7CFFFFFFFFFFFFFFFFBFFFFBFFFFFFDFFCFFCEFBFFF3FEFF83FFFFFFFFFFFFFFFFFFFFFFE31F9F1FFFDFB9FFCFFBFFFF7FF173FFFFFFFFFFFFFFFFBFFFF7FF7FFFEFF9FFCEF9FFFC7CFC43FFFFFFFFFFFFFFFFFFFFFFF1E000FFFFDFBBFFF3FBFFFF7FFF9FFFFFFFFFFFFFFFFFBFFFCFFE7FFFEFE7FFCEFDFFFF8003C7FFFFFFFFFFFFFFFFFFFFFFF1FF03FFFFBF7BFFFFFDFFFF3FFFFFFFFFFFFFFFFFFFFFBCFC3FFE7FFFDFEFFFEE7CFFFFE0FFC7FFFFFFFFFFFFFFFFFFFFFFF0FF30FFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .lut_mask = 64'h00473347CC47FF47;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~7 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~7_combout  = ( \pisa|vga|draw_board_inst|LessThan1~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|LessThan1~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  ) ) # ( \pisa|vga|draw_board_inst|LessThan1~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( 
// (((!\pisa|vga|draw_board_inst|always0~1_combout ) # (\pisa|vga|draw_board_inst|always0~0_combout )) # (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q )) # (\pisa|vga|draw_board_inst|LessThan1~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|LessThan1~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~1_combout ) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|LessThan1~1_combout ),
	.datab(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~7 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~7 .lut_mask = 64'hFF0FFF7FFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N58
dffeas \pisa|vga|draw_board_inst|red[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N28
dffeas \pisa|vga|draw_board_inst|green[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green[1]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|green[1]~feeder_combout  = \pisa|vga|draw_board_inst|red~1_combout 

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|red~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[1]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \pisa|vga|draw_board_inst|green[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N22
dffeas \pisa|vga|draw_board_inst|green[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|green[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N1
dffeas \pisa|vga|draw_board_inst|green[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N52
dffeas \pisa|vga|draw_board_inst|green[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N25
dffeas \pisa|vga|draw_board_inst|green[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N46
dffeas \pisa|vga|draw_board_inst|green[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N52
dffeas \pisa|vga|draw_board_inst|green[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N52
dffeas \pisa|vga|draw_board_inst|green[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N4
dffeas \pisa|vga|draw_board_inst|blue[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N34
dffeas \pisa|vga|draw_board_inst|blue[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N46
dffeas \pisa|vga|draw_board_inst|blue[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \pisa|vga|draw_board_inst|blue[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N46
dffeas \pisa|vga|draw_board_inst|blue[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N16
dffeas \pisa|vga|draw_board_inst|blue[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N28
dffeas \pisa|vga|draw_board_inst|blue[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N46
dffeas \pisa|vga|draw_board_inst|blue[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N35
cyclonev_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N18
cyclonev_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N58
cyclonev_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N1
cyclonev_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N1
cyclonev_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N92
cyclonev_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
