part=xczu9eg-ffvb1156-2-e

[hls]
clock=6.667ns
flow_target=vitis
syn.file=krnl_vadd.cpp
syn.file_cflags=krnl_vadd.cpp,-g -I/home/tls/Dev/wonderland/AmdVitisProjects/VaddZynq2024/vadd_common
syn.top=krnl_vadd
package.ip.name=krnl_vadd
package.output.format=xo
syn.dataflow.strict_mode=warning
syn.debug.enable=1
syn.interface.m_axi_addr64=1
syn.interface.m_axi_auto_max_ports=0
syn.interface.m_axi_conservative_mode=1
syn.rtl.deadlock_detection=sim
syn.rtl.kernel_profile=1
package.output.syn=true