
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidd_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401be0 <.init>:
  401be0:	stp	x29, x30, [sp, #-16]!
  401be4:	mov	x29, sp
  401be8:	bl	4021e0 <ferror@plt+0x60>
  401bec:	ldp	x29, x30, [sp], #16
  401bf0:	ret

Disassembly of section .plt:

0000000000401c00 <memcpy@plt-0x20>:
  401c00:	stp	x16, x30, [sp, #-16]!
  401c04:	adrp	x16, 417000 <ferror@plt+0x14e80>
  401c08:	ldr	x17, [x16, #4088]
  401c0c:	add	x16, x16, #0xff8
  401c10:	br	x17
  401c14:	nop
  401c18:	nop
  401c1c:	nop

0000000000401c20 <memcpy@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c24:	ldr	x17, [x16]
  401c28:	add	x16, x16, #0x0
  401c2c:	br	x17

0000000000401c30 <_exit@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c34:	ldr	x17, [x16, #8]
  401c38:	add	x16, x16, #0x8
  401c3c:	br	x17

0000000000401c40 <strtoul@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c44:	ldr	x17, [x16, #16]
  401c48:	add	x16, x16, #0x10
  401c4c:	br	x17

0000000000401c50 <strlen@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c54:	ldr	x17, [x16, #24]
  401c58:	add	x16, x16, #0x18
  401c5c:	br	x17

0000000000401c60 <fputs@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c64:	ldr	x17, [x16, #32]
  401c68:	add	x16, x16, #0x20
  401c6c:	br	x17

0000000000401c70 <exit@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c74:	ldr	x17, [x16, #40]
  401c78:	add	x16, x16, #0x28
  401c7c:	br	x17

0000000000401c80 <dup@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c84:	ldr	x17, [x16, #48]
  401c88:	add	x16, x16, #0x30
  401c8c:	br	x17

0000000000401c90 <uuid_unparse@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c94:	ldr	x17, [x16, #56]
  401c98:	add	x16, x16, #0x38
  401c9c:	br	x17

0000000000401ca0 <signalfd@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ca4:	ldr	x17, [x16, #64]
  401ca8:	add	x16, x16, #0x40
  401cac:	br	x17

0000000000401cb0 <listen@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cb4:	ldr	x17, [x16, #72]
  401cb8:	add	x16, x16, #0x48
  401cbc:	br	x17

0000000000401cc0 <sigprocmask@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cc4:	ldr	x17, [x16, #80]
  401cc8:	add	x16, x16, #0x50
  401ccc:	br	x17

0000000000401cd0 <daemon@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cd4:	ldr	x17, [x16, #88]
  401cd8:	add	x16, x16, #0x58
  401cdc:	br	x17

0000000000401ce0 <strtod@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ce4:	ldr	x17, [x16, #96]
  401ce8:	add	x16, x16, #0x60
  401cec:	br	x17

0000000000401cf0 <geteuid@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cf4:	ldr	x17, [x16, #104]
  401cf8:	add	x16, x16, #0x68
  401cfc:	br	x17

0000000000401d00 <sysinfo@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d04:	ldr	x17, [x16, #112]
  401d08:	add	x16, x16, #0x70
  401d0c:	br	x17

0000000000401d10 <bind@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d14:	ldr	x17, [x16, #120]
  401d18:	add	x16, x16, #0x78
  401d1c:	br	x17

0000000000401d20 <sprintf@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d24:	ldr	x17, [x16, #128]
  401d28:	add	x16, x16, #0x80
  401d2c:	br	x17

0000000000401d30 <__cxa_atexit@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d34:	ldr	x17, [x16, #136]
  401d38:	add	x16, x16, #0x88
  401d3c:	br	x17

0000000000401d40 <fputc@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d44:	ldr	x17, [x16, #144]
  401d48:	add	x16, x16, #0x90
  401d4c:	br	x17

0000000000401d50 <__uuid_generate_time@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d54:	ldr	x17, [x16, #152]
  401d58:	add	x16, x16, #0x98
  401d5c:	br	x17

0000000000401d60 <clock_gettime@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d64:	ldr	x17, [x16, #160]
  401d68:	add	x16, x16, #0xa0
  401d6c:	br	x17

0000000000401d70 <kill@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d74:	ldr	x17, [x16, #168]
  401d78:	add	x16, x16, #0xa8
  401d7c:	br	x17

0000000000401d80 <snprintf@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d84:	ldr	x17, [x16, #176]
  401d88:	add	x16, x16, #0xb0
  401d8c:	br	x17

0000000000401d90 <localeconv@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d94:	ldr	x17, [x16, #184]
  401d98:	add	x16, x16, #0xb8
  401d9c:	br	x17

0000000000401da0 <fileno@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401da4:	ldr	x17, [x16, #192]
  401da8:	add	x16, x16, #0xc0
  401dac:	br	x17

0000000000401db0 <fsync@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401db4:	ldr	x17, [x16, #200]
  401db8:	add	x16, x16, #0xc8
  401dbc:	br	x17

0000000000401dc0 <getpid@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401dc4:	ldr	x17, [x16, #208]
  401dc8:	add	x16, x16, #0xd0
  401dcc:	br	x17

0000000000401dd0 <timer_settime@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401dd4:	ldr	x17, [x16, #216]
  401dd8:	add	x16, x16, #0xd8
  401ddc:	br	x17

0000000000401de0 <malloc@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401de4:	ldr	x17, [x16, #224]
  401de8:	add	x16, x16, #0xe0
  401dec:	br	x17

0000000000401df0 <open@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401df4:	ldr	x17, [x16, #232]
  401df8:	add	x16, x16, #0xe8
  401dfc:	br	x17

0000000000401e00 <poll@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e04:	ldr	x17, [x16, #240]
  401e08:	add	x16, x16, #0xf0
  401e0c:	br	x17

0000000000401e10 <sd_listen_fds@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e14:	ldr	x17, [x16, #248]
  401e18:	add	x16, x16, #0xf8
  401e1c:	br	x17

0000000000401e20 <__strtol_internal@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e24:	ldr	x17, [x16, #256]
  401e28:	add	x16, x16, #0x100
  401e2c:	br	x17

0000000000401e30 <sigemptyset@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e34:	ldr	x17, [x16, #264]
  401e38:	add	x16, x16, #0x108
  401e3c:	br	x17

0000000000401e40 <strncmp@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e44:	ldr	x17, [x16, #272]
  401e48:	add	x16, x16, #0x110
  401e4c:	br	x17

0000000000401e50 <bindtextdomain@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e54:	ldr	x17, [x16, #280]
  401e58:	add	x16, x16, #0x118
  401e5c:	br	x17

0000000000401e60 <__libc_start_main@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e64:	ldr	x17, [x16, #288]
  401e68:	add	x16, x16, #0x120
  401e6c:	br	x17

0000000000401e70 <fgetc@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e74:	ldr	x17, [x16, #296]
  401e78:	add	x16, x16, #0x128
  401e7c:	br	x17

0000000000401e80 <memset@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e84:	ldr	x17, [x16, #304]
  401e88:	add	x16, x16, #0x130
  401e8c:	br	x17

0000000000401e90 <gettimeofday@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e94:	ldr	x17, [x16, #312]
  401e98:	add	x16, x16, #0x138
  401e9c:	br	x17

0000000000401ea0 <accept@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ea4:	ldr	x17, [x16, #320]
  401ea8:	add	x16, x16, #0x140
  401eac:	br	x17

0000000000401eb0 <__strtoul_internal@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401eb4:	ldr	x17, [x16, #328]
  401eb8:	add	x16, x16, #0x148
  401ebc:	br	x17

0000000000401ec0 <strdup@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ec4:	ldr	x17, [x16, #336]
  401ec8:	add	x16, x16, #0x150
  401ecc:	br	x17

0000000000401ed0 <close@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ed4:	ldr	x17, [x16, #344]
  401ed8:	add	x16, x16, #0x158
  401edc:	br	x17

0000000000401ee0 <sigaction@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ee4:	ldr	x17, [x16, #352]
  401ee8:	add	x16, x16, #0x160
  401eec:	br	x17

0000000000401ef0 <__gmon_start__@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ef4:	ldr	x17, [x16, #360]
  401ef8:	add	x16, x16, #0x168
  401efc:	br	x17

0000000000401f00 <write@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f04:	ldr	x17, [x16, #368]
  401f08:	add	x16, x16, #0x170
  401f0c:	br	x17

0000000000401f10 <abort@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f14:	ldr	x17, [x16, #376]
  401f18:	add	x16, x16, #0x178
  401f1c:	br	x17

0000000000401f20 <timer_create@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f24:	ldr	x17, [x16, #384]
  401f28:	add	x16, x16, #0x180
  401f2c:	br	x17

0000000000401f30 <puts@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f34:	ldr	x17, [x16, #392]
  401f38:	add	x16, x16, #0x188
  401f3c:	br	x17

0000000000401f40 <textdomain@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f44:	ldr	x17, [x16, #400]
  401f48:	add	x16, x16, #0x190
  401f4c:	br	x17

0000000000401f50 <getopt_long@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f54:	ldr	x17, [x16, #408]
  401f58:	add	x16, x16, #0x198
  401f5c:	br	x17

0000000000401f60 <strcmp@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f64:	ldr	x17, [x16, #416]
  401f68:	add	x16, x16, #0x1a0
  401f6c:	br	x17

0000000000401f70 <warn@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f74:	ldr	x17, [x16, #424]
  401f78:	add	x16, x16, #0x1a8
  401f7c:	br	x17

0000000000401f80 <__ctype_b_loc@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f84:	ldr	x17, [x16, #432]
  401f88:	add	x16, x16, #0x1b0
  401f8c:	br	x17

0000000000401f90 <strtol@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f94:	ldr	x17, [x16, #440]
  401f98:	add	x16, x16, #0x1b8
  401f9c:	br	x17

0000000000401fa0 <setreuid@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fa4:	ldr	x17, [x16, #448]
  401fa8:	add	x16, x16, #0x1c0
  401fac:	br	x17

0000000000401fb0 <free@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fb4:	ldr	x17, [x16, #456]
  401fb8:	add	x16, x16, #0x1c8
  401fbc:	br	x17

0000000000401fc0 <timer_delete@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fc4:	ldr	x17, [x16, #464]
  401fc8:	add	x16, x16, #0x1d0
  401fcc:	br	x17

0000000000401fd0 <nanosleep@plt>:
  401fd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fd4:	ldr	x17, [x16, #472]
  401fd8:	add	x16, x16, #0x1d8
  401fdc:	br	x17

0000000000401fe0 <vasprintf@plt>:
  401fe0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fe4:	ldr	x17, [x16, #480]
  401fe8:	add	x16, x16, #0x1e0
  401fec:	br	x17

0000000000401ff0 <connect@plt>:
  401ff0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ff4:	ldr	x17, [x16, #488]
  401ff8:	add	x16, x16, #0x1e8
  401ffc:	br	x17

0000000000402000 <strndup@plt>:
  402000:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402004:	ldr	x17, [x16, #496]
  402008:	add	x16, x16, #0x1f0
  40200c:	br	x17

0000000000402010 <strspn@plt>:
  402010:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402014:	ldr	x17, [x16, #504]
  402018:	add	x16, x16, #0x1f8
  40201c:	br	x17

0000000000402020 <strchr@plt>:
  402020:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402024:	ldr	x17, [x16, #512]
  402028:	add	x16, x16, #0x200
  40202c:	br	x17

0000000000402030 <fcntl@plt>:
  402030:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402034:	ldr	x17, [x16, #520]
  402038:	add	x16, x16, #0x208
  40203c:	br	x17

0000000000402040 <dcngettext@plt>:
  402040:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402044:	ldr	x17, [x16, #528]
  402048:	add	x16, x16, #0x210
  40204c:	br	x17

0000000000402050 <socket@plt>:
  402050:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402054:	ldr	x17, [x16, #536]
  402058:	add	x16, x16, #0x218
  40205c:	br	x17

0000000000402060 <fflush@plt>:
  402060:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402064:	ldr	x17, [x16, #544]
  402068:	add	x16, x16, #0x220
  40206c:	br	x17

0000000000402070 <__uuid_generate_random@plt>:
  402070:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402074:	ldr	x17, [x16, #552]
  402078:	add	x16, x16, #0x228
  40207c:	br	x17

0000000000402080 <warnx@plt>:
  402080:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402084:	ldr	x17, [x16, #560]
  402088:	add	x16, x16, #0x230
  40208c:	br	x17

0000000000402090 <read@plt>:
  402090:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402094:	ldr	x17, [x16, #568]
  402098:	add	x16, x16, #0x238
  40209c:	br	x17

00000000004020a0 <dcgettext@plt>:
  4020a0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020a4:	ldr	x17, [x16, #576]
  4020a8:	add	x16, x16, #0x240
  4020ac:	br	x17

00000000004020b0 <ftruncate@plt>:
  4020b0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020b4:	ldr	x17, [x16, #584]
  4020b8:	add	x16, x16, #0x248
  4020bc:	br	x17

00000000004020c0 <strncpy@plt>:
  4020c0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020c4:	ldr	x17, [x16, #592]
  4020c8:	add	x16, x16, #0x250
  4020cc:	br	x17

00000000004020d0 <errx@plt>:
  4020d0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020d4:	ldr	x17, [x16, #600]
  4020d8:	add	x16, x16, #0x258
  4020dc:	br	x17

00000000004020e0 <sigaddset@plt>:
  4020e0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020e4:	ldr	x17, [x16, #608]
  4020e8:	add	x16, x16, #0x260
  4020ec:	br	x17

00000000004020f0 <umask@plt>:
  4020f0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020f4:	ldr	x17, [x16, #616]
  4020f8:	add	x16, x16, #0x268
  4020fc:	br	x17

0000000000402100 <strcspn@plt>:
  402100:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402104:	ldr	x17, [x16, #624]
  402108:	add	x16, x16, #0x270
  40210c:	br	x17

0000000000402110 <printf@plt>:
  402110:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402114:	ldr	x17, [x16, #632]
  402118:	add	x16, x16, #0x278
  40211c:	br	x17

0000000000402120 <__assert_fail@plt>:
  402120:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402124:	ldr	x17, [x16, #640]
  402128:	add	x16, x16, #0x280
  40212c:	br	x17

0000000000402130 <__errno_location@plt>:
  402130:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402134:	ldr	x17, [x16, #648]
  402138:	add	x16, x16, #0x288
  40213c:	br	x17

0000000000402140 <unlink@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402144:	ldr	x17, [x16, #656]
  402148:	add	x16, x16, #0x290
  40214c:	br	x17

0000000000402150 <fprintf@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402154:	ldr	x17, [x16, #664]
  402158:	add	x16, x16, #0x298
  40215c:	br	x17

0000000000402160 <err@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402164:	ldr	x17, [x16, #672]
  402168:	add	x16, x16, #0x2a0
  40216c:	br	x17

0000000000402170 <setlocale@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402174:	ldr	x17, [x16, #680]
  402178:	add	x16, x16, #0x2a8
  40217c:	br	x17

0000000000402180 <ferror@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402184:	ldr	x17, [x16, #688]
  402188:	add	x16, x16, #0x2b0
  40218c:	br	x17

Disassembly of section .text:

0000000000402190 <.text>:
  402190:	mov	x29, #0x0                   	// #0
  402194:	mov	x30, #0x0                   	// #0
  402198:	mov	x5, x0
  40219c:	ldr	x1, [sp]
  4021a0:	add	x2, sp, #0x8
  4021a4:	mov	x6, sp
  4021a8:	movz	x0, #0x0, lsl #48
  4021ac:	movk	x0, #0x0, lsl #32
  4021b0:	movk	x0, #0x40, lsl #16
  4021b4:	movk	x0, #0x2974
  4021b8:	movz	x3, #0x0, lsl #48
  4021bc:	movk	x3, #0x0, lsl #32
  4021c0:	movk	x3, #0x40, lsl #16
  4021c4:	movk	x3, #0x5ca8
  4021c8:	movz	x4, #0x0, lsl #48
  4021cc:	movk	x4, #0x0, lsl #32
  4021d0:	movk	x4, #0x40, lsl #16
  4021d4:	movk	x4, #0x5d28
  4021d8:	bl	401e60 <__libc_start_main@plt>
  4021dc:	bl	401f10 <abort@plt>
  4021e0:	adrp	x0, 417000 <ferror@plt+0x14e80>
  4021e4:	ldr	x0, [x0, #4064]
  4021e8:	cbz	x0, 4021f0 <ferror@plt+0x70>
  4021ec:	b	401ef0 <__gmon_start__@plt>
  4021f0:	ret
  4021f4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4021f8:	add	x0, x0, #0x310
  4021fc:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402200:	add	x1, x1, #0x310
  402204:	cmp	x0, x1
  402208:	b.eq	40223c <ferror@plt+0xbc>  // b.none
  40220c:	stp	x29, x30, [sp, #-32]!
  402210:	mov	x29, sp
  402214:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402218:	ldr	x0, [x0, #3416]
  40221c:	str	x0, [sp, #24]
  402220:	mov	x1, x0
  402224:	cbz	x1, 402234 <ferror@plt+0xb4>
  402228:	adrp	x0, 418000 <ferror@plt+0x15e80>
  40222c:	add	x0, x0, #0x310
  402230:	blr	x1
  402234:	ldp	x29, x30, [sp], #32
  402238:	ret
  40223c:	ret
  402240:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402244:	add	x0, x0, #0x310
  402248:	adrp	x1, 418000 <ferror@plt+0x15e80>
  40224c:	add	x1, x1, #0x310
  402250:	sub	x0, x0, x1
  402254:	lsr	x1, x0, #63
  402258:	add	x0, x1, x0, asr #3
  40225c:	cmp	xzr, x0, asr #1
  402260:	b.eq	402298 <ferror@plt+0x118>  // b.none
  402264:	stp	x29, x30, [sp, #-32]!
  402268:	mov	x29, sp
  40226c:	asr	x1, x0, #1
  402270:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402274:	ldr	x0, [x0, #3424]
  402278:	str	x0, [sp, #24]
  40227c:	mov	x2, x0
  402280:	cbz	x2, 402290 <ferror@plt+0x110>
  402284:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402288:	add	x0, x0, #0x310
  40228c:	blr	x2
  402290:	ldp	x29, x30, [sp], #32
  402294:	ret
  402298:	ret
  40229c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4022a0:	ldrb	w0, [x0, #816]
  4022a4:	cbnz	w0, 4022c8 <ferror@plt+0x148>
  4022a8:	stp	x29, x30, [sp, #-16]!
  4022ac:	mov	x29, sp
  4022b0:	bl	4021f4 <ferror@plt+0x74>
  4022b4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4022b8:	mov	w1, #0x1                   	// #1
  4022bc:	strb	w1, [x0, #816]
  4022c0:	ldp	x29, x30, [sp], #16
  4022c4:	ret
  4022c8:	ret
  4022cc:	stp	x29, x30, [sp, #-16]!
  4022d0:	mov	x29, sp
  4022d4:	bl	402240 <ferror@plt+0xc0>
  4022d8:	ldp	x29, x30, [sp], #16
  4022dc:	ret
  4022e0:	stp	x29, x30, [sp, #-32]!
  4022e4:	mov	x29, sp
  4022e8:	str	x19, [sp, #16]
  4022ec:	mov	w19, w0
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4022f8:	add	x1, x1, #0xd68
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	bl	4020a0 <dcgettext@plt>
  402304:	mov	w2, w19
  402308:	mov	x1, x0
  40230c:	mov	w0, #0x1                   	// #1
  402310:	bl	4020d0 <errx@plt>
  402314:	ldr	w0, [x1, #8]
  402318:	cmn	w0, #0x2
  40231c:	b.eq	402324 <ferror@plt+0x1a4>  // b.none
  402320:	ret
  402324:	stp	x29, x30, [sp, #-16]!
  402328:	mov	x29, sp
  40232c:	mov	w2, #0x5                   	// #5
  402330:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402334:	add	x1, x1, #0xd90
  402338:	mov	x0, #0x0                   	// #0
  40233c:	bl	4020a0 <dcgettext@plt>
  402340:	mov	x1, x0
  402344:	mov	w0, #0x1                   	// #1
  402348:	bl	4020d0 <errx@plt>
  40234c:	cbz	x2, 4023d8 <ferror@plt+0x258>
  402350:	stp	x29, x30, [sp, #-80]!
  402354:	mov	x29, sp
  402358:	stp	x19, x20, [sp, #16]
  40235c:	stp	x21, x22, [sp, #32]
  402360:	str	x23, [sp, #48]
  402364:	mov	w22, w0
  402368:	mov	x21, x1
  40236c:	mov	x19, x2
  402370:	bl	402130 <__errno_location@plt>
  402374:	mov	x20, x0
  402378:	mov	x23, #0xb280                	// #45696
  40237c:	movk	x23, #0xee6, lsl #16
  402380:	b	4023a0 <ferror@plt+0x220>
  402384:	ldr	w1, [x20]
  402388:	cmp	w1, #0x4
  40238c:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  402390:	b.ne	4023e0 <ferror@plt+0x260>  // b.any
  402394:	cmp	w1, #0xb
  402398:	b.eq	4023fc <ferror@plt+0x27c>  // b.none
  40239c:	cbz	x19, 4023e8 <ferror@plt+0x268>
  4023a0:	str	wzr, [x20]
  4023a4:	mov	x2, x19
  4023a8:	mov	x1, x21
  4023ac:	mov	w0, w22
  4023b0:	bl	401f00 <write@plt>
  4023b4:	cmp	x0, #0x0
  4023b8:	b.le	402384 <ferror@plt+0x204>
  4023bc:	subs	x19, x19, x0
  4023c0:	b.eq	4023f0 <ferror@plt+0x270>  // b.none
  4023c4:	add	x21, x21, x0
  4023c8:	ldr	w0, [x20]
  4023cc:	cmp	w0, #0xb
  4023d0:	b.ne	4023a0 <ferror@plt+0x220>  // b.any
  4023d4:	b	4023fc <ferror@plt+0x27c>
  4023d8:	mov	w0, #0x0                   	// #0
  4023dc:	ret
  4023e0:	mov	w0, #0xffffffff            	// #-1
  4023e4:	b	402418 <ferror@plt+0x298>
  4023e8:	mov	w0, #0x0                   	// #0
  4023ec:	b	402418 <ferror@plt+0x298>
  4023f0:	ldr	w0, [x20]
  4023f4:	cmp	w0, #0xb
  4023f8:	b.ne	402414 <ferror@plt+0x294>  // b.any
  4023fc:	str	xzr, [sp, #64]
  402400:	str	x23, [sp, #72]
  402404:	mov	x1, #0x0                   	// #0
  402408:	add	x0, sp, #0x40
  40240c:	bl	401fd0 <nanosleep@plt>
  402410:	b	40239c <ferror@plt+0x21c>
  402414:	mov	w0, #0x0                   	// #0
  402418:	ldp	x19, x20, [sp, #16]
  40241c:	ldp	x21, x22, [sp, #32]
  402420:	ldr	x23, [sp, #48]
  402424:	ldp	x29, x30, [sp], #80
  402428:	ret
  40242c:	stp	x29, x30, [sp, #-80]!
  402430:	mov	x29, sp
  402434:	stp	x19, x20, [sp, #16]
  402438:	stp	x21, x22, [sp, #32]
  40243c:	mov	w22, w0
  402440:	mov	x20, x1
  402444:	mov	x19, x2
  402448:	mov	w1, #0x0                   	// #0
  40244c:	mov	x0, x20
  402450:	bl	401e80 <memset@plt>
  402454:	cbz	x19, 402500 <ferror@plt+0x380>
  402458:	stp	x23, x24, [sp, #48]
  40245c:	mov	w23, #0x0                   	// #0
  402460:	mov	x21, #0x0                   	// #0
  402464:	mov	x24, #0xb280                	// #45696
  402468:	movk	x24, #0xee6, lsl #16
  40246c:	b	4024cc <ferror@plt+0x34c>
  402470:	tbz	x0, #63, 402490 <ferror@plt+0x310>
  402474:	bl	402130 <__errno_location@plt>
  402478:	ldr	w0, [x0]
  40247c:	cmp	w0, #0xb
  402480:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402484:	b.ne	402490 <ferror@plt+0x310>  // b.any
  402488:	cmp	w23, #0x4
  40248c:	b.le	4024b0 <ferror@plt+0x330>
  402490:	cmp	x21, #0x0
  402494:	csinv	x21, x21, xzr, ne  // ne = any
  402498:	ldp	x23, x24, [sp, #48]
  40249c:	mov	x0, x21
  4024a0:	ldp	x19, x20, [sp, #16]
  4024a4:	ldp	x21, x22, [sp, #32]
  4024a8:	ldp	x29, x30, [sp], #80
  4024ac:	ret
  4024b0:	add	w23, w23, #0x1
  4024b4:	str	xzr, [sp, #64]
  4024b8:	str	x24, [sp, #72]
  4024bc:	mov	x1, #0x0                   	// #0
  4024c0:	add	x0, sp, #0x40
  4024c4:	bl	401fd0 <nanosleep@plt>
  4024c8:	cbz	x19, 4024f8 <ferror@plt+0x378>
  4024cc:	mov	x2, x19
  4024d0:	mov	x1, x20
  4024d4:	mov	w0, w22
  4024d8:	bl	402090 <read@plt>
  4024dc:	cmp	x0, #0x0
  4024e0:	b.le	402470 <ferror@plt+0x2f0>
  4024e4:	sub	x19, x19, x0
  4024e8:	add	x20, x20, x0
  4024ec:	add	x21, x21, x0
  4024f0:	mov	w23, #0x0                   	// #0
  4024f4:	b	4024c8 <ferror@plt+0x348>
  4024f8:	ldp	x23, x24, [sp, #48]
  4024fc:	b	40249c <ferror@plt+0x31c>
  402500:	mov	x21, #0x0                   	// #0
  402504:	b	40249c <ferror@plt+0x31c>
  402508:	stp	x29, x30, [sp, #-208]!
  40250c:	mov	x29, sp
  402510:	stp	x25, x26, [sp, #64]
  402514:	mov	x26, x5
  402518:	str	wzr, [sp, #196]
  40251c:	sub	w25, w1, #0x4
  402520:	cmp	x4, #0x0
  402524:	ccmp	w25, #0x1, #0x2, eq  // eq = none
  402528:	b.ls	402654 <ferror@plt+0x4d4>  // b.plast
  40252c:	stp	x19, x20, [sp, #16]
  402530:	stp	x21, x22, [sp, #32]
  402534:	stp	x23, x24, [sp, #48]
  402538:	mov	x21, x0
  40253c:	mov	w20, w1
  402540:	mov	x23, x2
  402544:	mov	x24, x3
  402548:	mov	x22, x4
  40254c:	mov	w2, #0x0                   	// #0
  402550:	mov	w1, #0x1                   	// #1
  402554:	mov	w0, w1
  402558:	bl	402050 <socket@plt>
  40255c:	mov	w19, w0
  402560:	tbnz	w0, #31, 402684 <ferror@plt+0x504>
  402564:	mov	w0, #0x1                   	// #1
  402568:	strh	w0, [sp, #80]
  40256c:	mov	x0, x21
  402570:	bl	401c50 <strlen@plt>
  402574:	cmp	x0, #0x6b
  402578:	b.hi	4026b4 <ferror@plt+0x534>  // b.pmore
  40257c:	mov	x2, #0x6b                  	// #107
  402580:	mov	x1, x21
  402584:	add	x0, sp, #0x52
  402588:	bl	4020c0 <strncpy@plt>
  40258c:	strb	wzr, [sp, #189]
  402590:	mov	w2, #0x6e                  	// #110
  402594:	add	x1, sp, #0x50
  402598:	mov	w0, w19
  40259c:	bl	401ff0 <connect@plt>
  4025a0:	tbnz	w0, #31, 4026d4 <ferror@plt+0x554>
  4025a4:	cmp	w20, #0x5
  4025a8:	b.eq	40270c <ferror@plt+0x58c>  // b.none
  4025ac:	strb	w20, [sp, #200]
  4025b0:	mov	w2, #0x1                   	// #1
  4025b4:	cmp	w25, w2
  4025b8:	b.ls	402728 <ferror@plt+0x5a8>  // b.plast
  4025bc:	sxtw	x2, w2
  4025c0:	add	x1, sp, #0xc8
  4025c4:	mov	w0, w19
  4025c8:	bl	40234c <ferror@plt+0x1cc>
  4025cc:	tbnz	w0, #31, 402738 <ferror@plt+0x5b8>
  4025d0:	mov	x2, #0x4                   	// #4
  4025d4:	add	x1, sp, #0xc4
  4025d8:	mov	w0, w19
  4025dc:	bl	40242c <ferror@plt+0x2ac>
  4025e0:	tbnz	x0, #63, 402770 <ferror@plt+0x5f0>
  4025e4:	ldr	w0, [sp, #196]
  4025e8:	tbnz	w0, #31, 4027a8 <ferror@plt+0x628>
  4025ec:	sxtw	x2, w0
  4025f0:	cmp	x24, w0, sxtw
  4025f4:	b.cc	4027a8 <ferror@plt+0x628>  // b.lo, b.ul, b.last
  4025f8:	mov	x1, x23
  4025fc:	mov	w0, w19
  402600:	bl	40242c <ferror@plt+0x2ac>
  402604:	mov	x21, x0
  402608:	cmp	x0, #0x0
  40260c:	cset	w0, gt
  402610:	cmp	w0, #0x0
  402614:	ccmp	w20, #0x4, #0x0, ne  // ne = any
  402618:	b.ne	4027ec <ferror@plt+0x66c>  // b.any
  40261c:	ldr	w0, [sp, #196]
  402620:	cmp	w0, #0x13
  402624:	b.le	4027e0 <ferror@plt+0x660>
  402628:	ldr	w0, [x22]
  40262c:	str	w0, [x23, #16]
  402630:	mov	w0, w19
  402634:	bl	401ed0 <close@plt>
  402638:	mov	w0, w21
  40263c:	ldp	x19, x20, [sp, #16]
  402640:	ldp	x21, x22, [sp, #32]
  402644:	ldp	x23, x24, [sp, #48]
  402648:	ldp	x25, x26, [sp, #64]
  40264c:	ldp	x29, x30, [sp], #208
  402650:	ret
  402654:	cbz	x5, 402670 <ferror@plt+0x4f0>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402660:	add	x1, x1, #0xda0
  402664:	mov	x0, #0x0                   	// #0
  402668:	bl	4020a0 <dcgettext@plt>
  40266c:	str	x0, [x26]
  402670:	bl	402130 <__errno_location@plt>
  402674:	mov	w1, #0x16                  	// #22
  402678:	str	w1, [x0]
  40267c:	mov	w0, #0xffffffff            	// #-1
  402680:	b	402648 <ferror@plt+0x4c8>
  402684:	cbz	x26, 40281c <ferror@plt+0x69c>
  402688:	mov	w2, #0x5                   	// #5
  40268c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402690:	add	x1, x1, #0x630
  402694:	mov	x0, #0x0                   	// #0
  402698:	bl	4020a0 <dcgettext@plt>
  40269c:	str	x0, [x26]
  4026a0:	mov	w0, #0xffffffff            	// #-1
  4026a4:	ldp	x19, x20, [sp, #16]
  4026a8:	ldp	x21, x22, [sp, #32]
  4026ac:	ldp	x23, x24, [sp, #48]
  4026b0:	b	402648 <ferror@plt+0x4c8>
  4026b4:	adrp	x3, 406000 <ferror@plt+0x3e80>
  4026b8:	add	x3, x3, #0x828
  4026bc:	mov	w2, #0x79                  	// #121
  4026c0:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4026c4:	add	x1, x1, #0xdb0
  4026c8:	adrp	x0, 405000 <ferror@plt+0x2e80>
  4026cc:	add	x0, x0, #0xdc8
  4026d0:	bl	402120 <__assert_fail@plt>
  4026d4:	cbz	x26, 4026f0 <ferror@plt+0x570>
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4026e0:	add	x1, x1, #0xdf8
  4026e4:	mov	x0, #0x0                   	// #0
  4026e8:	bl	4020a0 <dcgettext@plt>
  4026ec:	str	x0, [x26]
  4026f0:	mov	w0, w19
  4026f4:	bl	401ed0 <close@plt>
  4026f8:	mov	w0, #0xffffffff            	// #-1
  4026fc:	ldp	x19, x20, [sp, #16]
  402700:	ldp	x21, x22, [sp, #32]
  402704:	ldp	x23, x24, [sp, #48]
  402708:	b	402648 <ferror@plt+0x4c8>
  40270c:	sub	x0, x24, #0x4
  402710:	ldrsw	x1, [x22]
  402714:	cmp	x0, x1, lsl #4
  402718:	b.cs	4025ac <ferror@plt+0x42c>  // b.hs, b.nlast
  40271c:	lsr	x0, x0, #4
  402720:	str	w0, [x22]
  402724:	b	4025ac <ferror@plt+0x42c>
  402728:	ldr	w0, [x22]
  40272c:	stur	w0, [sp, #201]
  402730:	mov	w2, #0x5                   	// #5
  402734:	b	4025bc <ferror@plt+0x43c>
  402738:	cbz	x26, 402754 <ferror@plt+0x5d4>
  40273c:	mov	w2, #0x5                   	// #5
  402740:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402744:	add	x1, x1, #0xe00
  402748:	mov	x0, #0x0                   	// #0
  40274c:	bl	4020a0 <dcgettext@plt>
  402750:	str	x0, [x26]
  402754:	mov	w0, w19
  402758:	bl	401ed0 <close@plt>
  40275c:	mov	w0, #0xffffffff            	// #-1
  402760:	ldp	x19, x20, [sp, #16]
  402764:	ldp	x21, x22, [sp, #32]
  402768:	ldp	x23, x24, [sp, #48]
  40276c:	b	402648 <ferror@plt+0x4c8>
  402770:	cbz	x26, 40278c <ferror@plt+0x60c>
  402774:	mov	w2, #0x5                   	// #5
  402778:	adrp	x1, 405000 <ferror@plt+0x2e80>
  40277c:	add	x1, x1, #0xe08
  402780:	mov	x0, #0x0                   	// #0
  402784:	bl	4020a0 <dcgettext@plt>
  402788:	str	x0, [x26]
  40278c:	mov	w0, w19
  402790:	bl	401ed0 <close@plt>
  402794:	mov	w0, #0xffffffff            	// #-1
  402798:	ldp	x19, x20, [sp, #16]
  40279c:	ldp	x21, x22, [sp, #32]
  4027a0:	ldp	x23, x24, [sp, #48]
  4027a4:	b	402648 <ferror@plt+0x4c8>
  4027a8:	cbz	x26, 4027c4 <ferror@plt+0x644>
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4027b4:	add	x1, x1, #0xe18
  4027b8:	mov	x0, #0x0                   	// #0
  4027bc:	bl	4020a0 <dcgettext@plt>
  4027c0:	str	x0, [x26]
  4027c4:	mov	w0, w19
  4027c8:	bl	401ed0 <close@plt>
  4027cc:	mov	w0, #0xffffffff            	// #-1
  4027d0:	ldp	x19, x20, [sp, #16]
  4027d4:	ldp	x21, x22, [sp, #32]
  4027d8:	ldp	x23, x24, [sp, #48]
  4027dc:	b	402648 <ferror@plt+0x4c8>
  4027e0:	mov	w0, #0xffffffff            	// #-1
  4027e4:	str	w0, [x22]
  4027e8:	b	402630 <ferror@plt+0x4b0>
  4027ec:	cmp	w0, #0x0
  4027f0:	ccmp	w20, #0x5, #0x0, ne  // ne = any
  4027f4:	b.ne	402630 <ferror@plt+0x4b0>  // b.any
  4027f8:	ldr	w0, [sp, #196]
  4027fc:	cmp	w0, #0x3
  402800:	b.le	402810 <ferror@plt+0x690>
  402804:	ldr	w0, [x22]
  402808:	str	w0, [x23]
  40280c:	b	402630 <ferror@plt+0x4b0>
  402810:	mov	w0, #0xffffffff            	// #-1
  402814:	str	w0, [x22]
  402818:	b	402630 <ferror@plt+0x4b0>
  40281c:	mov	w0, #0xffffffff            	// #-1
  402820:	ldp	x19, x20, [sp, #16]
  402824:	ldp	x21, x22, [sp, #32]
  402828:	ldp	x23, x24, [sp, #48]
  40282c:	b	402648 <ferror@plt+0x4c8>
  402830:	stp	x29, x30, [sp, #-32]!
  402834:	mov	x29, sp
  402838:	stp	x19, x20, [sp, #16]
  40283c:	mov	x19, x0
  402840:	mov	w20, w1
  402844:	ldr	x0, [x0]
  402848:	cbz	x0, 402850 <ferror@plt+0x6d0>
  40284c:	bl	402140 <unlink@plt>
  402850:	ldr	x0, [x19, #8]
  402854:	cbz	x0, 40285c <ferror@plt+0x6dc>
  402858:	bl	402140 <unlink@plt>
  40285c:	mov	w0, w20
  402860:	bl	401c70 <exit@plt>
  402864:	stp	x29, x30, [sp, #-32]!
  402868:	mov	x29, sp
  40286c:	stp	x19, x20, [sp, #16]
  402870:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402874:	ldr	x20, [x0, #800]
  402878:	bl	402130 <__errno_location@plt>
  40287c:	mov	x19, x0
  402880:	str	wzr, [x0]
  402884:	mov	x0, x20
  402888:	bl	402180 <ferror@plt>
  40288c:	cbz	w0, 4028d4 <ferror@plt+0x754>
  402890:	ldr	w0, [x19]
  402894:	cmp	w0, #0x9
  402898:	b.eq	4028a4 <ferror@plt+0x724>  // b.none
  40289c:	cmp	w0, #0x20
  4028a0:	b.ne	402900 <ferror@plt+0x780>  // b.any
  4028a4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4028a8:	ldr	x20, [x0, #784]
  4028ac:	str	wzr, [x19]
  4028b0:	mov	x0, x20
  4028b4:	bl	402180 <ferror@plt>
  4028b8:	cbz	w0, 402940 <ferror@plt+0x7c0>
  4028bc:	ldr	w0, [x19]
  4028c0:	cmp	w0, #0x9
  4028c4:	b.ne	40296c <ferror@plt+0x7ec>  // b.any
  4028c8:	ldp	x19, x20, [sp, #16]
  4028cc:	ldp	x29, x30, [sp], #32
  4028d0:	ret
  4028d4:	mov	x0, x20
  4028d8:	bl	402060 <fflush@plt>
  4028dc:	cbnz	w0, 402890 <ferror@plt+0x710>
  4028e0:	mov	x0, x20
  4028e4:	bl	401da0 <fileno@plt>
  4028e8:	tbnz	w0, #31, 402890 <ferror@plt+0x710>
  4028ec:	bl	401c80 <dup@plt>
  4028f0:	tbnz	w0, #31, 402890 <ferror@plt+0x710>
  4028f4:	bl	401ed0 <close@plt>
  4028f8:	cbz	w0, 4028a4 <ferror@plt+0x724>
  4028fc:	b	402890 <ferror@plt+0x710>
  402900:	cbz	w0, 402924 <ferror@plt+0x7a4>
  402904:	mov	w2, #0x5                   	// #5
  402908:	adrp	x1, 405000 <ferror@plt+0x2e80>
  40290c:	add	x1, x1, #0xe30
  402910:	mov	x0, #0x0                   	// #0
  402914:	bl	4020a0 <dcgettext@plt>
  402918:	bl	401f70 <warn@plt>
  40291c:	mov	w0, #0x1                   	// #1
  402920:	bl	401c30 <_exit@plt>
  402924:	mov	w2, #0x5                   	// #5
  402928:	adrp	x1, 405000 <ferror@plt+0x2e80>
  40292c:	add	x1, x1, #0xe30
  402930:	mov	x0, #0x0                   	// #0
  402934:	bl	4020a0 <dcgettext@plt>
  402938:	bl	402080 <warnx@plt>
  40293c:	b	40291c <ferror@plt+0x79c>
  402940:	mov	x0, x20
  402944:	bl	402060 <fflush@plt>
  402948:	cbnz	w0, 4028bc <ferror@plt+0x73c>
  40294c:	mov	x0, x20
  402950:	bl	401da0 <fileno@plt>
  402954:	tbnz	w0, #31, 4028bc <ferror@plt+0x73c>
  402958:	bl	401c80 <dup@plt>
  40295c:	tbnz	w0, #31, 4028bc <ferror@plt+0x73c>
  402960:	bl	401ed0 <close@plt>
  402964:	cbz	w0, 4028c8 <ferror@plt+0x748>
  402968:	b	4028bc <ferror@plt+0x73c>
  40296c:	mov	w0, #0x1                   	// #1
  402970:	bl	401c30 <_exit@plt>
  402974:	sub	sp, sp, #0xac0
  402978:	stp	x29, x30, [sp]
  40297c:	mov	x29, sp
  402980:	stp	x19, x20, [sp, #16]
  402984:	stp	x21, x22, [sp, #32]
  402988:	stp	x23, x24, [sp, #48]
  40298c:	stp	x25, x26, [sp, #64]
  402990:	stp	x27, x28, [sp, #80]
  402994:	mov	w25, w0
  402998:	mov	x24, x1
  40299c:	str	xzr, [sp, #2744]
  4029a0:	str	wzr, [sp, #1660]
  4029a4:	add	x0, sp, #0x620
  4029a8:	stp	xzr, xzr, [x0, #64]
  4029ac:	str	xzr, [sp, #1648]
  4029b0:	stp	xzr, xzr, [x0, #48]
  4029b4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4029b8:	add	x1, x1, #0x430
  4029bc:	mov	w0, #0x6                   	// #6
  4029c0:	bl	402170 <setlocale@plt>
  4029c4:	adrp	x19, 405000 <ferror@plt+0x2e80>
  4029c8:	add	x19, x19, #0xea0
  4029cc:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4029d0:	add	x1, x1, #0xe88
  4029d4:	mov	x0, x19
  4029d8:	bl	401e50 <bindtextdomain@plt>
  4029dc:	mov	x0, x19
  4029e0:	bl	401f40 <textdomain@plt>
  4029e4:	adrp	x0, 402000 <strndup@plt>
  4029e8:	add	x0, x0, #0x864
  4029ec:	bl	405d30 <ferror@plt+0x3bb0>
  4029f0:	str	wzr, [sp, #116]
  4029f4:	mov	w27, #0x0                   	// #0
  4029f8:	str	wzr, [sp, #112]
  4029fc:	mov	w21, #0x0                   	// #0
  402a00:	str	xzr, [sp, #104]
  402a04:	adrp	x28, 405000 <ferror@plt+0x2e80>
  402a08:	add	x28, x28, #0xe48
  402a0c:	adrp	x22, 406000 <ferror@plt+0x3e80>
  402a10:	add	x22, x22, #0x828
  402a14:	add	x26, x22, #0x10
  402a18:	adrp	x23, 406000 <ferror@plt+0x3e80>
  402a1c:	add	x23, x23, #0x2d8
  402a20:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402a24:	add	x0, x0, #0xee8
  402a28:	str	x0, [sp, #120]
  402a2c:	b	402e78 <ferror@plt+0xcf8>
  402a30:	ldr	w0, [x2, #4]!
  402a34:	cmp	w0, #0x0
  402a38:	ccmp	w19, w0, #0x1, ne  // ne = any
  402a3c:	b.ge	402a70 <ferror@plt+0x8f0>  // b.tcont
  402a40:	b	402a48 <ferror@plt+0x8c8>
  402a44:	str	w19, [x1]
  402a48:	ldr	w0, [x20, #64]!
  402a4c:	add	x1, x1, #0x4
  402a50:	cmp	w0, #0x0
  402a54:	ccmp	w19, w0, #0x1, ne  // ne = any
  402a58:	b.lt	402b58 <ferror@plt+0x9d8>  // b.tstop
  402a5c:	ldr	w0, [x20]
  402a60:	cmp	w0, #0x0
  402a64:	mov	x2, x20
  402a68:	ccmp	w19, w0, #0x1, ne  // ne = any
  402a6c:	b.lt	402a48 <ferror@plt+0x8c8>  // b.tstop
  402a70:	cmp	w19, w0
  402a74:	b.ne	402a30 <ferror@plt+0x8b0>  // b.any
  402a78:	ldr	w0, [x1]
  402a7c:	cbz	w0, 402a44 <ferror@plt+0x8c4>
  402a80:	cmp	w19, w0
  402a84:	b.eq	402a48 <ferror@plt+0x8c8>  // b.none
  402a88:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402a8c:	ldr	x19, [x0, #784]
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402a98:	add	x1, x1, #0xeb0
  402a9c:	mov	x0, #0x0                   	// #0
  402aa0:	bl	4020a0 <dcgettext@plt>
  402aa4:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402aa8:	ldr	x2, [x1, #808]
  402aac:	mov	x1, x0
  402ab0:	mov	x0, x19
  402ab4:	bl	402150 <fprintf@plt>
  402ab8:	mov	x19, #0x0                   	// #0
  402abc:	adrp	x22, 405000 <ferror@plt+0x2e80>
  402ac0:	add	x22, x22, #0xe40
  402ac4:	adrp	x21, 406000 <ferror@plt+0x3e80>
  402ac8:	add	x21, x21, #0x828
  402acc:	adrp	x23, 405000 <ferror@plt+0x2e80>
  402ad0:	b	402af8 <ferror@plt+0x978>
  402ad4:	cbz	x2, 402b1c <ferror@plt+0x99c>
  402ad8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402adc:	add	x1, x1, #0xed8
  402ae0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402ae4:	ldr	x0, [x0, #784]
  402ae8:	bl	402150 <fprintf@plt>
  402aec:	add	x19, x19, #0x4
  402af0:	cmp	x19, #0x3c
  402af4:	b.eq	402b40 <ferror@plt+0x9c0>  // b.none
  402af8:	ldr	w3, [x20, x19]
  402afc:	cbz	w3, 402b40 <ferror@plt+0x9c0>
  402b00:	mov	x2, x22
  402b04:	add	x0, x21, #0x10
  402b08:	ldr	w1, [x0, #24]
  402b0c:	cmp	w3, w1
  402b10:	b.eq	402ad4 <ferror@plt+0x954>  // b.none
  402b14:	ldr	x2, [x0, #32]!
  402b18:	cbnz	x2, 402b08 <ferror@plt+0x988>
  402b1c:	sub	w0, w3, #0x21
  402b20:	cmp	w0, #0x5d
  402b24:	b.hi	402aec <ferror@plt+0x96c>  // b.pmore
  402b28:	mov	w2, w3
  402b2c:	add	x1, x23, #0xee0
  402b30:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402b34:	ldr	x0, [x0, #784]
  402b38:	bl	402150 <fprintf@plt>
  402b3c:	b	402aec <ferror@plt+0x96c>
  402b40:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402b44:	ldr	x1, [x0, #784]
  402b48:	mov	w0, #0xa                   	// #10
  402b4c:	bl	401d40 <fputc@plt>
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	bl	401c70 <exit@plt>
  402b58:	cmp	w19, #0x6b
  402b5c:	b.eq	402f14 <ferror@plt+0xd94>  // b.none
  402b60:	b.gt	402e58 <ferror@plt+0xcd8>
  402b64:	cmp	w19, #0x54
  402b68:	b.eq	402f48 <ferror@plt+0xdc8>  // b.none
  402b6c:	b.le	402de4 <ferror@plt+0xc64>
  402b70:	cmp	w19, #0x64
  402b74:	b.eq	402f04 <ferror@plt+0xd84>  // b.none
  402b78:	cmp	w19, #0x68
  402b7c:	b.ne	402e20 <ferror@plt+0xca0>  // b.any
  402b80:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402b84:	ldr	x19, [x0, #800]
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402b90:	add	x1, x1, #0xf48
  402b94:	mov	x0, #0x0                   	// #0
  402b98:	bl	4020a0 <dcgettext@plt>
  402b9c:	mov	x1, x19
  402ba0:	bl	401c60 <fputs@plt>
  402ba4:	mov	w2, #0x5                   	// #5
  402ba8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402bac:	add	x1, x1, #0xf58
  402bb0:	mov	x0, #0x0                   	// #0
  402bb4:	bl	4020a0 <dcgettext@plt>
  402bb8:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402bbc:	ldr	x2, [x1, #808]
  402bc0:	mov	x1, x0
  402bc4:	mov	x0, x19
  402bc8:	bl	402150 <fprintf@plt>
  402bcc:	mov	x1, x19
  402bd0:	mov	w0, #0xa                   	// #10
  402bd4:	bl	401d40 <fputc@plt>
  402bd8:	mov	w2, #0x5                   	// #5
  402bdc:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402be0:	add	x1, x1, #0xf68
  402be4:	mov	x0, #0x0                   	// #0
  402be8:	bl	4020a0 <dcgettext@plt>
  402bec:	mov	x1, x19
  402bf0:	bl	401c60 <fputs@plt>
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402bfc:	add	x1, x1, #0xf88
  402c00:	mov	x0, #0x0                   	// #0
  402c04:	bl	4020a0 <dcgettext@plt>
  402c08:	mov	x1, x19
  402c0c:	bl	401c60 <fputs@plt>
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402c18:	add	x1, x1, #0xf98
  402c1c:	mov	x0, #0x0                   	// #0
  402c20:	bl	4020a0 <dcgettext@plt>
  402c24:	mov	x1, x19
  402c28:	bl	401c60 <fputs@plt>
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402c34:	add	x1, x1, #0xfc8
  402c38:	mov	x0, #0x0                   	// #0
  402c3c:	bl	4020a0 <dcgettext@plt>
  402c40:	mov	x1, x19
  402c44:	bl	401c60 <fputs@plt>
  402c48:	mov	w2, #0x5                   	// #5
  402c4c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402c50:	add	x1, x1, #0xff8
  402c54:	mov	x0, #0x0                   	// #0
  402c58:	bl	4020a0 <dcgettext@plt>
  402c5c:	mov	x1, x19
  402c60:	bl	401c60 <fputs@plt>
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402c6c:	add	x1, x1, #0x30
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	bl	4020a0 <dcgettext@plt>
  402c78:	mov	x1, x19
  402c7c:	bl	401c60 <fputs@plt>
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402c88:	add	x1, x1, #0x60
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	bl	4020a0 <dcgettext@plt>
  402c94:	mov	x1, x19
  402c98:	bl	401c60 <fputs@plt>
  402c9c:	mov	w2, #0x5                   	// #5
  402ca0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402ca4:	add	x1, x1, #0x98
  402ca8:	mov	x0, #0x0                   	// #0
  402cac:	bl	4020a0 <dcgettext@plt>
  402cb0:	mov	x1, x19
  402cb4:	bl	401c60 <fputs@plt>
  402cb8:	mov	w2, #0x5                   	// #5
  402cbc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402cc0:	add	x1, x1, #0xd0
  402cc4:	mov	x0, #0x0                   	// #0
  402cc8:	bl	4020a0 <dcgettext@plt>
  402ccc:	mov	x1, x19
  402cd0:	bl	401c60 <fputs@plt>
  402cd4:	mov	w2, #0x5                   	// #5
  402cd8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402cdc:	add	x1, x1, #0x108
  402ce0:	mov	x0, #0x0                   	// #0
  402ce4:	bl	4020a0 <dcgettext@plt>
  402ce8:	mov	x1, x19
  402cec:	bl	401c60 <fputs@plt>
  402cf0:	mov	w2, #0x5                   	// #5
  402cf4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402cf8:	add	x1, x1, #0x140
  402cfc:	mov	x0, #0x0                   	// #0
  402d00:	bl	4020a0 <dcgettext@plt>
  402d04:	mov	x1, x19
  402d08:	bl	401c60 <fputs@plt>
  402d0c:	mov	w2, #0x5                   	// #5
  402d10:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d14:	add	x1, x1, #0x180
  402d18:	mov	x0, #0x0                   	// #0
  402d1c:	bl	4020a0 <dcgettext@plt>
  402d20:	mov	x1, x19
  402d24:	bl	401c60 <fputs@plt>
  402d28:	mov	w2, #0x5                   	// #5
  402d2c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d30:	add	x1, x1, #0x1c0
  402d34:	mov	x0, #0x0                   	// #0
  402d38:	bl	4020a0 <dcgettext@plt>
  402d3c:	mov	x1, x19
  402d40:	bl	401c60 <fputs@plt>
  402d44:	mov	w2, #0x5                   	// #5
  402d48:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d4c:	add	x1, x1, #0x1f0
  402d50:	mov	x0, #0x0                   	// #0
  402d54:	bl	4020a0 <dcgettext@plt>
  402d58:	mov	x1, x19
  402d5c:	bl	401c60 <fputs@plt>
  402d60:	mov	x1, x19
  402d64:	mov	w0, #0xa                   	// #10
  402d68:	bl	401d40 <fputc@plt>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d74:	add	x1, x1, #0x220
  402d78:	mov	x0, #0x0                   	// #0
  402d7c:	bl	4020a0 <dcgettext@plt>
  402d80:	mov	x19, x0
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d8c:	add	x1, x1, #0x238
  402d90:	mov	x0, #0x0                   	// #0
  402d94:	bl	4020a0 <dcgettext@plt>
  402d98:	mov	x4, x0
  402d9c:	adrp	x3, 406000 <ferror@plt+0x3e80>
  402da0:	add	x3, x3, #0x248
  402da4:	mov	x2, x19
  402da8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402dac:	add	x1, x1, #0x258
  402db0:	adrp	x0, 406000 <ferror@plt+0x3e80>
  402db4:	add	x0, x0, #0x268
  402db8:	bl	402110 <printf@plt>
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402dc4:	add	x1, x1, #0x280
  402dc8:	mov	x0, #0x0                   	// #0
  402dcc:	bl	4020a0 <dcgettext@plt>
  402dd0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402dd4:	add	x1, x1, #0x2a0
  402dd8:	bl	402110 <printf@plt>
  402ddc:	mov	w0, #0x0                   	// #0
  402de0:	bl	401c70 <exit@plt>
  402de4:	cmp	w19, #0x50
  402de8:	b.eq	402fb0 <ferror@plt+0xe30>  // b.none
  402dec:	cmp	w19, #0x53
  402df0:	b.ne	402e08 <ferror@plt+0xc88>  // b.any
  402df4:	ldrb	w0, [sp, #1652]
  402df8:	orr	w0, w0, #0xc
  402dfc:	strb	w0, [sp, #1652]
  402e00:	mov	w27, #0x1                   	// #1
  402e04:	b	402e78 <ferror@plt+0xcf8>
  402e08:	cmp	w19, #0x46
  402e0c:	b.ne	402f78 <ferror@plt+0xdf8>  // b.any
  402e10:	ldrb	w0, [sp, #1652]
  402e14:	orr	w0, w0, #0x4
  402e18:	strb	w0, [sp, #1652]
  402e1c:	b	402e78 <ferror@plt+0xcf8>
  402e20:	cmp	w19, #0x56
  402e24:	b.ne	402f78 <ferror@plt+0xdf8>  // b.any
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402e30:	add	x1, x1, #0xf20
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	bl	4020a0 <dcgettext@plt>
  402e3c:	adrp	x2, 405000 <ferror@plt+0x2e80>
  402e40:	add	x2, x2, #0xf30
  402e44:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402e48:	ldr	x1, [x1, #808]
  402e4c:	bl	402110 <printf@plt>
  402e50:	mov	w0, #0x0                   	// #0
  402e54:	bl	401c70 <exit@plt>
  402e58:	cmp	w19, #0x72
  402e5c:	b.eq	402fb8 <ferror@plt+0xe38>  // b.none
  402e60:	b.le	402eb0 <ferror@plt+0xd30>
  402e64:	cmp	w19, #0x73
  402e68:	b.eq	402f34 <ferror@plt+0xdb4>  // b.none
  402e6c:	cmp	w19, #0x74
  402e70:	b.ne	402f78 <ferror@plt+0xdf8>  // b.any
  402e74:	mov	w21, #0x2                   	// #2
  402e78:	mov	x4, #0x0                   	// #0
  402e7c:	mov	x3, x26
  402e80:	mov	x2, x23
  402e84:	mov	x1, x24
  402e88:	mov	w0, w25
  402e8c:	bl	401f50 <getopt_long@plt>
  402e90:	mov	w19, w0
  402e94:	cmn	w0, #0x1
  402e98:	b.eq	402fc0 <ferror@plt+0xe40>  // b.none
  402e9c:	cmp	w0, #0x4f
  402ea0:	b.le	402b58 <ferror@plt+0x9d8>
  402ea4:	add	x1, sp, #0x650
  402ea8:	add	x20, x22, #0x1f0
  402eac:	b	402a5c <ferror@plt+0x8dc>
  402eb0:	cmp	w19, #0x70
  402eb4:	b.eq	402f24 <ferror@plt+0xda4>  // b.none
  402eb8:	cmp	w19, #0x71
  402ebc:	b.ne	402ed0 <ferror@plt+0xd50>  // b.any
  402ec0:	ldrb	w0, [sp, #1652]
  402ec4:	orr	w0, w0, #0x2
  402ec8:	strb	w0, [sp, #1652]
  402ecc:	b	402e78 <ferror@plt+0xcf8>
  402ed0:	cmp	w19, #0x6e
  402ed4:	b.ne	402f78 <ferror@plt+0xdf8>  // b.any
  402ed8:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402edc:	ldr	x19, [x0, #792]
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	ldr	x1, [sp, #120]
  402ee8:	mov	x0, #0x0                   	// #0
  402eec:	bl	4020a0 <dcgettext@plt>
  402ef0:	mov	x1, x0
  402ef4:	mov	x0, x19
  402ef8:	bl	404a2c <ferror@plt+0x28ac>
  402efc:	str	w0, [sp, #1660]
  402f00:	b	402e78 <ferror@plt+0xcf8>
  402f04:	ldrb	w0, [sp, #1652]
  402f08:	orr	w0, w0, #0x1
  402f0c:	strb	w0, [sp, #1652]
  402f10:	b	402e78 <ferror@plt+0xcf8>
  402f14:	ldr	w0, [sp, #112]
  402f18:	add	w0, w0, #0x1
  402f1c:	str	w0, [sp, #112]
  402f20:	b	402e78 <ferror@plt+0xcf8>
  402f24:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402f28:	ldr	x0, [x0, #792]
  402f2c:	str	x0, [sp, #104]
  402f30:	b	402e78 <ferror@plt+0xcf8>
  402f34:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402f38:	ldr	x28, [x0, #792]
  402f3c:	mov	w0, #0x1                   	// #1
  402f40:	str	w0, [sp, #116]
  402f44:	b	402e78 <ferror@plt+0xcf8>
  402f48:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402f4c:	ldr	x19, [x0, #792]
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402f58:	add	x1, x1, #0xf00
  402f5c:	mov	x0, #0x0                   	// #0
  402f60:	bl	4020a0 <dcgettext@plt>
  402f64:	mov	x1, x0
  402f68:	mov	x0, x19
  402f6c:	bl	404a2c <ferror@plt+0x28ac>
  402f70:	str	w0, [sp, #1648]
  402f74:	b	402e78 <ferror@plt+0xcf8>
  402f78:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402f7c:	ldr	x19, [x0, #784]
  402f80:	mov	w2, #0x5                   	// #5
  402f84:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402f88:	add	x1, x1, #0x2b0
  402f8c:	mov	x0, #0x0                   	// #0
  402f90:	bl	4020a0 <dcgettext@plt>
  402f94:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402f98:	ldr	x2, [x1, #808]
  402f9c:	mov	x1, x0
  402fa0:	mov	x0, x19
  402fa4:	bl	402150 <fprintf@plt>
  402fa8:	mov	w0, #0x1                   	// #1
  402fac:	bl	401c70 <exit@plt>
  402fb0:	mov	w27, #0x1                   	// #1
  402fb4:	b	402e78 <ferror@plt+0xcf8>
  402fb8:	mov	w21, #0x3                   	// #3
  402fbc:	b	402e78 <ferror@plt+0xcf8>
  402fc0:	mov	x0, x28
  402fc4:	bl	401c50 <strlen@plt>
  402fc8:	cmp	x0, #0x6b
  402fcc:	b.hi	40309c <ferror@plt+0xf1c>  // b.pmore
  402fd0:	cmp	w27, #0x0
  402fd4:	ldr	x0, [sp, #104]
  402fd8:	ccmp	x0, #0x0, #0x0, eq  // eq = none
  402fdc:	mov	x1, x0
  402fe0:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402fe4:	add	x0, x0, #0xe68
  402fe8:	csel	x0, x0, x1, eq  // eq = none
  402fec:	str	x0, [sp, #104]
  402ff0:	ldr	w0, [sp, #116]
  402ff4:	cbz	w0, 40300c <ferror@plt+0xe8c>
  402ff8:	ldrb	w1, [sp, #1652]
  402ffc:	mov	w0, #0xa                   	// #10
  403000:	and	w0, w0, w1
  403004:	cmp	w0, #0x8
  403008:	b.eq	4030c0 <ferror@plt+0xf40>  // b.none
  40300c:	ldr	w0, [sp, #1660]
  403010:	cmp	w0, #0x0
  403014:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  403018:	b.ne	4030dc <ferror@plt+0xf5c>  // b.any
  40301c:	cbnz	w21, 403224 <ferror@plt+0x10a4>
  403020:	ldr	w0, [sp, #112]
  403024:	cbz	w0, 403308 <ferror@plt+0x1188>
  403028:	mov	x5, #0x0                   	// #0
  40302c:	mov	x4, #0x0                   	// #0
  403030:	mov	x3, #0x400                 	// #1024
  403034:	add	x2, sp, #0x6b8
  403038:	mov	w1, #0x0                   	// #0
  40303c:	mov	x0, x28
  403040:	bl	402508 <ferror@plt+0x388>
  403044:	cmp	w0, #0x0
  403048:	b.le	403264 <ferror@plt+0x10e4>
  40304c:	mov	w2, #0xa                   	// #10
  403050:	mov	x1, #0x0                   	// #0
  403054:	add	x0, sp, #0x6b8
  403058:	bl	401f90 <strtol@plt>
  40305c:	mov	x19, x0
  403060:	cmp	w0, #0x0
  403064:	b.le	403264 <ferror@plt+0x10e4>
  403068:	mov	w1, #0xf                   	// #15
  40306c:	bl	401d70 <kill@plt>
  403070:	tbnz	w0, #31, 4032d4 <ferror@plt+0x1154>
  403074:	ldrb	w0, [sp, #1652]
  403078:	tbnz	w0, #1, 403264 <ferror@plt+0x10e4>
  40307c:	mov	w2, #0x5                   	// #5
  403080:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403084:	add	x1, x1, #0x410
  403088:	mov	x0, #0x0                   	// #0
  40308c:	bl	4020a0 <dcgettext@plt>
  403090:	mov	w1, w19
  403094:	bl	402110 <printf@plt>
  403098:	b	403264 <ferror@plt+0x10e4>
  40309c:	mov	w2, #0x5                   	// #5
  4030a0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4030a4:	add	x1, x1, #0x2f0
  4030a8:	mov	x0, #0x0                   	// #0
  4030ac:	bl	4020a0 <dcgettext@plt>
  4030b0:	mov	x2, x28
  4030b4:	mov	x1, x0
  4030b8:	mov	w0, #0x1                   	// #1
  4030bc:	bl	4020d0 <errx@plt>
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4030c8:	add	x1, x1, #0x310
  4030cc:	mov	x0, #0x0                   	// #0
  4030d0:	bl	4020a0 <dcgettext@plt>
  4030d4:	bl	402080 <warnx@plt>
  4030d8:	b	40300c <ferror@plt+0xe8c>
  4030dc:	add	x5, sp, #0xab8
  4030e0:	add	x4, sp, #0x67c
  4030e4:	mov	x3, #0x400                 	// #1024
  4030e8:	add	x2, sp, #0x6b8
  4030ec:	add	w1, w21, #0x2
  4030f0:	mov	x0, x28
  4030f4:	bl	402508 <ferror@plt+0x388>
  4030f8:	mov	w19, w0
  4030fc:	tbnz	w0, #31, 40315c <ferror@plt+0xfdc>
  403100:	cmp	w21, #0x2
  403104:	b.ne	4031a8 <ferror@plt+0x1028>  // b.any
  403108:	cmp	w0, #0x14
  40310c:	b.ne	4031a4 <ferror@plt+0x1024>  // b.any
  403110:	add	x1, sp, #0x690
  403114:	add	x0, sp, #0x6b8
  403118:	bl	401c90 <uuid_unparse@plt>
  40311c:	ldr	w3, [sp, #1660]
  403120:	sub	w3, w3, #0x1
  403124:	mov	w4, #0x5                   	// #5
  403128:	sxtw	x3, w3
  40312c:	adrp	x2, 406000 <ferror@plt+0x3e80>
  403130:	add	x2, x2, #0x390
  403134:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403138:	add	x1, x1, #0x3b0
  40313c:	mov	x0, #0x0                   	// #0
  403140:	bl	402040 <dcngettext@plt>
  403144:	ldr	w2, [sp, #1660]
  403148:	sub	w2, w2, #0x1
  40314c:	add	x1, sp, #0x690
  403150:	bl	402110 <printf@plt>
  403154:	mov	w21, #0x0                   	// #0
  403158:	b	403264 <ferror@plt+0x10e4>
  40315c:	mov	w2, #0x5                   	// #5
  403160:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403164:	add	x1, x1, #0x358
  403168:	mov	x0, #0x0                   	// #0
  40316c:	bl	4020a0 <dcgettext@plt>
  403170:	mov	x19, x0
  403174:	ldr	x2, [sp, #2744]
  403178:	cbz	x2, 403188 <ferror@plt+0x1008>
  40317c:	mov	x1, x19
  403180:	mov	w0, #0x1                   	// #1
  403184:	bl	402160 <err@plt>
  403188:	mov	w2, #0x5                   	// #5
  40318c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403190:	add	x1, x1, #0x378
  403194:	mov	x0, #0x0                   	// #0
  403198:	bl	4020a0 <dcgettext@plt>
  40319c:	mov	x2, x0
  4031a0:	b	40317c <ferror@plt+0xffc>
  4031a4:	bl	4022e0 <ferror@plt+0x160>
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4031b0:	add	x1, x1, #0x3d0
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	bl	4020a0 <dcgettext@plt>
  4031bc:	bl	402110 <printf@plt>
  4031c0:	ldrsw	x0, [sp, #1660]
  4031c4:	lsl	w0, w0, #4
  4031c8:	add	w0, w0, #0x4
  4031cc:	cmp	w0, w19
  4031d0:	b.ne	403214 <ferror@plt+0x1094>  // b.any
  4031d4:	mov	w19, #0x0                   	// #0
  4031d8:	add	x20, sp, #0x6bc
  4031dc:	adrp	x21, 406000 <ferror@plt+0x3e80>
  4031e0:	add	x21, x21, #0x3e0
  4031e4:	ldr	w0, [sp, #1660]
  4031e8:	cmp	w0, w19
  4031ec:	b.le	40321c <ferror@plt+0x109c>
  4031f0:	add	x1, sp, #0x690
  4031f4:	mov	x0, x20
  4031f8:	bl	401c90 <uuid_unparse@plt>
  4031fc:	add	x1, sp, #0x690
  403200:	mov	x0, x21
  403204:	bl	402110 <printf@plt>
  403208:	add	w19, w19, #0x1
  40320c:	add	x20, x20, #0x10
  403210:	b	4031e4 <ferror@plt+0x1064>
  403214:	mov	w0, w19
  403218:	bl	4022e0 <ferror@plt+0x160>
  40321c:	mov	w21, #0x0                   	// #0
  403220:	b	403264 <ferror@plt+0x10e4>
  403224:	add	x5, sp, #0xab8
  403228:	mov	x4, #0x0                   	// #0
  40322c:	mov	x3, #0x10                  	// #16
  403230:	add	x2, sp, #0x680
  403234:	mov	w1, w21
  403238:	mov	x0, x28
  40323c:	bl	402508 <ferror@plt+0x388>
  403240:	tbnz	w0, #31, 403288 <ferror@plt+0x1108>
  403244:	cmp	w0, #0x10
  403248:	b.ne	4032d0 <ferror@plt+0x1150>  // b.any
  40324c:	add	x1, sp, #0x690
  403250:	add	x0, sp, #0x680
  403254:	bl	401c90 <uuid_unparse@plt>
  403258:	add	x0, sp, #0x690
  40325c:	bl	401f30 <puts@plt>
  403260:	mov	w21, #0x0                   	// #0
  403264:	mov	w0, w21
  403268:	ldp	x19, x20, [sp, #16]
  40326c:	ldp	x21, x22, [sp, #32]
  403270:	ldp	x23, x24, [sp, #48]
  403274:	ldp	x25, x26, [sp, #64]
  403278:	ldp	x27, x28, [sp, #80]
  40327c:	ldp	x29, x30, [sp]
  403280:	add	sp, sp, #0xac0
  403284:	ret
  403288:	mov	w2, #0x5                   	// #5
  40328c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403290:	add	x1, x1, #0x358
  403294:	mov	x0, #0x0                   	// #0
  403298:	bl	4020a0 <dcgettext@plt>
  40329c:	mov	x19, x0
  4032a0:	ldr	x2, [sp, #2744]
  4032a4:	cbz	x2, 4032b4 <ferror@plt+0x1134>
  4032a8:	mov	x1, x19
  4032ac:	mov	w0, #0x1                   	// #1
  4032b0:	bl	402160 <err@plt>
  4032b4:	mov	w2, #0x5                   	// #5
  4032b8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4032bc:	add	x1, x1, #0x378
  4032c0:	mov	x0, #0x0                   	// #0
  4032c4:	bl	4020a0 <dcgettext@plt>
  4032c8:	mov	x2, x0
  4032cc:	b	4032a8 <ferror@plt+0x1128>
  4032d0:	bl	4022e0 <ferror@plt+0x160>
  4032d4:	ldrb	w0, [sp, #1652]
  4032d8:	tbz	w0, #1, 4032e4 <ferror@plt+0x1164>
  4032dc:	mov	w21, #0x1                   	// #1
  4032e0:	b	403264 <ferror@plt+0x10e4>
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4032ec:	add	x1, x1, #0x3e8
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	bl	4020a0 <dcgettext@plt>
  4032f8:	mov	w1, w19
  4032fc:	bl	401f70 <warn@plt>
  403300:	mov	w21, #0x1                   	// #1
  403304:	b	403264 <ferror@plt+0x10e4>
  403308:	str	wzr, [sp, #144]
  40330c:	ldrb	w20, [sp, #1652]
  403310:	tbz	w20, #3, 403440 <ferror@plt+0x12c0>
  403314:	mov	w0, #0x0                   	// #0
  403318:	bl	401e10 <sd_listen_fds@plt>
  40331c:	mov	w21, w0
  403320:	tbnz	w0, #31, 4037f8 <ferror@plt+0x1678>
  403324:	cbz	w21, 403824 <ferror@plt+0x16a4>
  403328:	cmp	w21, #0x1
  40332c:	b.gt	403844 <ferror@plt+0x16c4>
  403330:	mov	w21, #0x3                   	// #3
  403334:	add	x0, sp, #0x150
  403338:	bl	401e30 <sigemptyset@plt>
  40333c:	mov	w1, #0x1                   	// #1
  403340:	add	x0, sp, #0x150
  403344:	bl	4020e0 <sigaddset@plt>
  403348:	mov	w1, #0x2                   	// #2
  40334c:	add	x0, sp, #0x150
  403350:	bl	4020e0 <sigaddset@plt>
  403354:	mov	w1, #0xf                   	// #15
  403358:	add	x0, sp, #0x150
  40335c:	bl	4020e0 <sigaddset@plt>
  403360:	mov	w1, #0xe                   	// #14
  403364:	add	x0, sp, #0x150
  403368:	bl	4020e0 <sigaddset@plt>
  40336c:	mov	w1, #0xd                   	// #13
  403370:	add	x0, sp, #0x150
  403374:	bl	4020e0 <sigaddset@plt>
  403378:	mov	x2, #0x0                   	// #0
  40337c:	add	x1, sp, #0x150
  403380:	mov	w0, #0x0                   	// #0
  403384:	bl	401cc0 <sigprocmask@plt>
  403388:	mov	w2, #0x0                   	// #0
  40338c:	add	x1, sp, #0x150
  403390:	mov	w0, #0xffffffff            	// #-1
  403394:	bl	401ca0 <signalfd@plt>
  403398:	mov	w23, w0
  40339c:	tbnz	w0, #31, 403864 <ferror@plt+0x16e4>
  4033a0:	str	w0, [sp, #168]
  4033a4:	str	w21, [sp, #176]
  4033a8:	mov	w0, #0x19                  	// #25
  4033ac:	strh	w0, [sp, #180]
  4033b0:	strh	w0, [sp, #172]
  4033b4:	add	x26, sp, #0x254
  4033b8:	adrp	x28, 406000 <ferror@plt+0x3e80>
  4033bc:	add	x28, x28, #0x3e0
  4033c0:	ldr	w22, [sp, #1648]
  4033c4:	mov	w2, #0x3e8                 	// #1000
  4033c8:	mul	w2, w22, w2
  4033cc:	cmp	w22, #0x0
  4033d0:	csel	w2, w2, w19, ne  // ne = any
  4033d4:	mov	x1, #0x2                   	// #2
  4033d8:	add	x0, sp, #0xa8
  4033dc:	bl	401e00 <poll@plt>
  4033e0:	tbnz	w0, #31, 403884 <ferror@plt+0x1704>
  4033e4:	cbnz	w0, 4033ec <ferror@plt+0x126c>
  4033e8:	tbnz	w20, #0, 4038b8 <ferror@plt+0x1738>
  4033ec:	ldrsh	w0, [sp, #174]
  4033f0:	cbnz	w0, 4038f0 <ferror@plt+0x1770>
  4033f4:	ldrsh	w0, [sp, #182]
  4033f8:	cbz	w0, 4033c0 <ferror@plt+0x1240>
  4033fc:	mov	w0, #0x6e                  	// #110
  403400:	str	w0, [sp, #140]
  403404:	add	x2, sp, #0x8c
  403408:	add	x1, sp, #0xe0
  40340c:	mov	w0, w21
  403410:	bl	401ea0 <accept@plt>
  403414:	mov	w22, w0
  403418:	tbz	w0, #31, 403950 <ferror@plt+0x17d0>
  40341c:	bl	402130 <__errno_location@plt>
  403420:	ldr	w0, [x0]
  403424:	cmp	w0, #0xb
  403428:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40342c:	b.eq	4033c0 <ferror@plt+0x1240>  // b.none
  403430:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403434:	add	x1, x1, #0x698
  403438:	mov	w0, #0x1                   	// #1
  40343c:	bl	402160 <err@plt>
  403440:	stp	xzr, xzr, [sp, #336]
  403444:	stp	xzr, xzr, [sp, #352]
  403448:	mov	x0, #0x1e                  	// #30
  40344c:	str	x0, [sp, #352]
  403450:	adrp	x2, 402000 <strndup@plt>
  403454:	add	x2, x2, #0x314
  403458:	add	x1, sp, #0x150
  40345c:	add	x0, sp, #0xe0
  403460:	bl	403ec8 <ferror@plt+0x1d48>
  403464:	cbnz	w0, 4034f8 <ferror@plt+0x1378>
  403468:	ldr	x0, [sp, #104]
  40346c:	cbz	x0, 403540 <ferror@plt+0x13c0>
  403470:	mov	w2, #0x1b4                 	// #436
  403474:	mov	w1, #0x42                  	// #66
  403478:	bl	401df0 <open@plt>
  40347c:	mov	w22, w0
  403480:	tbnz	w0, #31, 403518 <ferror@plt+0x1398>
  403484:	ldr	x0, [sp, #104]
  403488:	str	x0, [sp, #1632]
  40348c:	mov	w0, #0x1                   	// #1
  403490:	strh	w0, [sp, #592]
  403494:	strh	wzr, [sp, #594]
  403498:	str	xzr, [sp, #600]
  40349c:	str	xzr, [sp, #608]
  4034a0:	str	wzr, [sp, #616]
  4034a4:	mov	w21, #0x7                   	// #7
  4034a8:	add	x2, sp, #0x250
  4034ac:	mov	w1, w21
  4034b0:	mov	w0, w22
  4034b4:	bl	402030 <fcntl@plt>
  4034b8:	tbz	w0, #31, 403544 <ferror@plt+0x13c4>
  4034bc:	bl	402130 <__errno_location@plt>
  4034c0:	ldr	w0, [x0]
  4034c4:	cmp	w0, #0xb
  4034c8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4034cc:	b.eq	4034a8 <ferror@plt+0x1328>  // b.none
  4034d0:	tbnz	w20, #1, 4034f0 <ferror@plt+0x1370>
  4034d4:	mov	w2, #0x5                   	// #5
  4034d8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4034dc:	add	x1, x1, #0x460
  4034e0:	mov	x0, #0x0                   	// #0
  4034e4:	bl	4020a0 <dcgettext@plt>
  4034e8:	ldr	x1, [sp, #104]
  4034ec:	bl	401f70 <warn@plt>
  4034f0:	mov	w0, #0x1                   	// #1
  4034f4:	bl	401c70 <exit@plt>
  4034f8:	mov	w2, #0x5                   	// #5
  4034fc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403500:	add	x1, x1, #0x438
  403504:	mov	x0, #0x0                   	// #0
  403508:	bl	4020a0 <dcgettext@plt>
  40350c:	mov	x1, x0
  403510:	mov	w0, #0x1                   	// #1
  403514:	bl	402160 <err@plt>
  403518:	tbnz	w20, #1, 403538 <ferror@plt+0x13b8>
  40351c:	mov	w2, #0x5                   	// #5
  403520:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403524:	add	x1, x1, #0x450
  403528:	mov	x0, #0x0                   	// #0
  40352c:	bl	4020a0 <dcgettext@plt>
  403530:	ldr	x1, [sp, #104]
  403534:	bl	401f70 <warn@plt>
  403538:	mov	w0, #0x1                   	// #1
  40353c:	bl	401c70 <exit@plt>
  403540:	mov	w22, w19
  403544:	mov	x5, #0x0                   	// #0
  403548:	mov	x4, #0x0                   	// #0
  40354c:	mov	x3, #0x400                 	// #1024
  403550:	add	x2, sp, #0x250
  403554:	mov	w1, #0x0                   	// #0
  403558:	mov	x0, x28
  40355c:	bl	402508 <ferror@plt+0x388>
  403560:	mov	w21, w0
  403564:	add	x0, sp, #0xe0
  403568:	bl	403fcc <ferror@plt+0x1e4c>
  40356c:	cmp	w21, #0x0
  403570:	b.le	4035a0 <ferror@plt+0x1420>
  403574:	tbz	w20, #1, 403580 <ferror@plt+0x1400>
  403578:	mov	w0, #0x1                   	// #1
  40357c:	bl	401c70 <exit@plt>
  403580:	mov	w2, #0x5                   	// #5
  403584:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403588:	add	x1, x1, #0x470
  40358c:	mov	x0, #0x0                   	// #0
  403590:	bl	4020a0 <dcgettext@plt>
  403594:	add	x1, sp, #0x250
  403598:	bl	402080 <warnx@plt>
  40359c:	b	403578 <ferror@plt+0x13f8>
  4035a0:	mov	w23, #0x5                   	// #5
  4035a4:	and	w23, w20, w23
  4035a8:	cmp	w23, #0x5
  4035ac:	cset	w24, ne  // ne = any
  4035b0:	mov	w2, #0x0                   	// #0
  4035b4:	mov	w1, #0x1                   	// #1
  4035b8:	mov	w0, w1
  4035bc:	bl	402050 <socket@plt>
  4035c0:	mov	w21, w0
  4035c4:	tbnz	w0, #31, 4035f4 <ferror@plt+0x1474>
  4035c8:	cmp	w24, #0x0
  4035cc:	ccmp	w21, #0x2, #0x0, ne  // ne = any
  4035d0:	b.gt	403618 <ferror@plt+0x1498>
  4035d4:	mov	w0, w21
  4035d8:	bl	401c80 <dup@plt>
  4035dc:	mov	w21, w0
  4035e0:	tbz	w0, #31, 4035c8 <ferror@plt+0x1448>
  4035e4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4035e8:	add	x1, x1, #0x4c8
  4035ec:	mov	w0, #0x1                   	// #1
  4035f0:	bl	402160 <err@plt>
  4035f4:	tbnz	w20, #1, 403610 <ferror@plt+0x1490>
  4035f8:	mov	w2, #0x5                   	// #5
  4035fc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403600:	add	x1, x1, #0x4a0
  403604:	mov	x0, #0x0                   	// #0
  403608:	bl	4020a0 <dcgettext@plt>
  40360c:	bl	401f70 <warn@plt>
  403610:	mov	w0, #0x1                   	// #1
  403614:	bl	401c70 <exit@plt>
  403618:	mov	w0, #0x1                   	// #1
  40361c:	strh	w0, [sp, #464]
  403620:	mov	x0, x28
  403624:	bl	401c50 <strlen@plt>
  403628:	cmp	x0, #0x6b
  40362c:	b.hi	4036e0 <ferror@plt+0x1560>  // b.pmore
  403630:	mov	x2, #0x6b                  	// #107
  403634:	mov	x1, x28
  403638:	add	x0, sp, #0x1d2
  40363c:	bl	4020c0 <strncpy@plt>
  403640:	strb	wzr, [sp, #573]
  403644:	mov	x0, x28
  403648:	bl	402140 <unlink@plt>
  40364c:	mov	w0, #0x0                   	// #0
  403650:	bl	4020f0 <umask@plt>
  403654:	mov	w24, w0
  403658:	mov	w2, #0x6e                  	// #110
  40365c:	add	x1, sp, #0x1d0
  403660:	mov	w0, w21
  403664:	bl	401d10 <bind@plt>
  403668:	tbnz	w0, #31, 403704 <ferror@plt+0x1584>
  40366c:	mov	w0, w24
  403670:	bl	4020f0 <umask@plt>
  403674:	str	x28, [sp, #1640]
  403678:	mov	w1, #0x1000                	// #4096
  40367c:	mov	w0, w21
  403680:	bl	401cb0 <listen@plt>
  403684:	tbnz	w0, #31, 40372c <ferror@plt+0x15ac>
  403688:	cbz	w23, 403758 <ferror@plt+0x15d8>
  40368c:	ldr	x23, [sp, #104]
  403690:	cbz	x23, 403334 <ferror@plt+0x11b4>
  403694:	bl	401dc0 <getpid@plt>
  403698:	mov	w2, w0
  40369c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4036a0:	add	x1, x1, #0x560
  4036a4:	add	x0, sp, #0x250
  4036a8:	bl	401d20 <sprintf@plt>
  4036ac:	mov	x1, #0x0                   	// #0
  4036b0:	mov	w0, w22
  4036b4:	bl	4020b0 <ftruncate@plt>
  4036b8:	cbz	w0, 403798 <ferror@plt+0x1618>
  4036bc:	mov	w2, #0x5                   	// #5
  4036c0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4036c4:	add	x1, x1, #0x568
  4036c8:	mov	x0, #0x0                   	// #0
  4036cc:	bl	4020a0 <dcgettext@plt>
  4036d0:	mov	x2, x23
  4036d4:	mov	x1, x0
  4036d8:	mov	w0, #0x1                   	// #1
  4036dc:	bl	402160 <err@plt>
  4036e0:	adrp	x3, 406000 <ferror@plt+0x3e80>
  4036e4:	add	x3, x3, #0x828
  4036e8:	add	x3, x3, #0x2f0
  4036ec:	mov	w2, #0xff                  	// #255
  4036f0:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4036f4:	add	x1, x1, #0xdb0
  4036f8:	adrp	x0, 406000 <ferror@plt+0x3e80>
  4036fc:	add	x0, x0, #0x4d0
  403700:	bl	402120 <__assert_fail@plt>
  403704:	tbnz	w20, #1, 403724 <ferror@plt+0x15a4>
  403708:	mov	w2, #0x5                   	// #5
  40370c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403710:	add	x1, x1, #0x500
  403714:	mov	x0, #0x0                   	// #0
  403718:	bl	4020a0 <dcgettext@plt>
  40371c:	mov	x1, x28
  403720:	bl	401f70 <warn@plt>
  403724:	mov	w0, #0x1                   	// #1
  403728:	bl	401c70 <exit@plt>
  40372c:	tbz	w20, #1, 403738 <ferror@plt+0x15b8>
  403730:	mov	w0, #0x1                   	// #1
  403734:	bl	401c70 <exit@plt>
  403738:	mov	w2, #0x5                   	// #5
  40373c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403740:	add	x1, x1, #0x520
  403744:	mov	x0, #0x0                   	// #0
  403748:	bl	4020a0 <dcgettext@plt>
  40374c:	mov	x1, x28
  403750:	bl	401f70 <warn@plt>
  403754:	b	403730 <ferror@plt+0x15b0>
  403758:	mov	w1, #0x0                   	// #0
  40375c:	mov	w0, #0x0                   	// #0
  403760:	bl	401cd0 <daemon@plt>
  403764:	cbnz	w0, 403788 <ferror@plt+0x1608>
  403768:	bl	401cf0 <geteuid@plt>
  40376c:	mov	w1, w0
  403770:	bl	401fa0 <setreuid@plt>
  403774:	tbz	w0, #31, 40368c <ferror@plt+0x150c>
  403778:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40377c:	add	x1, x1, #0x550
  403780:	mov	w0, #0x1                   	// #1
  403784:	bl	402160 <err@plt>
  403788:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40378c:	add	x1, x1, #0x548
  403790:	mov	w0, #0x1                   	// #1
  403794:	bl	402160 <err@plt>
  403798:	add	x0, sp, #0x250
  40379c:	bl	401c50 <strlen@plt>
  4037a0:	mov	x2, x0
  4037a4:	add	x1, sp, #0x250
  4037a8:	mov	w0, w22
  4037ac:	bl	40234c <ferror@plt+0x1cc>
  4037b0:	cmp	w22, #0x1
  4037b4:	b.le	403334 <ferror@plt+0x11b4>
  4037b8:	mov	w0, w22
  4037bc:	bl	401db0 <fsync@plt>
  4037c0:	mov	w23, w0
  4037c4:	mov	w0, w22
  4037c8:	bl	401ed0 <close@plt>
  4037cc:	orr	w23, w23, w0
  4037d0:	cbz	w23, 403334 <ferror@plt+0x11b4>
  4037d4:	mov	w2, #0x5                   	// #5
  4037d8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4037dc:	add	x1, x1, #0x588
  4037e0:	mov	x0, #0x0                   	// #0
  4037e4:	bl	4020a0 <dcgettext@plt>
  4037e8:	ldr	x2, [sp, #104]
  4037ec:	mov	x1, x0
  4037f0:	mov	w0, #0x1                   	// #1
  4037f4:	bl	402160 <err@plt>
  4037f8:	bl	402130 <__errno_location@plt>
  4037fc:	neg	w21, w21
  403800:	str	w21, [x0]
  403804:	mov	w2, #0x5                   	// #5
  403808:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40380c:	add	x1, x1, #0x5a0
  403810:	mov	x0, #0x0                   	// #0
  403814:	bl	4020a0 <dcgettext@plt>
  403818:	mov	x1, x0
  40381c:	mov	w0, #0x1                   	// #1
  403820:	bl	402160 <err@plt>
  403824:	mov	w2, #0x5                   	// #5
  403828:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40382c:	add	x1, x1, #0x5b8
  403830:	mov	x0, #0x0                   	// #0
  403834:	bl	4020a0 <dcgettext@plt>
  403838:	mov	x1, x0
  40383c:	mov	w0, #0x1                   	// #1
  403840:	bl	4020d0 <errx@plt>
  403844:	mov	w2, #0x5                   	// #5
  403848:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40384c:	add	x1, x1, #0x600
  403850:	mov	x0, #0x0                   	// #0
  403854:	bl	4020a0 <dcgettext@plt>
  403858:	mov	x1, x0
  40385c:	mov	w0, #0x1                   	// #1
  403860:	bl	4020d0 <errx@plt>
  403864:	mov	w2, #0x5                   	// #5
  403868:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40386c:	add	x1, x1, #0x638
  403870:	mov	x0, #0x0                   	// #0
  403874:	bl	4020a0 <dcgettext@plt>
  403878:	mov	x1, x0
  40387c:	mov	w0, #0x1                   	// #1
  403880:	bl	402160 <err@plt>
  403884:	bl	402130 <__errno_location@plt>
  403888:	ldr	w0, [x0]
  40388c:	cmp	w0, #0xb
  403890:	b.eq	4033c0 <ferror@plt+0x1240>  // b.none
  403894:	mov	w2, #0x5                   	// #5
  403898:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40389c:	add	x1, x1, #0x658
  4038a0:	mov	x0, #0x0                   	// #0
  4038a4:	bl	4020a0 <dcgettext@plt>
  4038a8:	bl	401f70 <warn@plt>
  4038ac:	mov	w1, #0x1                   	// #1
  4038b0:	add	x0, sp, #0x660
  4038b4:	bl	402830 <ferror@plt+0x6b0>
  4038b8:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4038bc:	ldr	x19, [x0, #784]
  4038c0:	mov	w2, #0x5                   	// #5
  4038c4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4038c8:	add	x1, x1, #0x668
  4038cc:	mov	x0, #0x0                   	// #0
  4038d0:	bl	4020a0 <dcgettext@plt>
  4038d4:	mov	w2, w22
  4038d8:	mov	x1, x0
  4038dc:	mov	x0, x19
  4038e0:	bl	402150 <fprintf@plt>
  4038e4:	mov	w1, #0x0                   	// #0
  4038e8:	add	x0, sp, #0x660
  4038ec:	bl	402830 <ferror@plt+0x6b0>
  4038f0:	mov	x2, #0x80                  	// #128
  4038f4:	add	x1, sp, #0x1d0
  4038f8:	mov	w0, w23
  4038fc:	bl	402090 <read@plt>
  403900:	cmp	x0, #0x80
  403904:	b.eq	403940 <ferror@plt+0x17c0>  // b.none
  403908:	bl	402130 <__errno_location@plt>
  40390c:	ldr	w0, [x0]
  403910:	cmp	w0, #0xb
  403914:	b.eq	4033f4 <ferror@plt+0x1274>  // b.none
  403918:	mov	w2, #0x5                   	// #5
  40391c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403920:	add	x1, x1, #0x680
  403924:	mov	x0, #0x0                   	// #0
  403928:	bl	4020a0 <dcgettext@plt>
  40392c:	bl	401f70 <warn@plt>
  403930:	str	wzr, [sp, #464]
  403934:	mov	w1, #0x0                   	// #0
  403938:	add	x0, sp, #0x660
  40393c:	bl	402830 <ferror@plt+0x6b0>
  403940:	ldr	w0, [sp, #464]
  403944:	cmp	w0, #0xd
  403948:	b.eq	4033f4 <ferror@plt+0x1274>  // b.none
  40394c:	b	403934 <ferror@plt+0x17b4>
  403950:	mov	x2, #0x1                   	// #1
  403954:	add	x1, sp, #0x8b
  403958:	bl	402090 <read@plt>
  40395c:	mov	x24, x0
  403960:	cmp	w0, #0x1
  403964:	b.eq	4039a8 <ferror@plt+0x1828>  // b.none
  403968:	tbnz	w0, #31, 40398c <ferror@plt+0x180c>
  40396c:	mov	w2, #0x5                   	// #5
  403970:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403974:	add	x1, x1, #0x6b0
  403978:	mov	x0, #0x0                   	// #0
  40397c:	bl	4020a0 <dcgettext@plt>
  403980:	mov	w1, w24
  403984:	bl	402080 <warnx@plt>
  403988:	b	403cd4 <ferror@plt+0x1b54>
  40398c:	mov	w2, #0x5                   	// #5
  403990:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403994:	add	x1, x1, #0x6a0
  403998:	mov	x0, #0x0                   	// #0
  40399c:	bl	4020a0 <dcgettext@plt>
  4039a0:	bl	401f70 <warn@plt>
  4039a4:	b	403cd4 <ferror@plt+0x1b54>
  4039a8:	ldrb	w0, [sp, #139]
  4039ac:	sub	w0, w0, #0x4
  4039b0:	and	w0, w0, #0xff
  4039b4:	cmp	w0, #0x1
  4039b8:	b.ls	403a10 <ferror@plt+0x1890>  // b.plast
  4039bc:	tbnz	w20, #0, 403a60 <ferror@plt+0x18e0>
  4039c0:	ldrsb	w0, [sp, #139]
  4039c4:	cmp	w0, #0x3
  4039c8:	b.eq	403d84 <ferror@plt+0x1c04>  // b.none
  4039cc:	b.gt	403ce0 <ferror@plt+0x1b60>
  4039d0:	cmp	w0, #0x1
  4039d4:	b.eq	403ae0 <ferror@plt+0x1960>  // b.none
  4039d8:	cmp	w0, #0x2
  4039dc:	b.ne	403c88 <ferror@plt+0x1b08>  // b.any
  4039e0:	mov	w0, #0x1                   	// #1
  4039e4:	str	w0, [sp, #148]
  4039e8:	add	x1, sp, #0x94
  4039ec:	add	x0, sp, #0x98
  4039f0:	bl	401d50 <__uuid_generate_time@plt>
  4039f4:	tbnz	w20, #0, 403b08 <ferror@plt+0x1988>
  4039f8:	ldp	x0, x1, [sp, #152]
  4039fc:	add	x2, sp, #0x220
  403a00:	stp	x0, x1, [x2, #48]
  403a04:	mov	w0, #0x10                  	// #16
  403a08:	str	w0, [sp, #144]
  403a0c:	b	403cb4 <ferror@plt+0x1b34>
  403a10:	mov	x2, #0x4                   	// #4
  403a14:	add	x1, sp, #0x94
  403a18:	mov	w0, w22
  403a1c:	bl	40242c <ferror@plt+0x2ac>
  403a20:	cmp	x0, #0x4
  403a24:	b.ne	403cd4 <ferror@plt+0x1b54>  // b.any
  403a28:	tbz	w20, #0, 4039c0 <ferror@plt+0x1840>
  403a2c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403a30:	ldr	x24, [x0, #784]
  403a34:	mov	w2, #0x5                   	// #5
  403a38:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403a3c:	add	x1, x1, #0x6d8
  403a40:	mov	x0, #0x0                   	// #0
  403a44:	bl	4020a0 <dcgettext@plt>
  403a48:	ldr	w3, [sp, #148]
  403a4c:	ldrsb	w2, [sp, #139]
  403a50:	mov	x1, x0
  403a54:	mov	x0, x24
  403a58:	bl	402150 <fprintf@plt>
  403a5c:	b	403a8c <ferror@plt+0x190c>
  403a60:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403a64:	ldr	x24, [x0, #784]
  403a68:	mov	w2, #0x5                   	// #5
  403a6c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403a70:	add	x1, x1, #0x790
  403a74:	mov	x0, #0x0                   	// #0
  403a78:	bl	4020a0 <dcgettext@plt>
  403a7c:	ldrsb	w2, [sp, #139]
  403a80:	mov	x1, x0
  403a84:	mov	x0, x24
  403a88:	bl	402150 <fprintf@plt>
  403a8c:	ldrsb	w0, [sp, #139]
  403a90:	cmp	w0, #0x3
  403a94:	b.eq	403d20 <ferror@plt+0x1ba0>  // b.none
  403a98:	b.gt	403d0c <ferror@plt+0x1b8c>
  403a9c:	cmp	w0, #0x1
  403aa0:	b.eq	403ae0 <ferror@plt+0x1960>  // b.none
  403aa4:	cmp	w0, #0x2
  403aa8:	b.eq	4039e0 <ferror@plt+0x1860>  // b.none
  403aac:	cbz	w0, 403c8c <ferror@plt+0x1b0c>
  403ab0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403ab4:	ldr	x24, [x0, #784]
  403ab8:	mov	w2, #0x5                   	// #5
  403abc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403ac0:	add	x1, x1, #0x788
  403ac4:	mov	x0, #0x0                   	// #0
  403ac8:	bl	4020a0 <dcgettext@plt>
  403acc:	ldrsb	w2, [sp, #139]
  403ad0:	mov	x1, x0
  403ad4:	mov	x0, x24
  403ad8:	bl	402150 <fprintf@plt>
  403adc:	b	403cd4 <ferror@plt+0x1b54>
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403ae8:	add	x1, x1, #0x700
  403aec:	add	x0, sp, #0x250
  403af0:	bl	401d20 <sprintf@plt>
  403af4:	add	x0, sp, #0x250
  403af8:	bl	401c50 <strlen@plt>
  403afc:	add	w0, w0, #0x1
  403b00:	str	w0, [sp, #144]
  403b04:	b	403cb4 <ferror@plt+0x1b34>
  403b08:	add	x1, sp, #0xb8
  403b0c:	add	x0, sp, #0x98
  403b10:	bl	401c90 <uuid_unparse@plt>
  403b14:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403b18:	ldr	x24, [x0, #784]
  403b1c:	mov	w2, #0x5                   	// #5
  403b20:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403b24:	add	x1, x1, #0x708
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	bl	4020a0 <dcgettext@plt>
  403b30:	add	x2, sp, #0xb8
  403b34:	mov	x1, x0
  403b38:	mov	x0, x24
  403b3c:	bl	402150 <fprintf@plt>
  403b40:	b	4039f8 <ferror@plt+0x1878>
  403b44:	add	x1, sp, #0x94
  403b48:	add	x0, sp, #0x98
  403b4c:	bl	401d50 <__uuid_generate_time@plt>
  403b50:	tbnz	w20, #0, 403b74 <ferror@plt+0x19f4>
  403b54:	ldp	x0, x1, [sp, #152]
  403b58:	add	x2, sp, #0x220
  403b5c:	stp	x0, x1, [x2, #48]
  403b60:	ldr	w0, [sp, #148]
  403b64:	str	w0, [sp, #608]
  403b68:	mov	w0, #0x14                  	// #20
  403b6c:	str	w0, [sp, #144]
  403b70:	b	403cb4 <ferror@plt+0x1b34>
  403b74:	add	x1, sp, #0xb8
  403b78:	add	x0, sp, #0x98
  403b7c:	bl	401c90 <uuid_unparse@plt>
  403b80:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403b84:	ldr	x24, [x0, #784]
  403b88:	ldr	w3, [sp, #148]
  403b8c:	sub	w3, w3, #0x1
  403b90:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403b94:	add	x1, x1, #0x728
  403b98:	mov	w4, #0x5                   	// #5
  403b9c:	sxtw	x3, w3
  403ba0:	mov	x2, x1
  403ba4:	mov	x0, #0x0                   	// #0
  403ba8:	bl	402040 <dcngettext@plt>
  403bac:	ldr	w3, [sp, #148]
  403bb0:	sub	w3, w3, #0x1
  403bb4:	add	x2, sp, #0xb8
  403bb8:	mov	x1, x0
  403bbc:	mov	x0, x24
  403bc0:	bl	402150 <fprintf@plt>
  403bc4:	b	403b54 <ferror@plt+0x19d4>
  403bc8:	mov	w0, #0x1                   	// #1
  403bcc:	str	w0, [sp, #148]
  403bd0:	add	x1, sp, #0x94
  403bd4:	mov	x0, x26
  403bd8:	bl	402070 <__uuid_generate_random@plt>
  403bdc:	tbnz	w20, #0, 403c0c <ferror@plt+0x1a8c>
  403be0:	ldr	w1, [sp, #148]
  403be4:	lsl	w0, w1, #4
  403be8:	add	w0, w0, #0x4
  403bec:	str	w0, [sp, #144]
  403bf0:	str	w1, [sp, #592]
  403bf4:	b	403cb4 <ferror@plt+0x1b34>
  403bf8:	ldrsw	x0, [sp, #148]
  403bfc:	lsl	x0, x0, #4
  403c00:	cmp	x0, #0x3fc
  403c04:	b.ls	403bd0 <ferror@plt+0x1a50>  // b.plast
  403c08:	b	403d00 <ferror@plt+0x1b80>
  403c0c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403c10:	ldr	x24, [x0, #784]
  403c14:	mov	w4, #0x5                   	// #5
  403c18:	ldrsw	x3, [sp, #148]
  403c1c:	adrp	x2, 406000 <ferror@plt+0x3e80>
  403c20:	add	x2, x2, #0x758
  403c24:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403c28:	add	x1, x1, #0x770
  403c2c:	mov	x0, #0x0                   	// #0
  403c30:	bl	402040 <dcngettext@plt>
  403c34:	ldr	w2, [sp, #148]
  403c38:	mov	x1, x0
  403c3c:	mov	x0, x24
  403c40:	bl	402150 <fprintf@plt>
  403c44:	ldr	w25, [sp, #112]
  403c48:	add	x24, sp, #0x254
  403c4c:	adrp	x27, 418000 <ferror@plt+0x15e80>
  403c50:	b	403c78 <ferror@plt+0x1af8>
  403c54:	add	x1, sp, #0xb8
  403c58:	mov	x0, x24
  403c5c:	bl	401c90 <uuid_unparse@plt>
  403c60:	add	x2, sp, #0xb8
  403c64:	mov	x1, x28
  403c68:	ldr	x0, [x27, #784]
  403c6c:	bl	402150 <fprintf@plt>
  403c70:	add	w25, w25, #0x1
  403c74:	add	x24, x24, #0x10
  403c78:	ldr	w0, [sp, #148]
  403c7c:	cmp	w25, w0
  403c80:	b.lt	403c54 <ferror@plt+0x1ad4>  // b.tstop
  403c84:	b	403be0 <ferror@plt+0x1a60>
  403c88:	cbnz	w0, 403cd4 <ferror@plt+0x1b54>
  403c8c:	bl	401dc0 <getpid@plt>
  403c90:	mov	w2, w0
  403c94:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403c98:	add	x1, x1, #0x700
  403c9c:	add	x0, sp, #0x250
  403ca0:	bl	401d20 <sprintf@plt>
  403ca4:	add	x0, sp, #0x250
  403ca8:	bl	401c50 <strlen@plt>
  403cac:	add	w0, w0, #0x1
  403cb0:	str	w0, [sp, #144]
  403cb4:	mov	x2, #0x4                   	// #4
  403cb8:	add	x1, sp, #0x90
  403cbc:	mov	w0, w22
  403cc0:	bl	40234c <ferror@plt+0x1cc>
  403cc4:	ldrsw	x2, [sp, #144]
  403cc8:	add	x1, sp, #0x250
  403ccc:	mov	w0, w22
  403cd0:	bl	40234c <ferror@plt+0x1cc>
  403cd4:	mov	w0, w22
  403cd8:	bl	401ed0 <close@plt>
  403cdc:	b	4033c0 <ferror@plt+0x1240>
  403ce0:	cmp	w0, #0x4
  403ce4:	b.eq	403b44 <ferror@plt+0x19c4>  // b.none
  403ce8:	cmp	w0, #0x5
  403cec:	b.ne	403cd4 <ferror@plt+0x1b54>  // b.any
  403cf0:	ldr	w0, [sp, #148]
  403cf4:	tbnz	w0, #31, 403bc8 <ferror@plt+0x1a48>
  403cf8:	cmp	w0, #0x3e8
  403cfc:	b.le	403bf8 <ferror@plt+0x1a78>
  403d00:	mov	w0, #0x3f                  	// #63
  403d04:	str	w0, [sp, #148]
  403d08:	b	403bd0 <ferror@plt+0x1a50>
  403d0c:	cmp	w0, #0x4
  403d10:	b.eq	403b44 <ferror@plt+0x19c4>  // b.none
  403d14:	cmp	w0, #0x5
  403d18:	b.eq	403cf0 <ferror@plt+0x1b70>  // b.none
  403d1c:	b	403ab0 <ferror@plt+0x1930>
  403d20:	mov	w0, #0x1                   	// #1
  403d24:	str	w0, [sp, #148]
  403d28:	add	x1, sp, #0x94
  403d2c:	add	x0, sp, #0x98
  403d30:	bl	402070 <__uuid_generate_random@plt>
  403d34:	add	x1, sp, #0xb8
  403d38:	add	x0, sp, #0x98
  403d3c:	bl	401c90 <uuid_unparse@plt>
  403d40:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403d44:	ldr	x24, [x0, #784]
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403d50:	add	x1, x1, #0x7a0
  403d54:	mov	x0, #0x0                   	// #0
  403d58:	bl	4020a0 <dcgettext@plt>
  403d5c:	add	x2, sp, #0xb8
  403d60:	mov	x1, x0
  403d64:	mov	x0, x24
  403d68:	bl	402150 <fprintf@plt>
  403d6c:	ldp	x0, x1, [sp, #152]
  403d70:	add	x2, sp, #0x220
  403d74:	stp	x0, x1, [x2, #48]
  403d78:	mov	w0, #0x10                  	// #16
  403d7c:	str	w0, [sp, #144]
  403d80:	b	403cb4 <ferror@plt+0x1b34>
  403d84:	mov	w0, #0x1                   	// #1
  403d88:	str	w0, [sp, #148]
  403d8c:	add	x1, sp, #0x94
  403d90:	add	x0, sp, #0x98
  403d94:	bl	402070 <__uuid_generate_random@plt>
  403d98:	b	403d6c <ferror@plt+0x1bec>
  403d9c:	stp	x29, x30, [sp, #-176]!
  403da0:	mov	x29, sp
  403da4:	str	x19, [sp, #16]
  403da8:	mov	x19, x0
  403dac:	mov	x1, #0x0                   	// #0
  403db0:	add	x0, sp, #0x90
  403db4:	bl	401e90 <gettimeofday@plt>
  403db8:	cbz	w0, 403dd4 <ferror@plt+0x1c54>
  403dbc:	bl	402130 <__errno_location@plt>
  403dc0:	ldr	w0, [x0]
  403dc4:	neg	w0, w0
  403dc8:	ldr	x19, [sp, #16]
  403dcc:	ldp	x29, x30, [sp], #176
  403dd0:	ret
  403dd4:	add	x1, sp, #0xa0
  403dd8:	mov	w0, #0x7                   	// #7
  403ddc:	bl	401d60 <clock_gettime@plt>
  403de0:	cbnz	w0, 403e3c <ferror@plt+0x1cbc>
  403de4:	ldr	x2, [sp, #168]
  403de8:	mov	x1, #0xf7cf                	// #63439
  403dec:	movk	x1, #0xe353, lsl #16
  403df0:	movk	x1, #0x9ba5, lsl #32
  403df4:	movk	x1, #0x20c4, lsl #48
  403df8:	smulh	x1, x2, x1
  403dfc:	asr	x1, x1, #7
  403e00:	sub	x3, x1, x2, asr #63
  403e04:	ldr	x2, [sp, #144]
  403e08:	ldr	x1, [sp, #160]
  403e0c:	sub	x2, x2, x1
  403e10:	str	x2, [x19]
  403e14:	ldr	x1, [sp, #152]
  403e18:	sub	x1, x1, x3
  403e1c:	str	x1, [x19, #8]
  403e20:	tbz	x1, #63, 403dc8 <ferror@plt+0x1c48>
  403e24:	sub	x2, x2, #0x1
  403e28:	str	x2, [x19]
  403e2c:	add	x1, x1, #0xf4, lsl #12
  403e30:	add	x1, x1, #0x240
  403e34:	str	x1, [x19, #8]
  403e38:	b	403dc8 <ferror@plt+0x1c48>
  403e3c:	add	x0, sp, #0x20
  403e40:	bl	401d00 <sysinfo@plt>
  403e44:	cbnz	w0, 403e60 <ferror@plt+0x1ce0>
  403e48:	ldr	x1, [sp, #144]
  403e4c:	ldr	x2, [sp, #32]
  403e50:	sub	x1, x1, x2
  403e54:	str	x1, [x19]
  403e58:	str	xzr, [x19, #8]
  403e5c:	b	403dc8 <ferror@plt+0x1c48>
  403e60:	bl	402130 <__errno_location@plt>
  403e64:	ldr	w0, [x0]
  403e68:	neg	w0, w0
  403e6c:	b	403dc8 <ferror@plt+0x1c48>
  403e70:	stp	x29, x30, [sp, #-48]!
  403e74:	mov	x29, sp
  403e78:	str	x19, [sp, #16]
  403e7c:	mov	x19, x0
  403e80:	add	x1, sp, #0x20
  403e84:	mov	w0, #0x4                   	// #4
  403e88:	bl	401d60 <clock_gettime@plt>
  403e8c:	cbnz	w0, 403ebc <ferror@plt+0x1d3c>
  403e90:	ldr	x1, [sp, #32]
  403e94:	str	x1, [x19]
  403e98:	ldr	x2, [sp, #40]
  403e9c:	mov	x1, #0xf7cf                	// #63439
  403ea0:	movk	x1, #0xe353, lsl #16
  403ea4:	movk	x1, #0x9ba5, lsl #32
  403ea8:	movk	x1, #0x20c4, lsl #48
  403eac:	smulh	x1, x2, x1
  403eb0:	asr	x1, x1, #7
  403eb4:	sub	x1, x1, x2, asr #63
  403eb8:	str	x1, [x19, #8]
  403ebc:	ldr	x19, [sp, #16]
  403ec0:	ldp	x29, x30, [sp], #48
  403ec4:	ret
  403ec8:	stp	x29, x30, [sp, #-224]!
  403ecc:	mov	x29, sp
  403ed0:	stp	x19, x20, [sp, #16]
  403ed4:	mov	x20, x0
  403ed8:	mov	x19, x2
  403edc:	ldr	x0, [x1, #16]
  403ee0:	ldr	x4, [x1, #24]
  403ee4:	mov	x1, #0xd70b                	// #55051
  403ee8:	movk	x1, #0x70a3, lsl #16
  403eec:	movk	x1, #0xa3d, lsl #32
  403ef0:	movk	x1, #0xa3d7, lsl #48
  403ef4:	smulh	x1, x0, x1
  403ef8:	add	x1, x1, x0
  403efc:	asr	x1, x1, #6
  403f00:	sub	x1, x1, x0, asr #63
  403f04:	str	x1, [sp, #40]
  403f08:	cbz	x0, 403f60 <ferror@plt+0x1de0>
  403f0c:	add	x3, x1, x1, lsl #1
  403f10:	add	x2, x1, x3, lsl #3
  403f14:	sub	x2, x0, x2, lsl #2
  403f18:	mov	x1, #0x9680                	// #38528
  403f1c:	movk	x1, #0x98, lsl #16
  403f20:	mul	x2, x2, x1
  403f24:	str	x2, [sp, #48]
  403f28:	str	x0, [sp, #56]
  403f2c:	lsl	x1, x4, #5
  403f30:	sub	x1, x1, x4
  403f34:	add	x1, x4, x1, lsl #2
  403f38:	lsl	x1, x1, #3
  403f3c:	str	x1, [sp, #64]
  403f40:	add	x0, sp, #0x50
  403f44:	bl	401e30 <sigemptyset@plt>
  403f48:	mov	w1, #0x1                   	// #1
  403f4c:	cbz	w0, 403f6c <ferror@plt+0x1dec>
  403f50:	mov	w0, w1
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldp	x29, x30, [sp], #224
  403f5c:	ret
  403f60:	mov	x2, #0x9680                	// #38528
  403f64:	movk	x2, #0x98, lsl #16
  403f68:	b	403f24 <ferror@plt+0x1da4>
  403f6c:	mov	w0, #0x4                   	// #4
  403f70:	str	w0, [sp, #208]
  403f74:	str	x19, [sp, #72]
  403f78:	mov	x2, #0x0                   	// #0
  403f7c:	add	x1, sp, #0x48
  403f80:	mov	w0, #0xe                   	// #14
  403f84:	bl	401ee0 <sigaction@plt>
  403f88:	mov	w1, #0x1                   	// #1
  403f8c:	cbnz	w0, 403f50 <ferror@plt+0x1dd0>
  403f90:	mov	x2, x20
  403f94:	adrp	x1, 418000 <ferror@plt+0x15e80>
  403f98:	add	x1, x1, #0x2c8
  403f9c:	mov	w0, #0x1                   	// #1
  403fa0:	bl	401f20 <timer_create@plt>
  403fa4:	mov	w1, #0x1                   	// #1
  403fa8:	cbnz	w0, 403f50 <ferror@plt+0x1dd0>
  403fac:	mov	x3, #0x0                   	// #0
  403fb0:	add	x2, sp, #0x28
  403fb4:	mov	w1, #0x0                   	// #0
  403fb8:	ldr	x0, [x20]
  403fbc:	bl	401dd0 <timer_settime@plt>
  403fc0:	cmp	w0, #0x0
  403fc4:	cset	w1, ne  // ne = any
  403fc8:	b	403f50 <ferror@plt+0x1dd0>
  403fcc:	stp	x29, x30, [sp, #-16]!
  403fd0:	mov	x29, sp
  403fd4:	ldr	x0, [x0]
  403fd8:	bl	401fc0 <timer_delete@plt>
  403fdc:	ldp	x29, x30, [sp], #16
  403fe0:	ret
  403fe4:	str	xzr, [x1]
  403fe8:	cbnz	x0, 403ff4 <ferror@plt+0x1e74>
  403fec:	b	40404c <ferror@plt+0x1ecc>
  403ff0:	add	x0, x0, #0x1
  403ff4:	ldrsb	w2, [x0]
  403ff8:	cmp	w2, #0x2f
  403ffc:	b.ne	40400c <ferror@plt+0x1e8c>  // b.any
  404000:	ldrsb	w2, [x0, #1]
  404004:	cmp	w2, #0x2f
  404008:	b.eq	403ff0 <ferror@plt+0x1e70>  // b.none
  40400c:	ldrsb	w2, [x0]
  404010:	cbz	w2, 404050 <ferror@plt+0x1ed0>
  404014:	mov	x2, #0x1                   	// #1
  404018:	str	x2, [x1]
  40401c:	add	x3, x0, x2
  404020:	ldrsb	w2, [x0, #1]
  404024:	cmp	w2, #0x2f
  404028:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40402c:	b.eq	40404c <ferror@plt+0x1ecc>  // b.none
  404030:	ldr	x2, [x1]
  404034:	add	x2, x2, #0x1
  404038:	str	x2, [x1]
  40403c:	ldrsb	w2, [x3, #1]!
  404040:	cmp	w2, #0x2f
  404044:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404048:	b.ne	404030 <ferror@plt+0x1eb0>  // b.any
  40404c:	ret
  404050:	mov	x0, #0x0                   	// #0
  404054:	b	40404c <ferror@plt+0x1ecc>
  404058:	stp	x29, x30, [sp, #-80]!
  40405c:	mov	x29, sp
  404060:	stp	x19, x20, [sp, #16]
  404064:	stp	x21, x22, [sp, #32]
  404068:	stp	x23, x24, [sp, #48]
  40406c:	mov	x24, x1
  404070:	ldrsb	w1, [x0]
  404074:	cbz	w1, 4040f4 <ferror@plt+0x1f74>
  404078:	str	x25, [sp, #64]
  40407c:	mov	x19, #0x1                   	// #1
  404080:	mov	w21, #0x0                   	// #0
  404084:	mov	w23, #0x0                   	// #0
  404088:	mov	w25, #0x1                   	// #1
  40408c:	sub	x22, x0, #0x1
  404090:	b	4040a8 <ferror@plt+0x1f28>
  404094:	mov	w21, w23
  404098:	mov	w20, w19
  40409c:	add	x19, x19, #0x1
  4040a0:	ldrsb	w1, [x22, x19]
  4040a4:	cbz	w1, 4040d4 <ferror@plt+0x1f54>
  4040a8:	sub	w20, w19, #0x1
  4040ac:	cbnz	w21, 404094 <ferror@plt+0x1f14>
  4040b0:	cmp	w1, #0x5c
  4040b4:	b.eq	4040cc <ferror@plt+0x1f4c>  // b.none
  4040b8:	mov	x0, x24
  4040bc:	bl	402020 <strchr@plt>
  4040c0:	cbz	x0, 404098 <ferror@plt+0x1f18>
  4040c4:	ldr	x25, [sp, #64]
  4040c8:	b	4040d8 <ferror@plt+0x1f58>
  4040cc:	mov	w21, w25
  4040d0:	b	404098 <ferror@plt+0x1f18>
  4040d4:	ldr	x25, [sp, #64]
  4040d8:	sub	w0, w20, w21
  4040dc:	sxtw	x0, w0
  4040e0:	ldp	x19, x20, [sp, #16]
  4040e4:	ldp	x21, x22, [sp, #32]
  4040e8:	ldp	x23, x24, [sp, #48]
  4040ec:	ldp	x29, x30, [sp], #80
  4040f0:	ret
  4040f4:	mov	w20, #0x0                   	// #0
  4040f8:	mov	w21, #0x0                   	// #0
  4040fc:	b	4040d8 <ferror@plt+0x1f58>
  404100:	stp	x29, x30, [sp, #-64]!
  404104:	mov	x29, sp
  404108:	stp	x19, x20, [sp, #16]
  40410c:	stp	x21, x22, [sp, #32]
  404110:	mov	x19, x0
  404114:	mov	x22, x1
  404118:	mov	w21, w2
  40411c:	str	xzr, [sp, #56]
  404120:	bl	402130 <__errno_location@plt>
  404124:	str	wzr, [x0]
  404128:	cbz	x19, 404138 <ferror@plt+0x1fb8>
  40412c:	mov	x20, x0
  404130:	ldrsb	w0, [x19]
  404134:	cbnz	w0, 404154 <ferror@plt+0x1fd4>
  404138:	mov	x3, x19
  40413c:	mov	x2, x22
  404140:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404144:	add	x1, x1, #0xb28
  404148:	adrp	x0, 418000 <ferror@plt+0x15e80>
  40414c:	ldr	w0, [x0, #776]
  404150:	bl	4020d0 <errx@plt>
  404154:	mov	w3, #0x0                   	// #0
  404158:	mov	w2, w21
  40415c:	add	x1, sp, #0x38
  404160:	mov	x0, x19
  404164:	bl	401eb0 <__strtoul_internal@plt>
  404168:	ldr	w1, [x20]
  40416c:	cbnz	w1, 404198 <ferror@plt+0x2018>
  404170:	ldr	x1, [sp, #56]
  404174:	cmp	x1, x19
  404178:	b.eq	404138 <ferror@plt+0x1fb8>  // b.none
  40417c:	cbz	x1, 404188 <ferror@plt+0x2008>
  404180:	ldrsb	w1, [x1]
  404184:	cbnz	w1, 404138 <ferror@plt+0x1fb8>
  404188:	ldp	x19, x20, [sp, #16]
  40418c:	ldp	x21, x22, [sp, #32]
  404190:	ldp	x29, x30, [sp], #64
  404194:	ret
  404198:	cmp	w1, #0x22
  40419c:	b.ne	404138 <ferror@plt+0x1fb8>  // b.any
  4041a0:	mov	x3, x19
  4041a4:	mov	x2, x22
  4041a8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4041ac:	add	x1, x1, #0xb28
  4041b0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4041b4:	ldr	w0, [x0, #776]
  4041b8:	bl	402160 <err@plt>
  4041bc:	stp	x29, x30, [sp, #-32]!
  4041c0:	mov	x29, sp
  4041c4:	stp	x19, x20, [sp, #16]
  4041c8:	mov	x20, x0
  4041cc:	mov	x19, x1
  4041d0:	bl	404100 <ferror@plt+0x1f80>
  4041d4:	mov	x1, #0xffffffff            	// #4294967295
  4041d8:	cmp	x0, x1
  4041dc:	b.hi	4041ec <ferror@plt+0x206c>  // b.pmore
  4041e0:	ldp	x19, x20, [sp, #16]
  4041e4:	ldp	x29, x30, [sp], #32
  4041e8:	ret
  4041ec:	bl	402130 <__errno_location@plt>
  4041f0:	mov	w1, #0x22                  	// #34
  4041f4:	str	w1, [x0]
  4041f8:	mov	x3, x20
  4041fc:	mov	x2, x19
  404200:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404204:	add	x1, x1, #0xb28
  404208:	adrp	x0, 418000 <ferror@plt+0x15e80>
  40420c:	ldr	w0, [x0, #776]
  404210:	bl	402160 <err@plt>
  404214:	stp	x29, x30, [sp, #-32]!
  404218:	mov	x29, sp
  40421c:	stp	x19, x20, [sp, #16]
  404220:	mov	x20, x0
  404224:	mov	x19, x1
  404228:	bl	4041bc <ferror@plt+0x203c>
  40422c:	mov	w1, #0xffff                	// #65535
  404230:	cmp	w0, w1
  404234:	b.hi	404244 <ferror@plt+0x20c4>  // b.pmore
  404238:	ldp	x19, x20, [sp, #16]
  40423c:	ldp	x29, x30, [sp], #32
  404240:	ret
  404244:	bl	402130 <__errno_location@plt>
  404248:	mov	w1, #0x22                  	// #34
  40424c:	str	w1, [x0]
  404250:	mov	x3, x20
  404254:	mov	x2, x19
  404258:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40425c:	add	x1, x1, #0xb28
  404260:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404264:	ldr	w0, [x0, #776]
  404268:	bl	402160 <err@plt>
  40426c:	adrp	x1, 418000 <ferror@plt+0x15e80>
  404270:	str	w0, [x1, #776]
  404274:	ret
  404278:	stp	x29, x30, [sp, #-128]!
  40427c:	mov	x29, sp
  404280:	stp	x19, x20, [sp, #16]
  404284:	str	xzr, [x1]
  404288:	cbz	x0, 404698 <ferror@plt+0x2518>
  40428c:	stp	x21, x22, [sp, #32]
  404290:	mov	x19, x0
  404294:	mov	x21, x1
  404298:	mov	x22, x2
  40429c:	ldrsb	w0, [x0]
  4042a0:	cbz	w0, 4046a0 <ferror@plt+0x2520>
  4042a4:	stp	x23, x24, [sp, #48]
  4042a8:	bl	401f80 <__ctype_b_loc@plt>
  4042ac:	mov	x24, x0
  4042b0:	ldr	x4, [x0]
  4042b4:	mov	x1, x19
  4042b8:	ldrsb	w2, [x1]
  4042bc:	and	x0, x2, #0xff
  4042c0:	ldrh	w3, [x4, x0, lsl #1]
  4042c4:	tbz	w3, #13, 4042d0 <ferror@plt+0x2150>
  4042c8:	add	x1, x1, #0x1
  4042cc:	b	4042b8 <ferror@plt+0x2138>
  4042d0:	cmp	w2, #0x2d
  4042d4:	b.eq	4046c4 <ferror@plt+0x2544>  // b.none
  4042d8:	stp	x25, x26, [sp, #64]
  4042dc:	bl	402130 <__errno_location@plt>
  4042e0:	mov	x25, x0
  4042e4:	str	wzr, [x0]
  4042e8:	str	xzr, [sp, #120]
  4042ec:	mov	w3, #0x0                   	// #0
  4042f0:	mov	w2, #0x0                   	// #0
  4042f4:	add	x1, sp, #0x78
  4042f8:	mov	x0, x19
  4042fc:	bl	401eb0 <__strtoul_internal@plt>
  404300:	mov	x26, x0
  404304:	ldr	x20, [sp, #120]
  404308:	cmp	x20, x19
  40430c:	b.eq	404348 <ferror@plt+0x21c8>  // b.none
  404310:	ldr	w0, [x25]
  404314:	cbz	w0, 404324 <ferror@plt+0x21a4>
  404318:	sub	x1, x26, #0x1
  40431c:	cmn	x1, #0x3
  404320:	b.hi	404364 <ferror@plt+0x21e4>  // b.pmore
  404324:	cbz	x20, 404664 <ferror@plt+0x24e4>
  404328:	ldrsb	w0, [x20]
  40432c:	cbz	w0, 40466c <ferror@plt+0x24ec>
  404330:	stp	x27, x28, [sp, #80]
  404334:	mov	w19, #0x0                   	// #0
  404338:	mov	x27, #0x0                   	// #0
  40433c:	add	x0, sp, #0x78
  404340:	str	x0, [sp, #104]
  404344:	b	404450 <ferror@plt+0x22d0>
  404348:	ldr	w0, [x25]
  40434c:	mov	w20, #0xffffffea            	// #-22
  404350:	cbnz	w0, 404364 <ferror@plt+0x21e4>
  404354:	ldp	x21, x22, [sp, #32]
  404358:	ldp	x23, x24, [sp, #48]
  40435c:	ldp	x25, x26, [sp, #64]
  404360:	b	4046a8 <ferror@plt+0x2528>
  404364:	neg	w20, w0
  404368:	b	404674 <ferror@plt+0x24f4>
  40436c:	ldrsb	w0, [x20, #2]
  404370:	and	w0, w0, #0xffffffdf
  404374:	cmp	w0, #0x42
  404378:	b.ne	404470 <ferror@plt+0x22f0>  // b.any
  40437c:	ldrsb	w0, [x20, #3]
  404380:	cbnz	w0, 404470 <ferror@plt+0x22f0>
  404384:	mov	w23, #0x400                 	// #1024
  404388:	b	404394 <ferror@plt+0x2214>
  40438c:	cbnz	w0, 404470 <ferror@plt+0x22f0>
  404390:	mov	w23, #0x400                 	// #1024
  404394:	ldrsb	w20, [x20]
  404398:	mov	w1, w20
  40439c:	adrp	x0, 406000 <ferror@plt+0x3e80>
  4043a0:	add	x0, x0, #0xb38
  4043a4:	bl	402020 <strchr@plt>
  4043a8:	cbz	x0, 40454c <ferror@plt+0x23cc>
  4043ac:	adrp	x2, 406000 <ferror@plt+0x3e80>
  4043b0:	add	x2, x2, #0xb38
  4043b4:	sub	x0, x0, x2
  4043b8:	add	w2, w0, #0x1
  4043bc:	cbz	w2, 404764 <ferror@plt+0x25e4>
  4043c0:	sxtw	x3, w23
  4043c4:	umulh	x0, x26, x3
  4043c8:	cbnz	x0, 404594 <ferror@plt+0x2414>
  4043cc:	sub	w1, w2, #0x2
  4043d0:	mul	x26, x26, x3
  4043d4:	cmn	w1, #0x1
  4043d8:	b.eq	404574 <ferror@plt+0x23f4>  // b.none
  4043dc:	umulh	x0, x26, x3
  4043e0:	sub	w1, w1, #0x1
  4043e4:	cbz	x0, 4043d0 <ferror@plt+0x2250>
  4043e8:	mov	w20, #0xffffffde            	// #-34
  4043ec:	b	404578 <ferror@plt+0x23f8>
  4043f0:	ldrsb	w0, [x20]
  4043f4:	cbz	w0, 404704 <ferror@plt+0x2584>
  4043f8:	mov	x2, x23
  4043fc:	mov	x1, x20
  404400:	mov	x0, x28
  404404:	bl	401e40 <strncmp@plt>
  404408:	cbnz	w0, 40471c <ferror@plt+0x259c>
  40440c:	add	x1, x20, x23
  404410:	ldrsb	w0, [x20, x23]
  404414:	cmp	w0, #0x30
  404418:	b.ne	4044a8 <ferror@plt+0x2328>  // b.any
  40441c:	mov	x20, x1
  404420:	add	w2, w19, #0x1
  404424:	sub	w19, w20, w1
  404428:	add	w19, w19, w2
  40442c:	ldrsb	w0, [x20, #1]!
  404430:	cmp	w0, #0x30
  404434:	b.eq	404424 <ferror@plt+0x22a4>  // b.none
  404438:	sxtb	x0, w0
  40443c:	ldr	x1, [x24]
  404440:	ldrh	w0, [x1, x0, lsl #1]
  404444:	tbnz	w0, #11, 4044b0 <ferror@plt+0x2330>
  404448:	str	x20, [sp, #120]
  40444c:	ldr	x20, [sp, #120]
  404450:	ldrsb	w0, [x20, #1]
  404454:	cmp	w0, #0x69
  404458:	b.eq	40436c <ferror@plt+0x21ec>  // b.none
  40445c:	and	w1, w0, #0xffffffdf
  404460:	cmp	w1, #0x42
  404464:	b.ne	40438c <ferror@plt+0x220c>  // b.any
  404468:	ldrsb	w0, [x20, #2]
  40446c:	cbz	w0, 404544 <ferror@plt+0x23c4>
  404470:	bl	401d90 <localeconv@plt>
  404474:	cbz	x0, 4046d4 <ferror@plt+0x2554>
  404478:	ldr	x28, [x0]
  40447c:	cbz	x28, 4046ec <ferror@plt+0x256c>
  404480:	mov	x0, x28
  404484:	bl	401c50 <strlen@plt>
  404488:	mov	x23, x0
  40448c:	cbz	x27, 4043f0 <ferror@plt+0x2270>
  404490:	mov	w20, #0xffffffea            	// #-22
  404494:	ldp	x21, x22, [sp, #32]
  404498:	ldp	x23, x24, [sp, #48]
  40449c:	ldp	x25, x26, [sp, #64]
  4044a0:	ldp	x27, x28, [sp, #80]
  4044a4:	b	4046a8 <ferror@plt+0x2528>
  4044a8:	mov	x20, x1
  4044ac:	b	404438 <ferror@plt+0x22b8>
  4044b0:	str	wzr, [x25]
  4044b4:	str	xzr, [sp, #120]
  4044b8:	mov	w3, #0x0                   	// #0
  4044bc:	mov	w2, #0x0                   	// #0
  4044c0:	ldr	x1, [sp, #104]
  4044c4:	mov	x0, x20
  4044c8:	bl	401eb0 <__strtoul_internal@plt>
  4044cc:	mov	x27, x0
  4044d0:	ldr	x0, [sp, #120]
  4044d4:	cmp	x0, x20
  4044d8:	b.eq	404518 <ferror@plt+0x2398>  // b.none
  4044dc:	ldr	w1, [x25]
  4044e0:	cbz	w1, 4044f0 <ferror@plt+0x2370>
  4044e4:	sub	x2, x27, #0x1
  4044e8:	cmn	x2, #0x3
  4044ec:	b.hi	404538 <ferror@plt+0x23b8>  // b.pmore
  4044f0:	cbz	x27, 40444c <ferror@plt+0x22cc>
  4044f4:	cbz	x0, 404734 <ferror@plt+0x25b4>
  4044f8:	ldrsb	w0, [x0]
  4044fc:	cbnz	w0, 40444c <ferror@plt+0x22cc>
  404500:	mov	w20, #0xffffffea            	// #-22
  404504:	ldp	x21, x22, [sp, #32]
  404508:	ldp	x23, x24, [sp, #48]
  40450c:	ldp	x25, x26, [sp, #64]
  404510:	ldp	x27, x28, [sp, #80]
  404514:	b	4046a8 <ferror@plt+0x2528>
  404518:	ldr	w1, [x25]
  40451c:	mov	w20, #0xffffffea            	// #-22
  404520:	cbnz	w1, 404538 <ferror@plt+0x23b8>
  404524:	ldp	x21, x22, [sp, #32]
  404528:	ldp	x23, x24, [sp, #48]
  40452c:	ldp	x25, x26, [sp, #64]
  404530:	ldp	x27, x28, [sp, #80]
  404534:	b	4046a8 <ferror@plt+0x2528>
  404538:	neg	w20, w1
  40453c:	ldp	x27, x28, [sp, #80]
  404540:	b	404674 <ferror@plt+0x24f4>
  404544:	mov	w23, #0x3e8                 	// #1000
  404548:	b	404394 <ferror@plt+0x2214>
  40454c:	mov	w1, w20
  404550:	adrp	x0, 406000 <ferror@plt+0x3e80>
  404554:	add	x0, x0, #0xb48
  404558:	bl	402020 <strchr@plt>
  40455c:	cbz	x0, 40474c <ferror@plt+0x25cc>
  404560:	adrp	x2, 406000 <ferror@plt+0x3e80>
  404564:	add	x2, x2, #0xb48
  404568:	sub	x0, x0, x2
  40456c:	add	w2, w0, #0x1
  404570:	b	4043bc <ferror@plt+0x223c>
  404574:	mov	w20, #0x0                   	// #0
  404578:	cbz	x22, 404580 <ferror@plt+0x2400>
  40457c:	str	w2, [x22]
  404580:	cmp	x27, #0x0
  404584:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404588:	b.ne	40459c <ferror@plt+0x241c>  // b.any
  40458c:	ldp	x27, x28, [sp, #80]
  404590:	b	404670 <ferror@plt+0x24f0>
  404594:	mov	w20, #0xffffffde            	// #-34
  404598:	b	404578 <ferror@plt+0x23f8>
  40459c:	sxtw	x23, w23
  4045a0:	sub	w0, w2, #0x2
  4045a4:	mov	x4, #0x1                   	// #1
  4045a8:	mul	x4, x4, x23
  4045ac:	cmn	w0, #0x1
  4045b0:	b.eq	4045c0 <ferror@plt+0x2440>  // b.none
  4045b4:	umulh	x1, x4, x23
  4045b8:	sub	w0, w0, #0x1
  4045bc:	cbz	x1, 4045a8 <ferror@plt+0x2428>
  4045c0:	cmp	x27, #0xa
  4045c4:	b.ls	404610 <ferror@plt+0x2490>  // b.plast
  4045c8:	mov	x0, #0xa                   	// #10
  4045cc:	add	x0, x0, x0, lsl #2
  4045d0:	lsl	x1, x0, #1
  4045d4:	mov	x0, x1
  4045d8:	cmp	x27, x1
  4045dc:	b.hi	4045cc <ferror@plt+0x244c>  // b.pmore
  4045e0:	cmp	w19, #0x0
  4045e4:	b.le	404600 <ferror@plt+0x2480>
  4045e8:	mov	w1, #0x0                   	// #0
  4045ec:	add	x0, x0, x0, lsl #2
  4045f0:	lsl	x0, x0, #1
  4045f4:	add	w1, w1, #0x1
  4045f8:	cmp	w19, w1
  4045fc:	b.ne	4045ec <ferror@plt+0x246c>  // b.any
  404600:	mov	x2, #0x1                   	// #1
  404604:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  404608:	movk	x6, #0xcccd
  40460c:	b	404620 <ferror@plt+0x24a0>
  404610:	mov	x0, #0xa                   	// #10
  404614:	b	4045e0 <ferror@plt+0x2460>
  404618:	cmp	x5, #0x9
  40461c:	b.ls	40465c <ferror@plt+0x24dc>  // b.plast
  404620:	umulh	x3, x27, x6
  404624:	lsr	x1, x3, #3
  404628:	add	x1, x1, x1, lsl #2
  40462c:	sub	x1, x27, x1, lsl #1
  404630:	mov	x5, x27
  404634:	lsr	x27, x3, #3
  404638:	mov	x3, x2
  40463c:	add	x2, x2, x2, lsl #2
  404640:	lsl	x2, x2, #1
  404644:	cbz	w1, 404618 <ferror@plt+0x2498>
  404648:	udiv	x3, x0, x3
  40464c:	udiv	x1, x3, x1
  404650:	udiv	x1, x4, x1
  404654:	add	x26, x26, x1
  404658:	b	404618 <ferror@plt+0x2498>
  40465c:	ldp	x27, x28, [sp, #80]
  404660:	b	404670 <ferror@plt+0x24f0>
  404664:	mov	w20, #0x0                   	// #0
  404668:	b	404670 <ferror@plt+0x24f0>
  40466c:	mov	w20, #0x0                   	// #0
  404670:	str	x26, [x21]
  404674:	tbnz	w20, #31, 404688 <ferror@plt+0x2508>
  404678:	ldp	x21, x22, [sp, #32]
  40467c:	ldp	x23, x24, [sp, #48]
  404680:	ldp	x25, x26, [sp, #64]
  404684:	b	4046b4 <ferror@plt+0x2534>
  404688:	ldp	x21, x22, [sp, #32]
  40468c:	ldp	x23, x24, [sp, #48]
  404690:	ldp	x25, x26, [sp, #64]
  404694:	b	4046a8 <ferror@plt+0x2528>
  404698:	mov	w20, #0xffffffea            	// #-22
  40469c:	b	4046a8 <ferror@plt+0x2528>
  4046a0:	mov	w20, #0xffffffea            	// #-22
  4046a4:	ldp	x21, x22, [sp, #32]
  4046a8:	bl	402130 <__errno_location@plt>
  4046ac:	neg	w1, w20
  4046b0:	str	w1, [x0]
  4046b4:	mov	w0, w20
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x29, x30, [sp], #128
  4046c0:	ret
  4046c4:	mov	w20, #0xffffffea            	// #-22
  4046c8:	ldp	x21, x22, [sp, #32]
  4046cc:	ldp	x23, x24, [sp, #48]
  4046d0:	b	4046a8 <ferror@plt+0x2528>
  4046d4:	mov	w20, #0xffffffea            	// #-22
  4046d8:	ldp	x21, x22, [sp, #32]
  4046dc:	ldp	x23, x24, [sp, #48]
  4046e0:	ldp	x25, x26, [sp, #64]
  4046e4:	ldp	x27, x28, [sp, #80]
  4046e8:	b	4046a8 <ferror@plt+0x2528>
  4046ec:	mov	w20, #0xffffffea            	// #-22
  4046f0:	ldp	x21, x22, [sp, #32]
  4046f4:	ldp	x23, x24, [sp, #48]
  4046f8:	ldp	x25, x26, [sp, #64]
  4046fc:	ldp	x27, x28, [sp, #80]
  404700:	b	4046a8 <ferror@plt+0x2528>
  404704:	mov	w20, #0xffffffea            	// #-22
  404708:	ldp	x21, x22, [sp, #32]
  40470c:	ldp	x23, x24, [sp, #48]
  404710:	ldp	x25, x26, [sp, #64]
  404714:	ldp	x27, x28, [sp, #80]
  404718:	b	4046a8 <ferror@plt+0x2528>
  40471c:	mov	w20, #0xffffffea            	// #-22
  404720:	ldp	x21, x22, [sp, #32]
  404724:	ldp	x23, x24, [sp, #48]
  404728:	ldp	x25, x26, [sp, #64]
  40472c:	ldp	x27, x28, [sp, #80]
  404730:	b	4046a8 <ferror@plt+0x2528>
  404734:	mov	w20, #0xffffffea            	// #-22
  404738:	ldp	x21, x22, [sp, #32]
  40473c:	ldp	x23, x24, [sp, #48]
  404740:	ldp	x25, x26, [sp, #64]
  404744:	ldp	x27, x28, [sp, #80]
  404748:	b	4046a8 <ferror@plt+0x2528>
  40474c:	mov	w20, #0xffffffea            	// #-22
  404750:	ldp	x21, x22, [sp, #32]
  404754:	ldp	x23, x24, [sp, #48]
  404758:	ldp	x25, x26, [sp, #64]
  40475c:	ldp	x27, x28, [sp, #80]
  404760:	b	4046a8 <ferror@plt+0x2528>
  404764:	mov	w20, w2
  404768:	cbnz	x22, 40457c <ferror@plt+0x23fc>
  40476c:	ldp	x27, x28, [sp, #80]
  404770:	b	404670 <ferror@plt+0x24f0>
  404774:	stp	x29, x30, [sp, #-16]!
  404778:	mov	x29, sp
  40477c:	mov	x2, #0x0                   	// #0
  404780:	bl	404278 <ferror@plt+0x20f8>
  404784:	ldp	x29, x30, [sp], #16
  404788:	ret
  40478c:	stp	x29, x30, [sp, #-48]!
  404790:	mov	x29, sp
  404794:	stp	x19, x20, [sp, #16]
  404798:	stp	x21, x22, [sp, #32]
  40479c:	mov	x21, x0
  4047a0:	mov	x22, x1
  4047a4:	mov	x20, x0
  4047a8:	cbnz	x0, 4047bc <ferror@plt+0x263c>
  4047ac:	cbnz	x1, 4047dc <ferror@plt+0x265c>
  4047b0:	mov	w0, #0x0                   	// #0
  4047b4:	b	4047fc <ferror@plt+0x267c>
  4047b8:	add	x20, x20, #0x1
  4047bc:	ldrsb	w19, [x20]
  4047c0:	cbz	w19, 4047d8 <ferror@plt+0x2658>
  4047c4:	bl	401f80 <__ctype_b_loc@plt>
  4047c8:	and	x19, x19, #0xff
  4047cc:	ldr	x2, [x0]
  4047d0:	ldrh	w2, [x2, x19, lsl #1]
  4047d4:	tbnz	w2, #11, 4047b8 <ferror@plt+0x2638>
  4047d8:	cbz	x22, 4047e0 <ferror@plt+0x2660>
  4047dc:	str	x20, [x22]
  4047e0:	cmp	x20, #0x0
  4047e4:	mov	w0, #0x0                   	// #0
  4047e8:	ccmp	x21, x20, #0x2, ne  // ne = any
  4047ec:	b.cs	4047fc <ferror@plt+0x267c>  // b.hs, b.nlast
  4047f0:	ldrsb	w0, [x20]
  4047f4:	cmp	w0, #0x0
  4047f8:	cset	w0, eq  // eq = none
  4047fc:	ldp	x19, x20, [sp, #16]
  404800:	ldp	x21, x22, [sp, #32]
  404804:	ldp	x29, x30, [sp], #48
  404808:	ret
  40480c:	stp	x29, x30, [sp, #-48]!
  404810:	mov	x29, sp
  404814:	stp	x19, x20, [sp, #16]
  404818:	stp	x21, x22, [sp, #32]
  40481c:	mov	x21, x0
  404820:	mov	x22, x1
  404824:	mov	x20, x0
  404828:	cbnz	x0, 40483c <ferror@plt+0x26bc>
  40482c:	cbnz	x1, 40485c <ferror@plt+0x26dc>
  404830:	mov	w0, #0x0                   	// #0
  404834:	b	40487c <ferror@plt+0x26fc>
  404838:	add	x20, x20, #0x1
  40483c:	ldrsb	w19, [x20]
  404840:	cbz	w19, 404858 <ferror@plt+0x26d8>
  404844:	bl	401f80 <__ctype_b_loc@plt>
  404848:	and	x19, x19, #0xff
  40484c:	ldr	x2, [x0]
  404850:	ldrh	w2, [x2, x19, lsl #1]
  404854:	tbnz	w2, #12, 404838 <ferror@plt+0x26b8>
  404858:	cbz	x22, 404860 <ferror@plt+0x26e0>
  40485c:	str	x20, [x22]
  404860:	cmp	x20, #0x0
  404864:	mov	w0, #0x0                   	// #0
  404868:	ccmp	x21, x20, #0x2, ne  // ne = any
  40486c:	b.cs	40487c <ferror@plt+0x26fc>  // b.hs, b.nlast
  404870:	ldrsb	w0, [x20]
  404874:	cmp	w0, #0x0
  404878:	cset	w0, eq  // eq = none
  40487c:	ldp	x19, x20, [sp, #16]
  404880:	ldp	x21, x22, [sp, #32]
  404884:	ldp	x29, x30, [sp], #48
  404888:	ret
  40488c:	stp	x29, x30, [sp, #-128]!
  404890:	mov	x29, sp
  404894:	stp	x19, x20, [sp, #16]
  404898:	stp	x21, x22, [sp, #32]
  40489c:	mov	x20, x0
  4048a0:	mov	x22, x1
  4048a4:	str	x2, [sp, #80]
  4048a8:	str	x3, [sp, #88]
  4048ac:	str	x4, [sp, #96]
  4048b0:	str	x5, [sp, #104]
  4048b4:	str	x6, [sp, #112]
  4048b8:	str	x7, [sp, #120]
  4048bc:	add	x0, sp, #0x80
  4048c0:	str	x0, [sp, #48]
  4048c4:	str	x0, [sp, #56]
  4048c8:	add	x0, sp, #0x50
  4048cc:	str	x0, [sp, #64]
  4048d0:	mov	w0, #0xffffffd0            	// #-48
  4048d4:	str	w0, [sp, #72]
  4048d8:	str	wzr, [sp, #76]
  4048dc:	add	x21, sp, #0x80
  4048e0:	b	404980 <ferror@plt+0x2800>
  4048e4:	add	w0, w3, #0x8
  4048e8:	str	w0, [sp, #72]
  4048ec:	cmp	w0, #0x0
  4048f0:	b.le	404904 <ferror@plt+0x2784>
  4048f4:	add	x0, x2, #0xf
  4048f8:	and	x0, x0, #0xfffffffffffffff8
  4048fc:	str	x0, [sp, #48]
  404900:	b	404998 <ferror@plt+0x2818>
  404904:	ldr	x1, [x21, w3, sxtw]
  404908:	cbz	x1, 4049a0 <ferror@plt+0x2820>
  40490c:	cbz	w0, 404950 <ferror@plt+0x27d0>
  404910:	add	w3, w3, #0x10
  404914:	str	w3, [sp, #72]
  404918:	cmp	w3, #0x0
  40491c:	b.le	404930 <ferror@plt+0x27b0>
  404920:	add	x0, x2, #0xf
  404924:	and	x0, x0, #0xfffffffffffffff8
  404928:	str	x0, [sp, #48]
  40492c:	b	40495c <ferror@plt+0x27dc>
  404930:	add	x2, x21, w0, sxtw
  404934:	b	40495c <ferror@plt+0x27dc>
  404938:	mov	w0, #0x1                   	// #1
  40493c:	ldp	x19, x20, [sp, #16]
  404940:	ldp	x21, x22, [sp, #32]
  404944:	ldp	x29, x30, [sp], #128
  404948:	ret
  40494c:	ldr	x2, [sp, #48]
  404950:	add	x0, x2, #0xf
  404954:	and	x0, x0, #0xfffffffffffffff8
  404958:	str	x0, [sp, #48]
  40495c:	ldr	x19, [x2]
  404960:	cbz	x19, 4049a0 <ferror@plt+0x2820>
  404964:	mov	x0, x20
  404968:	bl	401f60 <strcmp@plt>
  40496c:	cbz	w0, 404938 <ferror@plt+0x27b8>
  404970:	mov	x1, x19
  404974:	mov	x0, x20
  404978:	bl	401f60 <strcmp@plt>
  40497c:	cbz	w0, 40493c <ferror@plt+0x27bc>
  404980:	ldr	w3, [sp, #72]
  404984:	ldr	x2, [sp, #48]
  404988:	tbnz	w3, #31, 4048e4 <ferror@plt+0x2764>
  40498c:	add	x0, x2, #0xf
  404990:	and	x0, x0, #0xfffffffffffffff8
  404994:	str	x0, [sp, #48]
  404998:	ldr	x1, [x2]
  40499c:	cbnz	x1, 40494c <ferror@plt+0x27cc>
  4049a0:	mov	x3, x20
  4049a4:	mov	x2, x22
  4049a8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4049ac:	add	x1, x1, #0xb28
  4049b0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4049b4:	ldr	w0, [x0, #776]
  4049b8:	bl	4020d0 <errx@plt>
  4049bc:	cbz	x1, 4049f4 <ferror@plt+0x2874>
  4049c0:	add	x3, x0, x1
  4049c4:	sxtb	w2, w2
  4049c8:	ldrsb	w1, [x0]
  4049cc:	cbz	w1, 4049ec <ferror@plt+0x286c>
  4049d0:	cmp	w2, w1
  4049d4:	b.eq	4049f0 <ferror@plt+0x2870>  // b.none
  4049d8:	add	x0, x0, #0x1
  4049dc:	cmp	x3, x0
  4049e0:	b.ne	4049c8 <ferror@plt+0x2848>  // b.any
  4049e4:	mov	x0, #0x0                   	// #0
  4049e8:	b	4049f0 <ferror@plt+0x2870>
  4049ec:	mov	x0, #0x0                   	// #0
  4049f0:	ret
  4049f4:	mov	x0, #0x0                   	// #0
  4049f8:	b	4049f0 <ferror@plt+0x2870>
  4049fc:	stp	x29, x30, [sp, #-16]!
  404a00:	mov	x29, sp
  404a04:	mov	w2, #0xa                   	// #10
  404a08:	bl	404214 <ferror@plt+0x2094>
  404a0c:	ldp	x29, x30, [sp], #16
  404a10:	ret
  404a14:	stp	x29, x30, [sp, #-16]!
  404a18:	mov	x29, sp
  404a1c:	mov	w2, #0x10                  	// #16
  404a20:	bl	404214 <ferror@plt+0x2094>
  404a24:	ldp	x29, x30, [sp], #16
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-16]!
  404a30:	mov	x29, sp
  404a34:	mov	w2, #0xa                   	// #10
  404a38:	bl	4041bc <ferror@plt+0x203c>
  404a3c:	ldp	x29, x30, [sp], #16
  404a40:	ret
  404a44:	stp	x29, x30, [sp, #-16]!
  404a48:	mov	x29, sp
  404a4c:	mov	w2, #0x10                  	// #16
  404a50:	bl	4041bc <ferror@plt+0x203c>
  404a54:	ldp	x29, x30, [sp], #16
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-64]!
  404a60:	mov	x29, sp
  404a64:	stp	x19, x20, [sp, #16]
  404a68:	str	x21, [sp, #32]
  404a6c:	mov	x19, x0
  404a70:	mov	x21, x1
  404a74:	str	xzr, [sp, #56]
  404a78:	bl	402130 <__errno_location@plt>
  404a7c:	str	wzr, [x0]
  404a80:	cbz	x19, 404a90 <ferror@plt+0x2910>
  404a84:	mov	x20, x0
  404a88:	ldrsb	w0, [x19]
  404a8c:	cbnz	w0, 404aac <ferror@plt+0x292c>
  404a90:	mov	x3, x19
  404a94:	mov	x2, x21
  404a98:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404a9c:	add	x1, x1, #0xb28
  404aa0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404aa4:	ldr	w0, [x0, #776]
  404aa8:	bl	4020d0 <errx@plt>
  404aac:	mov	w3, #0x0                   	// #0
  404ab0:	mov	w2, #0xa                   	// #10
  404ab4:	add	x1, sp, #0x38
  404ab8:	mov	x0, x19
  404abc:	bl	401e20 <__strtol_internal@plt>
  404ac0:	ldr	w1, [x20]
  404ac4:	cbnz	w1, 404af0 <ferror@plt+0x2970>
  404ac8:	ldr	x1, [sp, #56]
  404acc:	cmp	x1, x19
  404ad0:	b.eq	404a90 <ferror@plt+0x2910>  // b.none
  404ad4:	cbz	x1, 404ae0 <ferror@plt+0x2960>
  404ad8:	ldrsb	w1, [x1]
  404adc:	cbnz	w1, 404a90 <ferror@plt+0x2910>
  404ae0:	ldp	x19, x20, [sp, #16]
  404ae4:	ldr	x21, [sp, #32]
  404ae8:	ldp	x29, x30, [sp], #64
  404aec:	ret
  404af0:	cmp	w1, #0x22
  404af4:	b.ne	404a90 <ferror@plt+0x2910>  // b.any
  404af8:	mov	x3, x19
  404afc:	mov	x2, x21
  404b00:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404b04:	add	x1, x1, #0xb28
  404b08:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404b0c:	ldr	w0, [x0, #776]
  404b10:	bl	402160 <err@plt>
  404b14:	stp	x29, x30, [sp, #-32]!
  404b18:	mov	x29, sp
  404b1c:	stp	x19, x20, [sp, #16]
  404b20:	mov	x20, x0
  404b24:	mov	x19, x1
  404b28:	bl	404a5c <ferror@plt+0x28dc>
  404b2c:	mov	x2, #0x80000000            	// #2147483648
  404b30:	add	x2, x0, x2
  404b34:	mov	x1, #0xffffffff            	// #4294967295
  404b38:	cmp	x2, x1
  404b3c:	b.hi	404b4c <ferror@plt+0x29cc>  // b.pmore
  404b40:	ldp	x19, x20, [sp, #16]
  404b44:	ldp	x29, x30, [sp], #32
  404b48:	ret
  404b4c:	bl	402130 <__errno_location@plt>
  404b50:	mov	w1, #0x22                  	// #34
  404b54:	str	w1, [x0]
  404b58:	mov	x3, x20
  404b5c:	mov	x2, x19
  404b60:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404b64:	add	x1, x1, #0xb28
  404b68:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404b6c:	ldr	w0, [x0, #776]
  404b70:	bl	402160 <err@plt>
  404b74:	stp	x29, x30, [sp, #-32]!
  404b78:	mov	x29, sp
  404b7c:	stp	x19, x20, [sp, #16]
  404b80:	mov	x20, x0
  404b84:	mov	x19, x1
  404b88:	bl	404b14 <ferror@plt+0x2994>
  404b8c:	add	w2, w0, #0x8, lsl #12
  404b90:	mov	w1, #0xffff                	// #65535
  404b94:	cmp	w2, w1
  404b98:	b.hi	404ba8 <ferror@plt+0x2a28>  // b.pmore
  404b9c:	ldp	x19, x20, [sp, #16]
  404ba0:	ldp	x29, x30, [sp], #32
  404ba4:	ret
  404ba8:	bl	402130 <__errno_location@plt>
  404bac:	mov	w1, #0x22                  	// #34
  404bb0:	str	w1, [x0]
  404bb4:	mov	x3, x20
  404bb8:	mov	x2, x19
  404bbc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404bc0:	add	x1, x1, #0xb28
  404bc4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404bc8:	ldr	w0, [x0, #776]
  404bcc:	bl	402160 <err@plt>
  404bd0:	stp	x29, x30, [sp, #-16]!
  404bd4:	mov	x29, sp
  404bd8:	mov	w2, #0xa                   	// #10
  404bdc:	bl	404100 <ferror@plt+0x1f80>
  404be0:	ldp	x29, x30, [sp], #16
  404be4:	ret
  404be8:	stp	x29, x30, [sp, #-16]!
  404bec:	mov	x29, sp
  404bf0:	mov	w2, #0x10                  	// #16
  404bf4:	bl	404100 <ferror@plt+0x1f80>
  404bf8:	ldp	x29, x30, [sp], #16
  404bfc:	ret
  404c00:	stp	x29, x30, [sp, #-64]!
  404c04:	mov	x29, sp
  404c08:	stp	x19, x20, [sp, #16]
  404c0c:	str	x21, [sp, #32]
  404c10:	mov	x19, x0
  404c14:	mov	x21, x1
  404c18:	str	xzr, [sp, #56]
  404c1c:	bl	402130 <__errno_location@plt>
  404c20:	str	wzr, [x0]
  404c24:	cbz	x19, 404c34 <ferror@plt+0x2ab4>
  404c28:	mov	x20, x0
  404c2c:	ldrsb	w0, [x19]
  404c30:	cbnz	w0, 404c50 <ferror@plt+0x2ad0>
  404c34:	mov	x3, x19
  404c38:	mov	x2, x21
  404c3c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404c40:	add	x1, x1, #0xb28
  404c44:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404c48:	ldr	w0, [x0, #776]
  404c4c:	bl	4020d0 <errx@plt>
  404c50:	add	x1, sp, #0x38
  404c54:	mov	x0, x19
  404c58:	bl	401ce0 <strtod@plt>
  404c5c:	ldr	w0, [x20]
  404c60:	cbnz	w0, 404c8c <ferror@plt+0x2b0c>
  404c64:	ldr	x0, [sp, #56]
  404c68:	cmp	x0, x19
  404c6c:	b.eq	404c34 <ferror@plt+0x2ab4>  // b.none
  404c70:	cbz	x0, 404c7c <ferror@plt+0x2afc>
  404c74:	ldrsb	w0, [x0]
  404c78:	cbnz	w0, 404c34 <ferror@plt+0x2ab4>
  404c7c:	ldp	x19, x20, [sp, #16]
  404c80:	ldr	x21, [sp, #32]
  404c84:	ldp	x29, x30, [sp], #64
  404c88:	ret
  404c8c:	cmp	w0, #0x22
  404c90:	b.ne	404c34 <ferror@plt+0x2ab4>  // b.any
  404c94:	mov	x3, x19
  404c98:	mov	x2, x21
  404c9c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404ca0:	add	x1, x1, #0xb28
  404ca4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404ca8:	ldr	w0, [x0, #776]
  404cac:	bl	402160 <err@plt>
  404cb0:	stp	x29, x30, [sp, #-64]!
  404cb4:	mov	x29, sp
  404cb8:	stp	x19, x20, [sp, #16]
  404cbc:	str	x21, [sp, #32]
  404cc0:	mov	x19, x0
  404cc4:	mov	x21, x1
  404cc8:	str	xzr, [sp, #56]
  404ccc:	bl	402130 <__errno_location@plt>
  404cd0:	str	wzr, [x0]
  404cd4:	cbz	x19, 404ce4 <ferror@plt+0x2b64>
  404cd8:	mov	x20, x0
  404cdc:	ldrsb	w0, [x19]
  404ce0:	cbnz	w0, 404d00 <ferror@plt+0x2b80>
  404ce4:	mov	x3, x19
  404ce8:	mov	x2, x21
  404cec:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404cf0:	add	x1, x1, #0xb28
  404cf4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404cf8:	ldr	w0, [x0, #776]
  404cfc:	bl	4020d0 <errx@plt>
  404d00:	mov	w2, #0xa                   	// #10
  404d04:	add	x1, sp, #0x38
  404d08:	mov	x0, x19
  404d0c:	bl	401f90 <strtol@plt>
  404d10:	ldr	w1, [x20]
  404d14:	cbnz	w1, 404d40 <ferror@plt+0x2bc0>
  404d18:	ldr	x1, [sp, #56]
  404d1c:	cmp	x1, x19
  404d20:	b.eq	404ce4 <ferror@plt+0x2b64>  // b.none
  404d24:	cbz	x1, 404d30 <ferror@plt+0x2bb0>
  404d28:	ldrsb	w1, [x1]
  404d2c:	cbnz	w1, 404ce4 <ferror@plt+0x2b64>
  404d30:	ldp	x19, x20, [sp, #16]
  404d34:	ldr	x21, [sp, #32]
  404d38:	ldp	x29, x30, [sp], #64
  404d3c:	ret
  404d40:	cmp	w1, #0x22
  404d44:	b.ne	404ce4 <ferror@plt+0x2b64>  // b.any
  404d48:	mov	x3, x19
  404d4c:	mov	x2, x21
  404d50:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404d54:	add	x1, x1, #0xb28
  404d58:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404d5c:	ldr	w0, [x0, #776]
  404d60:	bl	402160 <err@plt>
  404d64:	stp	x29, x30, [sp, #-64]!
  404d68:	mov	x29, sp
  404d6c:	stp	x19, x20, [sp, #16]
  404d70:	str	x21, [sp, #32]
  404d74:	mov	x19, x0
  404d78:	mov	x21, x1
  404d7c:	str	xzr, [sp, #56]
  404d80:	bl	402130 <__errno_location@plt>
  404d84:	str	wzr, [x0]
  404d88:	cbz	x19, 404d98 <ferror@plt+0x2c18>
  404d8c:	mov	x20, x0
  404d90:	ldrsb	w0, [x19]
  404d94:	cbnz	w0, 404db4 <ferror@plt+0x2c34>
  404d98:	mov	x3, x19
  404d9c:	mov	x2, x21
  404da0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404da4:	add	x1, x1, #0xb28
  404da8:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404dac:	ldr	w0, [x0, #776]
  404db0:	bl	4020d0 <errx@plt>
  404db4:	mov	w2, #0xa                   	// #10
  404db8:	add	x1, sp, #0x38
  404dbc:	mov	x0, x19
  404dc0:	bl	401c40 <strtoul@plt>
  404dc4:	ldr	w1, [x20]
  404dc8:	cbnz	w1, 404df4 <ferror@plt+0x2c74>
  404dcc:	ldr	x1, [sp, #56]
  404dd0:	cmp	x1, x19
  404dd4:	b.eq	404d98 <ferror@plt+0x2c18>  // b.none
  404dd8:	cbz	x1, 404de4 <ferror@plt+0x2c64>
  404ddc:	ldrsb	w1, [x1]
  404de0:	cbnz	w1, 404d98 <ferror@plt+0x2c18>
  404de4:	ldp	x19, x20, [sp, #16]
  404de8:	ldr	x21, [sp, #32]
  404dec:	ldp	x29, x30, [sp], #64
  404df0:	ret
  404df4:	cmp	w1, #0x22
  404df8:	b.ne	404d98 <ferror@plt+0x2c18>  // b.any
  404dfc:	mov	x3, x19
  404e00:	mov	x2, x21
  404e04:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404e08:	add	x1, x1, #0xb28
  404e0c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404e10:	ldr	w0, [x0, #776]
  404e14:	bl	402160 <err@plt>
  404e18:	stp	x29, x30, [sp, #-48]!
  404e1c:	mov	x29, sp
  404e20:	stp	x19, x20, [sp, #16]
  404e24:	mov	x20, x0
  404e28:	mov	x19, x1
  404e2c:	add	x1, sp, #0x28
  404e30:	bl	404774 <ferror@plt+0x25f4>
  404e34:	cbz	w0, 404e60 <ferror@plt+0x2ce0>
  404e38:	bl	402130 <__errno_location@plt>
  404e3c:	ldr	w0, [x0]
  404e40:	cbz	w0, 404e70 <ferror@plt+0x2cf0>
  404e44:	mov	x3, x20
  404e48:	mov	x2, x19
  404e4c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404e50:	add	x1, x1, #0xb28
  404e54:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404e58:	ldr	w0, [x0, #776]
  404e5c:	bl	402160 <err@plt>
  404e60:	ldr	x0, [sp, #40]
  404e64:	ldp	x19, x20, [sp, #16]
  404e68:	ldp	x29, x30, [sp], #48
  404e6c:	ret
  404e70:	mov	x3, x20
  404e74:	mov	x2, x19
  404e78:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404e7c:	add	x1, x1, #0xb28
  404e80:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404e84:	ldr	w0, [x0, #776]
  404e88:	bl	4020d0 <errx@plt>
  404e8c:	stp	x29, x30, [sp, #-32]!
  404e90:	mov	x29, sp
  404e94:	str	x19, [sp, #16]
  404e98:	mov	x19, x1
  404e9c:	mov	x1, x2
  404ea0:	bl	404c00 <ferror@plt+0x2a80>
  404ea4:	fcvtzs	d1, d0
  404ea8:	str	d1, [x19]
  404eac:	scvtf	d1, d1
  404eb0:	fsub	d0, d0, d1
  404eb4:	mov	x0, #0x848000000000        	// #145685290680320
  404eb8:	movk	x0, #0x412e, lsl #48
  404ebc:	fmov	d1, x0
  404ec0:	fmul	d0, d0, d1
  404ec4:	fcvtzs	d0, d0
  404ec8:	str	d0, [x19, #8]
  404ecc:	ldr	x19, [sp, #16]
  404ed0:	ldp	x29, x30, [sp], #32
  404ed4:	ret
  404ed8:	mov	w2, w0
  404edc:	mov	x0, x1
  404ee0:	and	w1, w2, #0xf000
  404ee4:	cmp	w1, #0x4, lsl #12
  404ee8:	b.eq	404f30 <ferror@plt+0x2db0>  // b.none
  404eec:	cmp	w1, #0xa, lsl #12
  404ef0:	b.eq	40505c <ferror@plt+0x2edc>  // b.none
  404ef4:	cmp	w1, #0x2, lsl #12
  404ef8:	b.eq	40506c <ferror@plt+0x2eec>  // b.none
  404efc:	cmp	w1, #0x6, lsl #12
  404f00:	b.eq	40507c <ferror@plt+0x2efc>  // b.none
  404f04:	cmp	w1, #0xc, lsl #12
  404f08:	b.eq	40508c <ferror@plt+0x2f0c>  // b.none
  404f0c:	cmp	w1, #0x1, lsl #12
  404f10:	b.eq	40509c <ferror@plt+0x2f1c>  // b.none
  404f14:	mov	w3, #0x0                   	// #0
  404f18:	cmp	w1, #0x8, lsl #12
  404f1c:	b.ne	404f3c <ferror@plt+0x2dbc>  // b.any
  404f20:	mov	w1, #0x2d                  	// #45
  404f24:	strb	w1, [x0]
  404f28:	mov	w3, #0x1                   	// #1
  404f2c:	b	404f3c <ferror@plt+0x2dbc>
  404f30:	mov	w1, #0x64                  	// #100
  404f34:	strb	w1, [x0]
  404f38:	mov	w3, #0x1                   	// #1
  404f3c:	tst	x2, #0x100
  404f40:	mov	w1, #0x72                  	// #114
  404f44:	mov	w4, #0x2d                  	// #45
  404f48:	csel	w1, w1, w4, ne  // ne = any
  404f4c:	add	w4, w3, #0x1
  404f50:	and	x5, x3, #0xffff
  404f54:	strb	w1, [x0, x5]
  404f58:	tst	x2, #0x80
  404f5c:	mov	w5, #0x77                  	// #119
  404f60:	mov	w1, #0x2d                  	// #45
  404f64:	csel	w5, w5, w1, ne  // ne = any
  404f68:	add	w1, w3, #0x2
  404f6c:	and	w1, w1, #0xffff
  404f70:	and	x4, x4, #0x3
  404f74:	strb	w5, [x0, x4]
  404f78:	tbz	w2, #11, 4050ac <ferror@plt+0x2f2c>
  404f7c:	tst	x2, #0x40
  404f80:	mov	w5, #0x73                  	// #115
  404f84:	mov	w4, #0x53                  	// #83
  404f88:	csel	w5, w5, w4, ne  // ne = any
  404f8c:	add	w4, w3, #0x3
  404f90:	and	x1, x1, #0xffff
  404f94:	strb	w5, [x0, x1]
  404f98:	tst	x2, #0x20
  404f9c:	mov	w5, #0x72                  	// #114
  404fa0:	mov	w1, #0x2d                  	// #45
  404fa4:	csel	w5, w5, w1, ne  // ne = any
  404fa8:	add	w1, w3, #0x4
  404fac:	and	x4, x4, #0x7
  404fb0:	strb	w5, [x0, x4]
  404fb4:	tst	x2, #0x10
  404fb8:	mov	w5, #0x77                  	// #119
  404fbc:	mov	w4, #0x2d                  	// #45
  404fc0:	csel	w5, w5, w4, ne  // ne = any
  404fc4:	add	w4, w3, #0x5
  404fc8:	and	w4, w4, #0xffff
  404fcc:	and	x1, x1, #0xf
  404fd0:	strb	w5, [x0, x1]
  404fd4:	tbz	w2, #10, 4050c0 <ferror@plt+0x2f40>
  404fd8:	tst	x2, #0x8
  404fdc:	mov	w5, #0x73                  	// #115
  404fe0:	mov	w1, #0x53                  	// #83
  404fe4:	csel	w5, w5, w1, ne  // ne = any
  404fe8:	add	w1, w3, #0x6
  404fec:	and	x4, x4, #0xffff
  404ff0:	strb	w5, [x0, x4]
  404ff4:	tst	x2, #0x4
  404ff8:	mov	w5, #0x72                  	// #114
  404ffc:	mov	w4, #0x2d                  	// #45
  405000:	csel	w5, w5, w4, ne  // ne = any
  405004:	add	w4, w3, #0x7
  405008:	and	x1, x1, #0xf
  40500c:	strb	w5, [x0, x1]
  405010:	tst	x2, #0x2
  405014:	mov	w5, #0x77                  	// #119
  405018:	mov	w1, #0x2d                  	// #45
  40501c:	csel	w5, w5, w1, ne  // ne = any
  405020:	add	w1, w3, #0x8
  405024:	and	w1, w1, #0xffff
  405028:	and	x4, x4, #0xf
  40502c:	strb	w5, [x0, x4]
  405030:	tbz	w2, #9, 4050d4 <ferror@plt+0x2f54>
  405034:	tst	x2, #0x1
  405038:	mov	w2, #0x74                  	// #116
  40503c:	mov	w4, #0x54                  	// #84
  405040:	csel	w2, w2, w4, ne  // ne = any
  405044:	and	x1, x1, #0xffff
  405048:	strb	w2, [x0, x1]
  40504c:	add	w3, w3, #0x9
  405050:	and	x3, x3, #0xffff
  405054:	strb	wzr, [x0, x3]
  405058:	ret
  40505c:	mov	w1, #0x6c                  	// #108
  405060:	strb	w1, [x0]
  405064:	mov	w3, #0x1                   	// #1
  405068:	b	404f3c <ferror@plt+0x2dbc>
  40506c:	mov	w1, #0x63                  	// #99
  405070:	strb	w1, [x0]
  405074:	mov	w3, #0x1                   	// #1
  405078:	b	404f3c <ferror@plt+0x2dbc>
  40507c:	mov	w1, #0x62                  	// #98
  405080:	strb	w1, [x0]
  405084:	mov	w3, #0x1                   	// #1
  405088:	b	404f3c <ferror@plt+0x2dbc>
  40508c:	mov	w1, #0x73                  	// #115
  405090:	strb	w1, [x0]
  405094:	mov	w3, #0x1                   	// #1
  405098:	b	404f3c <ferror@plt+0x2dbc>
  40509c:	mov	w1, #0x70                  	// #112
  4050a0:	strb	w1, [x0]
  4050a4:	mov	w3, #0x1                   	// #1
  4050a8:	b	404f3c <ferror@plt+0x2dbc>
  4050ac:	tst	x2, #0x40
  4050b0:	mov	w5, #0x78                  	// #120
  4050b4:	mov	w4, #0x2d                  	// #45
  4050b8:	csel	w5, w5, w4, ne  // ne = any
  4050bc:	b	404f8c <ferror@plt+0x2e0c>
  4050c0:	tst	x2, #0x8
  4050c4:	mov	w5, #0x78                  	// #120
  4050c8:	mov	w1, #0x2d                  	// #45
  4050cc:	csel	w5, w5, w1, ne  // ne = any
  4050d0:	b	404fe8 <ferror@plt+0x2e68>
  4050d4:	tst	x2, #0x1
  4050d8:	mov	w2, #0x78                  	// #120
  4050dc:	mov	w4, #0x2d                  	// #45
  4050e0:	csel	w2, w2, w4, ne  // ne = any
  4050e4:	b	405044 <ferror@plt+0x2ec4>
  4050e8:	stp	x29, x30, [sp, #-80]!
  4050ec:	mov	x29, sp
  4050f0:	stp	x19, x20, [sp, #16]
  4050f4:	add	x5, sp, #0x28
  4050f8:	tbz	w0, #1, 405108 <ferror@plt+0x2f88>
  4050fc:	mov	w2, #0x20                  	// #32
  405100:	strb	w2, [sp, #40]
  405104:	add	x5, sp, #0x29
  405108:	cmp	x1, #0x3ff
  40510c:	b.ls	40529c <ferror@plt+0x311c>  // b.plast
  405110:	mov	x2, #0xfffff               	// #1048575
  405114:	cmp	x1, x2
  405118:	b.ls	4051b4 <ferror@plt+0x3034>  // b.plast
  40511c:	mov	x2, #0x3fffffff            	// #1073741823
  405120:	cmp	x1, x2
  405124:	b.ls	4051bc <ferror@plt+0x303c>  // b.plast
  405128:	mov	x2, #0xffffffffff          	// #1099511627775
  40512c:	cmp	x1, x2
  405130:	b.ls	4051c4 <ferror@plt+0x3044>  // b.plast
  405134:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405138:	cmp	x1, x2
  40513c:	b.ls	4051cc <ferror@plt+0x304c>  // b.plast
  405140:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  405144:	cmp	x1, x2
  405148:	mov	w19, #0x3c                  	// #60
  40514c:	mov	w2, #0x46                  	// #70
  405150:	csel	w19, w19, w2, ls  // ls = plast
  405154:	sub	w4, w19, #0xa
  405158:	mov	w3, #0x6667                	// #26215
  40515c:	movk	w3, #0x6666, lsl #16
  405160:	smull	x3, w4, w3
  405164:	asr	x3, x3, #34
  405168:	sub	w3, w3, w4, asr #31
  40516c:	adrp	x2, 406000 <ferror@plt+0x3e80>
  405170:	add	x2, x2, #0xb60
  405174:	ldrsb	w3, [x2, w3, sxtw]
  405178:	lsr	x20, x1, x4
  40517c:	mov	x2, #0xffffffffffffffff    	// #-1
  405180:	lsl	x2, x2, x4
  405184:	bic	x1, x1, x2
  405188:	strb	w3, [x5]
  40518c:	and	w2, w0, #0x1
  405190:	cmp	w3, #0x42
  405194:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405198:	b.eq	4052b0 <ferror@plt+0x3130>  // b.none
  40519c:	mov	w2, #0x69                  	// #105
  4051a0:	strb	w2, [x5, #1]
  4051a4:	add	x2, x5, #0x3
  4051a8:	mov	w3, #0x42                  	// #66
  4051ac:	strb	w3, [x5, #2]
  4051b0:	b	4052b4 <ferror@plt+0x3134>
  4051b4:	mov	w19, #0x14                  	// #20
  4051b8:	b	405154 <ferror@plt+0x2fd4>
  4051bc:	mov	w19, #0x1e                  	// #30
  4051c0:	b	405154 <ferror@plt+0x2fd4>
  4051c4:	mov	w19, #0x28                  	// #40
  4051c8:	b	405154 <ferror@plt+0x2fd4>
  4051cc:	mov	w19, #0x32                  	// #50
  4051d0:	b	405154 <ferror@plt+0x2fd4>
  4051d4:	sub	w19, w19, #0x14
  4051d8:	lsr	x19, x1, x19
  4051dc:	add	x19, x19, #0x32
  4051e0:	lsr	x19, x19, #2
  4051e4:	mov	x0, #0xf5c3                	// #62915
  4051e8:	movk	x0, #0x5c28, lsl #16
  4051ec:	movk	x0, #0xc28f, lsl #32
  4051f0:	movk	x0, #0x28f5, lsl #48
  4051f4:	umulh	x19, x19, x0
  4051f8:	lsr	x19, x19, #2
  4051fc:	cmp	x19, #0xa
  405200:	b.eq	405250 <ferror@plt+0x30d0>  // b.none
  405204:	cbz	x19, 405254 <ferror@plt+0x30d4>
  405208:	bl	401d90 <localeconv@plt>
  40520c:	cbz	x0, 405284 <ferror@plt+0x3104>
  405210:	ldr	x4, [x0]
  405214:	cbz	x4, 405290 <ferror@plt+0x3110>
  405218:	ldrsb	w1, [x4]
  40521c:	adrp	x0, 406000 <ferror@plt+0x3e80>
  405220:	add	x0, x0, #0xb58
  405224:	cmp	w1, #0x0
  405228:	csel	x4, x0, x4, eq  // eq = none
  40522c:	add	x6, sp, #0x28
  405230:	mov	x5, x19
  405234:	mov	w3, w20
  405238:	adrp	x2, 406000 <ferror@plt+0x3e80>
  40523c:	add	x2, x2, #0xb68
  405240:	mov	x1, #0x20                  	// #32
  405244:	add	x0, sp, #0x30
  405248:	bl	401d80 <snprintf@plt>
  40524c:	b	405270 <ferror@plt+0x30f0>
  405250:	add	w20, w20, #0x1
  405254:	add	x4, sp, #0x28
  405258:	mov	w3, w20
  40525c:	adrp	x2, 406000 <ferror@plt+0x3e80>
  405260:	add	x2, x2, #0xb78
  405264:	mov	x1, #0x20                  	// #32
  405268:	add	x0, sp, #0x30
  40526c:	bl	401d80 <snprintf@plt>
  405270:	add	x0, sp, #0x30
  405274:	bl	401ec0 <strdup@plt>
  405278:	ldp	x19, x20, [sp, #16]
  40527c:	ldp	x29, x30, [sp], #80
  405280:	ret
  405284:	adrp	x4, 406000 <ferror@plt+0x3e80>
  405288:	add	x4, x4, #0xb58
  40528c:	b	40522c <ferror@plt+0x30ac>
  405290:	adrp	x4, 406000 <ferror@plt+0x3e80>
  405294:	add	x4, x4, #0xb58
  405298:	b	40522c <ferror@plt+0x30ac>
  40529c:	mov	w20, w1
  4052a0:	mov	w1, #0x42                  	// #66
  4052a4:	strb	w1, [x5]
  4052a8:	mov	w19, #0xa                   	// #10
  4052ac:	mov	x1, #0x0                   	// #0
  4052b0:	add	x2, x5, #0x1
  4052b4:	strb	wzr, [x2]
  4052b8:	cbz	x1, 405254 <ferror@plt+0x30d4>
  4052bc:	tbz	w0, #2, 4051d4 <ferror@plt+0x3054>
  4052c0:	sub	w19, w19, #0x14
  4052c4:	lsr	x19, x1, x19
  4052c8:	add	x19, x19, #0x5
  4052cc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4052d0:	movk	x0, #0xcccd
  4052d4:	umulh	x19, x19, x0
  4052d8:	lsr	x19, x19, #3
  4052dc:	umulh	x0, x19, x0
  4052e0:	lsr	x0, x0, #3
  4052e4:	add	x0, x0, x0, lsl #2
  4052e8:	cmp	x19, x0, lsl #1
  4052ec:	b.ne	405204 <ferror@plt+0x3084>  // b.any
  4052f0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4052f4:	movk	x0, #0xcccd
  4052f8:	umulh	x19, x19, x0
  4052fc:	lsr	x19, x19, #3
  405300:	b	405204 <ferror@plt+0x3084>
  405304:	cbz	x0, 4053e4 <ferror@plt+0x3264>
  405308:	stp	x29, x30, [sp, #-64]!
  40530c:	mov	x29, sp
  405310:	stp	x19, x20, [sp, #16]
  405314:	stp	x21, x22, [sp, #32]
  405318:	stp	x23, x24, [sp, #48]
  40531c:	mov	x19, x0
  405320:	mov	x24, x1
  405324:	mov	x22, x2
  405328:	mov	x23, x3
  40532c:	ldrsb	w4, [x0]
  405330:	cbz	w4, 4053ec <ferror@plt+0x326c>
  405334:	cmp	x1, #0x0
  405338:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40533c:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405340:	b.eq	4053f4 <ferror@plt+0x3274>  // b.none
  405344:	mov	x21, #0x0                   	// #0
  405348:	mov	x0, #0x0                   	// #0
  40534c:	b	4053a4 <ferror@plt+0x3224>
  405350:	ldrsb	w1, [x19, #1]
  405354:	mov	x20, x19
  405358:	cbnz	w1, 405360 <ferror@plt+0x31e0>
  40535c:	add	x20, x19, #0x1
  405360:	cmp	x0, #0x0
  405364:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405368:	b.eq	40539c <ferror@plt+0x321c>  // b.none
  40536c:	cmp	x0, x20
  405370:	b.cs	405404 <ferror@plt+0x3284>  // b.hs, b.nlast
  405374:	sub	x1, x20, x0
  405378:	blr	x23
  40537c:	cmn	w0, #0x1
  405380:	b.eq	4053d0 <ferror@plt+0x3250>  // b.none
  405384:	add	x1, x21, #0x1
  405388:	str	w0, [x24, x21, lsl #2]
  40538c:	ldrsb	w0, [x20]
  405390:	cbz	w0, 4053c8 <ferror@plt+0x3248>
  405394:	mov	x21, x1
  405398:	mov	x0, #0x0                   	// #0
  40539c:	ldrsb	w4, [x19, #1]!
  4053a0:	cbz	w4, 4053cc <ferror@plt+0x324c>
  4053a4:	cmp	x22, x21
  4053a8:	b.ls	4053fc <ferror@plt+0x327c>  // b.plast
  4053ac:	cmp	x0, #0x0
  4053b0:	csel	x0, x0, x19, ne  // ne = any
  4053b4:	cmp	w4, #0x2c
  4053b8:	b.eq	405350 <ferror@plt+0x31d0>  // b.none
  4053bc:	ldrsb	w1, [x19, #1]
  4053c0:	cbz	w1, 40535c <ferror@plt+0x31dc>
  4053c4:	b	40539c <ferror@plt+0x321c>
  4053c8:	mov	x21, x1
  4053cc:	mov	w0, w21
  4053d0:	ldp	x19, x20, [sp, #16]
  4053d4:	ldp	x21, x22, [sp, #32]
  4053d8:	ldp	x23, x24, [sp, #48]
  4053dc:	ldp	x29, x30, [sp], #64
  4053e0:	ret
  4053e4:	mov	w0, #0xffffffff            	// #-1
  4053e8:	ret
  4053ec:	mov	w0, #0xffffffff            	// #-1
  4053f0:	b	4053d0 <ferror@plt+0x3250>
  4053f4:	mov	w0, #0xffffffff            	// #-1
  4053f8:	b	4053d0 <ferror@plt+0x3250>
  4053fc:	mov	w0, #0xfffffffe            	// #-2
  405400:	b	4053d0 <ferror@plt+0x3250>
  405404:	mov	w0, #0xffffffff            	// #-1
  405408:	b	4053d0 <ferror@plt+0x3250>
  40540c:	cbz	x0, 405484 <ferror@plt+0x3304>
  405410:	stp	x29, x30, [sp, #-32]!
  405414:	mov	x29, sp
  405418:	str	x19, [sp, #16]
  40541c:	mov	x19, x3
  405420:	mov	x3, x4
  405424:	ldrsb	w4, [x0]
  405428:	cmp	x19, #0x0
  40542c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405430:	b.eq	40548c <ferror@plt+0x330c>  // b.none
  405434:	ldr	x5, [x19]
  405438:	cmp	x5, x2
  40543c:	b.hi	405494 <ferror@plt+0x3314>  // b.pmore
  405440:	cmp	w4, #0x2b
  405444:	b.eq	40547c <ferror@plt+0x32fc>  // b.none
  405448:	str	xzr, [x19]
  40544c:	ldr	x4, [x19]
  405450:	sub	x2, x2, x4
  405454:	add	x1, x1, x4, lsl #2
  405458:	bl	405304 <ferror@plt+0x3184>
  40545c:	cmp	w0, #0x0
  405460:	b.le	405470 <ferror@plt+0x32f0>
  405464:	ldr	x1, [x19]
  405468:	add	x1, x1, w0, sxtw
  40546c:	str	x1, [x19]
  405470:	ldr	x19, [sp, #16]
  405474:	ldp	x29, x30, [sp], #32
  405478:	ret
  40547c:	add	x0, x0, #0x1
  405480:	b	40544c <ferror@plt+0x32cc>
  405484:	mov	w0, #0xffffffff            	// #-1
  405488:	ret
  40548c:	mov	w0, #0xffffffff            	// #-1
  405490:	b	405470 <ferror@plt+0x32f0>
  405494:	mov	w0, #0xffffffff            	// #-1
  405498:	b	405470 <ferror@plt+0x32f0>
  40549c:	cmp	x2, #0x0
  4054a0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4054a4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4054a8:	b.eq	405584 <ferror@plt+0x3404>  // b.none
  4054ac:	stp	x29, x30, [sp, #-64]!
  4054b0:	mov	x29, sp
  4054b4:	stp	x19, x20, [sp, #16]
  4054b8:	stp	x21, x22, [sp, #32]
  4054bc:	str	x23, [sp, #48]
  4054c0:	mov	x19, x0
  4054c4:	mov	x21, x1
  4054c8:	mov	x22, x2
  4054cc:	mov	x0, #0x0                   	// #0
  4054d0:	mov	w23, #0x1                   	// #1
  4054d4:	b	405548 <ferror@plt+0x33c8>
  4054d8:	ldrsb	w1, [x19, #1]
  4054dc:	mov	x20, x19
  4054e0:	cbnz	w1, 4054e8 <ferror@plt+0x3368>
  4054e4:	add	x20, x19, #0x1
  4054e8:	cmp	x0, #0x0
  4054ec:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4054f0:	b.eq	405544 <ferror@plt+0x33c4>  // b.none
  4054f4:	cmp	x0, x20
  4054f8:	b.cs	40558c <ferror@plt+0x340c>  // b.hs, b.nlast
  4054fc:	sub	x1, x20, x0
  405500:	blr	x22
  405504:	tbnz	w0, #31, 405570 <ferror@plt+0x33f0>
  405508:	add	w1, w0, #0x7
  40550c:	cmp	w0, #0x0
  405510:	csel	w1, w1, w0, lt  // lt = tstop
  405514:	asr	w1, w1, #3
  405518:	negs	w3, w0
  40551c:	and	w0, w0, #0x7
  405520:	and	w3, w3, #0x7
  405524:	csneg	w0, w0, w3, mi  // mi = first
  405528:	lsl	w3, w23, w0
  40552c:	ldrb	w0, [x21, w1, sxtw]
  405530:	orr	w3, w3, w0
  405534:	strb	w3, [x21, w1, sxtw]
  405538:	ldrsb	w0, [x20]
  40553c:	cbz	w0, 405594 <ferror@plt+0x3414>
  405540:	mov	x0, #0x0                   	// #0
  405544:	add	x19, x19, #0x1
  405548:	ldrsb	w1, [x19]
  40554c:	cbz	w1, 40556c <ferror@plt+0x33ec>
  405550:	cmp	x0, #0x0
  405554:	csel	x0, x0, x19, ne  // ne = any
  405558:	cmp	w1, #0x2c
  40555c:	b.eq	4054d8 <ferror@plt+0x3358>  // b.none
  405560:	ldrsb	w1, [x19, #1]
  405564:	cbz	w1, 4054e4 <ferror@plt+0x3364>
  405568:	b	405544 <ferror@plt+0x33c4>
  40556c:	mov	w0, #0x0                   	// #0
  405570:	ldp	x19, x20, [sp, #16]
  405574:	ldp	x21, x22, [sp, #32]
  405578:	ldr	x23, [sp, #48]
  40557c:	ldp	x29, x30, [sp], #64
  405580:	ret
  405584:	mov	w0, #0xffffffea            	// #-22
  405588:	ret
  40558c:	mov	w0, #0xffffffff            	// #-1
  405590:	b	405570 <ferror@plt+0x33f0>
  405594:	mov	w0, #0x0                   	// #0
  405598:	b	405570 <ferror@plt+0x33f0>
  40559c:	cmp	x2, #0x0
  4055a0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4055a4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4055a8:	b.eq	405654 <ferror@plt+0x34d4>  // b.none
  4055ac:	stp	x29, x30, [sp, #-48]!
  4055b0:	mov	x29, sp
  4055b4:	stp	x19, x20, [sp, #16]
  4055b8:	stp	x21, x22, [sp, #32]
  4055bc:	mov	x19, x0
  4055c0:	mov	x21, x1
  4055c4:	mov	x22, x2
  4055c8:	mov	x0, #0x0                   	// #0
  4055cc:	b	40561c <ferror@plt+0x349c>
  4055d0:	ldrsb	w1, [x19, #1]
  4055d4:	mov	x20, x19
  4055d8:	cbnz	w1, 4055e0 <ferror@plt+0x3460>
  4055dc:	add	x20, x19, #0x1
  4055e0:	cmp	x0, #0x0
  4055e4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4055e8:	b.eq	405618 <ferror@plt+0x3498>  // b.none
  4055ec:	cmp	x0, x20
  4055f0:	b.cs	40565c <ferror@plt+0x34dc>  // b.hs, b.nlast
  4055f4:	sub	x1, x20, x0
  4055f8:	blr	x22
  4055fc:	tbnz	x0, #63, 405644 <ferror@plt+0x34c4>
  405600:	ldr	x3, [x21]
  405604:	orr	x0, x3, x0
  405608:	str	x0, [x21]
  40560c:	ldrsb	w0, [x20]
  405610:	cbz	w0, 405664 <ferror@plt+0x34e4>
  405614:	mov	x0, #0x0                   	// #0
  405618:	add	x19, x19, #0x1
  40561c:	ldrsb	w3, [x19]
  405620:	cbz	w3, 405640 <ferror@plt+0x34c0>
  405624:	cmp	x0, #0x0
  405628:	csel	x0, x0, x19, ne  // ne = any
  40562c:	cmp	w3, #0x2c
  405630:	b.eq	4055d0 <ferror@plt+0x3450>  // b.none
  405634:	ldrsb	w1, [x19, #1]
  405638:	cbz	w1, 4055dc <ferror@plt+0x345c>
  40563c:	b	405618 <ferror@plt+0x3498>
  405640:	mov	w0, #0x0                   	// #0
  405644:	ldp	x19, x20, [sp, #16]
  405648:	ldp	x21, x22, [sp, #32]
  40564c:	ldp	x29, x30, [sp], #48
  405650:	ret
  405654:	mov	w0, #0xffffffea            	// #-22
  405658:	ret
  40565c:	mov	w0, #0xffffffff            	// #-1
  405660:	b	405644 <ferror@plt+0x34c4>
  405664:	mov	w0, #0x0                   	// #0
  405668:	b	405644 <ferror@plt+0x34c4>
  40566c:	stp	x29, x30, [sp, #-80]!
  405670:	mov	x29, sp
  405674:	str	xzr, [sp, #72]
  405678:	cbz	x0, 4057c4 <ferror@plt+0x3644>
  40567c:	stp	x19, x20, [sp, #16]
  405680:	stp	x21, x22, [sp, #32]
  405684:	str	x23, [sp, #48]
  405688:	mov	x19, x0
  40568c:	mov	x23, x1
  405690:	mov	x20, x2
  405694:	mov	w21, w3
  405698:	str	w3, [x1]
  40569c:	str	w3, [x2]
  4056a0:	bl	402130 <__errno_location@plt>
  4056a4:	mov	x22, x0
  4056a8:	str	wzr, [x0]
  4056ac:	ldrsb	w0, [x19]
  4056b0:	cmp	w0, #0x3a
  4056b4:	b.eq	405710 <ferror@plt+0x3590>  // b.none
  4056b8:	mov	w2, #0xa                   	// #10
  4056bc:	add	x1, sp, #0x48
  4056c0:	mov	x0, x19
  4056c4:	bl	401f90 <strtol@plt>
  4056c8:	str	w0, [x23]
  4056cc:	str	w0, [x20]
  4056d0:	ldr	w0, [x22]
  4056d4:	cbnz	w0, 4057f4 <ferror@plt+0x3674>
  4056d8:	ldr	x1, [sp, #72]
  4056dc:	cmp	x1, #0x0
  4056e0:	ccmp	x1, x19, #0x4, ne  // ne = any
  4056e4:	b.eq	405808 <ferror@plt+0x3688>  // b.none
  4056e8:	ldrsb	w2, [x1]
  4056ec:	cmp	w2, #0x3a
  4056f0:	b.eq	405758 <ferror@plt+0x35d8>  // b.none
  4056f4:	cmp	w2, #0x2d
  4056f8:	b.eq	405774 <ferror@plt+0x35f4>  // b.none
  4056fc:	ldp	x19, x20, [sp, #16]
  405700:	ldp	x21, x22, [sp, #32]
  405704:	ldr	x23, [sp, #48]
  405708:	ldp	x29, x30, [sp], #80
  40570c:	ret
  405710:	add	x19, x19, #0x1
  405714:	mov	w2, #0xa                   	// #10
  405718:	add	x1, sp, #0x48
  40571c:	mov	x0, x19
  405720:	bl	401f90 <strtol@plt>
  405724:	str	w0, [x20]
  405728:	ldr	w0, [x22]
  40572c:	cbnz	w0, 4057cc <ferror@plt+0x364c>
  405730:	ldr	x0, [sp, #72]
  405734:	cbz	x0, 4057e0 <ferror@plt+0x3660>
  405738:	ldrsb	w1, [x0]
  40573c:	cmp	w1, #0x0
  405740:	ccmp	x0, x19, #0x4, eq  // eq = none
  405744:	csetm	w0, eq  // eq = none
  405748:	ldp	x19, x20, [sp, #16]
  40574c:	ldp	x21, x22, [sp, #32]
  405750:	ldr	x23, [sp, #48]
  405754:	b	405708 <ferror@plt+0x3588>
  405758:	ldrsb	w2, [x1, #1]
  40575c:	cbnz	w2, 405774 <ferror@plt+0x35f4>
  405760:	str	w21, [x20]
  405764:	ldp	x19, x20, [sp, #16]
  405768:	ldp	x21, x22, [sp, #32]
  40576c:	ldr	x23, [sp, #48]
  405770:	b	405708 <ferror@plt+0x3588>
  405774:	add	x19, x1, #0x1
  405778:	str	xzr, [sp, #72]
  40577c:	str	wzr, [x22]
  405780:	mov	w2, #0xa                   	// #10
  405784:	add	x1, sp, #0x48
  405788:	mov	x0, x19
  40578c:	bl	401f90 <strtol@plt>
  405790:	str	w0, [x20]
  405794:	ldr	w0, [x22]
  405798:	cbnz	w0, 40581c <ferror@plt+0x369c>
  40579c:	ldr	x0, [sp, #72]
  4057a0:	cbz	x0, 405830 <ferror@plt+0x36b0>
  4057a4:	ldrsb	w1, [x0]
  4057a8:	cmp	w1, #0x0
  4057ac:	ccmp	x0, x19, #0x4, eq  // eq = none
  4057b0:	csetm	w0, eq  // eq = none
  4057b4:	ldp	x19, x20, [sp, #16]
  4057b8:	ldp	x21, x22, [sp, #32]
  4057bc:	ldr	x23, [sp, #48]
  4057c0:	b	405708 <ferror@plt+0x3588>
  4057c4:	mov	w0, #0x0                   	// #0
  4057c8:	b	405708 <ferror@plt+0x3588>
  4057cc:	mov	w0, #0xffffffff            	// #-1
  4057d0:	ldp	x19, x20, [sp, #16]
  4057d4:	ldp	x21, x22, [sp, #32]
  4057d8:	ldr	x23, [sp, #48]
  4057dc:	b	405708 <ferror@plt+0x3588>
  4057e0:	mov	w0, #0xffffffff            	// #-1
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldr	x23, [sp, #48]
  4057f0:	b	405708 <ferror@plt+0x3588>
  4057f4:	mov	w0, #0xffffffff            	// #-1
  4057f8:	ldp	x19, x20, [sp, #16]
  4057fc:	ldp	x21, x22, [sp, #32]
  405800:	ldr	x23, [sp, #48]
  405804:	b	405708 <ferror@plt+0x3588>
  405808:	mov	w0, #0xffffffff            	// #-1
  40580c:	ldp	x19, x20, [sp, #16]
  405810:	ldp	x21, x22, [sp, #32]
  405814:	ldr	x23, [sp, #48]
  405818:	b	405708 <ferror@plt+0x3588>
  40581c:	mov	w0, #0xffffffff            	// #-1
  405820:	ldp	x19, x20, [sp, #16]
  405824:	ldp	x21, x22, [sp, #32]
  405828:	ldr	x23, [sp, #48]
  40582c:	b	405708 <ferror@plt+0x3588>
  405830:	mov	w0, #0xffffffff            	// #-1
  405834:	ldp	x19, x20, [sp, #16]
  405838:	ldp	x21, x22, [sp, #32]
  40583c:	ldr	x23, [sp, #48]
  405840:	b	405708 <ferror@plt+0x3588>
  405844:	cmp	x0, #0x0
  405848:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40584c:	b.eq	405914 <ferror@plt+0x3794>  // b.none
  405850:	stp	x29, x30, [sp, #-80]!
  405854:	mov	x29, sp
  405858:	stp	x19, x20, [sp, #16]
  40585c:	stp	x21, x22, [sp, #32]
  405860:	stp	x23, x24, [sp, #48]
  405864:	mov	x20, x1
  405868:	add	x24, sp, #0x40
  40586c:	add	x23, sp, #0x48
  405870:	b	4058a0 <ferror@plt+0x3720>
  405874:	cmp	x19, #0x0
  405878:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40587c:	ccmp	x21, x22, #0x0, ne  // ne = any
  405880:	b.ne	4058fc <ferror@plt+0x377c>  // b.any
  405884:	mov	x2, x21
  405888:	mov	x1, x20
  40588c:	mov	x0, x19
  405890:	bl	401e40 <strncmp@plt>
  405894:	cbnz	w0, 4058fc <ferror@plt+0x377c>
  405898:	add	x0, x19, x21
  40589c:	add	x20, x20, x22
  4058a0:	mov	x1, x24
  4058a4:	bl	403fe4 <ferror@plt+0x1e64>
  4058a8:	mov	x19, x0
  4058ac:	mov	x1, x23
  4058b0:	mov	x0, x20
  4058b4:	bl	403fe4 <ferror@plt+0x1e64>
  4058b8:	mov	x20, x0
  4058bc:	ldr	x21, [sp, #64]
  4058c0:	ldr	x22, [sp, #72]
  4058c4:	adds	x0, x21, x22
  4058c8:	b.eq	4058f4 <ferror@plt+0x3774>  // b.none
  4058cc:	cmp	x0, #0x1
  4058d0:	b.ne	405874 <ferror@plt+0x36f4>  // b.any
  4058d4:	cbz	x19, 4058e4 <ferror@plt+0x3764>
  4058d8:	ldrsb	w0, [x19]
  4058dc:	cmp	w0, #0x2f
  4058e0:	b.eq	4058f4 <ferror@plt+0x3774>  // b.none
  4058e4:	cbz	x20, 4058fc <ferror@plt+0x377c>
  4058e8:	ldrsb	w0, [x20]
  4058ec:	cmp	w0, #0x2f
  4058f0:	b.ne	405874 <ferror@plt+0x36f4>  // b.any
  4058f4:	mov	w0, #0x1                   	// #1
  4058f8:	b	405900 <ferror@plt+0x3780>
  4058fc:	mov	w0, #0x0                   	// #0
  405900:	ldp	x19, x20, [sp, #16]
  405904:	ldp	x21, x22, [sp, #32]
  405908:	ldp	x23, x24, [sp, #48]
  40590c:	ldp	x29, x30, [sp], #80
  405910:	ret
  405914:	mov	w0, #0x0                   	// #0
  405918:	ret
  40591c:	stp	x29, x30, [sp, #-64]!
  405920:	mov	x29, sp
  405924:	stp	x19, x20, [sp, #16]
  405928:	mov	x19, x0
  40592c:	orr	x0, x0, x1
  405930:	cbz	x0, 4059b4 <ferror@plt+0x3834>
  405934:	stp	x21, x22, [sp, #32]
  405938:	mov	x21, x1
  40593c:	mov	x22, x2
  405940:	cbz	x19, 4059c8 <ferror@plt+0x3848>
  405944:	cbz	x1, 4059e0 <ferror@plt+0x3860>
  405948:	stp	x23, x24, [sp, #48]
  40594c:	mov	x0, x19
  405950:	bl	401c50 <strlen@plt>
  405954:	mov	x23, x0
  405958:	mvn	x0, x0
  40595c:	mov	x20, #0x0                   	// #0
  405960:	cmp	x0, x22
  405964:	b.cc	4059f4 <ferror@plt+0x3874>  // b.lo, b.ul, b.last
  405968:	add	x24, x23, x22
  40596c:	add	x0, x24, #0x1
  405970:	bl	401de0 <malloc@plt>
  405974:	mov	x20, x0
  405978:	cbz	x0, 405a00 <ferror@plt+0x3880>
  40597c:	mov	x2, x23
  405980:	mov	x1, x19
  405984:	bl	401c20 <memcpy@plt>
  405988:	mov	x2, x22
  40598c:	mov	x1, x21
  405990:	add	x0, x20, x23
  405994:	bl	401c20 <memcpy@plt>
  405998:	strb	wzr, [x20, x24]
  40599c:	ldp	x21, x22, [sp, #32]
  4059a0:	ldp	x23, x24, [sp, #48]
  4059a4:	mov	x0, x20
  4059a8:	ldp	x19, x20, [sp, #16]
  4059ac:	ldp	x29, x30, [sp], #64
  4059b0:	ret
  4059b4:	adrp	x0, 406000 <ferror@plt+0x3e80>
  4059b8:	add	x0, x0, #0x430
  4059bc:	bl	401ec0 <strdup@plt>
  4059c0:	mov	x20, x0
  4059c4:	b	4059a4 <ferror@plt+0x3824>
  4059c8:	mov	x1, x2
  4059cc:	mov	x0, x21
  4059d0:	bl	402000 <strndup@plt>
  4059d4:	mov	x20, x0
  4059d8:	ldp	x21, x22, [sp, #32]
  4059dc:	b	4059a4 <ferror@plt+0x3824>
  4059e0:	mov	x0, x19
  4059e4:	bl	401ec0 <strdup@plt>
  4059e8:	mov	x20, x0
  4059ec:	ldp	x21, x22, [sp, #32]
  4059f0:	b	4059a4 <ferror@plt+0x3824>
  4059f4:	ldp	x21, x22, [sp, #32]
  4059f8:	ldp	x23, x24, [sp, #48]
  4059fc:	b	4059a4 <ferror@plt+0x3824>
  405a00:	ldp	x21, x22, [sp, #32]
  405a04:	ldp	x23, x24, [sp, #48]
  405a08:	b	4059a4 <ferror@plt+0x3824>
  405a0c:	stp	x29, x30, [sp, #-32]!
  405a10:	mov	x29, sp
  405a14:	stp	x19, x20, [sp, #16]
  405a18:	mov	x20, x0
  405a1c:	mov	x19, x1
  405a20:	mov	x2, #0x0                   	// #0
  405a24:	cbz	x1, 405a34 <ferror@plt+0x38b4>
  405a28:	mov	x0, x1
  405a2c:	bl	401c50 <strlen@plt>
  405a30:	mov	x2, x0
  405a34:	mov	x1, x19
  405a38:	mov	x0, x20
  405a3c:	bl	40591c <ferror@plt+0x379c>
  405a40:	ldp	x19, x20, [sp, #16]
  405a44:	ldp	x29, x30, [sp], #32
  405a48:	ret
  405a4c:	stp	x29, x30, [sp, #-288]!
  405a50:	mov	x29, sp
  405a54:	str	x19, [sp, #16]
  405a58:	mov	x19, x0
  405a5c:	str	x2, [sp, #240]
  405a60:	str	x3, [sp, #248]
  405a64:	str	x4, [sp, #256]
  405a68:	str	x5, [sp, #264]
  405a6c:	str	x6, [sp, #272]
  405a70:	str	x7, [sp, #280]
  405a74:	str	q0, [sp, #112]
  405a78:	str	q1, [sp, #128]
  405a7c:	str	q2, [sp, #144]
  405a80:	str	q3, [sp, #160]
  405a84:	str	q4, [sp, #176]
  405a88:	str	q5, [sp, #192]
  405a8c:	str	q6, [sp, #208]
  405a90:	str	q7, [sp, #224]
  405a94:	add	x0, sp, #0x120
  405a98:	str	x0, [sp, #80]
  405a9c:	str	x0, [sp, #88]
  405aa0:	add	x0, sp, #0xf0
  405aa4:	str	x0, [sp, #96]
  405aa8:	mov	w0, #0xffffffd0            	// #-48
  405aac:	str	w0, [sp, #104]
  405ab0:	mov	w0, #0xffffff80            	// #-128
  405ab4:	str	w0, [sp, #108]
  405ab8:	ldp	x2, x3, [sp, #80]
  405abc:	stp	x2, x3, [sp, #32]
  405ac0:	ldp	x2, x3, [sp, #96]
  405ac4:	stp	x2, x3, [sp, #48]
  405ac8:	add	x2, sp, #0x20
  405acc:	add	x0, sp, #0x48
  405ad0:	bl	401fe0 <vasprintf@plt>
  405ad4:	tbnz	w0, #31, 405b04 <ferror@plt+0x3984>
  405ad8:	sxtw	x2, w0
  405adc:	ldr	x1, [sp, #72]
  405ae0:	mov	x0, x19
  405ae4:	bl	40591c <ferror@plt+0x379c>
  405ae8:	mov	x19, x0
  405aec:	ldr	x0, [sp, #72]
  405af0:	bl	401fb0 <free@plt>
  405af4:	mov	x0, x19
  405af8:	ldr	x19, [sp, #16]
  405afc:	ldp	x29, x30, [sp], #288
  405b00:	ret
  405b04:	mov	x19, #0x0                   	// #0
  405b08:	b	405af4 <ferror@plt+0x3974>
  405b0c:	stp	x29, x30, [sp, #-80]!
  405b10:	mov	x29, sp
  405b14:	stp	x19, x20, [sp, #16]
  405b18:	stp	x21, x22, [sp, #32]
  405b1c:	mov	x19, x0
  405b20:	ldr	x21, [x0]
  405b24:	ldrsb	w0, [x21]
  405b28:	cbz	w0, 405c5c <ferror@plt+0x3adc>
  405b2c:	stp	x23, x24, [sp, #48]
  405b30:	mov	x24, x1
  405b34:	mov	x22, x2
  405b38:	mov	w23, w3
  405b3c:	mov	x1, x2
  405b40:	mov	x0, x21
  405b44:	bl	402010 <strspn@plt>
  405b48:	add	x20, x21, x0
  405b4c:	ldrsb	w21, [x21, x0]
  405b50:	cbz	w21, 405bc8 <ferror@plt+0x3a48>
  405b54:	cbz	w23, 405c2c <ferror@plt+0x3aac>
  405b58:	mov	w1, w21
  405b5c:	adrp	x0, 406000 <ferror@plt+0x3e80>
  405b60:	add	x0, x0, #0xb80
  405b64:	bl	402020 <strchr@plt>
  405b68:	cbz	x0, 405be8 <ferror@plt+0x3a68>
  405b6c:	strb	w21, [sp, #72]
  405b70:	strb	wzr, [sp, #73]
  405b74:	add	x23, x20, #0x1
  405b78:	add	x1, sp, #0x48
  405b7c:	mov	x0, x23
  405b80:	bl	404058 <ferror@plt+0x1ed8>
  405b84:	str	x0, [x24]
  405b88:	add	x1, x20, x0
  405b8c:	ldrsb	w1, [x1, #1]
  405b90:	cmp	w1, #0x0
  405b94:	ccmp	w21, w1, #0x0, ne  // ne = any
  405b98:	b.ne	405bd8 <ferror@plt+0x3a58>  // b.any
  405b9c:	add	x0, x0, #0x2
  405ba0:	add	x21, x20, x0
  405ba4:	ldrsb	w1, [x20, x0]
  405ba8:	cbz	w1, 405bb8 <ferror@plt+0x3a38>
  405bac:	mov	x0, x22
  405bb0:	bl	402020 <strchr@plt>
  405bb4:	cbz	x0, 405bd8 <ferror@plt+0x3a58>
  405bb8:	str	x21, [x19]
  405bbc:	mov	x20, x23
  405bc0:	ldp	x23, x24, [sp, #48]
  405bc4:	b	405c48 <ferror@plt+0x3ac8>
  405bc8:	str	x20, [x19]
  405bcc:	mov	x20, #0x0                   	// #0
  405bd0:	ldp	x23, x24, [sp, #48]
  405bd4:	b	405c48 <ferror@plt+0x3ac8>
  405bd8:	str	x20, [x19]
  405bdc:	mov	x20, #0x0                   	// #0
  405be0:	ldp	x23, x24, [sp, #48]
  405be4:	b	405c48 <ferror@plt+0x3ac8>
  405be8:	mov	x1, x22
  405bec:	mov	x0, x20
  405bf0:	bl	404058 <ferror@plt+0x1ed8>
  405bf4:	str	x0, [x24]
  405bf8:	add	x21, x20, x0
  405bfc:	ldrsb	w1, [x20, x0]
  405c00:	cbz	w1, 405c10 <ferror@plt+0x3a90>
  405c04:	mov	x0, x22
  405c08:	bl	402020 <strchr@plt>
  405c0c:	cbz	x0, 405c1c <ferror@plt+0x3a9c>
  405c10:	str	x21, [x19]
  405c14:	ldp	x23, x24, [sp, #48]
  405c18:	b	405c48 <ferror@plt+0x3ac8>
  405c1c:	str	x20, [x19]
  405c20:	mov	x20, x0
  405c24:	ldp	x23, x24, [sp, #48]
  405c28:	b	405c48 <ferror@plt+0x3ac8>
  405c2c:	mov	x1, x22
  405c30:	mov	x0, x20
  405c34:	bl	402100 <strcspn@plt>
  405c38:	str	x0, [x24]
  405c3c:	add	x0, x20, x0
  405c40:	str	x0, [x19]
  405c44:	ldp	x23, x24, [sp, #48]
  405c48:	mov	x0, x20
  405c4c:	ldp	x19, x20, [sp, #16]
  405c50:	ldp	x21, x22, [sp, #32]
  405c54:	ldp	x29, x30, [sp], #80
  405c58:	ret
  405c5c:	mov	x20, #0x0                   	// #0
  405c60:	b	405c48 <ferror@plt+0x3ac8>
  405c64:	stp	x29, x30, [sp, #-32]!
  405c68:	mov	x29, sp
  405c6c:	str	x19, [sp, #16]
  405c70:	mov	x19, x0
  405c74:	mov	x0, x19
  405c78:	bl	401e70 <fgetc@plt>
  405c7c:	cmn	w0, #0x1
  405c80:	b.eq	405c94 <ferror@plt+0x3b14>  // b.none
  405c84:	cmp	w0, #0xa
  405c88:	b.ne	405c74 <ferror@plt+0x3af4>  // b.any
  405c8c:	mov	w0, #0x0                   	// #0
  405c90:	b	405c98 <ferror@plt+0x3b18>
  405c94:	mov	w0, #0x1                   	// #1
  405c98:	ldr	x19, [sp, #16]
  405c9c:	ldp	x29, x30, [sp], #32
  405ca0:	ret
  405ca4:	nop
  405ca8:	stp	x29, x30, [sp, #-64]!
  405cac:	mov	x29, sp
  405cb0:	stp	x19, x20, [sp, #16]
  405cb4:	adrp	x20, 417000 <ferror@plt+0x14e80>
  405cb8:	add	x20, x20, #0xdc0
  405cbc:	stp	x21, x22, [sp, #32]
  405cc0:	adrp	x21, 417000 <ferror@plt+0x14e80>
  405cc4:	add	x21, x21, #0xdb8
  405cc8:	sub	x20, x20, x21
  405ccc:	mov	w22, w0
  405cd0:	stp	x23, x24, [sp, #48]
  405cd4:	mov	x23, x1
  405cd8:	mov	x24, x2
  405cdc:	bl	401be0 <memcpy@plt-0x40>
  405ce0:	cmp	xzr, x20, asr #3
  405ce4:	b.eq	405d10 <ferror@plt+0x3b90>  // b.none
  405ce8:	asr	x20, x20, #3
  405cec:	mov	x19, #0x0                   	// #0
  405cf0:	ldr	x3, [x21, x19, lsl #3]
  405cf4:	mov	x2, x24
  405cf8:	add	x19, x19, #0x1
  405cfc:	mov	x1, x23
  405d00:	mov	w0, w22
  405d04:	blr	x3
  405d08:	cmp	x20, x19
  405d0c:	b.ne	405cf0 <ferror@plt+0x3b70>  // b.any
  405d10:	ldp	x19, x20, [sp, #16]
  405d14:	ldp	x21, x22, [sp, #32]
  405d18:	ldp	x23, x24, [sp, #48]
  405d1c:	ldp	x29, x30, [sp], #64
  405d20:	ret
  405d24:	nop
  405d28:	ret
  405d2c:	nop
  405d30:	adrp	x2, 418000 <ferror@plt+0x15e80>
  405d34:	mov	x1, #0x0                   	// #0
  405d38:	ldr	x2, [x2, #704]
  405d3c:	b	401d30 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405d40 <.fini>:
  405d40:	stp	x29, x30, [sp, #-16]!
  405d44:	mov	x29, sp
  405d48:	ldp	x29, x30, [sp], #16
  405d4c:	ret
