## FPGA Part Variables
upvar 0 proj_utils::FPGA_PART_NUMBER           FPGA_PART_NUMBER
upvar 0 proj_utils::BOARD_PART_NUMBER          BOARD_PART_NUMBER

## Xilinx variables
upvar 0 proj_utils::vivado_install_path        vivado_install_path
upvar 0 proj_utils::vivado_interface_path      vivado_interface_path

## Project Path Variables
upvar 0 proj_utils::project_name               project_name
upvar 0 proj_utils::project_root               project_root
upvar 0 proj_utils::results_dirname            results_dirname
upvar 0 proj_utils::gen_xilinx_ip_tcl_dirname  gen_xilinx_ip_tcl_dirname
upvar 0 proj_utils::gen_xilinx_ip_xci_dirname  gen_xilinx_ip_xci_dirname
upvar 0 proj_utils::workspace_project_name     workspace_project_name
upvar 0 proj_utils::integ_project_name         integ_project_name
upvar 0 proj_utils::integ_project_top          integ_project_top
upvar 0 proj_utils::results_dir                results_dir
upvar 0 proj_utils::xilinx_ip_tcl_path         xilinx_ip_tcl_path
upvar 0 proj_utils::xilinx_ip_xci_path         xilinx_ip_xci_path
upvar 0 proj_utils::project_impl_path          project_impl_path
upvar 0 proj_utils::workspace_project_path     workspace_project_path
upvar 0 proj_utils::filelists_path             filelists_path

## Packaged cores variables
upvar 0 proj_utils::packaged_cores_dirname     packaged_cores_dirname
upvar 0 proj_utils::user_interfaces_dir        user_interfaces_dir

## Project integration variables
upvar 0 proj_utils::integ_project_dir          integ_project_dir

## Block Design Variables
upvar 0 proj_utils::block_design_name          block_design_name
upvar 0 proj_utils::block_design_hdf           block_design_hdf

## Vitis SDK Design Variables
upvar 0 proj_utils::processor                  processor
upvar 0 proj_utils::platform_project_name      platform_project_name
upvar 0 proj_utils::app_project_name           app_project_name
upvar 0 proj_utils::fw_source_path             fw_source_path

## Build Stages
upvar 0 proj_utils::build_stages_path          build_stages_path