{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359311164943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359311164943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 16:26:04 2013 " "Processing started: Sun Jan 27 16:26:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359311164943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359311164943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359311164943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359311165662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359311166708 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359311166708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359311166708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_ctl " "Elaborating entity \"timer_ctl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359311166802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start timer_ctl.vhd(25) " "Verilog HDL or VHDL warning at timer_ctl.vhd(25): object \"start\" assigned a value but never read" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_counter timer_ctl.vhd(73) " "VHDL Process Statement warning at timer_ctl.vhd(73): signal \"internal_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_counter timer_ctl.vhd(75) " "VHDL Process Statement warning at timer_ctl.vhd(75): signal \"internal_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_counter timer_ctl.vhd(78) " "VHDL Process Statement warning at timer_ctl.vhd(78): signal \"internal_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "short_interval_tmp timer_ctl.vhd(82) " "VHDL Process Statement warning at timer_ctl.vhd(82): signal \"short_interval_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "long_interval_tmp timer_ctl.vhd(83) " "VHDL Process Statement warning at timer_ctl.vhd(83): signal \"long_interval_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "short_interval_tmp timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"short_interval_tmp\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "long_interval_tmp timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"long_interval_tmp\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_counter timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"internal_counter\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[0\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[0\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[1\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[1\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[2\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[2\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[3\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[3\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[4\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[4\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[5\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[5\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166818 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[6\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[6\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166833 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[7\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[7\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166833 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[8\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[8\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166833 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[9\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[9\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[10\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[10\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[11\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[11\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[12\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[12\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[13\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[13\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[14\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[14\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[15\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[15\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[16\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[16\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[17\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[17\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[18\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[18\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[19\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[19\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[20\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[20\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[21\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[21\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[22\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[22\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[23\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[23\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[24\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[24\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[25\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[25\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[26\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[26\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[27\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[27\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[28\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[28\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[29\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[29\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[30\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[30\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[31\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[31\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "long_interval_tmp timer_ctl.vhd(60) " "Inferred latch for \"long_interval_tmp\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "short_interval_tmp timer_ctl.vhd(60) " "Inferred latch for \"short_interval_tmp\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311166865 "|timer_ctl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "long_interval GND " "Pin \"long_interval\" is stuck at GND" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359311169099 "|timer_ctl|long_interval"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1359311169099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1359311169802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359311170724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359311170724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359311170849 "|timer_ctl|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359311170849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359311170849 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359311170849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1359311170849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359311170849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359311170912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 16:26:10 2013 " "Processing ended: Sun Jan 27 16:26:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359311170912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359311170912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359311170912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311170912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359311172927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359311172927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 16:26:12 2013 " "Processing started: Sun Jan 27 16:26:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359311172927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359311172927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359311172927 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359311173177 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "timer_ctl EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"timer_ctl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1359311173302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359311173615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359311173615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359311173615 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1359311173943 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1359311174021 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359311174693 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359311174693 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359311174693 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1359311174693 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 128 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359311174693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 130 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359311174693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 132 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359311174693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 134 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359311174693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 136 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359311174693 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1359311174693 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1359311174708 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { clock } } } { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 17 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 5 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1359311179271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "short_interval " "Pin short_interval not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { short_interval } } } { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 18 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { short_interval } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 6 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1359311179271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "long_interval " "Pin long_interval not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { long_interval } } } { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 19 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { long_interval } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1359311179271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer_start " "Pin timer_start not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { timer_start } } } { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 15 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 3 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1359311179271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer_reset " "Pin timer_reset not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { timer_reset } } } { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 16 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 4 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1359311179271 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1359311179271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1359311179818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "timer_ctl.sdc " "Synopsys Design Constraints File file not found: 'timer_ctl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1359311179818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1359311179818 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "internal_counter\[0\]~0\|combout " "Node \"internal_counter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1359311179833 ""} { "Warning" "WSTA_SCC_NODE" "internal_counter\[0\]~0\|datab " "Node \"internal_counter\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1359311179833 ""}  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1359311179833 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1359311179833 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1359311179833 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1359311179833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer_start~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node timer_start~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359311179849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "short_interval_tmp~8 " "Destination node short_interval_tmp~8" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 -1 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { short_interval_tmp~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359311179849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "internal_counter\[0\]~0 " "Destination node internal_counter\[0\]~0" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 -1 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { internal_counter[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359311179849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359311179849 ""}  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 15 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer_start~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 0 { 0 ""} 0 121 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359311179849 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1359311180474 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1359311180474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1359311180474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1359311180474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1359311180474 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1359311180474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1359311180474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1359311180474 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1359311180474 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1359311180474 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1359311180474 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1359311180474 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1359311180474 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1359311180474 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1359311180474 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359311180490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1359311183365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359311183474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1359311183474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1359311184708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359311184708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1359311185599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1359311187896 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1359311187896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359311188255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1359311188255 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1359311188255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359311188443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1359311188740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359311188880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1359311189380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359311196318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 16:26:36 2013 " "Processing ended: Sun Jan 27 16:26:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359311196318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359311196318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359311196318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311196318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359311199599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359311199599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 16:26:39 2013 " "Processing started: Sun Jan 27 16:26:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359311199599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359311199599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359311199599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359311200349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359311200349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 16:26:38 2013 " "Processing started: Sun Jan 27 16:26:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359311200349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359311200349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta timer_ctl -c timer_ctl " "Command: quartus_sta timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359311200349 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1359311200537 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359311202771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359311202943 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1359311203568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359311203583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359311203583 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1359311203818 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1359311204412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "timer_ctl.sdc " "Synopsys Design Constraints File file not found: 'timer_ctl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1359311205005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1359311205005 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer_start timer_start " "create_clock -period 1.000 -name timer_start timer_start" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1359311205130 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1359311205130 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "internal_counter\[0\]~0\|combout " "Node \"internal_counter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1359311205255 ""} { "Warning" "WSTA_SCC_NODE" "internal_counter\[0\]~0\|dataa " "Node \"internal_counter\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1359311205255 ""}  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1359311205255 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1359311205740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359311205740 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1359311205740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359311205787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 16:26:45 2013 " "Processing ended: Sun Jan 27 16:26:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359311205787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359311205787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359311205787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311205787 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1359311205927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1359311205927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.419 " "Worst-case setup slack is -3.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.419       -78.051 timer_start  " "   -3.419       -78.051 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311205943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.857 " "Worst-case hold slack is 0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857         0.000 timer_start  " "    0.857         0.000 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311205943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359311205958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359311205958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 timer_start  " "   -3.000        -3.000 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311205974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311205974 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1359311206224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359311206287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1359311207240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359311207302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1359311207302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.977 " "Worst-case setup slack is -2.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977       -68.699 timer_start  " "   -2.977       -68.699 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311207318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.775 " "Worst-case hold slack is 0.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775         0.000 timer_start  " "    0.775         0.000 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311207380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359311207380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359311207396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 timer_start  " "   -3.000        -3.000 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311207396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1359311207552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359311207833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1359311207833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.499 " "Worst-case setup slack is -1.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499       -29.017 timer_start  " "   -1.499       -29.017 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311207849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.458 " "Worst-case hold slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458         0.000 timer_start  " "    0.458         0.000 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311207849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359311207865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359311207912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 timer_start  " "   -3.000        -3.000 timer_start " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359311207912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359311207912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1359311208693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1359311208693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359311208880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 16:26:48 2013 " "Processing ended: Sun Jan 27 16:26:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359311208880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359311208880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359311208880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311208880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359311210958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359311210958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 16:26:50 2013 " "Processing started: Sun Jan 27 16:26:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359311210958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359311210958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359311210958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_6_1200mv_85c_slow.vho Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_6_1200mv_85c_slow.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_6_1200mv_0c_slow.vho Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_6_1200mv_0c_slow.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_min_1200mv_0c_fast.vho Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_min_1200mv_0c_fast.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl.vho Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_6_1200mv_85c_vhd_slow.sdo Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_6_1200mv_85c_vhd_slow.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_6_1200mv_0c_vhd_slow.sdo Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_6_1200mv_0c_vhd_slow.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_min_1200mv_0c_vhd_fast.sdo Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_min_1200mv_0c_vhd_fast.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_ctl_vhd.sdo Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/ simulation " "Generated file timer_ctl_vhd.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359311212880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359311213037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 16:26:53 2013 " "Processing ended: Sun Jan 27 16:26:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359311213037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359311213037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359311213037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311213037 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1359311213818 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311213818 ""}
