Analysis & Synthesis report for MipsMulticicloDE2Wrapper
<<<<<<< HEAD
Wed Nov 29 14:12:06 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
=======
Thu Nov 23 11:05:57 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
<<<<<<< HEAD
 10. State Machine - |MipsMulticycle|ControlBlock:CB|CurrentState
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_78d1:auto_generated
 15. Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxPC
 16. Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxWriteRegister
 17. Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxWriteData
 18. Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxA
 19. Parameter Settings for User Entity Instance: Datapath:DP|Mux4x1:MuxB
 20. Parameter Settings for User Entity Instance: Datapath:DP|Mux4x1:MuxALU_s
 21. Parameter Settings for User Entity Instance: Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: Datapath:DP|RegistersBank:Registers
 23. Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterInstr
 24. Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterMemoryData
 25. Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterPC
 26. Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterA
 27. Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterB
 28. Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterALU_s
 29. Parameter Settings for User Entity Instance: Datapath:DP|ALU:ArithmeticLogicUnit
 30. Parameter Settings for User Entity Instance: Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub
 31. Parameter Settings for User Entity Instance: Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt
 32. Parameter Settings for User Entity Instance: Datapath:DP|SignalExtension:SignExtend
 33. Parameter Settings for User Entity Instance: Datapath:DP|LeftShift:LeftShiftInstr
 34. Parameter Settings for User Entity Instance: Datapath:DP|LeftShift:LeftShiftInstrPC
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterALU_s"
 37. Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterB"
 38. Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterA"
 39. Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterMemoryData"
 40. Port Connectivity Checks: "Datapath:DP|Mux4x1:MuxALU_s"
 41. Port Connectivity Checks: "Datapath:DP|Mux4x1:MuxB"
=======
 10. State Machine - |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|ControlBlock:CB|CurrentState
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_kaf1:auto_generated
 14. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxPC
 15. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxWriteRegister
 16. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxWriteData
 17. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxA
 18. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB
 19. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxALU_s
 20. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegistersBank:Registers
 22. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterInstr
 23. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterMemoryData
 24. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterPC
 25. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterA
 26. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterB
 27. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterALU_s
 28. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit
 29. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub
 30. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt
 31. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|SignalExtension:SignExtend
 32. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|LeftShift:LeftShiftInstr
 33. Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|LeftShift:LeftShiftInstrPC
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "Decoder7Segments:H7"
 36. Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterALU_s"
 37. Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterB"
 38. Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterA"
 39. Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterMemoryData"
 40. Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxALU_s"
 41. Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB"
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



<<<<<<< HEAD
+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 29 14:12:06 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MipsMulticicloDE2Wrapper                        ;
; Top-level Entity Name              ; MipsMulticycle                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,865                                           ;
;     Total combinational functions  ; 1,807                                           ;
;     Dedicated logic registers      ; 1,228                                           ;
; Total registers                    ; 1228                                            ;
; Total pins                         ; 102                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; EP2C35F672C6       ;                          ;
; Top-level entity name                                                      ; MipsMulticycle     ; MipsMulticicloDE2Wrapper ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                      ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                      ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
; Synthesis Seed                                                             ; 1                  ; 1                        ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
=======
+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 23 11:05:56 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; MipsMulticicloDE2Wrapper                   ;
; Top-level Entity Name              ; MipsMulticicloDE2Wrapper                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 2,998                                      ;
;     Total combinational functions  ; 1,930                                      ;
;     Dedicated logic registers      ; 1,238                                      ;
; Total registers                    ; 1238                                       ;
; Total pins                         ; 89                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 8,192                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                     ; Setting                  ; Default Value            ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                     ; EP2C35F672C6             ;                          ;
; Top-level entity name                                                      ; MipsMulticicloDE2Wrapper ; MipsMulticicloDE2Wrapper ;
; Family name                                                                ; Cyclone II               ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                      ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                                ; Off                      ; Off                      ;
; Restructure Multiplexers                                                   ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                      ; Off                      ;
; Preserve fewer node names                                                  ; On                       ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                      ; Off                      ;
; Verilog Version                                                            ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto                     ; Auto                     ;
; Safe State Machine                                                         ; Off                      ; Off                      ;
; Extract Verilog State Machines                                             ; On                       ; On                       ;
; Extract VHDL State Machines                                                ; On                       ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                       ; On                       ;
; Parallel Synthesis                                                         ; On                       ; On                       ;
; DSP Block Balancing                                                        ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                       ; On                       ;
; Power-Up Don't Care                                                        ; On                       ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                 ; On                       ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                      ; Off                      ;
; Optimization Technique                                                     ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                                         ; 70                       ; 70                       ;
; Auto Carry Chains                                                          ; On                       ; On                       ;
; Auto Open-Drain Pins                                                       ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                      ; Off                      ;
; Auto ROM Replacement                                                       ; On                       ; On                       ;
; Auto RAM Replacement                                                       ; On                       ; On                       ;
; Auto Shift Register Replacement                                            ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                       ; On                       ;
; Strict RAM Replacement                                                     ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                      ; Off                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                      ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                    ; Off                      ; Off                      ;
; Report Parameter Settings                                                  ; On                       ; On                       ;
; Report Source Assignments                                                  ; On                       ; On                       ;
; Report Connectivity Checks                                                 ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                        ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                          ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                      ; 100                      ;
; Clock MUX Protection                                                       ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                      ; Off                      ;
; Block Design Naming                                                        ; Auto                     ; Auto                     ;
; SDC constraint protection                                                  ; Off                      ; Off                      ;
; Synthesis Effort                                                           ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                       ; On                       ;
; Synthesis Seed                                                             ; 1                        ; 1                        ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; Source/Miscellany/clockDivider.vhd    ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/clockDivider.vhd    ;         ;
; Source/MipsMulticycle.vhd             ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/MipsMulticycle.vhd             ;         ;
; Source/Miscellany/ALUOperation.vhd    ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/ALUOperation.vhd    ;         ;
; Source/Datapath.vhd                   ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Datapath.vhd                   ;         ;
; Source/ControlBlock.vhd               ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ControlBlock.vhd               ;         ;
; Source/Registers/RegistersBank.vhd    ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Registers/RegistersBank.vhd    ;         ;
; Source/Registers/RegisterNBits.vhd    ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Registers/RegisterNBits.vhd    ;         ;
; Source/Miscellany/SignalExtension.vhd ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/SignalExtension.vhd ;         ;
; Source/Miscellany/Mux4x1.vhd          ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux4x1.vhd          ;         ;
; Source/Miscellany/Mux2x1.vhd          ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux2x1.vhd          ;         ;
; Source/Miscellany/LeftShift.vhd       ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/LeftShift.vhd       ;         ;
; Source/Memory/Memory.vhd              ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Memory/Memory.vhd              ;         ;
; Source/Memory/bram.vhd                ; yes             ; User Wizard-Generated File   ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Memory/bram.vhd                ;         ;
; Source/ALU/Logical.vhd                ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ALU/Logical.vhd                ;         ;
; Source/ALU/Arithmetic.vhd             ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ALU/Arithmetic.vhd             ;         ;
; Source/ALU/ALU.vhd                    ; yes             ; User VHDL File               ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ALU/ALU.vhd                    ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal130.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_78d1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/db/altsyncram_78d1.tdf                ;         ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 2,865                       ;
;                                             ;                             ;
; Total combinational functions               ; 1807                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 1519                        ;
;     -- 3 input functions                    ; 241                         ;
;     -- <=2 input functions                  ; 47                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1714                        ;
;     -- arithmetic mode                      ; 93                          ;
;                                             ;                             ;
; Total registers                             ; 1228                        ;
;     -- Dedicated logic registers            ; 1228                        ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 102                         ;
; Total memory bits                           ; 8192                        ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
; Maximum fan-out node                        ; clockDivider:CD|clock_out_s ;
; Maximum fan-out                             ; 1228                        ;
; Total fan-out                               ; 12115                       ;
; Average fan-out                             ; 3.82                        ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |MipsMulticycle                                 ; 1807 (0)          ; 1228 (0)     ; 8192        ; 0            ; 0       ; 0         ; 102  ; 0            ; |MipsMulticycle                                                                                                    ; work         ;
;    |ControlBlock:CB|                            ; 29 (29)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|ControlBlock:CB                                                                                    ; work         ;
;    |Datapath:DP|                                ; 1777 (0)          ; 1216 (0)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP                                                                                        ; work         ;
;       |ALU:ArithmeticLogicUnit|                 ; 195 (99)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|ALU:ArithmeticLogicUnit                                                                ; work         ;
;          |Arithmetic:AddSub|                    ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub                                              ; work         ;
;          |Logical:AndOrSlt|                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt                                               ; work         ;
;       |ALUOperation:ALUControl|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|ALUOperation:ALUControl                                                                ; work         ;
;       |Memory:RAM|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Memory:RAM                                                                             ; work         ;
;          |bram:SectorA|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Memory:RAM|bram:SectorA                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_78d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_78d1:auto_generated ; work         ;
;       |Mux2x1:MuxA|                             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Mux2x1:MuxA                                                                            ; work         ;
;       |Mux2x1:MuxPC|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Mux2x1:MuxPC                                                                           ; work         ;
;       |Mux2x1:MuxWriteData|                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Mux2x1:MuxWriteData                                                                    ; work         ;
;       |Mux2x1:MuxWriteRegister|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Mux2x1:MuxWriteRegister                                                                ; work         ;
;       |Mux4x1:MuxALU_s|                         ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Mux4x1:MuxALU_s                                                                        ; work         ;
;       |Mux4x1:MuxB|                             ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|Mux4x1:MuxB                                                                            ; work         ;
;       |RegisterNBits:RegisterALU_s|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterALU_s                                                            ; work         ;
;       |RegisterNBits:RegisterA|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterA                                                                ; work         ;
;       |RegisterNBits:RegisterB|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterB                                                                ; work         ;
;       |RegisterNBits:RegisterInstr|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterInstr                                                            ; work         ;
;       |RegisterNBits:RegisterMemoryData|        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterMemoryData                                                       ; work         ;
;       |RegisterNBits:RegisterPC|                ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterPC                                                               ; work         ;
;       |RegistersBank:Registers|                 ; 1388 (1388)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|Datapath:DP|RegistersBank:Registers                                                                ; work         ;
;    |clockDivider:CD|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticycle|clockDivider:CD                                                                                    ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_78d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; RAMBubble.mif ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; Source/MipsMulticycle.vhd                  ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/MipsMulticycle.vhd                  ;         ;
; Source/Miscellany/ALUOperation.vhd         ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/ALUOperation.vhd         ;         ;
; Source/BoardInterface/Decoder7Segments.vhd ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/BoardInterface/Decoder7Segments.vhd ;         ;
; Source/BoardInterface/Debounce.vhd         ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/BoardInterface/Debounce.vhd         ;         ;
; Source/Datapath.vhd                        ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Datapath.vhd                        ;         ;
; Source/ControlBlock.vhd                    ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ControlBlock.vhd                    ;         ;
; Source/Registers/RegistersBank.vhd         ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Registers/RegistersBank.vhd         ;         ;
; Source/Registers/RegisterNBits.vhd         ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Registers/RegisterNBits.vhd         ;         ;
; Source/Miscellany/SignalExtension.vhd      ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/SignalExtension.vhd      ;         ;
; Source/Miscellany/Mux4x1.vhd               ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux4x1.vhd               ;         ;
; Source/Miscellany/Mux2x1.vhd               ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux2x1.vhd               ;         ;
; Source/Miscellany/LeftShift.vhd            ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/LeftShift.vhd            ;         ;
; Source/Memory/Memory.vhd                   ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Memory/Memory.vhd                   ;         ;
; Source/Memory/bram.vhd                     ; yes             ; User Wizard-Generated File             ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Memory/bram.vhd                     ;         ;
; Source/ALU/Logical.vhd                     ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ALU/Logical.vhd                     ;         ;
; Source/ALU/Arithmetic.vhd                  ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ALU/Arithmetic.vhd                  ;         ;
; Source/ALU/ALU.vhd                         ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ALU/ALU.vhd                         ;         ;
; MipsMulticicloDE2Wrapper.vhd               ; yes             ; User VHDL File                         ; C:/INE5406/GitHub/INE5406/RelatorioIII/MipsMulticicloDE2Wrapper.vhd               ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                     ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_kaf1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/INE5406/GitHub/INE5406/RelatorioIII/db/altsyncram_kaf1.tdf                     ;         ;
; simulation/raminitialization.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/INE5406/GitHub/INE5406/RelatorioIII/simulation/raminitialization.mif           ;         ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 2,998                         ;
;                                             ;                               ;
; Total combinational functions               ; 1930                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 1583                          ;
;     -- 3 input functions                    ; 297                           ;
;     -- <=2 input functions                  ; 50                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 1837                          ;
;     -- arithmetic mode                      ; 93                            ;
;                                             ;                               ;
; Total registers                             ; 1238                          ;
;     -- Dedicated logic registers            ; 1238                          ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 89                            ;
; Total memory bits                           ; 8192                          ;
; Embedded Multiplier 9-bit elements          ; 0                             ;
; Maximum fan-out node                        ; Debounce:DebClk|DebouncedData ;
; Maximum fan-out                             ; 1258                          ;
; Total fan-out                               ; 12532                         ;
; Average fan-out                             ; 3.81                          ;
+---------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MipsMulticicloDE2Wrapper                          ; 1930 (59)         ; 1238 (0)     ; 8192        ; 0            ; 0       ; 0         ; 89   ; 0            ; |MipsMulticicloDE2Wrapper                                                                                                                        ;              ;
;    |Debounce:DebClk|                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Debounce:DebClk                                                                                                        ;              ;
;    |Debounce:DebRst|                               ; 3 (3)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Debounce:DebRst                                                                                                        ;              ;
;    |Decoder7Segments:H0|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H0                                                                                                    ;              ;
;    |Decoder7Segments:H1|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H1                                                                                                    ;              ;
;    |Decoder7Segments:H2|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H2                                                                                                    ;              ;
;    |Decoder7Segments:H3|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H3                                                                                                    ;              ;
;    |Decoder7Segments:H4|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H4                                                                                                    ;              ;
;    |Decoder7Segments:H5|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H5                                                                                                    ;              ;
;    |Decoder7Segments:H6|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|Decoder7Segments:H6                                                                                                    ;              ;
;    |MipsMulticycle:Mips|                           ; 1816 (0)          ; 1226 (0)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips                                                                                                    ;              ;
;       |ControlBlock:CB|                            ; 21 (21)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|ControlBlock:CB                                                                                    ;              ;
;       |Datapath:DP|                                ; 1795 (15)         ; 1216 (0)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP                                                                                        ;              ;
;          |ALU:ArithmeticLogicUnit|                 ; 195 (99)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit                                                                ;              ;
;             |Arithmetic:AddSub|                    ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub                                              ;              ;
;             |Logical:AndOrSlt|                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt                                               ;              ;
;          |ALUOperation:ALUControl|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|ALUOperation:ALUControl                                                                ;              ;
;          |Memory:RAM|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Memory:RAM                                                                             ;              ;
;             |bram:SectorA|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA                                                                ;              ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_kaf1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_kaf1:auto_generated ;              ;
;          |Mux2x1:MuxA|                             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxA                                                                            ;              ;
;          |Mux2x1:MuxPC|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxPC                                                                           ;              ;
;          |Mux2x1:MuxWriteData|                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxWriteData                                                                    ;              ;
;          |Mux2x1:MuxWriteRegister|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxWriteRegister                                                                ;              ;
;          |Mux4x1:MuxALU_s|                         ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxALU_s                                                                        ;              ;
;          |Mux4x1:MuxB|                             ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB                                                                            ;              ;
;          |RegisterNBits:RegisterALU_s|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterALU_s                                                            ;              ;
;          |RegisterNBits:RegisterA|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterA                                                                ;              ;
;          |RegisterNBits:RegisterB|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterB                                                                ;              ;
;          |RegisterNBits:RegisterInstr|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterInstr                                                            ;              ;
;          |RegisterNBits:RegisterMemoryData|        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterMemoryData                                                       ;              ;
;          |RegisterNBits:RegisterPC|                ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterPC                                                               ;              ;
;          |RegistersBank:Registers|                 ; 1388 (1388)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegistersBank:Registers                                                                ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; Name                                                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_kaf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; ./simulation/RAMInitialization.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------+
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |MipsMulticycle|Datapath:DP|Memory:RAM|bram:SectorA ; C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Memory/bram.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MipsMulticycle|ControlBlock:CB|CurrentState                                                                                                                                                            ;
+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name             ; CurrentState.S10 ; CurrentState.S9 ; CurrentState.S8 ; CurrentState.S7 ; CurrentState.S6 ; CurrentState.S5 ; CurrentState.S4 ; CurrentState.S3 ; CurrentState.S2 ; CurrentState.S1 ; CurrentState.S0 ;
+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; CurrentState.S0  ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; CurrentState.S1  ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; CurrentState.S2  ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; CurrentState.S3  ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; CurrentState.S4  ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S5  ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S6  ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S7  ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S8  ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S9  ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S10 ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|ControlBlock:CB|CurrentState                                                                                                          ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; CurrentState.S9 ; CurrentState.S8 ; CurrentState.S7 ; CurrentState.S6 ; CurrentState.S5 ; CurrentState.S4 ; CurrentState.S3 ; CurrentState.S2 ; CurrentState.S1 ; CurrentState.S0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; CurrentState.S0 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; CurrentState.S1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; CurrentState.S2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; CurrentState.S3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; CurrentState.S4 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S5 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S6 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S7 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S8 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S9 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
<<<<<<< HEAD
; Total registers                              ; 1228  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1227  ;
=======
; Total registers                              ; 1238  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1226  ;
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1088  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


<<<<<<< HEAD
+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; clockDivider:CD|clock_out_s            ; 1228    ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterPC|CurrentState[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterPC|CurrentState[30] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterPC|CurrentState[14] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterA|CurrentState[20]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MipsMulticycle|Datapath:DP|RegisterNBits:RegisterB|CurrentState[30]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MipsMulticycle|Datapath:DP|Mux4x1:MuxB|Output[1]                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MipsMulticycle|Datapath:DP|Mux4x1:MuxB|Output[9]                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MipsMulticycle|Datapath:DP|Mux4x1:MuxB|Output[30]                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |MipsMulticycle|ControlBlock:CB|NextState                             ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |MipsMulticycle|Datapath:DP|ALU:ArithmeticLogicUnit|Output[21]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MipsMulticycle|ControlBlock:CB|NextState.S10                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_78d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxPC ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
=======
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterPC|CurrentState[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterPC|CurrentState[31] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterPC|CurrentState[2]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterA|CurrentState[9]   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterB|CurrentState[22]  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|ControlBlock:CB|NextState                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB|Output[0]                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB|Output[11]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |MipsMulticicloDE2Wrapper|LEDR                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|ControlBlock:CB|NextState.S9                          ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |MipsMulticicloDE2Wrapper|MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Output[13]        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |MipsMulticicloDE2Wrapper|LEDR                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MipsMulticicloDE2Wrapper|LEDR                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_kaf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxPC ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxWriteRegister ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; vectorlength   ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxWriteRegister ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; vectorlength   ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxWriteData ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Mux2x1:MuxA ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Mux4x1:MuxB ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


<<<<<<< HEAD
+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Mux4x1:MuxALU_s ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
=======
+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                       ;
+------------------------------------+------------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                    ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                             ;
; WIDTHAD_A                          ; 8                                  ; Signed Integer                                             ;
; NUMWORDS_A                         ; 256                                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                    ;
; WIDTH_B                            ; 1                                  ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                    ;
; INIT_FILE                          ; ./simulation/RAMInitialization.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II                         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_kaf1                    ; Untyped                                                    ;
+------------------------------------+------------------------------------+------------------------------------------------------------+
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; RAMBubble.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_78d1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegistersBank:Registers ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; vectorlength        ; 32    ; Signed Integer                                     ;
; bitsregisteraddress ; 5     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterInstr ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterMemoryData ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterPC ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterA ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterB ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|RegisterNBits:RegisterALU_s ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|ALU:ArithmeticLogicUnit ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|SignalExtension:SignExtend ;
+----------------------+-------+------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                 ;
+----------------------+-------+------------------------------------------------------+
; originalvectorlength ; 16    ; Signed Integer                                       ;
; extendedvectorlength ; 32    ; Signed Integer                                       ;
+----------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|LeftShift:LeftShiftInstr ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; vectorlength   ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


<<<<<<< HEAD
+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:DP|LeftShift:LeftShiftInstrPC ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; vectorlength   ; 28    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterALU_s" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterB" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterA" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:DP|RegisterNBits:RegisterMemoryData" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                 ;
+--------+-------+----------+----------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Datapath:DP|Mux4x1:MuxALU_s" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; inputd ; Input ; Info     ; Stuck at GND                ;
+--------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Datapath:DP|Mux4x1:MuxB" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; inputb[31..1] ; Input ; Info     ; Stuck at GND     ;
; inputb[0]     ; Input ; Info     ; Stuck at VCC     ;
+---------------+-------+----------+------------------+


=======
+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                       ;
; Entity Instance                           ; MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Decoder7Segments:H7" ;
+----------+-------+----------+-------------------+
; Port     ; Type  ; Severity ; Details           ;
+----------+-------+----------+-------------------+
; input[3] ; Input ; Info     ; Stuck at GND      ;
; input[2] ; Input ; Info     ; Stuck at VCC      ;
; input[1] ; Input ; Info     ; Stuck at GND      ;
; input[0] ; Input ; Info     ; Stuck at VCC      ;
+----------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterALU_s" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterB" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                            ;
+--------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterA" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                            ;
+--------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterMemoryData" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxALU_s" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; inputd ; Input ; Info     ; Stuck at GND                                    ;
+--------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; inputb[31..4] ; Input ; Info     ; Stuck at GND                         ;
; inputb[2..0]  ; Input ; Info     ; Stuck at GND                         ;
; inputb[3]     ; Input ; Info     ; Stuck at VCC                         ;
+---------------+-------+----------+--------------------------------------+


>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
<<<<<<< HEAD
; Top            ; 00:00:02     ;
=======
; Top            ; 00:00:03     ;
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
<<<<<<< HEAD
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 29 14:12:01 2017
=======
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov 23 11:05:50 2017
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MipsMulticicloDE2Wrapper -c MipsMulticicloDE2Wrapper
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file source/miscellany/clockdivider.vhd
    Info (12022): Found design unit 1: clockDivider-behavioural
    Info (12023): Found entity 1: clockDivider
Info (12021): Found 2 design units, including 1 entities, in source file source/mipsmulticycle.vhd
    Info (12022): Found design unit 1: MipsMulticycle-Structural
    Info (12023): Found entity 1: MipsMulticycle
Info (12021): Found 2 design units, including 1 entities, in source file source/miscellany/aluoperation.vhd
    Info (12022): Found design unit 1: ALUOperation-Behavioral
    Info (12023): Found entity 1: ALUOperation
Info (12021): Found 2 design units, including 1 entities, in source file source/boardinterface/decoder7segments.vhd
    Info (12022): Found design unit 1: Decoder7Segments-Behavioral
    Info (12023): Found entity 1: Decoder7Segments
Info (12021): Found 2 design units, including 1 entities, in source file source/boardinterface/debounce.vhd
    Info (12022): Found design unit 1: Debounce-Behavioral
    Info (12023): Found entity 1: Debounce
Info (12021): Found 2 design units, including 1 entities, in source file source/datapath.vhd
    Info (12022): Found design unit 1: Datapath-Structural
    Info (12023): Found entity 1: Datapath
Info (12021): Found 2 design units, including 1 entities, in source file source/controlblock.vhd
    Info (12022): Found design unit 1: ControlBlock-FSMBehavioral
    Info (12023): Found entity 1: ControlBlock
Info (12021): Found 2 design units, including 1 entities, in source file source/registers/registersbank.vhd
    Info (12022): Found design unit 1: RegistersBank-Comportamental
    Info (12023): Found entity 1: RegistersBank
Info (12021): Found 2 design units, including 1 entities, in source file source/registers/registernbits.vhd
    Info (12022): Found design unit 1: RegisterNBits-Behavioral
    Info (12023): Found entity 1: RegisterNBits
Info (12021): Found 2 design units, including 1 entities, in source file source/miscellany/signalextension.vhd
    Info (12022): Found design unit 1: SignalExtension-Behavioral
    Info (12023): Found entity 1: SignalExtension
Info (12021): Found 2 design units, including 1 entities, in source file source/miscellany/mux4x1.vhd
    Info (12022): Found design unit 1: Mux4x1-Behavioral
    Info (12023): Found entity 1: Mux4x1
Info (12021): Found 2 design units, including 1 entities, in source file source/miscellany/mux2x1.vhd
    Info (12022): Found design unit 1: Mux2x1-Behavioral
    Info (12023): Found entity 1: Mux2x1
Info (12021): Found 2 design units, including 1 entities, in source file source/miscellany/leftshift.vhd
    Info (12022): Found design unit 1: LeftShift-Behavioral
    Info (12023): Found entity 1: LeftShift
Info (12021): Found 2 design units, including 1 entities, in source file source/memory/memory.vhd
    Info (12022): Found design unit 1: Memory-RAM
    Info (12023): Found entity 1: Memory
Info (12021): Found 2 design units, including 1 entities, in source file source/memory/bram.vhd
    Info (12022): Found design unit 1: bram-SYN
    Info (12023): Found entity 1: bram
Info (12021): Found 2 design units, including 1 entities, in source file source/alu/logical.vhd
    Info (12022): Found design unit 1: Logical-Behavioral
    Info (12023): Found entity 1: Logical
Info (12021): Found 2 design units, including 1 entities, in source file source/alu/arithmetic.vhd
    Info (12022): Found design unit 1: Arithmetic-Behavioral
    Info (12023): Found entity 1: Arithmetic
Info (12021): Found 2 design units, including 1 entities, in source file source/alu/alu.vhd
    Info (12022): Found design unit 1: ALU-Behavioral
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file mipsmulticiclode2wrapper.vhd
    Info (12022): Found design unit 1: MipsMulticicloDE2Wrapper-Structural
    Info (12023): Found entity 1: MipsMulticicloDE2Wrapper
<<<<<<< HEAD
Info (12127): Elaborating entity "MipsMulticycle" for the top level hierarchy
Info (12128): Elaborating entity "ControlBlock" for hierarchy "ControlBlock:CB"
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:DP"
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Datapath:DP|Mux2x1:MuxPC"
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Datapath:DP|Mux2x1:MuxWriteRegister"
Info (12128): Elaborating entity "Mux4x1" for hierarchy "Datapath:DP|Mux4x1:MuxB"
Info (12128): Elaborating entity "Memory" for hierarchy "Datapath:DP|Memory:RAM"
Info (12128): Elaborating entity "bram" for hierarchy "Datapath:DP|Memory:RAM|bram:SectorA"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAMBubble.mif"
=======
Info (12127): Elaborating entity "MipsMulticicloDE2Wrapper" for the top level hierarchy
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:DebClk"
Info (12128): Elaborating entity "MipsMulticycle" for hierarchy "MipsMulticycle:Mips"
Info (12128): Elaborating entity "ControlBlock" for hierarchy "MipsMulticycle:Mips|ControlBlock:CB"
Info (12128): Elaborating entity "Datapath" for hierarchy "MipsMulticycle:Mips|Datapath:DP"
Info (12128): Elaborating entity "Mux2x1" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxPC"
Info (12128): Elaborating entity "Mux2x1" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Mux2x1:MuxWriteRegister"
Info (12128): Elaborating entity "Mux4x1" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Mux4x1:MuxB"
Info (12128): Elaborating entity "Memory" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Memory:RAM"
Info (12128): Elaborating entity "bram" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./simulation/RAMInitialization.mif"
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
<<<<<<< HEAD
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_78d1.tdf
    Info (12023): Found entity 1: altsyncram_78d1
Info (12128): Elaborating entity "altsyncram_78d1" for hierarchy "Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_78d1:auto_generated"
Info (12128): Elaborating entity "RegistersBank" for hierarchy "Datapath:DP|RegistersBank:Registers"
Info (12128): Elaborating entity "RegisterNBits" for hierarchy "Datapath:DP|RegisterNBits:RegisterInstr"
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:DP|ALU:ArithmeticLogicUnit"
Warning (10620): VHDL warning at ALU.vhd(45): comparison between unequal length operands always returns FALSE
Info (12128): Elaborating entity "Arithmetic" for hierarchy "Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub"
Info (12128): Elaborating entity "Logical" for hierarchy "Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt"
Info (12128): Elaborating entity "SignalExtension" for hierarchy "Datapath:DP|SignalExtension:SignExtend"
Info (12128): Elaborating entity "ALUOperation" for hierarchy "Datapath:DP|ALUOperation:ALUControl"
Info (12128): Elaborating entity "LeftShift" for hierarchy "Datapath:DP|LeftShift:LeftShiftInstr"
Info (12128): Elaborating entity "LeftShift" for hierarchy "Datapath:DP|LeftShift:LeftShiftInstrPC"
Info (12128): Elaborating entity "clockDivider" for hierarchy "clockDivider:CD"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3036 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 100 output pins
    Info (21061): Implemented 2902 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 594 megabytes
    Info: Processing ended: Wed Nov 29 14:12:06 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05
=======
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kaf1.tdf
    Info (12023): Found entity 1: altsyncram_kaf1
Info (12128): Elaborating entity "altsyncram_kaf1" for hierarchy "MipsMulticycle:Mips|Datapath:DP|Memory:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_kaf1:auto_generated"
Info (12128): Elaborating entity "RegistersBank" for hierarchy "MipsMulticycle:Mips|Datapath:DP|RegistersBank:Registers"
Info (12128): Elaborating entity "RegisterNBits" for hierarchy "MipsMulticycle:Mips|Datapath:DP|RegisterNBits:RegisterInstr"
Info (12128): Elaborating entity "ALU" for hierarchy "MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit"
Info (12128): Elaborating entity "Arithmetic" for hierarchy "MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Arithmetic:AddSub"
Info (12128): Elaborating entity "Logical" for hierarchy "MipsMulticycle:Mips|Datapath:DP|ALU:ArithmeticLogicUnit|Logical:AndOrSlt"
Info (12128): Elaborating entity "SignalExtension" for hierarchy "MipsMulticycle:Mips|Datapath:DP|SignalExtension:SignExtend"
Info (12128): Elaborating entity "ALUOperation" for hierarchy "MipsMulticycle:Mips|Datapath:DP|ALUOperation:ALUControl"
Info (12128): Elaborating entity "LeftShift" for hierarchy "MipsMulticycle:Mips|Datapath:DP|LeftShift:LeftShiftInstr"
Info (12128): Elaborating entity "LeftShift" for hierarchy "MipsMulticycle:Mips|Datapath:DP|LeftShift:LeftShiftInstrPC"
Info (12128): Elaborating entity "Decoder7Segments" for hierarchy "Decoder7Segments:H0"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
Info (21057): Implemented 3177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 76 output pins
    Info (21061): Implemented 3056 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Thu Nov 23 11:05:57 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33


