<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
defines: 
time_elapsed: 1.092s
ram usage: 41044 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpv4qopmt0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: No timescale set for &#34;sctag_dirrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Compile module &#34;work@sctag_dirrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>: Implicit port type (wire) for &#34;dirrep_dir_wr_par_c4&#34;,
there are 23 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Top level module &#34;work@sctag_dirrep&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 20.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 20.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 23
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpv4qopmt0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dirrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpv4qopmt0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpv4qopmt0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dirrep)
 |vpiName:work@sctag_dirrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dirrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_dirrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21, parent:work@sctag_dirrep
   |vpiDefName:work@sctag_dirrep
   |vpiFullName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_operation: , line:121
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (ic_parity_out), line:121
           |vpiName:ic_parity_out
           |vpiFullName:work@sctag_dirrep.ic_parity_out
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (dc_parity_out), line:121
           |vpiName:dc_parity_out
           |vpiFullName:work@sctag_dirrep.dc_parity_out
     |vpiLhs:
     \_ref_obj: (dir_error_c7), line:121
       |vpiName:dir_error_c7
       |vpiFullName:work@sctag_dirrep.dir_error_c7
       |vpiActual:
       \_logic_net: (dir_error_c7), line:106
         |vpiName:dir_error_c7
         |vpiFullName:work@sctag_dirrep.dir_error_c7
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:210
     |vpiRhs:
     \_operation: , line:210
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:210
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:210
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:211
     |vpiRhs:
     \_operation: , line:211
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:211
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:211
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:211
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:211
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:211
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:211
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:211
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:212
     |vpiRhs:
     \_operation: , line:212
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:212
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:212
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_operation: , line:212
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:212
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:212
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:212
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:212
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:213
     |vpiRhs:
     \_operation: , line:213
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:213
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:213
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:215
     |vpiRhs:
     \_operation: , line:215
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:215, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:215
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:215
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:215
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:216
     |vpiRhs:
     \_operation: , line:216
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:216, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:216
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:216
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:216
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:217
     |vpiRhs:
     \_operation: , line:217
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:217, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:217
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:217
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:217
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:218
     |vpiRhs:
     \_operation: , line:218
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:218, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:218
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:218
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:218
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:228
     |vpiRhs:
     \_operation: , line:228
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:228, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:228
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:228
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:228
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_operation: , line:229
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:229, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:229
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:229
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:229
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:230
     |vpiRhs:
     \_operation: , line:230
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:230, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:230
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:230
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:230
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:231
     |vpiRhs:
     \_operation: , line:231
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:231, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:231
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:231
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:231
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:233
     |vpiRhs:
     \_operation: , line:233
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:233, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:233
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:233
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:233
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:234
     |vpiRhs:
     \_operation: , line:234
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:234, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:234
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:234
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:234
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:235
     |vpiRhs:
     \_operation: , line:235
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:235, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:235
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:235
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:235
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:236
     |vpiRhs:
     \_operation: , line:236
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:236, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:236
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:236
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:236
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:253
     |vpiRhs:
     \_operation: , line:253
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:253, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:253
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:253
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:253
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:254
     |vpiRhs:
     \_operation: , line:254
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:254, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:254
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:254
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:254
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:255
     |vpiRhs:
     \_operation: , line:255
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:255, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:255
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:255
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:255
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:256
     |vpiRhs:
     \_operation: , line:256
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:256, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:256
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:256
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:256
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:275
     |vpiRhs:
     \_bit_select: (lkup_row_addr_icd_c4), line:275
       |vpiName:lkup_row_addr_icd_c4
       |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
       |vpiIndex:
       \_constant: , line:275
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (lkup_addr8_c4), line:275
       |vpiName:lkup_addr8_c4
       |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiContAssign:
   \_cont_assign: , line:277
     |vpiRhs:
     \_operation: , line:277
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:277, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:277
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:277
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:277
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:278
     |vpiRhs:
     \_operation: , line:278
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:278, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:278
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:278
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:278
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:279
     |vpiRhs:
     \_operation: , line:279
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:279, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:279
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:279
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:279
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:280
     |vpiRhs:
     \_operation: , line:280
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:280, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:280
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:280
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:280
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108
     |vpiName:lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108
     |vpiName:lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29
   |vpiNet:
   \_logic_net: (so), line:29
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38
   |vpiNet:
   \_logic_net: (sehold), line:39
   |vpiNet:
   \_logic_net: (rclk), line:39
   |vpiNet:
   \_logic_net: (si), line:39
   |vpiNet:
   \_logic_net: (se), line:39
 |uhdmtopModules:
 \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiDefName:work@sctag_dirrep
   |vpiName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29, parent:work@sctag_dirrep
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29, parent:work@sctag_dirrep
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39, parent:work@sctag_dirrep
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39, parent:work@sctag_dirrep
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39, parent:work@sctag_dirrep
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39, parent:work@sctag_dirrep
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39, parent:work@sctag_dirrep
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39, parent:work@sctag_dirrep
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiModule:
   \_module: work@sctag_dirrep::dffe_s (ff_tagdp_lkup_addr11_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:111, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dffe_s
     |vpiName:ff_tagdp_lkup_addr11_c5
     |vpiFullName:work@sctag_dirrep.ff_tagdp_lkup_addr11_c5
     |vpiPort:
     \_port: (q), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c5), line:112
         |vpiName:tagdp_lkup_addr11_c5
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c4), line:113
         |vpiName:tagdp_lkup_addr11_c4
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:114
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (en), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:115
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (sehold), line:115
           |vpiName:sehold
     |vpiPort:
     \_port: (se), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_error_c8), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:123, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_error_c8
     |vpiFullName:work@sctag_dirrep.ff_dir_error_c8
     |vpiPort:
     \_port: (q), parent:ff_dir_error_c8
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_error_c8), line:124
         |vpiName:dir_error_c8
         |vpiActual:
         \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_error_c8
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dir_error_c7), line:125
         |vpiName:dir_error_c7
         |vpiActual:
         \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
           |vpiName:dir_error_c7
           |vpiFullName:work@sctag_dirrep.dir_error_c7
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_dir_error_c8
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:126
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_error_c8
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:127
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_error_c8
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:127
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_error_c8
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:127
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_par_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:130, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_par_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_par_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_par_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dirrep_dir_wr_par_c4), line:131
         |vpiName:dirrep_dir_wr_par_c4
         |vpiActual:
         \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_par_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbdp_dir_wr_par_c3), line:132
         |vpiName:arbdp_dir_wr_par_c3
         |vpiActual:
         \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_wr_par_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:133
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_par_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:134
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_par_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:134
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_par_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:134
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_vld_dcd_c4_l), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:137, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_vld_dcd_c4_l
     |vpiFullName:work@sctag_dirrep.ff_dir_vld_dcd_c4_l
     |vpiPort:
     \_port: (q), parent:ff_dir_vld_dcd_c4_l
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_vld_c4_l), line:138
         |vpiName:dir_vld_c4_l
         |vpiActual:
         \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_vld_dcd_c4_l
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dir_vld_c3_l), line:139
         |vpiName:arbctl_dir_vld_c3_l
         |vpiActual:
         \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dir_vld_dcd_c4_l
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:140
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_vld_dcd_c4_l
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_vld_dcd_c4_l
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_vld_dcd_c4_l
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:145, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_rd_en_c4), line:146
         |vpiName:dc_rd_en_c4
         |vpiActual:
         \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_rd_en_c3), line:147
         |vpiName:arbctl_dc_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:148
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:149
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:149
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:149
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:152, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_rd_en_c4), line:153
         |vpiName:ic_rd_en_c4
         |vpiActual:
         \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_rd_en_c3), line:154
         |vpiName:arbctl_ic_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:155
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:156
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:156
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:156
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:159, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_wr_en_c4), line:160
         |vpiName:dc_wr_en_c4
         |vpiActual:
         \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_wr_en_c3), line:161
         |vpiName:arbctl_dc_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:162
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:163
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:163
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:163
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:166, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_wr_en_c4), line:167
         |vpiName:ic_wr_en_c4
         |vpiActual:
         \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_wr_en_c3), line:168
         |vpiName:arbctl_ic_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:169
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:170
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:170
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:170
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:174, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_dcd_c4), line:175
         |vpiName:inval_mask_dcd_c4
         |vpiActual:
         \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_dcd_c3), line:176
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:177
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:178
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:178
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:178
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:181, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_icd_c4), line:182
         |vpiName:inval_mask_icd_c4
         |vpiActual:
         \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_icd_c3), line:183
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:184
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:185
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:185
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:185
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:198, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:199
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:200
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:201
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:202
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:202
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:202
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:220, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:221
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:222
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:223
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:224
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:224
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:224
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:246, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c4), line:247
         |vpiName:lkup_row_addr_dcd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_dcd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c3), line:248
         |vpiName:lkup_row_addr_dcd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:249
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:250
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:250
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:250
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:259, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_lkup_row_dec_c4), line:260
         |vpiName:dc_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_dcd_c3), line:261
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:262
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:263
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:263
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:263
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:267, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c4), line:268
         |vpiName:lkup_row_addr_icd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_icd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c3), line:269
         |vpiName:lkup_row_addr_icd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:270
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:271
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:271
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:271
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:282, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_lkup_row_dec_c4), line:283
         |vpiName:ic_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_icd_c3), line:284
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:285
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:286
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:286
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:286
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_dc_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:297, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_dc_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_dc_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_dc_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_dc_dir_entry_c4), line:298
         |vpiName:wr_dc_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_dc_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:299
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:299, parent:arbctl_wr_dc_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_dc_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_dcd_c3), line:299
           |vpiName:arbctl_dir_panel_dcd_c3
           |vpiIndex:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_dc_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:300
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_dc_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:301
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_dc_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:301
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_dc_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:301
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_ic_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:305, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_ic_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_ic_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_ic_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_ic_dir_entry_c4), line:306
         |vpiName:wr_ic_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_ic_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:307
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:307, parent:arbctl_wr_ic_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_ic_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_icd_c3), line:307
           |vpiName:arbctl_dir_panel_icd_c3
           |vpiIndex:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_ic_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:308
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_ic_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:309
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_ic_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:309
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_ic_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:309
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:317, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_dir_clear_c4), line:318
         |vpiName:ic_dir_clear_c4
         |vpiActual:
         \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:319
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:320
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:321
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:321
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:321
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:325, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_dir_clear_c4), line:326
         |vpiName:dc_dir_clear_c4
         |vpiActual:
         \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:327
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:328
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:329
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:329
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:329
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (so), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (si), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (se), line:39, parent:work@sctag_dirrep
Object: \work_sctag_dirrep of type 3000
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object: \dc_rdwr_row_en_c4 of type 44
Object: \dc_rdwr_panel_dec_c4 of type 44
Object: \dc_lkup_row_dec_c4 of type 44
Object: \dc_lkup_panel_dec_c4 of type 44
Object: \wr_dc_dir_entry_c4 of type 44
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object: \ic_rdwr_row_en_c4 of type 44
Object: \ic_rdwr_panel_dec_c4 of type 44
Object: \ic_lkup_row_dec_c4 of type 44
Object: \ic_lkup_panel_dec_c4 of type 44
Object: \wr_ic_dir_entry_c4 of type 44
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object: \dc_parity_out of type 44
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object: \arbctl_dir_panel_icd_c3 of type 44
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object: \arbctl_inval_mask_icd_c3 of type 44
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object: \lkup_row_addr_dcd_c3 of type 44
Object: \lkup_row_addr_icd_c3 of type 44
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_tagdp_lkup_addr11_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \en of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_error_c8 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_par_c4 of type 32
Object: \ff_dir_vld_dcd_c4_l of type 32
Object: \ff_dc_rd_en_c4 of type 32
Object: \ff_ic_rd_en_c4 of type 32
Object: \ff_dc_wr_en_c4 of type 32
Object: \ff_ic_wr_en_c4 of type 32
Object: \ff_inval_mask_dcd_c4 of type 32
Object: \ff_inval_mask_icd_c4 of type 32
Object: \ff_dir_panel_dcd_c4 of type 32
Object: \ff_dir_panel_icd_c4 of type 32
Object: \ff_lkup_row_addr_dcd_c4 of type 32
Object: \ff_lkup_bank_ena_dcd_c4 of type 32
Object: \ff_lkup_row_addr_icd_c4 of type 32
Object: \ff_lkup_bank_ena_icd_c4 of type 32
Object: \ff_wr_dc_dir_entry_c4 of type 32
Object: \ff_wr_ic_dir_entry_c4 of type 32
Object: \ff_ic_dir_clear_c4 of type 32
Object: \ff_dc_dir_clear_c4 of type 32
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_panel_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dirrep of type 32
Object:  of type 8
Object: \dir_error_c7 of type 608
Object: \dir_error_c7 of type 36
Object:  of type 39
Object:  of type 39
Object: \ic_parity_out of type 608
Object:  of type 39
Object: \dc_parity_out of type 608
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \lkup_addr8_c4 of type 608
Object: \lkup_row_addr_icd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object: \dir_panel_icd_c4 of type 36
Object: \lkup_row_addr_dcd_c4 of type 36
Object: \lkup_row_addr_icd_c4 of type 36
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dirrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38fbc90] str=&#39;\work_sctag_dirrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fbf50] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fc340] str=&#39;\dir_vld_c4_l&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fc510] str=&#39;\dc_rd_en_c4&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fc6c0] str=&#39;\dc_wr_en_c4&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x38fc850] str=&#39;\inval_mask_dcd_c4&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x38fca00] str=&#39;\dc_rdwr_row_en_c4&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x38fcc00] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x38fcdb0] str=&#39;\dc_lkup_row_dec_c4&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x38fcf60] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x38fd1a0] str=&#39;\wr_dc_dir_entry_c4&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd300] str=&#39;\dc_dir_clear_c4&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd4b0] str=&#39;\ic_rd_en_c4&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd660] str=&#39;\ic_wr_en_c4&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd810] str=&#39;\inval_mask_icd_c4&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x38fd9c0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x38fdb70] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x38fdd20] str=&#39;\ic_lkup_row_dec_c4&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x38fdfe0] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x38fe100] str=&#39;\wr_ic_dir_entry_c4&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x38fe2b0] str=&#39;\ic_dir_clear_c4&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe460] str=&#39;\lkup_addr8_c4&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe610] str=&#39;\dir_error_c8&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe7c0] str=&#39;\so&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe970] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x38feb20] str=&#39;\ic_parity_out&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x38fecd0] str=&#39;\dc_parity_out&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x38fee80] str=&#39;\arbdp_dir_wr_par_c3&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x38fefc0] str=&#39;\arbctl_dir_vld_c3_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x38ff0e0] str=&#39;\arbctl_ic_rd_en_c3&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x38ff200] str=&#39;\arbctl_dc_rd_en_c3&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x38ff370] str=&#39;\arbctl_ic_wr_en_c3&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x38ff4e0] str=&#39;\arbctl_dc_wr_en_c3&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x38ff650] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x38ff9d0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x38ffaf0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x38ffc10] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x38ffd30] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x38ffea0] str=&#39;\arbctl_inval_mask_icd_c3&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x3900010] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x3900180] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x39002f0] str=&#39;\lkup_row_addr_dcd_c3&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3900460] str=&#39;\lkup_row_addr_icd_c3&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x39005d0] str=&#39;\oneshot_dir_clear_c3&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3900740] str=&#39;\tagdp_lkup_addr11_c4&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x39008b0] str=&#39;\sehold&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3900a20] str=&#39;\rclk&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3900b90] str=&#39;\si&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3900d00] str=&#39;\se&#39; input port=48
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3900e70] str=&#39;\ff_tagdp_lkup_addr11_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901a40] str=&#39;\work_sctag_dirrep::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901b60] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901c80] str=&#39;\tagdp_lkup_addr11_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901e80] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901fa0] str=&#39;\tagdp_lkup_addr11_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902180] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x39022a0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x39024a0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x39025c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902810] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902930] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902b30] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902c50] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902e50] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902f70] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903150] str=&#39;\ff_dir_error_c8&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903b80] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903ca0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903dc0] str=&#39;\dir_error_c8&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903fc0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39040e0] str=&#39;\dir_error_c7&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39042c0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39043e0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39045e0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904700] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904950] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904a70] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904c70] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904d90] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3904f70] str=&#39;\ff_wr_par_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39050e0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905240] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905360] str=&#39;\dirrep_dir_wr_par_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905560] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905680] str=&#39;\arbdp_dir_wr_par_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905860] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905980] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905b80] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905ca0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905ef0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3906010] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3906210] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3906330] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906510] str=&#39;\ff_dir_vld_dcd_c4_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3906680] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39067e0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906900] str=&#39;\dir_vld_c4_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906b00] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906c20] str=&#39;\arbctl_dir_vld_c3_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906e00] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906f20] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3907120] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3907240] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3907490] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39075b0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39077b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39078d0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3907ab0] str=&#39;\ff_dc_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3907c20] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3907d80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3907ea0] str=&#39;\dc_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39080a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39081c0] str=&#39;\arbctl_dc_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39083a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39084c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39086c0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39087e0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908a30] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908b50] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908d50] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908e70] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909050] str=&#39;\ff_ic_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39091c0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909320] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909440] str=&#39;\ic_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909640] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909760] str=&#39;\arbctl_ic_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909940] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909a60] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909c60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909d80] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909fd0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x390a0f0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x390a2f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x390a410] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390a5f0] str=&#39;\ff_dc_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390a760] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390a8c0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390a9e0] str=&#39;\dc_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390abe0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390ad00] str=&#39;\arbctl_dc_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390aee0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b000] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b200] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b320] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b570] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b690] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b890] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b9b0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390bb90] str=&#39;\ff_ic_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390bd00] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390be60] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390bf80] str=&#39;\ic_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c180] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c2a0] str=&#39;\arbctl_ic_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c480] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c5a0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c7a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c8c0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390cb10] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390cc30] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390ce30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390cf50] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d130] str=&#39;\ff_inval_mask_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390d2a0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d400] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d520] str=&#39;\inval_mask_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d720] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d840] str=&#39;\arbctl_inval_mask_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390da20] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390db40] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390dd40] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390de60] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e0b0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e1d0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e3d0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e4f0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390e6d0] str=&#39;\ff_inval_mask_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390e840] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390e9a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390eac0] str=&#39;\inval_mask_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390ecc0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390ede0] str=&#39;\arbctl_inval_mask_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390efc0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f0e0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f2e0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f400] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f650] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f770] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f970] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390fa90] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x390fc70] str=&#39;\ff_dir_panel_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390fde0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x390ff40] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910060]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910260] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910380]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910560] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910680] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910880] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x39109a0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910bf0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910d10] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910f10] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3911030] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911210] str=&#39;\ff_dir_panel_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3911380] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39114e0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911600]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911800] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911920]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911b00] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911c20] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911e20] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911f40] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3912190] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39122b0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39124b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39125d0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39127b0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3912920] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912a80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912ba0] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912da0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912ec0] str=&#39;\lkup_row_addr_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39130a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39131c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39133c0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39134e0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913730] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913850] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913a50] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913b70] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3913d50] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3913ec0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914020] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914140] str=&#39;\dc_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914340] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914460] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914640] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914760] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914960] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914a80] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914cd0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914df0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914ff0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3915110] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39152f0] str=&#39;\ff_lkup_row_addr_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3915460] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39155c0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39156e0] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39158e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915a00] str=&#39;\lkup_row_addr_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915be0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915d00] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915f00] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916020] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916270] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916390] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916590] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39166b0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916890] str=&#39;\ff_lkup_bank_ena_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3916a00] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916b60] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916c80] str=&#39;\ic_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916e80] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916fa0] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917180] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x39172a0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x39174a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x39175c0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917810] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917930] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917b30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917c50] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3917e30] str=&#39;\ff_wr_dc_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3917fa0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918100] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918220] str=&#39;\wr_dc_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918420] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918540]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918720] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918840] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918a40] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918b60] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918db0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918ed0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x39190d0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x39191f0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x38ff7c0] str=&#39;\ff_wr_ic_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3919790] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x39198b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x39199d0] str=&#39;\wr_ic_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919af0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919c10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919d30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919e50] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919f70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a090] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a1b0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a2d0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a3f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a510] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391a630] str=&#39;\ff_ic_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x391a750] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391a870] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391a990] str=&#39;\ic_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391aab0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391abd0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391acf0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391ae10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391af30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b050] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b170] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b290] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b400] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b520] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391b6e0] str=&#39;\ff_dc_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x391b850] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391b970] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391ba90] str=&#39;\dc_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391bc50] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391bd70] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391bf30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c050] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c210] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c330] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c540] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c660] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c820] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c940] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x391cb50] str=&#39;\dir_error_c7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391cde0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d0c0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d230] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391cf50] str=&#39;\dir_panel_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d3a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d680] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d7f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391d960]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391dc40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391ddb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391df20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391e200] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391e370] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391e530]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391e650] str=&#39;\dir_error_c7&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391e980]
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391eaa0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391ec10] str=&#39;\ic_parity_out&#39;
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391edd0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391ef10] str=&#39;\dc_parity_out&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f0f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f210] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f380]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f4f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f6b0]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f7f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f9c0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391fb70]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391fd00] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391feb0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391ffd0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x39200f0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3920210] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920330]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920450] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920570]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920690] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39207b0]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39208d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39209f0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920b10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920c80] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920e40] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920f60]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39210d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921290]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x39213b0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921520]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921690] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921850]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921970] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921ae0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921c50] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921e10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921f90] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3922140]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x39222d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x39224d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x39225f0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922760]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x39228d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922a90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922bf0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922da0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922f30] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3923130] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3923270]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3923400] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923600]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923720] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923890]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923a00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923bc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923ce0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923e60] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3924010]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3924310] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x39244c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3924670] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x39241a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924820] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924990]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924b00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924cc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3924de0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924f60] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3925110]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3925410] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x39255c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3925770] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x39252a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925920] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925a90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925c00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925dc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3925ee0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926060] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926210]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926510] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x39266c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926870] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x39263a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926a20] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926b90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926d00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926ec0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3926fe0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927160] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927310]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927610] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x39277c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927970] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x39274a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927b20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927c90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927e00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927fc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39280e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928260] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928410]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928710] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x39288c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928a70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x39285a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3928c20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3928d90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3928f00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x39290c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39291e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929360] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929510]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929810] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x39299c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929b70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x39296a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x3929d20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x3929e90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a000] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a1c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a2e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a460] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a610]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a910] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392aac0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392ac70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392a7a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392ae20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392af90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b100] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b2c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392b3e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b560] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b710]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392ba10] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392bbc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392bd70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392b8a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392bf20] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c090]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c3c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392c4e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c660] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c810]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392cb10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392ccc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392ce70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392c9a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d020] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d190]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d300] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d4c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d5e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d760] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d910]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392dc10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392ddc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392df70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392daa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e120] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e290]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e400] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e5c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392e6e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e860] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392ea10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392ed10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392eec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392f070] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392eba0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f220] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f390]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f6c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392f7e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f960] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392fb10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392fe10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392ffc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3930170] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x392fca0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930320] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930490]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x39307c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39308e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930a60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930c10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930f10] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x39310c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3931270] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3930da0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931420] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931590]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931700] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x39318c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39319e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931b60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931d10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3932010] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x39321c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3932370] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3931ea0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932520] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932690]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932800] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x39329c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3932ae0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932c60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932e10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3933110] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x39332c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3933470] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3932fa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933620] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933790]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933900] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933ac0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3933be0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933d60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933f10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3934210] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x39343c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3934570] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x39340a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3934720] str=&#39;\lkup_addr8_c4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x39348e0] str=&#39;\lkup_row_addr_icd_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3934a00]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3934b70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3934d50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3934e70] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3934fe0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935370]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3935490]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935610] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x39357c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935ac0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935c70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935e20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3935950]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3935fd0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936140]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x39362b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936470]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3936590]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936710] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x39368c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936bc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936d70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936f20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3936a50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x39370d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937240]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x39373b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937570]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3937690]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937810] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x39379c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937cc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937e70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3938020] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3937b50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x39381d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938340]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x39384b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938670]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3938790]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938910] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938ac0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938dc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938f70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3939120] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0.
Warning: reg &#39;\lkup_addr8_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38fbc90] str=&#39;\work_sctag_dirrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fbf50] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fc340] str=&#39;\dir_vld_c4_l&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fc510] str=&#39;\dc_rd_en_c4&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x38fc6c0] str=&#39;\dc_wr_en_c4&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x38fc850] str=&#39;\inval_mask_dcd_c4&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x38fca00] str=&#39;\dc_rdwr_row_en_c4&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x38fcc00] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x38fcdb0] str=&#39;\dc_lkup_row_dec_c4&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x38fcf60] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x38fd1a0] str=&#39;\wr_dc_dir_entry_c4&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd300] str=&#39;\dc_dir_clear_c4&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd4b0] str=&#39;\ic_rd_en_c4&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd660] str=&#39;\ic_wr_en_c4&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x38fd810] str=&#39;\inval_mask_icd_c4&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x38fd9c0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x38fdb70] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x38fdd20] str=&#39;\ic_lkup_row_dec_c4&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x38fdfe0] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x38fe100] str=&#39;\wr_ic_dir_entry_c4&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x38fe2b0] str=&#39;\ic_dir_clear_c4&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe460] str=&#39;\lkup_addr8_c4&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe610] str=&#39;\dir_error_c8&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe7c0] str=&#39;\so&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x38fe970] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x38feb20] str=&#39;\ic_parity_out&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x38fecd0] str=&#39;\dc_parity_out&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x38fee80] str=&#39;\arbdp_dir_wr_par_c3&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x38fefc0] str=&#39;\arbctl_dir_vld_c3_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x38ff0e0] str=&#39;\arbctl_ic_rd_en_c3&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x38ff200] str=&#39;\arbctl_dc_rd_en_c3&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x38ff370] str=&#39;\arbctl_ic_wr_en_c3&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x38ff4e0] str=&#39;\arbctl_dc_wr_en_c3&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x38ff650] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x38ff9d0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x38ffaf0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x38ffc10] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x38ffd30] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x38ffea0] str=&#39;\arbctl_inval_mask_icd_c3&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x3900010] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x3900180] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x39002f0] str=&#39;\lkup_row_addr_dcd_c3&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3900460] str=&#39;\lkup_row_addr_icd_c3&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x39005d0] str=&#39;\oneshot_dir_clear_c3&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3900740] str=&#39;\tagdp_lkup_addr11_c4&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x39008b0] str=&#39;\sehold&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3900a20] str=&#39;\rclk&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3900b90] str=&#39;\si&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3900d00] str=&#39;\se&#39; input basic_prep port=48 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3900e70] str=&#39;\ff_tagdp_lkup_addr11_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901a40] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901b60] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901c80 -&gt; 0x38fe970] str=&#39;\tagdp_lkup_addr11_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901e80] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3901fa0 -&gt; 0x3900740] str=&#39;\tagdp_lkup_addr11_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902180] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x39022a0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x39024a0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x39025c0 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902810] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902930 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902b30] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902c50 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902e50] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3902f70 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903150] str=&#39;\ff_dir_error_c8&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903b80] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903ca0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903dc0 -&gt; 0x38fe610] str=&#39;\dir_error_c8&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3903fc0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39040e0 -&gt; 0x391cb50] str=&#39;\dir_error_c7&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39042c0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39043e0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x39045e0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904700 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904950] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904a70 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904c70] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3904d90 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3904f70] str=&#39;\ff_wr_par_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39050e0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905240] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905360 -&gt; 0x38fbf50] str=&#39;\dirrep_dir_wr_par_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905560] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905680 -&gt; 0x38fee80] str=&#39;\arbdp_dir_wr_par_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905860] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905980 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905b80] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905ca0 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3905ef0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3906010 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3906210] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3906330 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906510] str=&#39;\ff_dir_vld_dcd_c4_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3906680] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39067e0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906900 -&gt; 0x38fc340] str=&#39;\dir_vld_c4_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906b00] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906c20 -&gt; 0x38fefc0] str=&#39;\arbctl_dir_vld_c3_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906e00] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3906f20 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3907120] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3907240 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3907490] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39075b0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39077b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x39078d0 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3907ab0] str=&#39;\ff_dc_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3907c20] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3907d80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3907ea0 -&gt; 0x38fc510] str=&#39;\dc_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39080a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39081c0 -&gt; 0x38ff200] str=&#39;\arbctl_dc_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39083a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39084c0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39086c0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x39087e0 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908a30] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908b50 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908d50] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3908e70 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909050] str=&#39;\ff_ic_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39091c0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909320] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909440 -&gt; 0x38fd4b0] str=&#39;\ic_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909640] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909760 -&gt; 0x38ff0e0] str=&#39;\arbctl_ic_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909940] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909a60 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909c60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909d80 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x3909fd0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x390a0f0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x390a2f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x390a410 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390a5f0] str=&#39;\ff_dc_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390a760] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390a8c0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390a9e0 -&gt; 0x38fc6c0] str=&#39;\dc_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390abe0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390ad00 -&gt; 0x38ff4e0] str=&#39;\arbctl_dc_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390aee0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b000 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b200] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b320 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b570] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b690 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b890] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x390b9b0 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390bb90] str=&#39;\ff_ic_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390bd00] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390be60] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390bf80 -&gt; 0x38fd660] str=&#39;\ic_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c180] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c2a0 -&gt; 0x38ff370] str=&#39;\arbctl_ic_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c480] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c5a0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c7a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390c8c0 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390cb10] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390cc30 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390ce30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x390cf50 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d130] str=&#39;\ff_inval_mask_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390d2a0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d400] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d520 -&gt; 0x38fc850] str=&#39;\inval_mask_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d720] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390d840 -&gt; 0x38ffd30] str=&#39;\arbctl_inval_mask_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390da20] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390db40 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390dd40] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390de60 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e0b0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e1d0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e3d0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x390e4f0 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390e6d0] str=&#39;\ff_inval_mask_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390e840] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390e9a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390eac0 -&gt; 0x38fd810] str=&#39;\inval_mask_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390ecc0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390ede0 -&gt; 0x38ffea0] str=&#39;\arbctl_inval_mask_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390efc0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f0e0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f2e0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f400 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f650] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f770 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390f970] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x390fa90 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x390fc70] str=&#39;\ff_dir_panel_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390fde0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x390ff40] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910060 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910260] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910380 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910560] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910680 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910880] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x39109a0 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910bf0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910d10 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3910f10] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3911030 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911210] str=&#39;\ff_dir_panel_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3911380] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39114e0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911600 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911800] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911920 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911b00] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911c20 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911e20] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3911f40 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3912190] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39122b0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39124b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x39125d0 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39127b0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3912920] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912a80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912ba0 -&gt; 0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912da0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3912ec0 -&gt; 0x39002f0] str=&#39;\lkup_row_addr_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39130a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39131c0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39133c0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x39134e0 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913730] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913850 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913a50] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3913b70 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3913d50] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3913ec0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914020] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914140 -&gt; 0x38fcdb0] str=&#39;\dc_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914340] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914460 -&gt; 0x38ffaf0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914640] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914760 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914960] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914a80 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914cd0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914df0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3914ff0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3915110 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39152f0] str=&#39;\ff_lkup_row_addr_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3915460] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39155c0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39156e0 -&gt; 0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39158e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915a00 -&gt; 0x3900460] str=&#39;\lkup_row_addr_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915be0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915d00 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3915f00] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916020 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916270] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916390 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3916590] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x39166b0 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916890] str=&#39;\ff_lkup_bank_ena_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3916a00] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916b60] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916c80 -&gt; 0x38fdd20] str=&#39;\ic_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916e80] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3916fa0 -&gt; 0x38ffc10] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917180] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x39172a0 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x39174a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x39175c0 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917810] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917930 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917b30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3917c50 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3917e30] str=&#39;\ff_wr_dc_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3917fa0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918100] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918220 -&gt; 0x38fd1a0] str=&#39;\wr_dc_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918420] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918540 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918720] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918840 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918a40] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918b60 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918db0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3918ed0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x39190d0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x39191f0 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x38ff7c0] str=&#39;\ff_wr_ic_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3919790] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x39198b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x39199d0 -&gt; 0x38fe100] str=&#39;\wr_ic_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919af0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919c10 -&gt; 0x39bed90] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919d30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919e50 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x3919f70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a090 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a1b0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a2d0 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a3f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x391a510 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391a630] str=&#39;\ff_ic_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x391a750] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391a870] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391a990 -&gt; 0x38fe2b0] str=&#39;\ic_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391aab0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391abd0 -&gt; 0x39005d0] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391acf0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391ae10 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391af30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b050 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b170] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b290 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b400] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x391b520 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391b6e0] str=&#39;\ff_dc_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x391b850] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391b970] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391ba90 -&gt; 0x38fd300] str=&#39;\dc_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391bc50] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391bd70 -&gt; 0x39005d0] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391bf30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c050 -&gt; 0x3900a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c210] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c330 -&gt; 0x3900d00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c540] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c660 -&gt; 0x3900b90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c820] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x391c940 -&gt; 0x38fe7c0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x391cb50] str=&#39;\dir_error_c7&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391cde0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d0c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d230] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d3a0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d680] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x391d7f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391d960] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391dc40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391ddb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391df20] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391e200] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x391e370] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391e530] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391e650 -&gt; 0x391cb50] str=&#39;\dir_error_c7&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391e980] basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391eaa0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391ec10 -&gt; 0x38feb20] str=&#39;\ic_parity_out&#39; basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391edd0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x391ef10 -&gt; 0x38fecd0] str=&#39;\dc_parity_out&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f0f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f210 -&gt; 0x38fcc00] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f380] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f4f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f6b0] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f7f0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391f9c0 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391fb70] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391fd00] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391feb0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x391ffd0 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x39200f0] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3920210] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920330] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920450 -&gt; 0x38fcc00] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920570] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920690] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39207b0] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39208d0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39209f0 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920b10] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920c80] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920e40 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3920f60] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x39210d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921290] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x39213b0 -&gt; 0x38fcc00] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921520] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921690] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921850] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921970 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921ae0] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921c50] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921e10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3921f90 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3922140] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x39222d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x39224d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x39225f0 -&gt; 0x38fcc00] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922760] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x39228d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922a90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922bf0 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922da0] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3922f30] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3923130 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3923270] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3923400] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923600] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923720 -&gt; 0x38fca00] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923890] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923a00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923bc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923ce0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3923e60 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3924010] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3924310] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x39244c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3924670] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x39241a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924820 -&gt; 0x38fca00] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924990] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924b00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924cc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3924de0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3924f60 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3925110] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3925410] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x39255c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3925770] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x39252a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925920 -&gt; 0x38fca00] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925a90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925c00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3925dc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3925ee0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926060 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926210] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926510] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x39266c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3926870] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x39263a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926a20 -&gt; 0x38fca00] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926b90] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926d00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3926ec0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3926fe0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927160 -&gt; 0x391ccc0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927310] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927610] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x39277c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3927970] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x39274a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927b20 -&gt; 0x38fdb70] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927c90] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927e00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3927fc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39280e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928260 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928410] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928710] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x39288c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3928a70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x39285a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3928c20 -&gt; 0x38fdb70] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3928d90] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3928f00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x39290c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39291e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929360 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929510] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929810] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x39299c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3929b70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x39296a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x3929d20 -&gt; 0x38fdb70] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x3929e90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a000] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a1c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392a2e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a460 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a610] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392a910] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392aac0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x392ac70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392a7a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392ae20 -&gt; 0x38fdb70] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392af90] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b100] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b2c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392b3e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b560 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392b710] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392ba10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392bbc0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x392bd70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392b8a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392bf20 -&gt; 0x38fd9c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c090] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c200] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c3c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392c4e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c660 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392c810] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392cb10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392ccc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x392ce70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392c9a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d020 -&gt; 0x38fd9c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d190] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d300] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d4c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392d5e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d760 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392d910] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392dc10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392ddc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x392df70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392daa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e120 -&gt; 0x38fd9c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e290] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e400] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e5c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392e6e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392e860 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392ea10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392ed10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392eec0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x392f070] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392eba0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f220 -&gt; 0x38fd9c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f390] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f6c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x392f7e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392f960 -&gt; 0x391cf50] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392fb10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392fe10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x392ffc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3930170] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x392fca0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930320 -&gt; 0x38fcf60] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930490] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930600] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x39307c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39308e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930a60 -&gt; 0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930c10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3930f10] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x39310c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3931270] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3930da0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931420 -&gt; 0x38fcf60] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931590] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931700] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x39318c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39319e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931b60 -&gt; 0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3931d10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3932010] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x39321c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3932370] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3931ea0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932520 -&gt; 0x38fcf60] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932690] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932800] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x39329c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3932ae0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932c60 -&gt; 0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3932e10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3933110] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x39332c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3933470] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3932fa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933620 -&gt; 0x38fcf60] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933790] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933900] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933ac0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3933be0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933d60 -&gt; 0x391d510] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3933f10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3934210] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x39343c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3934570] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x39340a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3934720 -&gt; 0x38fe460] str=&#39;\lkup_addr8_c4&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x39348e0 -&gt; 0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3934a00] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3934b70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3934d50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3934e70 -&gt; 0x38fdfe0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3934fe0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935370] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3935490] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935610 -&gt; 0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x39357c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935ac0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935c70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3935e20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3935950] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3935fd0 -&gt; 0x38fdfe0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936140] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x39362b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936470] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3936590] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936710 -&gt; 0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x39368c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936bc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936d70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3936f20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3936a50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x39370d0 -&gt; 0x38fdfe0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937240] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x39373b0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937570] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3937690] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937810 -&gt; 0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x39379c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937cc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3937e70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3938020] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3937b50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x39381d0 -&gt; 0x38fdfe0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938340] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x39384b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938670] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3938790] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938910 -&gt; 0x391dad0] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938ac0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938dc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3938f70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3939120] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:0</a>.0-0.0&gt; [0x39bed90] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>$8_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>$10_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>$11_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$13_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$14_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$15_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$17_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$18_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$19_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$21_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$22_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$23_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$25_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$26_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$27_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$29_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$30_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$31_Y
    new assignment: { } = { }.
Generating RTLIL representation for module `\work_sctag_dirrep::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903270] str=&#39;\work_sctag_dirrep::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903390] str=&#39;\q&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39034d0] str=&#39;\din&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903610] str=&#39;\clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903730] str=&#39;\se&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903850] str=&#39;\si&#39; port=60
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39039c0] str=&#39;\so&#39; port=61
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903270] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903390] str=&#39;\q&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39034d0] str=&#39;\din&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903610] str=&#39;\clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903730] str=&#39;\se&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3903850] str=&#39;\si&#39; basic_prep port=60 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39039c0] str=&#39;\so&#39; basic_prep port=61 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dirrep::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3900f90] str=&#39;\work_sctag_dirrep::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39010f0] str=&#39;\q&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901270] str=&#39;\din&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39013b0] str=&#39;\clk&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39014d0] str=&#39;\en&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39015f0] str=&#39;\se&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901760] str=&#39;\si&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901880] str=&#39;\so&#39; port=55
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3900f90] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39010f0] str=&#39;\q&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901270] str=&#39;\din&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39013b0] str=&#39;\clk&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39014d0] str=&#39;\en&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39015f0] str=&#39;\se&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901760] str=&#39;\si&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3901880] str=&#39;\so&#39; basic_prep port=55 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dirrep::dff_s&#39; referenced in module `work_sctag_dirrep&#39; in cell `ff_dc_dir_clear_c4&#39; does not have a port named &#39;so&#39;.

</pre>
</body>