Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: convol_top_rl_2022.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "convol_top_rl_2022.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "convol_top_rl_2022"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : convol_top_rl_2022
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\dcm_100m_5m.vhd" into library work
Parsing entity <dcm_100m_5m>.
Parsing architecture <xilinx> of entity <dcm_100m_5m>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\cont_16bits.vhd" into library work
Parsing entity <cont_16bits>.
Parsing architecture <cont_16bits_a> of entity <cont_16bits>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\cont_3b.vhd" into library work
Parsing entity <cont_3b>.
Parsing architecture <cont_3b_a> of entity <cont_3b>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\bIpMemory.vhd" into library work
Parsing entity <bIpMemory>.
Parsing architecture <bIpMemory_a> of entity <bipmemory>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\bIpMultiplier.vhd" into library work
Parsing entity <bIpMultiplier>.
Parsing architecture <bIpMultiplier_a> of entity <bipmultiplier>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\biPAccumlator.vhd" into library work
Parsing entity <biPAccumlator>.
Parsing architecture <biPAccumlator_a> of entity <bipaccumlator>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\bIpSumador.vhd" into library work
Parsing entity <bIpSumador>.
Parsing architecture <bIpSumador_a> of entity <bipsumador>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\regdesp8b.vhf" into library work
Parsing entity <M2_1_HXILINX_regdesp8b>.
Parsing architecture <M2_1_HXILINX_regdesp8b_V> of entity <m2_1_hxilinx_regdesp8b>.
Parsing entity <regdesp8b>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\nivel_a_pulso.vhf" into library work
Parsing entity <nivel_a_pulso>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\cont_anillo_ce.vhf" into library work
Parsing entity <cont_anillo_ce>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\control_bin_bcd.vhd" into library work
Parsing entity <control_bin_bcd>.
Parsing architecture <control_bin_bcd_arch> of entity <control_bin_bcd>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\control_bcd_bin.vhd" into library work
Parsing entity <control_bcd_bin>.
Parsing architecture <control_bcd_bin_arch> of entity <control_bcd_bin>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Bin_A_BCD.vhf" into library work
Parsing entity <COMPM4_HXILINX_Bin_A_BCD>.
Parsing architecture <COMPM4_HXILINX_Bin_A_BCD_V> of entity <compm4_hxilinx_bin_a_bcd>.
Parsing entity <M2_1_HXILINX_Bin_A_BCD>.
Parsing architecture <M2_1_HXILINX_Bin_A_BCD_V> of entity <m2_1_hxilinx_bin_a_bcd>.
Parsing entity <Bin_A_BCD>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\BCD_A_Bin.vhf" into library work
Parsing entity <M2_1_HXILINX_BCD_A_Bin>.
Parsing architecture <M2_1_HXILINX_BCD_A_Bin_V> of entity <m2_1_hxilinx_bcd_a_bin>.
Parsing entity <BCD_A_Bin>.
Parsing architecture <BEHAVIORAL> of entity <bcd_a_bin>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bCalcX_i.vhf" into library work
Parsing entity <M8_1E_HXILINX_bCalcX_i>.
Parsing architecture <M8_1E_HXILINX_bCalcX_i_V> of entity <m8_1e_hxilinx_bcalcx_i>.
Parsing entity <bCalcX_i>.
Parsing architecture <BEHAVIORAL> of entity <bcalcx_i>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bCalcConvFSM.vhd" into library work
Parsing entity <fsm_convol>.
Parsing architecture <fsm_convol_arch> of entity <fsm_convol>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\teclado_4x4.vhf" into library work
Parsing entity <FD4CE_HXILINX_teclado_4x4>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_teclado_4x4>.
Parsing entity <cont_anillo_ce_MUSER_teclado_4x4>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce_muser_teclado_4x4>.
Parsing entity <teclado_4x4>.
Parsing architecture <BEHAVIORAL> of entity <teclado_4x4>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\sincroniza.vhf" into library work
Parsing entity <sincroniza>.
Parsing architecture <BEHAVIORAL> of entity <sincroniza>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\reg_desp_4_cifras.vhf" into library work
Parsing entity <reg_desp_4_cifras>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_4_cifras>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Mux_Ent_Sal_7seg_4cifras.vhf" into library work
Parsing entity <M2_1_HXILINX_Mux_Ent_Sal_7seg_4cifras>.
Parsing architecture <M2_1_HXILINX_Mux_Ent_Sal_7seg_4cifras_V> of entity <m2_1_hxilinx_mux_ent_sal_7seg_4cifras>.
Parsing entity <Mux_Ent_Sal_7seg_4cifras>.
Parsing architecture <BEHAVIORAL> of entity <mux_ent_sal_7seg_4cifras>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\detector.vhf" into library work
Parsing entity <detector>.
Parsing architecture <BEHAVIORAL> of entity <detector>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Conversor_Bin_BCD_3cifras.vhf" into library work
Parsing entity <COMPM4_HXILINX_Conversor_Bin_BCD_3cifras>.
Parsing architecture <COMPM4_HXILINX_Conversor_Bin_BCD_3cifras_V> of entity <compm4_hxilinx_conversor_bin_bcd_3cifras>.
Parsing entity <FD4RE_HXILINX_Conversor_Bin_BCD_3cifras>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_conversor_bin_bcd_3cifras>.
Parsing entity <M2_1_HXILINX_Conversor_Bin_BCD_3cifras>.
Parsing architecture <M2_1_HXILINX_Conversor_Bin_BCD_3cifras_V> of entity <m2_1_hxilinx_conversor_bin_bcd_3cifras>.
Parsing entity <Bin_A_BCD_MUSER_Conversor_Bin_BCD_3cifras>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_muser_conversor_bin_bcd_3cifras>.
Parsing entity <regdesp8b_MUSER_Conversor_Bin_BCD_3cifras>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_muser_conversor_bin_bcd_3cifras>.
Parsing entity <Conversor_Bin_BCD_3cifras>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bin_bcd_3cifras>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Conversor_BCD_Bin.vhf" into library work
Parsing entity <FD8RE_HXILINX_Conversor_BCD_Bin>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_conversor_bcd_bin>.
Parsing entity <M2_1_HXILINX_Conversor_BCD_Bin>.
Parsing architecture <M2_1_HXILINX_Conversor_BCD_Bin_V> of entity <m2_1_hxilinx_conversor_bcd_bin>.
Parsing entity <BCD_A_Bin_MUSER_Conversor_BCD_Bin>.
Parsing architecture <BEHAVIORAL> of entity <bcd_a_bin_muser_conversor_bcd_bin>.
Parsing entity <Conversor_BCD_Bin>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bcd_bin>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Comp_Num_Letra.vhf" into library work
Parsing entity <COMPM4_HXILINX_Comp_Num_Letra>.
Parsing architecture <COMPM4_HXILINX_Comp_Num_Letra_V> of entity <compm4_hxilinx_comp_num_letra>.
Parsing entity <FD4RE_HXILINX_Comp_Num_Letra>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_comp_num_letra>.
Parsing entity <COMP4_HXILINX_Comp_Num_Letra>.
Parsing architecture <COMP4_HXILINX_Comp_Num_Letra_V> of entity <comp4_hxilinx_comp_num_letra>.
Parsing entity <Comp_Num_Letra>.
Parsing architecture <BEHAVIORAL> of entity <comp_num_letra>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\codif_tecla.vhf" into library work
Parsing entity <OR8_HXILINX_codif_tecla>.
Parsing architecture <OR8_HXILINX_codif_tecla_V> of entity <or8_hxilinx_codif_tecla>.
Parsing entity <FD4CE_HXILINX_codif_tecla>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_codif_tecla>.
Parsing entity <nivel_a_pulso_MUSER_codif_tecla>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_codif_tecla>.
Parsing entity <codif_tecla>.
Parsing architecture <BEHAVIORAL> of entity <codif_tecla>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bcd_7seg_neg.vhd" into library work
Parsing entity <bcd_7seg_neg>.
Parsing architecture <Behavioral> of entity <bcd_7seg_neg>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bCalcSignoMag.vhf" into library work
Parsing entity <bCalcSignoMag>.
Parsing architecture <BEHAVIORAL> of entity <bcalcsignomag>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bCalcConv.vhf" into library work
Parsing entity <M8_1E_HXILINX_bCalcConv>.
Parsing architecture <M8_1E_HXILINX_bCalcConv_V> of entity <m8_1e_hxilinx_bcalcconv>.
Parsing entity <bCalcX_i_MUSER_bCalcConv>.
Parsing architecture <BEHAVIORAL> of entity <bcalcx_i_muser_bcalcconv>.
Parsing entity <bCalcConv>.
Parsing architecture <BEHAVIORAL> of entity <bcalcconv>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\teclado_hexa_completo.vhf" into library work
Parsing entity <OR8_HXILINX_teclado_hexa_completo>.
Parsing architecture <OR8_HXILINX_teclado_hexa_completo_V> of entity <or8_hxilinx_teclado_hexa_completo>.
Parsing entity <FD4CE_HXILINX_teclado_hexa_completo>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_teclado_hexa_completo>.
Parsing entity <cont_anillo_ce_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce_muser_teclado_hexa_completo>.
Parsing entity <teclado_4x4_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <teclado_4x4_muser_teclado_hexa_completo>.
Parsing entity <detector_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <detector_muser_teclado_hexa_completo>.
Parsing entity <nivel_a_pulso_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_teclado_hexa_completo>.
Parsing entity <codif_tecla_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <codif_tecla_muser_teclado_hexa_completo>.
Parsing entity <teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <teclado_hexa_completo>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\sinc_entrada.vhf" into library work
Parsing entity <sincroniza_MUSER_sinc_entrada>.
Parsing architecture <BEHAVIORAL> of entity <sincroniza_muser_sinc_entrada>.
Parsing entity <nivel_a_pulso_MUSER_sinc_entrada>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_sinc_entrada>.
Parsing entity <sinc_entrada>.
Parsing architecture <BEHAVIORAL> of entity <sinc_entrada>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Remote_Lab.vhd" into library work
Parsing entity <Remote_Lab>.
Parsing architecture <Behavioral> of entity <remote_lab>.
Parsing entity <Modulo>.
Parsing architecture <Behavioral> of entity <modulo>.
Parsing entity <Division>.
Parsing architecture <Behavioral> of entity <division>.
Parsing entity <Genera_Tono>.
Parsing architecture <behavioral> of entity <genera_tono>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\displays_7seg_nexys3_RemLab.vhf" into library work
Parsing entity <displays_7seg_nexys3_RemLab>.
Parsing architecture <BEHAVIORAL> of entity <displays_7seg_nexys3_remlab>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bloque_convol.vhf" into library work
Parsing entity <COMPM4_HXILINX_bloque_convol>.
Parsing architecture <COMPM4_HXILINX_bloque_convol_V> of entity <compm4_hxilinx_bloque_convol>.
Parsing entity <FD4RE_HXILINX_bloque_convol>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_bloque_convol>.
Parsing entity <COMP4_HXILINX_bloque_convol>.
Parsing architecture <COMP4_HXILINX_bloque_convol_V> of entity <comp4_hxilinx_bloque_convol>.
Parsing entity <M8_1E_HXILINX_bloque_convol>.
Parsing architecture <M8_1E_HXILINX_bloque_convol_V> of entity <m8_1e_hxilinx_bloque_convol>.
Parsing entity <FD8RE_HXILINX_bloque_convol>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_bloque_convol>.
Parsing entity <M2_1_HXILINX_bloque_convol>.
Parsing architecture <M2_1_HXILINX_bloque_convol_V> of entity <m2_1_hxilinx_bloque_convol>.
Parsing entity <bCalcX_i_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <bcalcx_i_muser_bloque_convol>.
Parsing entity <bCalcConv_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <bcalcconv_muser_bloque_convol>.
Parsing entity <bCalcSignoMag_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <bcalcsignomag_muser_bloque_convol>.
Parsing entity <Bin_A_BCD_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_muser_bloque_convol>.
Parsing entity <regdesp8b_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_muser_bloque_convol>.
Parsing entity <Conversor_Bin_BCD_3cifras_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bin_bcd_3cifras_muser_bloque_convol>.
Parsing entity <Mux_Ent_Sal_7seg_4cifras_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <mux_ent_sal_7seg_4cifras_muser_bloque_convol>.
Parsing entity <BCD_A_Bin_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <bcd_a_bin_muser_bloque_convol>.
Parsing entity <Conversor_BCD_Bin_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bcd_bin_muser_bloque_convol>.
Parsing entity <reg_desp_4_cifras_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_4_cifras_muser_bloque_convol>.
Parsing entity <Comp_Num_Letra_MUSER_bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <comp_num_letra_muser_bloque_convol>.
Parsing entity <bloque_convol>.
Parsing architecture <BEHAVIORAL> of entity <bloque_convol>.
Parsing VHDL file "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" into library work
Parsing entity <COMPM4_HXILINX_convol_top_rl_2022>.
Parsing architecture <COMPM4_HXILINX_convol_top_rl_2022_V> of entity <compm4_hxilinx_convol_top_rl_2022>.
Parsing entity <FD4RE_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_convol_top_rl_2022>.
Parsing entity <IFD4_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <ifd4_hxilinx_convol_top_rl_2022>.
Parsing entity <IFD8_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <ifd8_hxilinx_convol_top_rl_2022>.
Parsing entity <COMP4_HXILINX_convol_top_rl_2022>.
Parsing architecture <COMP4_HXILINX_convol_top_rl_2022_V> of entity <comp4_hxilinx_convol_top_rl_2022>.
Parsing entity <M8_1E_HXILINX_convol_top_rl_2022>.
Parsing architecture <M8_1E_HXILINX_convol_top_rl_2022_V> of entity <m8_1e_hxilinx_convol_top_rl_2022>.
Parsing entity <OFD8_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <ofd8_hxilinx_convol_top_rl_2022>.
Parsing entity <OR8_HXILINX_convol_top_rl_2022>.
Parsing architecture <OR8_HXILINX_convol_top_rl_2022_V> of entity <or8_hxilinx_convol_top_rl_2022>.
Parsing entity <FD4CE_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_convol_top_rl_2022>.
Parsing entity <OFD_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <ofd_hxilinx_convol_top_rl_2022>.
Parsing entity <FD8RE_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_convol_top_rl_2022>.
Parsing entity <M2_1_HXILINX_convol_top_rl_2022>.
Parsing architecture <M2_1_HXILINX_convol_top_rl_2022_V> of entity <m2_1_hxilinx_convol_top_rl_2022>.
Parsing entity <IFD_HXILINX_convol_top_rl_2022>.
Parsing architecture <Behavioral> of entity <ifd_hxilinx_convol_top_rl_2022>.
Parsing entity <bCalcX_i_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <bcalcx_i_muser_convol_top_rl_2022>.
Parsing entity <bCalcConv_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <bcalcconv_muser_convol_top_rl_2022>.
Parsing entity <bCalcSignoMag_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <bcalcsignomag_muser_convol_top_rl_2022>.
Parsing entity <Bin_A_BCD_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_muser_convol_top_rl_2022>.
Parsing entity <regdesp8b_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_muser_convol_top_rl_2022>.
Parsing entity <Conversor_Bin_BCD_3cifras_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bin_bcd_3cifras_muser_convol_top_rl_2022>.
Parsing entity <Mux_Ent_Sal_7seg_4cifras_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <mux_ent_sal_7seg_4cifras_muser_convol_top_rl_2022>.
Parsing entity <BCD_A_Bin_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <bcd_a_bin_muser_convol_top_rl_2022>.
Parsing entity <Conversor_BCD_Bin_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bcd_bin_muser_convol_top_rl_2022>.
Parsing entity <reg_desp_4_cifras_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_4_cifras_muser_convol_top_rl_2022>.
Parsing entity <Comp_Num_Letra_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <comp_num_letra_muser_convol_top_rl_2022>.
Parsing entity <bloque_convol_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <bloque_convol_muser_convol_top_rl_2022>.
Parsing entity <displays_7seg_nexys3_RemLab_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <displays_7seg_nexys3_remlab_muser_convol_top_rl_2022>.
Parsing entity <sincroniza_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <sincroniza_muser_convol_top_rl_2022>.
Parsing entity <nivel_a_pulso_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_convol_top_rl_2022>.
Parsing entity <sinc_entrada_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <sinc_entrada_muser_convol_top_rl_2022>.
Parsing entity <cont_anillo_ce_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce_muser_convol_top_rl_2022>.
Parsing entity <teclado_4x4_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <teclado_4x4_muser_convol_top_rl_2022>.
Parsing entity <detector_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <detector_muser_convol_top_rl_2022>.
Parsing entity <codif_tecla_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <codif_tecla_muser_convol_top_rl_2022>.
Parsing entity <teclado_hexa_completo_MUSER_convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <teclado_hexa_completo_muser_convol_top_rl_2022>.
Parsing entity <convol_top_rl_2022>.
Parsing architecture <BEHAVIORAL> of entity <convol_top_rl_2022>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <teclado_hexa_completo_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <teclado_4x4_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD4CE_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) from library <work>.

Elaborating entity <cont_anillo_ce_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cont_3b> (architecture <cont_3b_a>) from library <work>.

Elaborating entity <detector_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <codif_tecla_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR8_HXILINX_convol_top_rl_2022> (architecture <OR8_HXILINX_convol_top_rl_2022_V>) from library <work>.

Elaborating entity <nivel_a_pulso_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OFD8_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) from library <work>.

Elaborating entity <OFD_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IFD4_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFD_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dcm_100m_5m> (architecture <xilinx>) from library <work>.

Elaborating entity <cont_16bits> (architecture <cont_16bits_a>) from library <work>.

Elaborating entity <IFD8_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) from library <work>.

Elaborating entity <displays_7seg_nexys3_RemLab_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_7seg_neg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4812: Assignment to boton_der ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4813: Assignment to boton_aba ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4814: Assignment to boton_izq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4815: Assignment to boton_arr ignored, since the identifier is never used

Elaborating entity <Remote_Lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo> (architecture <Behavioral>) from library <work>.

Elaborating entity <Division> (architecture <Behavioral>) from library <work>.

Elaborating entity <Genera_Tono> (architecture <behavioral>) from library <work>.

Elaborating entity <sinc_entrada_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <sincroniza_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bloque_convol_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Conversor_BCD_Bin_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <BCD_A_Bin_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_convol_top_rl_2022> (architecture <M2_1_HXILINX_convol_top_rl_2022_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 451. Case statement is complete. others clause is never selected

Elaborating entity <FD8RE_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_bcd_bin> (architecture <control_bcd_bin_arch>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\control_bcd_bin.vhd" Line 105. Case statement is complete. others clause is never selected

Elaborating entity <Comp_Num_Letra_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COMPM4_HXILINX_convol_top_rl_2022> (architecture <COMPM4_HXILINX_convol_top_rl_2022_V>) from library <work>.

Elaborating entity <FD4RE_HXILINX_convol_top_rl_2022> (architecture <Behavioral>) from library <work>.

Elaborating entity <COMP4_HXILINX_convol_top_rl_2022> (architecture <COMP4_HXILINX_convol_top_rl_2022_V>) from library <work>.

Elaborating entity <reg_desp_4_cifras_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Mux_Ent_Sal_7seg_4cifras_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Conversor_Bin_BCD_3cifras_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Bin_A_BCD_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <regdesp8b_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <control_bin_bcd> (architecture <control_bin_bcd_arch>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\control_bin_bcd.vhd" Line 113. Case statement is complete. others clause is never selected

Elaborating entity <bCalcSignoMag_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bIpSumador> (architecture <bIpSumador_a>) from library <work>.

Elaborating entity <bCalcConv_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bCalcX_i_MUSER_convol_top_rl_2022> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M8_1E_HXILINX_convol_top_rl_2022> (architecture <M8_1E_HXILINX_convol_top_rl_2022_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 248. Case statement is complete. others clause is never selected

Elaborating entity <bIpMemory> (architecture <bIpMemory_a>) from library <work>.

Elaborating entity <bIpMultiplier> (architecture <bIpMultiplier_a>) from library <work>.

Elaborating entity <biPAccumlator> (architecture <biPAccumlator_a>) from library <work>.

Elaborating entity <fsm_convol> (architecture <fsm_convol_arch>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bCalcConvFSM.vhd" Line 141. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4290: Net <uart_tx> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4301: Net <XLXI_138_CLK_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" Line 4302: Net <XLXI_138_KEYCLEARB_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_30>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_30>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_35_136" for instance <XLXI_35>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_1>.
    Set property "SLEW = SLOW" for instance <XLXI_114_1>.
    Set property "DRIVE = 12" for instance <XLXI_114_1>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_2>.
    Set property "SLEW = SLOW" for instance <XLXI_114_2>.
    Set property "DRIVE = 12" for instance <XLXI_114_2>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_3>.
    Set property "SLEW = SLOW" for instance <XLXI_114_3>.
    Set property "DRIVE = 12" for instance <XLXI_114_3>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_4>.
    Set property "SLEW = SLOW" for instance <XLXI_114_4>.
    Set property "DRIVE = 12" for instance <XLXI_114_4>.
    Set property "INIT = 0" for instance <XLXI_142>.
    Set property "SRTYPE = SYNC" for instance <XLXI_142>.
    Set property "DDR_ALIGNMENT = NONE" for instance <XLXI_142>.
    Set property "HU_SET = XLXI_165_135" for instance <XLXI_165>.
    Set property "HU_SET = XLXI_180_137" for instance <XLXI_180>.
    Set property "HU_SET = XLXI_279_1_130" for instance <XLXI_279_1>.
    Set property "HU_SET = XLXI_279_2_129" for instance <XLXI_279_2>.
    Set property "HU_SET = XLXI_279_3_128" for instance <XLXI_279_3>.
    Set property "HU_SET = XLXI_279_4_127" for instance <XLXI_279_4>.
    Set property "HU_SET = XLXI_288_1_134" for instance <XLXI_288_1>.
    Set property "HU_SET = XLXI_288_2_133" for instance <XLXI_288_2>.
    Set property "HU_SET = XLXI_288_3_132" for instance <XLXI_288_3>.
    Set property "HU_SET = XLXI_288_4_131" for instance <XLXI_288_4>.
    Set property "HU_SET = XLXI_387_138" for instance <XLXI_387>.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4514: Output port <tecla> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4593: Output port <CFGCLK> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4593: Output port <CFGMCLK> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4593: Output port <EOS> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4705: Output port <G> of the instance <XLXI_708_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4708: Output port <G> of the instance <XLXI_708_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4711: Output port <G> of the instance <XLXI_708_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4714: Output port <G> of the instance <XLXI_708_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4756: Output port <P> of the instance <XLXI_860_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4759: Output port <P> of the instance <XLXI_860_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4762: Output port <P> of the instance <XLXI_860_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4765: Output port <P> of the instance <XLXI_860_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4768: Output port <P> of the instance <XLXI_860_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4771: Output port <P> of the instance <XLXI_860_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4774: Output port <P> of the instance <XLXI_860_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4777: Output port <P> of the instance <XLXI_860_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4780: Output port <anodo> of the instance <XLXI_864> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4793: Output port <swInternal> of the instance <XLXI_865> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 4793: Output port <RxInternal> of the instance <XLXI_865> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <uart_tx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_138_CLK_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_138_KEYCLEARB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <convol_top_rl_2022> synthesized.

Synthesizing Unit <teclado_hexa_completo_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <teclado_hexa_completo_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <teclado_4x4_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_1_116" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_9_117" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_12_118" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_15_119" for instance <XLXI_15>.
    Summary:
	no macro.
Unit <teclado_4x4_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <FD4CE_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4CE_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <cont_anillo_ce_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <cont_anillo_ce_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <detector_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <detector_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <codif_tecla_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_1_121" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_122" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_123" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_124" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_10_120" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_13_125" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_126" for instance <XLXI_14>.
    Summary:
	no macro.
Unit <codif_tecla_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <OR8_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <nivel_a_pulso_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <nivel_a_pulso_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <OFD8_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "IOB = TRUE" for signal <Q>.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <OFD8_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <OFD_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
        INIT = '0'
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <OFD_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <IFD4_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "IOB = TRUE" for signal <Q0>.
    Set property "IOB = TRUE" for signal <Q1>.
    Set property "IOB = TRUE" for signal <Q2>.
    Set property "IOB = TRUE" for signal <Q3>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <IFD4_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <IFD_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
        INIT = '0'
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IFD_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <dcm_100m_5m>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\ipcore_dir\dcm_100m_5m.vhd".
    Summary:
	no macro.
Unit <dcm_100m_5m> synthesized.

Synthesizing Unit <IFD8_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "IOB = TRUE" for signal <Q>.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IFD8_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <displays_7seg_nexys3_RemLab_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3250: Output port <O> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3255: Output port <O> of the instance <XLXI_27> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <displays_7seg_nexys3_RemLab_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <bcd_7seg_neg>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bcd_7seg_neg.vhd".
    Found 16x7-bit Read Only RAM for signal <SEGMENTO_NEG>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_7seg_neg> synthesized.

Synthesizing Unit <Remote_Lab>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Remote_Lab.vhd".
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regsw>.
    Found 8-bit register for signal <regbtn>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_30_o_add_9_OUT> created at line 173.
    Found 4x4-bit Read Only RAM for signal <an>
    Found 8-bit 4-to-1 multiplexer for signal <seg_int> created at line 179.
    Found 8-bit 12-to-1 multiplexer for signal <_n0115> created at line 203.
    Found 1-bit tristate buffer for signal <EppDB<7>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<6>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<5>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<4>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<3>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<2>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<1>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<0>> created at line 200
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Remote_Lab> synthesized.

Synthesizing Unit <Modulo>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Remote_Lab.vhd".
    Found 1-bit register for signal <led_reg1>.
    Found 1-bit register for signal <led_reg2>.
    Found 1-bit register for signal <guardaDivision>.
    Found 22-bit register for signal <tiempo_on>.
    Found 22-bit register for signal <periodo>.
    Found 4-bit register for signal <tono>.
    Found 22-bit register for signal <counter>.
    Found 22-bit adder for signal <counter[21]_GND_31_o_add_0_OUT> created at line 293.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
Unit <Modulo> synthesized.

Synthesizing Unit <Division>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Remote_Lab.vhd".
    Summary:
	inferred  36 Multiplexer(s).
Unit <Division> synthesized.

Synthesizing Unit <Genera_Tono>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\Remote_Lab.vhd".
WARNING:Xst:647 - Input <Periodo<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Genera_Tono> synthesized.

Synthesizing Unit <sinc_entrada_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <sinc_entrada_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <sincroniza_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <sincroniza_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <bloque_convol_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3033: Output port <dato4> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3055: Output port <G> of the instance <XLXI_17_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3058: Output port <G> of the instance <XLXI_17_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3061: Output port <G> of the instance <XLXI_17_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3064: Output port <G> of the instance <XLXI_17_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3067: Output port <G> of the instance <XLXI_17_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3070: Output port <G> of the instance <XLXI_17_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3073: Output port <G> of the instance <XLXI_17_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3076: Output port <G> of the instance <XLXI_17_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3079: Output port <G> of the instance <XLXI_17_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 3082: Output port <G> of the instance <XLXI_17_13> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bloque_convol_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <Conversor_BCD_Bin_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_16_110" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_23_111" for instance <XLXI_23>.
    Summary:
	no macro.
Unit <Conversor_BCD_Bin_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <BCD_A_Bin_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_12_108" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_106" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_30_107" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_62_109" for instance <XLXI_62>.
    Summary:
	no macro.
Unit <BCD_A_Bin_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <M2_1_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <FD8RE_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8RE_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <control_bcd_bin>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\control_bcd_bin.vhd".
    Found 4-bit register for signal <Sreg0_machine.contador>.
    Found 3-bit register for signal <Sreg0>.
    Found 1-bit register for signal <ldZ>.
    Found 1-bit register for signal <ce_reg_salida>.
    Found 1-bit register for signal <dato_nuevo>.
    Found finite state machine <FSM_0> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CK (rising_edge)                               |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Sreg0_machine.contador[3]_GND_49_o_add_4_OUT> created at line 83.
    Found 4-bit comparator greater for signal <Sreg0_machine.contador[3]_PWR_37_o_LessThan_4_o> created at line 80
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_bcd_bin> synthesized.

Synthesizing Unit <Comp_Num_Letra_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_4_113" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_114" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_24_112" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_35_115" for instance <XLXI_35>.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 2798: Output port <GT> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Comp_Num_Letra_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <COMPM4_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Found 4-bit comparator greater for signal <GT> created at line 53
    Found 4-bit comparator greater for signal <LT> created at line 54
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM4_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <FD4RE_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4RE_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <COMP4_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
Unit <COMP4_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <reg_desp_4_cifras_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <reg_desp_4_cifras_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <Mux_Ent_Sal_7seg_4cifras_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_14_0_100" for instance <XLXI_14_0>.
    Set property "HU_SET = XLXI_14_1_99" for instance <XLXI_14_1>.
    Set property "HU_SET = XLXI_14_2_98" for instance <XLXI_14_2>.
    Set property "HU_SET = XLXI_14_3_97" for instance <XLXI_14_3>.
    Set property "HU_SET = XLXI_15_0_104" for instance <XLXI_15_0>.
    Set property "HU_SET = XLXI_15_1_103" for instance <XLXI_15_1>.
    Set property "HU_SET = XLXI_15_2_102" for instance <XLXI_15_2>.
    Set property "HU_SET = XLXI_15_3_101" for instance <XLXI_15_3>.
    Set property "HU_SET = XLXI_16_0_92" for instance <XLXI_16_0>.
    Set property "HU_SET = XLXI_16_1_91" for instance <XLXI_16_1>.
    Set property "HU_SET = XLXI_16_2_90" for instance <XLXI_16_2>.
    Set property "HU_SET = XLXI_16_3_89" for instance <XLXI_16_3>.
    Set property "HU_SET = XLXI_17_0_96" for instance <XLXI_17_0>.
    Set property "HU_SET = XLXI_17_1_95" for instance <XLXI_17_1>.
    Set property "HU_SET = XLXI_17_2_94" for instance <XLXI_17_2>.
    Set property "HU_SET = XLXI_17_3_93" for instance <XLXI_17_3>.
    Set property "HU_SET = XLXI_31_105" for instance <XLXI_31>.
    Summary:
	no macro.
Unit <Mux_Ent_Sal_7seg_4cifras_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <Conversor_Bin_BCD_3cifras_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_31_88" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_35_86" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_37_87" for instance <XLXI_37>.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 1931: Output port <mod_out> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Conversor_Bin_BCD_3cifras_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <Bin_A_BCD_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_12_76" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_74" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_30_75" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_53_77" for instance <XLXI_53>.
INFO:Xst:3210 - "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf" line 1623: Output port <LT> of the instance <XLXI_53> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Bin_A_BCD_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <regdesp8b_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_2_0_85" for instance <XLXI_2_0>.
    Set property "HU_SET = XLXI_2_1_84" for instance <XLXI_2_1>.
    Set property "HU_SET = XLXI_2_2_83" for instance <XLXI_2_2>.
    Set property "HU_SET = XLXI_2_3_82" for instance <XLXI_2_3>.
    Set property "HU_SET = XLXI_2_4_81" for instance <XLXI_2_4>.
    Set property "HU_SET = XLXI_2_5_80" for instance <XLXI_2_5>.
    Set property "HU_SET = XLXI_2_6_79" for instance <XLXI_2_6>.
    Set property "HU_SET = XLXI_2_7_78" for instance <XLXI_2_7>.
    Summary:
	no macro.
Unit <regdesp8b_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <control_bin_bcd>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\control_bin_bcd.vhd".
    Found 4-bit register for signal <Sreg0_machine.contador>.
    Found 3-bit register for signal <Sreg0>.
    Found 1-bit register for signal <initZ>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <dato_nuevo>.
    Found 1-bit register for signal <ce_reg_salida>.
    Found finite state machine <FSM_1> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CK (rising_edge)                               |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Sreg0_machine.contador[3]_GND_59_o_add_3_OUT> created at line 90.
    Found 4-bit comparator greater for signal <Sreg0_machine.contador[3]_PWR_47_o_LessThan_3_o> created at line 86
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_bin_bcd> synthesized.

Synthesizing Unit <bCalcSignoMag_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <bCalcSignoMag_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <bCalcConv_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Summary:
	no macro.
Unit <bCalcConv_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <bCalcX_i_MUSER_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Set property "HU_SET = XLXI_9_0_73" for instance <XLXI_9_0>.
    Set property "HU_SET = XLXI_9_1_72" for instance <XLXI_9_1>.
    Set property "HU_SET = XLXI_9_2_71" for instance <XLXI_9_2>.
    Set property "HU_SET = XLXI_9_3_70" for instance <XLXI_9_3>.
    Set property "HU_SET = XLXI_9_4_69" for instance <XLXI_9_4>.
    Set property "HU_SET = XLXI_9_5_68" for instance <XLXI_9_5>.
    Set property "HU_SET = XLXI_9_6_67" for instance <XLXI_9_6>.
    Set property "HU_SET = XLXI_9_7_66" for instance <XLXI_9_7>.
WARNING:Xst:647 - Input <indice<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <bCalcX_i_MUSER_convol_top_rl_2022> synthesized.

Synthesizing Unit <M8_1E_HXILINX_convol_top_rl_2022>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\convol_top_rl_2022.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 239.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_convol_top_rl_2022> synthesized.

Synthesizing Unit <fsm_convol>.
    Related source file is "C:\Users\Usuario_UMA\Desktop\ssee_convol_p1\bCalcConvFSM.vhd".
    Set property "enum_encoding = 0010 0011 0101 1001 0000 0100 0111 1000 0110" for signal <Sreg0>.
    Found 1-bit register for signal <inicializar>.
    Found 4-bit register for signal <Sreg0>.
    Found 1-bit register for signal <multiplicar>.
    Found 1-bit register for signal <acumular>.
    Found 1-bit register for signal <guardar>.
    Found 1-bit register for signal <dato_sal_sync>.
    Found 4-bit register for signal <indice>.
    Found 4-bit register for signal <Sreg0_machine.vIndice>.
    Found finite state machine <FSM_2> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | ck (rising_edge)                               |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1ini                                          |
    | Power Up State     | s1ini                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Sreg0_machine.vIndice[3]_GND_68_o_add_1_OUT> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm_convol> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 12
 17-bit adder                                          : 1
 22-bit adder                                          : 8
 4-bit adder                                           : 3
# Registers                                            : 129
 1-bit register                                        : 85
 17-bit register                                       : 1
 22-bit register                                       : 24
 4-bit register                                        : 12
 8-bit register                                        : 7
# Comparators                                          : 10
 4-bit comparator greater                              : 10
# Multiplexers                                         : 364
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 8-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 295
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 3
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/cont_16bits.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/bIpSumador.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/bIpMemory.ngc>.
Reading core <ipcore_dir/bIpMultiplier.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/biPAccumlator.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/cont_3b.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <cont_16bits> for timing and area information for instance <XLXI_309>.
Loading core <bIpSumador> for timing and area information for instance <XLXI_2>.
Loading core <bIpMemory> for timing and area information for instance <XLXI_5>.
Loading core <bIpMultiplier> for timing and area information for instance <XLXI_6>.
Loading core <biPAccumlator> for timing and area information for instance <XLXI_7>.
Loading core <cont_3b> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1290 - Hierarchical block <XLXI_387> is unconnected in block <convol_top_rl_2022>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_180> is unconnected in block <convol_top_rl_2022>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <indice_3> of sequential type is unconnected in block <XLXI_16>.

Synthesizing (advanced) Unit <Modulo>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Modulo> synthesized (advanced).

Synthesizing (advanced) Unit <Remote_Lab>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <Remote_Lab> synthesized (advanced).

Synthesizing (advanced) Unit <bcd_7seg_neg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SEGMENTO_NEG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTO_NEG>  |          |
    -----------------------------------------------------------------------
Unit <bcd_7seg_neg> synthesized (advanced).

Synthesizing (advanced) Unit <control_bcd_bin>.
The following registers are absorbed into counter <Sreg0_machine.contador>: 1 register on signal <Sreg0_machine.contador>.
Unit <control_bcd_bin> synthesized (advanced).

Synthesizing (advanced) Unit <control_bin_bcd>.
The following registers are absorbed into counter <Sreg0_machine.contador>: 1 register on signal <Sreg0_machine.contador>.
Unit <control_bin_bcd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 11
 17-bit up counter                                     : 1
 22-bit up counter                                     : 8
 4-bit up counter                                      : 2
# Registers                                            : 695
 Flip-Flops                                            : 695
# Comparators                                          : 10
 4-bit comparator greater                              : 10
# Multiplexers                                         : 323
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 293
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_872/XLXI_1/XLXI_22/FSM_0> on signal <Sreg0[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s5    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_872/XLXI_33/XLXI_46/FSM_1> on signal <Sreg0[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s5    | 100
 s6    | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_872/XLXI_36/XLXI_16/FSM_2> on signal <Sreg0[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 s1ini    | 0010
 s2dir    | 0011
 s3load   | 0101
 s5acc    | 1001
 s9fin    | 0000
 s4mul    | 0100
 s7finacc | 0111
 s8sto    | 1000
 s6finmul | 0110
----------------------
WARNING:Xst:2973 - All outputs of instance <XLXI_387> of block <IFD8_HXILINX_convol_top_rl_2022> are unconnected in block <convol_top_rl_2022>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <XLXI_180> of block <IFD4_HXILINX_convol_top_rl_2022> are unconnected in block <convol_top_rl_2022>. Underlying logic will be removed.

Optimizing unit <IFD8_HXILINX_convol_top_rl_2022> ...

Optimizing unit <IFD_HXILINX_convol_top_rl_2022> ...

Optimizing unit <Comp_Num_Letra_MUSER_convol_top_rl_2022> ...

Optimizing unit <FD4RE_HXILINX_convol_top_rl_2022> ...

Optimizing unit <BCD_A_Bin_MUSER_convol_top_rl_2022> ...

Optimizing unit <FD8RE_HXILINX_convol_top_rl_2022> ...

Optimizing unit <reg_desp_4_cifras_MUSER_convol_top_rl_2022> ...

Optimizing unit <Mux_Ent_Sal_7seg_4cifras_MUSER_convol_top_rl_2022> ...

Optimizing unit <Conversor_Bin_BCD_3cifras_MUSER_convol_top_rl_2022> ...

Optimizing unit <regdesp8b_MUSER_convol_top_rl_2022> ...

Optimizing unit <Bin_A_BCD_MUSER_convol_top_rl_2022> ...

Optimizing unit <bCalcX_i_MUSER_convol_top_rl_2022> ...

Optimizing unit <teclado_4x4_MUSER_convol_top_rl_2022> ...

Optimizing unit <FD4CE_HXILINX_convol_top_rl_2022> ...

Optimizing unit <codif_tecla_MUSER_convol_top_rl_2022> ...

Optimizing unit <OFD8_HXILINX_convol_top_rl_2022> ...

Optimizing unit <OFD_HXILINX_convol_top_rl_2022> ...

Optimizing unit <convol_top_rl_2022> ...

Optimizing unit <Modulo> ...

Optimizing unit <Division> ...

Optimizing unit <COMPM4_HXILINX_convol_top_rl_2022> ...

Optimizing unit <COMP4_HXILINX_convol_top_rl_2022> ...

Optimizing unit <M2_1_HXILINX_convol_top_rl_2022> ...

Optimizing unit <control_bcd_bin> ...

Optimizing unit <control_bin_bcd> ...

Optimizing unit <bCalcConv_MUSER_convol_top_rl_2022> ...

Optimizing unit <M8_1E_HXILINX_convol_top_rl_2022> ...

Optimizing unit <OR8_HXILINX_convol_top_rl_2022> ...

Optimizing unit <displays_7seg_nexys3_RemLab_MUSER_convol_top_rl_2022> ...
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U3/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U3/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U5/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U4/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_165>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U1/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U1/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U2/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U7/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U8/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U6/led_reg1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_12> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_13> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_14> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_19> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_20> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_21> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_0> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_1> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_2> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_18> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_17> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_16> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_15> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_3> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_4> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_5> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_11> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_10> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_9> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_8> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_6> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_7> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U1/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U3/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/led_reg2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U1/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U3/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/guardaDivision> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U3/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U3/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U3/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U3/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U1/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U1/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U1/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U1/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_0> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_1> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_2> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_3> (without init value) has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_872/XLXI_36/XLXI_16/indice_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U3/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_21> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_20> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_19> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_18> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_17> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_16> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_15> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_14> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_13> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_12> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_11> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_10> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_9> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_8> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_7> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_6> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_5> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_4> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_3> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_2> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_1> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:2677 - Node <XLXI_865/U1/counter_0> of sequential type is unconnected in block <convol_top_rl_2022>.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_32/XLXI_17_0> is unconnected in block <convol_top_rl_2022>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_32/XLXI_17_1> is unconnected in block <convol_top_rl_2022>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_32/XLXI_17_2> is unconnected in block <convol_top_rl_2022>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_32/XLXI_17_3> is unconnected in block <convol_top_rl_2022>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block convol_top_rl_2022, actual ratio is 3.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 296
 Flip-Flops                                            : 296

=========================================================================
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_1/XLXI_1/XLXI_60> has a constant value of 0 in block <convol_top_rl_2022>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : convol_top_rl_2022.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 502
#      AND2                        : 22
#      AND2B1                      : 2
#      AND3                        : 1
#      AND3B1                      : 2
#      AND5B3                      : 4
#      BUF                         : 17
#      GND                         : 12
#      INV                         : 46
#      LUT1                        : 31
#      LUT2                        : 26
#      LUT3                        : 60
#      LUT4                        : 56
#      LUT5                        : 19
#      LUT6                        : 53
#      MUXCY                       : 55
#      MUXF7                       : 16
#      OR2                         : 3
#      OR3                         : 3
#      VCC                         : 5
#      XNOR2                       : 3
#      XOR2                        : 3
#      XOR3                        : 3
#      XORCY                       : 60
# FlipFlops/Latches                : 340
#      FD                          : 69
#      FDC                         : 20
#      FDCE                        : 28
#      FDE                         : 116
#      FDP                         : 2
#      FDR                         : 28
#      FDRE                        : 72
#      FDSE                        : 4
#      ODDR2                       : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 57
#      IBUF                        : 8
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 36
#      OBUFT                       : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 2
#      NAND2                       : 2
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      STARTUP_SPARTAN6            : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             336  out of  18224     1%  
 Number of Slice LUTs:                  291  out of   9112     3%  
    Number used as Logic:               291  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    627
   Number with an unused Flip Flop:     291  out of    627    46%  
   Number with an unused LUT:           336  out of    627    53%  
   Number of fully used LUT-FF pairs:     0  out of    627     0%  
   Number of unique control sets:        38

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  57  out of    232    24%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck_100MHz_pad                      | DCM_SP:CLK2X           | 260   |
XLXI_309/blk00000001/Q<13>         | BUFG                   | 37    |
XLXI_309/blk00000001/Q<7>          | BUFG                   | 6     |
EppDSTB                            | IBUF+BUFG              | 16    |
EppASTB                            | IBUF+BUFG              | 8     |
ck_100MHz_pad                      | DCM_SP:CLKFX           | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.571ns (Maximum Frequency: 86.426MHz)
   Minimum input arrival time before clock: 5.024ns
   Maximum output required time after clock: 9.459ns
   Maximum combinational path delay: 5.749ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck_100MHz_pad'
  Clock period: 11.571ns (frequency: 86.426MHz)
  Total number of paths / destination ports: 1743 / 525
-------------------------------------------------------------------------
Delay:               5.785ns (Levels of Logic = 2)
  Source:            XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       sec_inst (DSP)
  Source Clock:      ck_100MHz_pad rising 2.0X
  Destination Clock: ck_100MHz_pad rising 2.0X

  Data Path: XLXI_872/XLXI_36/XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO9   11   1.850   0.882  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<7>)
     end scope: 'XLXI_872/XLXI_36/XLXI_5:douta<7>'
     begin scope: 'XLXI_872/XLXI_36/XLXI_6:b<7>'
     begin scope: 'XLXI_872/XLXI_36/XLXI_6/blk00000001:B<7>'
     SEC:in                    3.053          sec_inst
    ----------------------------------------
    Total                      5.785ns (4.903ns logic, 0.882ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_309/blk00000001/Q<13>'
  Clock period: 5.716ns (frequency: 174.963MHz)
  Total number of paths / destination ports: 287 / 57
-------------------------------------------------------------------------
Delay:               5.716ns (Levels of Logic = 6)
  Source:            XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:       XLXI_1/XLXI_39/XLXI_10/Q2 (FF)
  Source Clock:      XLXI_309/blk00000001/Q<13> rising
  Destination Clock: XLXI_309/blk00000001/Q<13> rising

  Data Path: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q3 (Q3)
     end scope: 'XLXI_1/XLXI_1/XLXI_9:Q3'
     begin scope: 'XLXI_1/XLXI_39/XLXI_14:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.944  O (O)
     end scope: 'XLXI_1/XLXI_39/XLXI_14:O'
     OR2:I0->O             2   0.203   0.961  XLXI_1/XLXI_39/XLXI_15 (XLXI_1/XLXI_39/tecla_pulsada_nivel)
     AND2B1:I1->O          5   0.223   0.714  XLXI_1/XLXI_39/XLXI_41/XLXI_2 (XLXI_1/XLXI_39/ce_tecla_pulsada)
     begin scope: 'XLXI_1/XLXI_39/XLXI_10:CE'
     FDCE:CE                   0.322          Q2
    ----------------------------------------
    Total                      5.716ns (1.605ns logic, 4.111ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_309/blk00000001/Q<7>'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            XLXI_864/XLXI_32 (FF)
  Destination:       XLXI_864/XLXI_7 (FF)
  Source Clock:      XLXI_309/blk00000001/Q<7> rising
  Destination Clock: XLXI_309/blk00000001/Q<7> rising

  Data Path: XLXI_864/XLXI_32 to XLXI_864/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.447   0.650  XLXI_864/XLXI_32 (XLXI_864/anodo_DUMMY<3>)
     FD:D                      0.102          XLXI_864/XLXI_7
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDSTB'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 3)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_865/regbtn_7 (FF)
  Destination Clock: EppDSTB rising

  Data Path: EppWRITE to XLXI_865/regbtn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  EppWRITE_IBUF (EppWRITE_IBUF)
     LUT4:I3->O            2   0.205   0.617  XLXI_865/_n0129_inv_SW0 (N2)
     LUT6:I5->O            8   0.205   0.802  XLXI_865/_n0129_inv (XLXI_865/_n0129_inv)
     FDE:CE                    0.322          XLXI_865/regbtn_0
    ----------------------------------------
    Total                      3.990ns (1.954ns logic, 2.036ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppASTB'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.370ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_865/regEppAdr_7 (FF)
  Destination Clock: EppASTB rising

  Data Path: EppWRITE to XLXI_865/regEppAdr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  EppWRITE_IBUF (EppWRITE_IBUF)
     INV:I->O             16   0.206   1.004  XLXI_865/EppWRITE_inv1_INV_0 (XLXI_865/EppWRITE_inv)
     FDE:CE                    0.322          XLXI_865/regEppAdr_0
    ----------------------------------------
    Total                      3.370ns (1.750ns logic, 1.620ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_309/blk00000001/Q<13>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            col_pad<4> (PAD)
  Destination:       XLXI_279_4/q_tmp (FF)
  Destination Clock: XLXI_309/blk00000001/Q<13> rising

  Data Path: col_pad<4> to XLXI_279_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  col_pad_4_IBUF (col_pad_4_IBUF)
     begin scope: 'XLXI_279_4:D'
     FD:D                      0.102          q_tmp
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck_100MHz_pad'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              5.024ns (Levels of Logic = 3)
  Source:            reset_pad (PAD)
  Destination:       XLXI_872/XLXI_36/XLXI_16/Sreg0_machine.vIndice_0 (FF)
  Destination Clock: ck_100MHz_pad rising 2.0X

  Data Path: reset_pad to XLXI_872/XLXI_36/XLXI_16/Sreg0_machine.vIndice_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  XLXI_30 (reset_i)
     LUT2:I0->O           33   0.203   1.670  XLXI_865/btnInternal<0>1 (n0020<0>)
     LUT6:I0->O            4   0.203   0.683  XLXI_872/XLXI_36/XLXI_16/_n0200_inv1 (XLXI_872/XLXI_36/XLXI_16/_n0200_inv)
     FDE:CE                    0.322          XLXI_872/XLXI_36/XLXI_16/Sreg0_machine.vIndice_0
    ----------------------------------------
    Total                      5.024ns (1.950ns logic, 3.074ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck_100MHz_pad'
  Total number of paths / destination ports: 544 / 20
-------------------------------------------------------------------------
Offset:              9.459ns (Levels of Logic = 8)
  Source:            XLXI_872/XLXI_32/XLXI_5 (FF)
  Destination:       DB<6> (PAD)
  Source Clock:      ck_100MHz_pad rising 2.0X

  Data Path: XLXI_872/XLXI_32/XLXI_5 to DB<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.447   1.210  XLXI_872/XLXI_32/XLXI_5 (XLXI_872/entZ_sal)
     begin scope: 'XLXI_872/XLXI_32/XLXI_14_1:S0'
     LUT3:I0->O            7   0.205   1.021  Mmux_O11 (O)
     end scope: 'XLXI_872/XLXI_32/XLXI_14_1:O'
     LUT4:I0->O            1   0.203   0.579  XLXI_864/XLXI_39/Mram_SEGMENTO_NEG1 (XLXI_864/XLXI_39/Mram_SEGMENTO_NEG)
     INV:I->O              2   0.568   0.845  XLXI_864/XLXI_52_0 (seg1<0>)
     LUT4:I1->O            1   0.205   0.000  XLXI_865/mux_61 (XLXI_865/mux_6)
     MUXF7:I1->O           1   0.140   0.684  XLXI_865/mux_5_f7 (XLXI_865/mux_5_f7)
     LUT6:I4->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal1 (XLXI_865/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      9.459ns (4.542ns logic, 4.917ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppASTB'
  Total number of paths / destination ports: 109 / 8
-------------------------------------------------------------------------
Offset:              6.295ns (Levels of Logic = 4)
  Source:            XLXI_865/regEppAdr_0 (FF)
  Destination:       DB<7> (PAD)
  Source Clock:      EppASTB rising

  Data Path: XLXI_865/regEppAdr_0 to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.447   1.468  XLXI_865/regEppAdr_0 (XLXI_865/regEppAdr_0)
     LUT4:I0->O            1   0.203   0.000  XLXI_865/mux7_61 (XLXI_865/mux7_6)
     MUXF7:I1->O           1   0.140   0.684  XLXI_865/mux7_5_f7 (XLXI_865/mux7_5_f7)
     LUT6:I4->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal8 (XLXI_865/busEppInternal<7>)
     IOBUF:I->IO               2.571          DB_7_IOBUF (DB<7>)
    ----------------------------------------
    Total                      6.295ns (3.564ns logic, 2.731ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDSTB'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              5.699ns (Levels of Logic = 4)
  Source:            XLXI_865/regbtn_0 (FF)
  Destination:       DB<0> (PAD)
  Source Clock:      EppDSTB rising

  Data Path: XLXI_865/regbtn_0 to DB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  XLXI_865/regbtn_0 (XLXI_865/regbtn_0)
     LUT4:I1->O            1   0.205   0.000  XLXI_865/mux_71 (XLXI_865/mux_7)
     MUXF7:I0->O           1   0.131   0.684  XLXI_865/mux_5_f7 (XLXI_865/mux_5_f7)
     LUT6:I4->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal1 (XLXI_865/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      5.699ns (3.557ns logic, 2.142ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_309/blk00000001/Q<13>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.909ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Destination:       fila_pad<4> (PAD)
  Source Clock:      XLXI_309/blk00000001/Q<13> rising

  Data Path: XLXI_1/XLXI_1/XLXI_2/XLXI_3 to fila_pad<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.744  XLXI_1/XLXI_1/XLXI_2/XLXI_3 (fila<4>)
     INV:I->O              1   0.568   0.579  XLXI_118_4 (XLXN_407<4>)
     OBUFT:T->O                2.571          XLXI_114_4 (fila_pad<4>)
    ----------------------------------------
    Total                      4.909ns (3.586ns logic, 1.323ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Delay:               5.749ns (Levels of Logic = 3)
  Source:            EppASTB (PAD)
  Destination:       DB<7> (PAD)

  Data Path: EppASTB to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.174  EppASTB_IBUF (EppASTB_IBUF)
     LUT6:I1->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal2 (XLXI_865/busEppInternal<1>)
     IOBUF:I->IO               2.571          DB_1_IOBUF (DB<1>)
    ----------------------------------------
    Total                      5.749ns (3.996ns logic, 1.753ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock EppDSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppASTB        |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_309/blk00000001/Q<13>
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_309/blk00000001/Q<13>|    5.716|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_309/blk00000001/Q<7>
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_309/blk00000001/Q<7>|    1.199|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ck_100MHz_pad
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
EppDSTB                   |    4.181|         |         |         |
XLXI_309/blk00000001/Q<13>|    1.128|         |         |         |
ck_100MHz_pad             |    5.785|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.22 secs
 
--> 

Total memory usage is 4521020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  632 (   0 filtered)
Number of infos    :   37 (   0 filtered)

