{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556817926937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556817926938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 12:25:26 2019 " "Processing started: Thu May 02 12:25:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556817926938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556817926938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556817926938 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556817928085 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux main.vhd " "Entity \"mux\" obtained from \"main.vhd\" instead of from Quartus II megafunction library" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 502 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556817929866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 34 17 " "Found 34 design units, including 17 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder-rtl " "Found design unit 2: Decoder-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg-r " "Found design unit 3: reg-r" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 390 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 registerEnabler-rtl " "Found design unit 4: registerEnabler-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regMux-rtl " "Found design unit 5: regMux-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 476 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux-synth " "Found design unit 6: mux-synth" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 520 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mov-m " "Found design unit 7: mov-m" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 580 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 display-d " "Found design unit 8: display-d" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 600 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 oneBitAdder-rt1 " "Found design unit 9: oneBitAdder-rt1" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 add-a " "Found design unit 10: add-a" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 752 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 subtract-s " "Found design unit 11: subtract-s" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 getConst-gC " "Found design unit 12: getConst-gC" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 820 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 andReg-aR " "Found design unit 13: andReg-aR" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 neg-n " "Found design unit 14: neg-n" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 867 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 eor-e " "Found design unit 15: eor-e" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 884 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 lsl-l " "Found design unit 16: lsl-l" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 906 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 lsr-r " "Found design unit 17: lsr-r" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder " "Found entity 2: Decoder" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg " "Found entity 3: reg" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "4 registerEnabler " "Found entity 4: registerEnabler" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "5 regMux " "Found entity 5: regMux" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux " "Found entity 6: mux" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "7 mov " "Found entity 7: mov" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "8 display " "Found entity 8: display" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "9 oneBitAdder " "Found entity 9: oneBitAdder" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "10 add " "Found entity 10: add" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "11 subtract " "Found entity 11: subtract" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "12 getConst " "Found entity 12: getConst" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "13 andReg " "Found entity 13: andReg" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "14 neg " "Found entity 14: neg" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "15 eor " "Found entity 15: eor" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "16 lsl " "Found entity 16: lsl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""} { "Info" "ISGN_ENTITY_NAME" "17 lsr " "Found entity 17: lsr" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556817929867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556817930049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:D " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:D\"" {  } { { "main.vhd" "D" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstFour main.vhd(288) " "VHDL Process Statement warning at main.vhd(288): signal \"firstFour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930144 "|main|Decoder:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg main.vhd(295) " "VHDL Process Statement warning at main.vhd(295): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930145 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instrC main.vhd(302) " "VHDL Process Statement warning at main.vhd(302): inferring latch(es) for signal or variable \"instrC\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930147 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSub main.vhd(302) " "VHDL Process Statement warning at main.vhd(302): inferring latch(es) for signal or variable \"isSub\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930147 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isConst main.vhd(302) " "VHDL Process Statement warning at main.vhd(302): inferring latch(es) for signal or variable \"isConst\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930148 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isConst main.vhd(302) " "Inferred latch for \"isConst\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930150 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSub main.vhd(302) " "Inferred latch for \"isSub\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930150 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[0\] main.vhd(302) " "Inferred latch for \"instrC\[0\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930150 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[1\] main.vhd(302) " "Inferred latch for \"instrC\[1\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930151 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[2\] main.vhd(302) " "Inferred latch for \"instrC\[2\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930151 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[3\] main.vhd(302) " "Inferred latch for \"instrC\[3\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930151 "|main|Decoder:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov mov:a " "Elaborating entity \"mov\" for hierarchy \"mov:a\"" {  } { { "main.vhd" "a" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMux regMux:wReg1 " "Elaborating entity \"regMux\" for hierarchy \"regMux:wReg1\"" {  } { { "main.vhd" "wReg1" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:addReg " "Elaborating entity \"add\" for hierarchy \"add:addReg\"" {  } { { "main.vhd" "addReg" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 main.vhd(754) " "Verilog HDL or VHDL warning at main.vhd(754): object \"c8\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556817930243 "|main|add:addReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder add:addReg\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"add:addReg\|oneBitAdder:add0\"" {  } { { "main.vhd" "add0" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract subtract:sub " "Elaborating entity \"subtract\" for hierarchy \"subtract:sub\"" {  } { { "main.vhd" "sub" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 main.vhd(787) " "Verilog HDL or VHDL warning at main.vhd(787): object \"c8\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556817930319 "|main|subtract:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getConst getConst:const " "Elaborating entity \"getConst\" for hierarchy \"getConst:const\"" {  } { { "main.vhd" "const" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930415 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_val main.vhd(823) " "VHDL Process Statement warning at main.vhd(823): inferring latch(es) for signal or variable \"new_val\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930416 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[0\] main.vhd(823) " "Inferred latch for \"new_val\[0\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930417 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[1\] main.vhd(823) " "Inferred latch for \"new_val\[1\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930417 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[2\] main.vhd(823) " "Inferred latch for \"new_val\[2\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930417 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[3\] main.vhd(823) " "Inferred latch for \"new_val\[3\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930417 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[4\] main.vhd(823) " "Inferred latch for \"new_val\[4\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930417 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[5\] main.vhd(823) " "Inferred latch for \"new_val\[5\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930418 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[6\] main.vhd(823) " "Inferred latch for \"new_val\[6\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930418 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[7\] main.vhd(823) " "Inferred latch for \"new_val\[7\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930418 "|main|getConst:const"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eor eor:xorReg " "Elaborating entity \"eor\" for hierarchy \"eor:xorReg\"" {  } { { "main.vhd" "xorReg" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andReg andReg:andRegister " "Elaborating entity \"andReg\" for hierarchy \"andReg:andRegister\"" {  } { { "main.vhd" "andRegister" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg neg:negate " "Elaborating entity \"neg\" for hierarchy \"neg:negate\"" {  } { { "main.vhd" "negate" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl lsl:shl " "Elaborating entity \"lsl\" for hierarchy \"lsl:shl\"" {  } { { "main.vhd" "shl" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr lsr:shr " "Elaborating entity \"lsr\" for hierarchy \"lsr:shr\"" {  } { { "main.vhd" "shr" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexor " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexor\"" {  } { { "main.vhd" "multiplexor" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930654 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addorsub main.vhd(527) " "VHDL Process Statement warning at main.vhd(527): signal \"addorsub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930656 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addConst main.vhd(530) " "VHDL Process Statement warning at main.vhd(530): signal \"addConst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930656 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub main.vhd(533) " "VHDL Process Statement warning at main.vhd(533): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930656 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subConst main.vhd(536) " "VHDL Process Statement warning at main.vhd(536): signal \"subConst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930657 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xand main.vhd(540) " "VHDL Process Statement warning at main.vhd(540): signal \"xand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930657 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov main.vhd(543) " "VHDL Process Statement warning at main.vhd(543): signal \"mov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930657 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg main.vhd(546) " "VHDL Process Statement warning at main.vhd(546): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930657 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eor main.vhd(549) " "VHDL Process Statement warning at main.vhd(549): signal \"Eor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930657 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shl main.vhd(552) " "VHDL Process Statement warning at main.vhd(552): signal \"shl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930658 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shr main.vhd(555) " "VHDL Process Statement warning at main.vhd(555): signal \"shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556817930658 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currAns main.vhd(524) " "VHDL Process Statement warning at main.vhd(524): inferring latch(es) for signal or variable \"currAns\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930658 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[0\] main.vhd(524) " "Inferred latch for \"currAns\[0\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930661 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[1\] main.vhd(524) " "Inferred latch for \"currAns\[1\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930661 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[2\] main.vhd(524) " "Inferred latch for \"currAns\[2\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930661 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[3\] main.vhd(524) " "Inferred latch for \"currAns\[3\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930662 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[4\] main.vhd(524) " "Inferred latch for \"currAns\[4\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930662 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[5\] main.vhd(524) " "Inferred latch for \"currAns\[5\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930662 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[6\] main.vhd(524) " "Inferred latch for \"currAns\[6\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930663 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[7\] main.vhd(524) " "Inferred latch for \"currAns\[7\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556817930663 "|main|mux:multiplexor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerEnabler registerEnabler:regE " "Elaborating entity \"registerEnabler\" for hierarchy \"registerEnabler:regE\"" {  } { { "main.vhd" "regE" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930694 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA main.vhd(423) " "VHDL Process Statement warning at main.vhd(423): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930694 "|main|registerEnabler:regE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB main.vhd(423) " "VHDL Process Statement warning at main.vhd(423): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556817930695 "|main|registerEnabler:regE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:temp " "Elaborating entity \"reg\" for hierarchy \"reg:temp\"" {  } { { "main.vhd" "temp" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displ " "Elaborating entity \"display\" for hierarchy \"display:displ\"" {  } { { "main.vhd" "displ" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556817930753 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:D\|reg\[0\] " "Found clock multiplexer Decoder:D\|reg\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 277 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1556817931642 "|main|Decoder:D|reg[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:D\|reg\[1\] " "Found clock multiplexer Decoder:D\|reg\[1\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 277 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1556817931642 "|main|Decoder:D|reg[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:D\|reg\[2\] " "Found clock multiplexer Decoder:D\|reg\[2\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 277 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1556817931642 "|main|Decoder:D|reg[2]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1556817931642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[4\] " "Latch mux:multiplexor\|currAns\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[0\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932994 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[5\] " "Latch mux:multiplexor\|currAns\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932994 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[6\] " "Latch mux:multiplexor\|currAns\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[0\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932994 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[7\] " "Latch mux:multiplexor\|currAns\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932994 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[0\] " "Latch mux:multiplexor\|currAns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932995 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[1\] " "Latch mux:multiplexor\|currAns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932995 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[2\] " "Latch mux:multiplexor\|currAns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[0\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932995 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[3\] " "Latch mux:multiplexor\|currAns\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932995 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|isConst " "Latch Decoder:D\|isConst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[9\] " "Ports D and ENA on the latch are fed by the same signal instruction\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932996 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE instruction\[9\] " "Ports ENA and PRE on the latch are fed by the same signal instruction\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556817932996 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 269 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556817932996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556817934144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556817936570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817936570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556817936906 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556817936906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556817936906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556817936906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556817936984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 12:25:36 2019 " "Processing ended: Thu May 02 12:25:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556817936984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556817936984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556817936984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556817936984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556817938782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556817938783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 12:25:37 2019 " "Processing started: Thu May 02 12:25:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556817938783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556817938783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556817938783 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556817939038 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1556817939039 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1556817939039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556817939256 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "main EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design main" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1556817939449 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556817939512 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556817939512 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556817940176 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556817940217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556817940760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556817940760 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556817940760 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556817940772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556817940772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556817940772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556817940772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556817940772 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556817940772 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556817940777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Pin out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[0] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Pin out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[1] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Pin out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[2] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Pin out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[3] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[4\] " "Pin out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[4] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[5\] " "Pin out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[5] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[6\] " "Pin out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[6] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[0\] " "Pin out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[0] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[1\] " "Pin out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[1] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[2\] " "Pin out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[2] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[3\] " "Pin out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[3] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[4\] " "Pin out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[4] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[5\] " "Pin out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[5] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[6\] " "Pin out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[6] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[0] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[8] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[13] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[12] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[15] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[14] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[1] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[9] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[2] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[10] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "exe " "Pin exe not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { exe } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upd " "Pin upd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { upd } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { upd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[3] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[6] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[4] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[5] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[7] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruction[11] } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556817941368 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556817941368 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556817941935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556817941936 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556817941937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "D\|isConst\|combout " "Node \"D\|isConst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817941940 ""} { "Warning" "WSTA_SCC_NODE" "D\|isConst~0\|datac " "Node \"D\|isConst~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817941940 ""} { "Warning" "WSTA_SCC_NODE" "D\|isConst~0\|combout " "Node \"D\|isConst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817941940 ""} { "Warning" "WSTA_SCC_NODE" "D\|isConst\|datab " "Node \"D\|isConst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817941940 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 269 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1556817941940 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556817941943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556817941944 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556817941944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exe~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node exe~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556817941967 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exe~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556817941967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:multiplexor\|currAns\[5\]~16  " "Automatically promoted node mux:multiplexor\|currAns\[5\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556817941967 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:multiplexor|currAns[5]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556817941967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registerEnabler:regE\|enableR0  " "Automatically promoted node registerEnabler:regE\|enableR0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556817941967 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 413 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registerEnabler:regE|enableR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556817941967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registerEnabler:regE\|enableR1  " "Automatically promoted node registerEnabler:regE\|enableR1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556817941968 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 414 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registerEnabler:regE|enableR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556817941968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:D\|isConst  " "Automatically promoted node Decoder:D\|isConst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556817941968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder:D\|isConst~0 " "Destination node Decoder:D\|isConst~0" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 269 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:D|isConst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556817941968 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1556817941968 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 269 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:D|isConst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556817941968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556817942519 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556817942520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556817942520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556817942521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556817942522 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556817942522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556817942523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556817942523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556817942523 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 17 14 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 17 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556817942526 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556817942526 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556817942526 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556817942527 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556817942527 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556817942527 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556817942551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556817944278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556817944424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556817944437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556817945547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556817945547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556817946313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556817947555 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556817947555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556817948959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556817948961 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556817948961 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556817948976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556817949105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556817949429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556817949595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556817949928 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556817950834 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "exe 2.5 V J7 " "Pin exe uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { exe } } } { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1556817951227 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556817951227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556817951357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556817952013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 12:25:52 2019 " "Processing ended: Thu May 02 12:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556817952013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556817952013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556817952013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556817952013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556817953309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556817953310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 12:25:53 2019 " "Processing started: Thu May 02 12:25:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556817953310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556817953310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556817953310 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556817954473 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556817954583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556817955408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 12:25:55 2019 " "Processing ended: Thu May 02 12:25:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556817955408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556817955408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556817955408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556817955408 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556817956315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556817957451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556817957452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 12:25:56 2019 " "Processing started: Thu May 02 12:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556817957452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556817957452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556817957452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556817957640 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556817957895 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1556817957953 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1556817957953 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1556817958459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556817958718 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556817958719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[0\] instruction\[0\] " "create_clock -period 1.000 -name instruction\[0\] instruction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name exe exe " "create_clock -period 1.000 -name exe exe" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Decoder:D\|instrC\[1\] Decoder:D\|instrC\[1\] " "create_clock -period 1.000 -name Decoder:D\|instrC\[1\] Decoder:D\|instrC\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[10\] instruction\[10\] " "create_clock -period 1.000 -name instruction\[10\] instruction\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958721 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958721 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "D\|isConst\|combout " "Node \"D\|isConst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817958723 ""} { "Warning" "WSTA_SCC_NODE" "D\|isConst~0\|datad " "Node \"D\|isConst~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817958723 ""} { "Warning" "WSTA_SCC_NODE" "D\|isConst~0\|combout " "Node \"D\|isConst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817958723 ""} { "Warning" "WSTA_SCC_NODE" "D\|isConst\|dataa " "Node \"D\|isConst\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556817958723 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 269 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1556817958723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1556817958725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958727 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556817958728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1556817958749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556817958792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556817958792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.518 " "Worst-case setup slack is -7.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.518       -56.625 Decoder:D\|instrC\[1\]  " "   -7.518       -56.625 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970        -7.216 exe  " "   -0.970        -7.216 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 instruction\[10\]  " "    0.138         0.000 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120         0.000 instruction\[0\]  " "    1.120         0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817958805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.132 " "Worst-case hold slack is -1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132       -15.965 instruction\[0\]  " "   -1.132       -15.965 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964        -6.336 Decoder:D\|instrC\[1\]  " "   -0.964        -6.336 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.061 instruction\[10\]  " "   -0.022        -0.061 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.364         0.000 exe  " "    1.364         0.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817958833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556817958853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556817958875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 instruction\[0\]  " "   -3.000       -19.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 instruction\[10\]  " "   -3.000       -19.000 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.000 exe  " "   -3.000       -11.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 Decoder:D\|instrC\[1\]  " "    0.471         0.000 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817958887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556817959269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1556817959331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1556817959937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556817960115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556817960115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.720 " "Worst-case setup slack is -6.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.720       -50.550 Decoder:D\|instrC\[1\]  " "   -6.720       -50.550 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832        -6.147 exe  " "   -0.832        -6.147 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222         0.000 instruction\[10\]  " "    0.222         0.000 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141         0.000 instruction\[0\]  " "    1.141         0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817960129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.970 " "Worst-case hold slack is -0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970       -13.937 instruction\[0\]  " "   -0.970       -13.937 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870        -5.593 Decoder:D\|instrC\[1\]  " "   -0.870        -5.593 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 instruction\[10\]  " "    0.017         0.000 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282         0.000 exe  " "    1.282         0.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817960146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556817960157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556817960178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 instruction\[0\]  " "   -3.000       -19.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 instruction\[10\]  " "   -3.000       -19.000 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.000 exe  " "   -3.000       -11.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 Decoder:D\|instrC\[1\]  " "    0.418         0.000 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817960221 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556817960682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556817960956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556817960956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.297 " "Worst-case setup slack is -4.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.297       -32.602 Decoder:D\|instrC\[1\]  " "   -4.297       -32.602 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043        -0.109 instruction\[10\]  " "   -0.043        -0.109 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.109 exe  " "   -0.029        -0.109 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 instruction\[0\]  " "    0.626         0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817960969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.646 " "Worst-case hold slack is -0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646        -6.085 instruction\[0\]  " "   -0.646        -6.085 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632        -4.225 Decoder:D\|instrC\[1\]  " "   -0.632        -4.225 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053        -0.076 instruction\[10\]  " "   -0.053        -0.076 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663         0.000 exe  " "    0.663         0.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817960985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556817961004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556817961017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.386 instruction\[10\]  " "   -3.000       -22.386 instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.858 instruction\[0\]  " "   -3.000       -19.858 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.592 exe  " "   -3.000       -11.592 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 Decoder:D\|instrC\[1\]  " "    0.379         0.000 Decoder:D\|instrC\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556817961035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556817962290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556817962291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556817962608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 12:26:02 2019 " "Processing ended: Thu May 02 12:26:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556817962608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556817962608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556817962608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556817962608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556817964109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556817964110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 12:26:03 2019 " "Processing started: Thu May 02 12:26:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556817964110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556817964110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556817964110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556817964738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556817964832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 12:26:04 2019 " "Processing ended: Thu May 02 12:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556817964832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556817964832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556817964832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556817964832 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556817965508 ""}
