# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab8/ALU/verilog/circuit/ALU.v" \
"../../../../../lab8/ALU/verilog/gates/AND_GATE.v" \
"../../../../../lab8/ALU/verilog/circuit/AddSub4b.v" \
"../../../../../lab8/ALU/verilog/circuit/Adder1b.v" \
"../../../../../lab8/ALU/verilog/circuit/And2b4.v" \
"../../../../../lab8/ALU/verilog/circuit/Mux4to1.v" \
"../../../../../lab8/ALU/verilog/circuit/Mux4to1b4.v" \
"../../../../../lab8/ALU/verilog/gates/OR_GATE.v" \
"../../../../../lab8/ALU/verilog/gates/OR_GATE_3_INPUTS.v" \
"../../../../../lab8/ALU/verilog/gates/OR_GATE_4_INPUTS.v" \
"../../../../../lab8/ALU/verilog/circuit/Or2b4.v" \
"../../../../../lab8/ALU/verilog/gates/XOR_GATE_ONEHOT.v" \
"../../../../ALU.srcs/sim_1/new/alu_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
