vlogan -sverilog hwrot_tb.v  /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/verilog/sc9_cmos10lpe_base_hvt.v $PROJECT_MODULES/chiplib/rtl/chiplib.v  $PROJECT_MODULES/hwrot/rtl/hwrot.v  $PROJECT_MODULES/cortexm0/rtl/CORTEXM0DS.v $PROJECT_MODULES/cortexm0/rtl/cortexm0ds_logic.v $PROJECT_MODULES/uartm/rtl/uartm.v $PROJECT_MODULES/uartm/rtl/uartm_ahb.v  $PROJECT_MODULES/uartm/rtl/uartm_rx.v $PROJECT_MODULES/uartm/rtl/uartm_tx.v $PROJECT_MODULES/hwrot/rtl/gpcfg.v $PROJECT_MODULES/hwrot/rtl/gpcfg_rd_wr.v $PROJECT_MODULES/memss/rtl/sram_wrap.v $PROJECT_MODULES/memss/rtl/sram_sp_hde_64k.v $PROJECT_MODULES/ahb_ic/rtl/transmonitor.v $PROJECT_MODULES/ahb_ic/rtl/transmonitor_dummy.v  $PROJECT_MODULES/ahb_ic/rtl/ahb_ic_wrap.v  $PROJECT_MODULES/ahb_ic/rtl/ahb_ic.v $PROJECT_MODULES/memss/rtl/pram.v $PROJECT_MODULES/timer/rtl/timer.v $PROJECT_MODULES/hwrot/rtl/CORTEXM0DS_wrap.v  +incdir+/home/projects/vlsi/hwrot/design/modules/uartm/rtl   +incdir+/home/projects/vlsi/hwrot/design/modules/hwrot/rtl  | tee vlogan.log
vcs -sverilog -debug hwrot -o hwrot_simv | tee vcs.log
