#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Dec 28 23:24:24 2024
# Process ID: 2484
# Current directory: /home/pedro.rosso/stencil/stencil/Jacobi2D
# Command line: vivado
# Log file: /home/pedro.rosso/stencil/stencil/Jacobi2D/vivado.log
# Journal file: /home/pedro.rosso/stencil/stencil/Jacobi2D/vivado.jou
# Running On: fpga-a3, OS: Linux, CPU Frequency: 1000.246 MHz, CPU Physical cores: 20, Host memory: 134833 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:05 . Memory (MB): peak = 7831.926 ; gain = 119.324 ; free physical = 69433 ; free virtual = 93115
update_compile_order -fileset sources_1
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
set_property USER_LOCKED 1 [get_ips FPMult]
export_ip_user_files -of_objects  [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMult/FPMult.xci] -no_script -reset -force -quiet
remove_files  -fileset FPMult /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMult/FPMult.xci
INFO: [Project 1-386] Moving file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMult.xcix' from fileset 'FPMult' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMult/FPMult.xci' from fileset 'FPMult' to fileset 'sources_1'.
file delete -force /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMult.xcix
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name FPMul
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul.xcix' for IP 'FPMul'
set_property -dict [list CONFIG.Component_Name {FPMul} CONFIG.Operation_Type {Multiply} CONFIG.C_Mult_Usage {Max_Usage} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Maximum_Latency {false} CONFIG.C_Latency {5} CONFIG.Has_ARESETn {true} CONFIG.Has_A_TLAST {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Rate {1} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_ips FPMul]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'FPMul' to 'FPMul' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPMul'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPMul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPMul'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPMul'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPMul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPMul'...
catch { config_ip_cache -export [get_ips -all FPMul] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FPMul, cache-ID = 2b144e2208101301; cache size = 4.576 MB.
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci'
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
convert_ips [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [filemgmt 56-105] Converting IP 'BR1024FIFO16' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -sync -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -force -quiet
convert_ips [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPSum/FPSum.xci]
INFO: [filemgmt 56-105] Converting IP 'FPSum' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPSum/FPSum.xci] -sync -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -force -quiet
convert_ips [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/SR32Lat7/SR32Lat7.xci]
INFO: [filemgmt 56-105] Converting IP 'SR32Lat7' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/SR32Lat7/SR32Lat7.xci] -sync -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -force -quiet
convert_ips [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/SR32Lat15/SR32Lat15.xci]
INFO: [filemgmt 56-105] Converting IP 'SR32Lat15' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/SR32Lat15/SR32Lat15.xci] -sync -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -force -quiet
convert_ips [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci]
INFO: [filemgmt 56-105] Converting IP 'FPMul' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci] -sync -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 00:58:41 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 01:00:11 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11482.543 ; gain = 22.992 ; free physical = 29608 ; free virtual = 57521
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 01:01:15 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 01:04:26 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11717.664 ; gain = 24.012 ; free physical = 33652 ; free virtual = 61565
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 01:05:52 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 11816.715 ; gain = 55.031 ; free physical = 33405 ; free virtual = 61318
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 01:08:05 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 30 01:13:47 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 12254.934 ; gain = 33.020 ; free physical = 33019 ; free virtual = 60933
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp to /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Mon Dec 30 01:19:31 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 12254.934 ; gain = 0.000 ; free physical = 31790 ; free virtual = 59706
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Mon Dec 30 01:26:47 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12280.938 ; gain = 8.004 ; free physical = 32259 ; free virtual = 60176
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Mon Dec 30 01:31:20 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12327.961 ; gain = 0.000 ; free physical = 29744 ; free virtual = 57712
ipx::update_source_project_archive: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12327.961 ; gain = 0.000 ; free physical = 29745 ; free virtual = 57713
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 12327.961 ; gain = 0.000 ; free physical = 29889 ; free virtual = 57857
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
set_property  ip_repo_paths  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0.xcix' for IP 'Jacobi2D_0'
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Mon Dec 30 02:02:32 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 27102 ; free virtual = 57476
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 27069 ; free virtual = 57446
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 27069 ; free virtual = 57446
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26968 ; free virtual = 57345
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26971 ; free virtual = 57394
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_1.xcix' for IP 'Jacobi2D_0'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26957 ; free virtual = 57382
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_1.xcix' for IP 'Jacobi2D_0'
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26849 ; free virtual = 57367
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_1.xcix' for IP 'Jacobi2D_0'
ipx::unload_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26842 ; free virtual = 57361
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26842 ; free virtual = 57361
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26842 ; free virtual = 57360
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 26752 ; free virtual = 57271
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_1.xcix' for IP 'Jacobi2D_0'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 24990 ; free virtual = 55993
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_1.xcix' for IP 'Jacobi2D_0'
report_ip_status -name ip_status 
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 44334 ; free virtual = 75611
ipx::update_source_project_archive: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 44334 ; free virtual = 75611
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 44346 ; free virtual = 75622
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_2.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 44187 ; free virtual = 75464
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_2.xcix' for IP 'Jacobi2D_0'
set_property -dict [list CONFIG.Write_Acknowledge_Flag {true} CONFIG.Data_Count {true}] [get_ips BR1024FIFO16]
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BR1024FIFO16'...
catch { config_ip_cache -export [get_ips -all BR1024FIFO16] }
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -no_script -sync -force -quiet
reset_run BR1024FIFO16_synth_1
launch_runs BR1024FIFO16_synth_1 -jobs 20
[Mon Dec 30 12:40:01 2024] Launched BR1024FIFO16_synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/BR1024FIFO16_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12355.039 ; gain = 0.000 ; free physical = 35213 ; free virtual = 66492
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Mon Dec 30 12:44:43 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 12457.578 ; gain = 31.008 ; free physical = 34405 ; free virtual = 65725
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12463.578 ; gain = 0.000 ; free physical = 32042 ; free virtual = 65384
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12463.578 ; gain = 0.000 ; free physical = 32042 ; free virtual = 65384
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 12463.578 ; gain = 6.000 ; free physical = 32044 ; free virtual = 65386
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_3.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12487.590 ; gain = 0.000 ; free physical = 32037 ; free virtual = 65378
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_3.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
ERROR: [IP_Flow 19-5240] Archiving the project failed during packaging.
ipx::package_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12498.605 ; gain = 11.016 ; free physical = 31417 ; free virtual = 65975
INFO: [Common 17-344] 'ipx::package_project' was cancelled
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 12498.605 ; gain = 0.000 ; free physical = 31497 ; free virtual = 66054
ipx::update_source_project_archive: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 12498.605 ; gain = 0.000 ; free physical = 31497 ; free virtual = 66054
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 12498.605 ; gain = 0.000 ; free physical = 31485 ; free virtual = 66042
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_4.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 12591.641 ; gain = 57.023 ; free physical = 31417 ; free virtual = 65974
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_4.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 12604.840 ; gain = 0.000 ; free physical = 20579 ; free virtual = 56266
ipx::update_source_project_archive: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 12604.840 ; gain = 0.000 ; free physical = 20579 ; free virtual = 56266
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 12604.840 ; gain = 13.199 ; free physical = 20568 ; free virtual = 56254
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_5.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12628.852 ; gain = 0.000 ; free physical = 19576 ; free virtual = 55262
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_5.xcix' for IP 'Jacobi2D_0'
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
set_property -dict [list CONFIG.Input_Depth {16} CONFIG.Output_Depth {16} CONFIG.Use_Embedded_Registers {true} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Programmable_Full_Type {No_Programmable_Full_Threshold} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Output_Register_Type {Embedded_Reg}] [get_ips BR1024FIFO16]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12639.855 ; gain = 0.000 ; free physical = 12537 ; free virtual = 49328
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12639.855 ; gain = 0.000 ; free physical = 12537 ; free virtual = 49328
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12639.855 ; gain = 0.000 ; free physical = 12521 ; free virtual = 49312
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_6.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12663.867 ; gain = 0.000 ; free physical = 12195 ; free virtual = 48986
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_6.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12676.875 ; gain = 0.000 ; free physical = 11621 ; free virtual = 45637
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12676.875 ; gain = 0.000 ; free physical = 11621 ; free virtual = 45637
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12676.875 ; gain = 13.008 ; free physical = 11621 ; free virtual = 45636
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_7.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12700.887 ; gain = 0.000 ; free physical = 11596 ; free virtual = 45612
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_7.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 12705.891 ; gain = 0.000 ; free physical = 11208 ; free virtual = 41763
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 12705.891 ; gain = 0.000 ; free physical = 11208 ; free virtual = 41763
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 12705.891 ; gain = 5.004 ; free physical = 11208 ; free virtual = 41762
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_8.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12724.898 ; gain = 0.000 ; free physical = 10893 ; free virtual = 41448
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_8.xcix' for IP 'Jacobi2D_0'
set_property -dict [list CONFIG.Almost_Full_Flag {false} CONFIG.Almost_Empty_Flag {true} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Programmable_Empty_Type {No_Programmable_Empty_Threshold}] [get_ips BR1024FIFO16]
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BR1024FIFO16'...
catch { config_ip_cache -export [get_ips -all BR1024FIFO16] }
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -no_script -sync -force -quiet
reset_run BR1024FIFO16_synth_1
launch_runs BR1024FIFO16_synth_1 -jobs 20
[Mon Dec 30 22:46:23 2024] Launched BR1024FIFO16_synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/BR1024FIFO16_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 12732.906 ; gain = 8.008 ; free physical = 48414 ; free virtual = 77739
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_9.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12738.902 ; gain = 0.000 ; free physical = 48385 ; free virtual = 77718
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12738.902 ; gain = 0.000 ; free physical = 48385 ; free virtual = 77718
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12738.902 ; gain = 0.000 ; free physical = 48383 ; free virtual = 77716
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_10.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12767.918 ; gain = 0.000 ; free physical = 48359 ; free virtual = 77693
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_10.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 12795.934 ; gain = 0.000 ; free physical = 50059 ; free virtual = 80959
ipx::update_source_project_archive: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 12795.934 ; gain = 0.000 ; free physical = 50059 ; free virtual = 80959
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 12795.934 ; gain = 28.016 ; free physical = 50057 ; free virtual = 80957
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_11.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12850.969 ; gain = 0.000 ; free physical = 50037 ; free virtual = 80937
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_11.xcix' for IP 'Jacobi2D_0'
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12850.969 ; gain = 0.000 ; free physical = 49537 ; free virtual = 80927
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12850.969 ; gain = 0.000 ; free physical = 49537 ; free virtual = 80927
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12850.969 ; gain = 0.000 ; free physical = 49538 ; free virtual = 80928
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_12.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_12.xcix' for IP 'Jacobi2D_0'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12867.969 ; gain = 0.000 ; free physical = 49483 ; free virtual = 80874
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_12.xcix' for IP 'Jacobi2D_0'
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12881.980 ; gain = 0.000 ; free physical = 47882 ; free virtual = 80795
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12881.980 ; gain = 0.000 ; free physical = 47882 ; free virtual = 80795
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12881.980 ; gain = 14.012 ; free physical = 47883 ; free virtual = 80795
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_13.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12904.988 ; gain = 0.000 ; free physical = 47853 ; free virtual = 80765
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_13.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12915.000 ; gain = 0.000 ; free physical = 47746 ; free virtual = 80555
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12915.000 ; gain = 0.000 ; free physical = 47746 ; free virtual = 80555
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12915.000 ; gain = 10.012 ; free physical = 47726 ; free virtual = 80535
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_14.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12937.004 ; gain = 0.000 ; free physical = 47639 ; free virtual = 80447
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_14.xcix' for IP 'Jacobi2D_0'
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Output_Register_Type {Fabric_Reg}] [get_ips BR1024FIFO16]
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BR1024FIFO16'...
catch { config_ip_cache -export [get_ips -all BR1024FIFO16] }
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -no_script -sync -force -quiet
reset_run BR1024FIFO16_synth_1
launch_runs BR1024FIFO16_synth_1 -jobs 20
[Tue Dec 31 00:43:20 2024] Launched BR1024FIFO16_synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/BR1024FIFO16_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 12953.012 ; gain = 16.008 ; free physical = 43169 ; free virtual = 77011
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12987.031 ; gain = 0.000 ; free physical = 46525 ; free virtual = 80370
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 12987.031 ; gain = 0.000 ; free physical = 46525 ; free virtual = 80370
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 12987.031 ; gain = 15.012 ; free physical = 46513 ; free virtual = 80357
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13004.035 ; gain = 0.000 ; free physical = 46442 ; free virtual = 80287
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_14.xcix' for IP 'Jacobi2D_0'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13017.043 ; gain = 0.000 ; free physical = 45377 ; free virtual = 80255
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13017.043 ; gain = 0.000 ; free physical = 45377 ; free virtual = 80255
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 13017.043 ; gain = 13.008 ; free physical = 45362 ; free virtual = 80241
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
ipx::merge_project_changes: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 13044.055 ; gain = 27.012 ; free physical = 45370 ; free virtual = 80249
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_15.xcix' for IP 'Jacobi2D_0'
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13044.055 ; gain = 0.000 ; free physical = 45365 ; free virtual = 80244
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_15.xcix' for IP 'Jacobi2D_0'
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13052.059 ; gain = 0.000 ; free physical = 30763 ; free virtual = 71360
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13052.059 ; gain = 0.000 ; free physical = 30763 ; free virtual = 71360
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 13052.059 ; gain = 8.004 ; free physical = 30949 ; free virtual = 71546
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_16.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13076.070 ; gain = 0.000 ; free physical = 29417 ; free virtual = 70128
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_16.xcix' for IP 'Jacobi2D_0'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13076.070 ; gain = 0.000 ; free physical = 27695 ; free virtual = 68476
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_16.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'BR1024FIFO16_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'BR1024FIFO16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13147.121 ; gain = 0.000 ; free physical = 21275 ; free virtual = 63114
ipx::update_source_project_archive: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13147.121 ; gain = 0.000 ; free physical = 21275 ; free virtual = 63114
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 13147.121 ; gain = 71.051 ; free physical = 21227 ; free virtual = 63066
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_17.xcix' for IP 'Jacobi2D_0'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_18.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13164.125 ; gain = 0.000 ; free physical = 19418 ; free virtual = 61257
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_18.xcix' for IP 'Jacobi2D_0'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Builtin_FIFO} CONFIG.Input_Depth {512} CONFIG.Output_Depth {512} CONFIG.Almost_Empty_Flag {false} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count {false} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Output_Register_Type {Embedded_Reg}] [get_ips BR1024FIFO16]
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BR1024FIFO16'...
catch { config_ip_cache -export [get_ips -all BR1024FIFO16] }
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -no_script -sync -force -quiet
reset_run BR1024FIFO16_synth_1
launch_runs BR1024FIFO16_synth_1 -jobs 20
[Tue Dec 31 10:44:31 2024] Launched BR1024FIFO16_synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/BR1024FIFO16_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 13183.133 ; gain = 19.008 ; free physical = 1273 ; free virtual = 39675
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Depth {16} CONFIG.Output_Depth {16} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14}] [get_ips BR1024FIFO16]
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BR1024FIFO16'...
catch { config_ip_cache -export [get_ips -all BR1024FIFO16] }
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -no_script -sync -force -quiet
reset_run BR1024FIFO16_synth_1
launch_runs BR1024FIFO16_synth_1 -jobs 20
[Tue Dec 31 10:47:19 2024] Launched BR1024FIFO16_synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/BR1024FIFO16_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 13262.176 ; gain = 19.008 ; free physical = 4007 ; free virtual = 39792
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Tue Dec 31 10:57:36 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 13273.188 ; gain = 0.000 ; free physical = 7259 ; free virtual = 43041
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
[Tue Dec 31 11:00:11 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 13299.188 ; gain = 26.000 ; free physical = 7231 ; free virtual = 43013
set_property -dict [list CONFIG.Almost_Empty_Flag {true}] [get_ips BR1024FIFO16]
generate_target all [get_files  /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BR1024FIFO16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BR1024FIFO16'...
catch { config_ip_cache -export [get_ips -all BR1024FIFO16] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BR1024FIFO16, cache-ID = 538528e1d329a04a; cache size = 14.636 MB.
catch { [ delete_ip_run [get_ips -all BR1024FIFO16] ] }
INFO: [Project 1-386] Moving file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci' from fileset 'BR1024FIFO16' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 13355.199 ; gain = 56.012 ; free physical = 7914 ; free virtual = 43695
delete_ip_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 13355.199 ; gain = 56.012 ; free physical = 7914 ; free virtual = 43695
export_ip_user_files -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci'
export_simulation -of_objects [get_files /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci] -directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/sim_scripts -ip_user_files_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files -ipstatic_source_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/modelsim} {questa=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/questa} {xcelium=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/xcelium} {vcs=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/vcs} {riviera=/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci' is already up-to-date
[Tue Dec 31 11:02:05 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13443.254 ; gain = 0.000 ; free physical = 6958 ; free virtual = 42740
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13443.254 ; gain = 0.000 ; free physical = 6958 ; free virtual = 42740
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 13443.254 ; gain = 0.000 ; free physical = 6988 ; free virtual = 42771
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13459.262 ; gain = 0.000 ; free physical = 6559 ; free virtual = 42340
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_19.xcix' for IP 'Jacobi2D_0'
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci' is already up-to-date
[Tue Dec 31 11:35:17 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 13462.262 ; gain = 3.000 ; free physical = 14689 ; free virtual = 42672
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13469.270 ; gain = 0.000 ; free physical = 15002 ; free virtual = 42988
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13469.270 ; gain = 0.000 ; free physical = 15002 ; free virtual = 42988
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 13469.270 ; gain = 7.008 ; free physical = 14997 ; free virtual = 42982
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_20.xcix' for IP 'Jacobi2D_0'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13486.273 ; gain = 0.000 ; free physical = 58483 ; free virtual = 85727
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13486.273 ; gain = 0.000 ; free physical = 58483 ; free virtual = 85727
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 13486.273 ; gain = 0.000 ; free physical = 58481 ; free virtual = 85725
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_21.xcix' for IP 'Jacobi2D_0'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_22.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_22.xcix' for IP 'Jacobi2D_0'
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci' is already up-to-date
[Tue Dec 31 14:57:48 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 13536.301 ; gain = 33.016 ; free physical = 54029 ; free virtual = 86976
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13578.312 ; gain = 0.000 ; free physical = 53958 ; free virtual = 86908
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13578.312 ; gain = 0.000 ; free physical = 53958 ; free virtual = 86908
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 13578.312 ; gain = 42.012 ; free physical = 53951 ; free virtual = 86901
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_23.xcix' for IP 'Jacobi2D_0'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_23.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13596.320 ; gain = 0.000 ; free physical = 54241 ; free virtual = 88325
ipx::update_source_project_archive: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13596.320 ; gain = 0.000 ; free physical = 54241 ; free virtual = 88325
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 13596.320 ; gain = 0.000 ; free physical = 54204 ; free virtual = 88288
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_24.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13596.320 ; gain = 0.000 ; free physical = 53425 ; free virtual = 87509
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_24.xcix' for IP 'Jacobi2D_0'
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/utils_1/imports/synth_1/Jacobi2D.dcp with file /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/Jacobi2D.dcp
launch_runs synth_1 -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/FPMul/FPMul.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xci' is already up-to-date
[Tue Dec 31 15:48:52 2024] Launched synth_1...
Run output will be captured here: /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 13604.324 ; gain = 8.004 ; free physical = 43945 ; free virtual = 81609
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 13626.336 ; gain = 0.000 ; free physical = 43981 ; free virtual = 81649
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 13626.336 ; gain = 0.000 ; free physical = 43981 ; free virtual = 81649
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 13626.336 ; gain = 22.012 ; free physical = 43976 ; free virtual = 81644
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_25.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_25.xcix' for IP 'Jacobi2D_0'
ipx::unload_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13643.340 ; gain = 0.000 ; free physical = 89677 ; free virtual = 122847
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 13643.340 ; gain = 0.000 ; free physical = 89677 ; free virtual = 122847
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 13643.340 ; gain = 0.000 ; free physical = 89656 ; free virtual = 122826
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_25.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_25.xcix' for IP 'Jacobi2D_0'
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu55c-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/SR32Lat7/SR32Lat7.dcp' for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/HoldB_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/FPMul/FPMul.dcp' for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/MulKADCEB'
INFO: [Project 1-454] Reading design checkpoint '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/FPSum/FPSum.dcp' for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/SumAD'
INFO: [Project 1-454] Reading design checkpoint '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/BR1024FIFO16/BR1024FIFO16.dcp' for cell 'I_Queue/BottomQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/SR32Lat15/SR32Lat15.dcp' for cell 'I_Queue/PadLeft'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 14922.082 ; gain = 0.000 ; free physical = 82850 ; free virtual = 117174
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xdc] for cell 'I_Queue/BottomQueue/U0'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xdc] for cell 'I_Queue/BottomQueue/U0'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xdc] for cell 'I_Queue/CenterQueue/U0'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.gen/sources_1/ip/BR1024FIFO16/BR1024FIFO16.xdc] for cell 'I_Queue/CenterQueue/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 15180.531 ; gain = 0.000 ; free physical = 82584 ; free virtual = 116907
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 693 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 176 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 517 instances

open_run: Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 15681.219 ; gain = 2037.879 ; free physical = 82303 ; free virtual = 116628
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:02:01 ; elapsed = 00:00:14 . Memory (MB): peak = 17276.410 ; gain = 742.477 ; free physical = 80471 ; free virtual = 114796
close_design
ipx::unload_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 17803.988 ; gain = 0.000 ; free physical = 80727 ; free virtual = 115056
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 17803.988 ; gain = 0.000 ; free physical = 80727 ; free virtual = 115056
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 17803.988 ; gain = 105.027 ; free physical = 80720 ; free virtual = 115048
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_25.xcix' for IP 'Jacobi2D_0'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 17824.992 ; gain = 0.000 ; free physical = 85022 ; free virtual = 119343
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 17824.992 ; gain = 0.000 ; free physical = 85022 ; free virtual = 119343
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 17824.992 ; gain = 0.000 ; free physical = 85017 ; free virtual = 119338
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_26.xcix' for IP 'Jacobi2D_0'
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_26.xcix' for IP 'Jacobi2D_0'
ipx::package_project -root_dir /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP -force -archive_source_project true
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2484-fpga-a3' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FPSum_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat7_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SR32Lat15_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'FPSum_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat7_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SR32Lat15_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 17844.000 ; gain = 0.000 ; free physical = 81496 ; free virtual = 117647
ipx::update_source_project_archive: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 17844.000 ; gain = 0.000 ; free physical = 81496 ; free virtual = 117647
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 17844.000 ; gain = 0.000 ; free physical = 81479 ; free virtual = 117630
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] FPSum has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au55c:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_27.xcix' for IP 'Jacobi2D_0'
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_none} [ipx::current_core]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]
set_property value -1 [ipx::get_bus_parameters FREQ_TOLERANCE_HZ -of_objects [ipx::get_bus_interfaces ACLK -of_objects [ipx::current_core]]]
INFO: [Ipptcl 7-1560] FREQ_TOLERANCE_HZ set to -1 for bus inteface ACLK
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_27.xcix' for IP 'Jacobi2D_0'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity -kernel -xrt [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
# Removing existing XO file: '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo'
package_xo  -xo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/xo/Jacobi2D.xo -kernel_name Jacobi2D -ip_directory /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1 -ctrl_protocol ap_ctrl_none
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 17844.000 ; gain = 0.000 ; free physical = 72509 ; free virtual = 107635
update_ip_catalog -rebuild -repo_path /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1'
ipx::check_integrity -quiet -kernel -xrt [ipx::current_core]
ipx::archive_core /home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/user.org_user_Jacobi2D_1.0.zip [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container '/home/pedro.rosso/stencil/stencil/Jacobi2D/Jacobi2D.srcs/sources_1/Jacobi2D_0_27.xcix' for IP 'Jacobi2D_0'
