
l496zg_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000889c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08008a48  08008a48  00009a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ad8  08008ad8  0000a260  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ad8  08008ad8  00009ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ae0  08008ae0  0000a260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ae0  08008ae0  00009ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ae4  08008ae4  00009ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  08008ae8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee4  20000260  08008d48  0000a260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001144  08008d48  0000b144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a260  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156ea  00000000  00000000  0000a290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003655  00000000  00000000  0001f97a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00022fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf0  00000000  00000000  000240e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b1fc  00000000  00000000  00024dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b61  00000000  00000000  0004ffcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa122  00000000  00000000  00065b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fc4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004898  00000000  00000000  0015fc94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0016452c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000260 	.word	0x20000260
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08008a30 	.word	0x08008a30

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000264 	.word	0x20000264
 80001e8:	08008a30 	.word	0x08008a30

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 fa85 	bl	8000a2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f812 	bl	8000548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f8a4 	bl	8000670 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000528:	f007 fa9c 	bl	8007a64 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 800052c:	f000 f870 	bl	8000610 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CDC_Transmit_FS(data256,256);
 8000530:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000534:	4803      	ldr	r0, [pc, #12]	@ (8000544 <main+0x2c>)
 8000536:	f007 fb83 	bl	8007c40 <CDC_Transmit_FS>
//	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
      HAL_Delay(100);
 800053a:	2064      	movs	r0, #100	@ 0x64
 800053c:	f000 faea 	bl	8000b14 <HAL_Delay>
	  CDC_Transmit_FS(data256,256);
 8000540:	bf00      	nop
 8000542:	e7f5      	b.n	8000530 <main+0x18>
 8000544:	20000000 	.word	0x20000000

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b096      	sub	sp, #88	@ 0x58
 800054c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054e:	f107 0314 	add.w	r3, r7, #20
 8000552:	2244      	movs	r2, #68	@ 0x44
 8000554:	2100      	movs	r1, #0
 8000556:	4618      	mov	r0, r3
 8000558:	f008 f9ce 	bl	80088f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055c:	463b      	mov	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]
 8000568:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800056a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800056e:	f001 ff65 	bl	800243c <HAL_PWREx_ControlVoltageScaling>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000578:	f000 f922 	bl	80007c0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800057c:	f001 ff40 	bl	8002400 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000580:	4b22      	ldr	r3, [pc, #136]	@ (800060c <SystemClock_Config+0xc4>)
 8000582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000586:	4a21      	ldr	r2, [pc, #132]	@ (800060c <SystemClock_Config+0xc4>)
 8000588:	f023 0318 	bic.w	r3, r3, #24
 800058c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000590:	2314      	movs	r3, #20
 8000592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000594:	2301      	movs	r3, #1
 8000596:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000598:	2301      	movs	r3, #1
 800059a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005a0:	2360      	movs	r3, #96	@ 0x60
 80005a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a4:	2302      	movs	r3, #2
 80005a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005a8:	2301      	movs	r3, #1
 80005aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005ac:	2301      	movs	r3, #1
 80005ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 80005b0:	2347      	movs	r3, #71	@ 0x47
 80005b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b4:	2302      	movs	r3, #2
 80005b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005b8:	2302      	movs	r3, #2
 80005ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 80005bc:	2306      	movs	r3, #6
 80005be:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c0:	f107 0314 	add.w	r3, r7, #20
 80005c4:	4618      	mov	r0, r3
 80005c6:	f001 ffaf 	bl	8002528 <HAL_RCC_OscConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005d0:	f000 f8f6 	bl	80007c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d4:	230f      	movs	r3, #15
 80005d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d8:	2303      	movs	r3, #3
 80005da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e6:	2300      	movs	r3, #0
 80005e8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005ea:	463b      	mov	r3, r7
 80005ec:	2102      	movs	r1, #2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f002 fbb4 	bl	8002d5c <HAL_RCC_ClockConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80005fa:	f000 f8e1 	bl	80007c0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80005fe:	f003 f8cd 	bl	800379c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000602:	bf00      	nop
 8000604:	3758      	adds	r7, #88	@ 0x58
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40021000 	.word	0x40021000

08000610 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000614:	4b14      	ldr	r3, [pc, #80]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000616:	4a15      	ldr	r2, [pc, #84]	@ (800066c <MX_USART1_UART_Init+0x5c>)
 8000618:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800061a:	4b13      	ldr	r3, [pc, #76]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 800061c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000620:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000622:	4b11      	ldr	r3, [pc, #68]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000628:	4b0f      	ldr	r3, [pc, #60]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 800062a:	2200      	movs	r2, #0
 800062c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800062e:	4b0e      	ldr	r3, [pc, #56]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000630:	2200      	movs	r2, #0
 8000632:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000634:	4b0c      	ldr	r3, [pc, #48]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000636:	220c      	movs	r2, #12
 8000638:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800063a:	4b0b      	ldr	r3, [pc, #44]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 800063c:	2200      	movs	r2, #0
 800063e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000640:	4b09      	ldr	r3, [pc, #36]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000642:	2200      	movs	r2, #0
 8000644:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000646:	4b08      	ldr	r3, [pc, #32]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000648:	2200      	movs	r2, #0
 800064a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800064c:	4b06      	ldr	r3, [pc, #24]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 800064e:	2200      	movs	r2, #0
 8000650:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000652:	4805      	ldr	r0, [pc, #20]	@ (8000668 <MX_USART1_UART_Init+0x58>)
 8000654:	f003 fa80 	bl	8003b58 <HAL_UART_Init>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800065e:	f000 f8af 	bl	80007c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	2000027c 	.word	0x2000027c
 800066c:	40013800 	.word	0x40013800

08000670 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08a      	sub	sp, #40	@ 0x28
 8000674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000676:	f107 0314 	add.w	r3, r7, #20
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	609a      	str	r2, [r3, #8]
 8000682:	60da      	str	r2, [r3, #12]
 8000684:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000686:	4b4a      	ldr	r3, [pc, #296]	@ (80007b0 <MX_GPIO_Init+0x140>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a49      	ldr	r2, [pc, #292]	@ (80007b0 <MX_GPIO_Init+0x140>)
 800068c:	f043 0304 	orr.w	r3, r3, #4
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b47      	ldr	r3, [pc, #284]	@ (80007b0 <MX_GPIO_Init+0x140>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0304 	and.w	r3, r3, #4
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069e:	4b44      	ldr	r3, [pc, #272]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	4a43      	ldr	r2, [pc, #268]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006aa:	4b41      	ldr	r3, [pc, #260]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b6:	4b3e      	ldr	r3, [pc, #248]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	4a3d      	ldr	r2, [pc, #244]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006bc:	f043 0302 	orr.w	r3, r3, #2
 80006c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c2:	4b3b      	ldr	r3, [pc, #236]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	f003 0302 	and.w	r3, r3, #2
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006ce:	4b38      	ldr	r3, [pc, #224]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	4a37      	ldr	r2, [pc, #220]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006da:	4b35      	ldr	r3, [pc, #212]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80006e6:	f001 ff0f 	bl	8002508 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ea:	4b31      	ldr	r3, [pc, #196]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	4a30      	ldr	r2, [pc, #192]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <MX_GPIO_Init+0x140>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8000702:	2200      	movs	r2, #0
 8000704:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000708:	482a      	ldr	r0, [pc, #168]	@ (80007b4 <MX_GPIO_Init+0x144>)
 800070a:	f000 fccb 	bl	80010a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	2140      	movs	r1, #64	@ 0x40
 8000712:	4829      	ldr	r0, [pc, #164]	@ (80007b8 <MX_GPIO_Init+0x148>)
 8000714:	f000 fcc6 	bl	80010a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000718:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800071c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800071e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	4619      	mov	r1, r3
 800072e:	4823      	ldr	r0, [pc, #140]	@ (80007bc <MX_GPIO_Init+0x14c>)
 8000730:	f000 fb26 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin PB7 */
  GPIO_InitStruct.Pin = LD3_Pin|GPIO_PIN_7;
 8000734:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073a:	2301      	movs	r3, #1
 800073c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000742:	2300      	movs	r3, #0
 8000744:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	4619      	mov	r1, r3
 800074c:	4819      	ldr	r0, [pc, #100]	@ (80007b4 <MX_GPIO_Init+0x144>)
 800074e:	f000 fb17 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000752:	2320      	movs	r3, #32
 8000754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	4619      	mov	r1, r3
 8000764:	4814      	ldr	r0, [pc, #80]	@ (80007b8 <MX_GPIO_Init+0x148>)
 8000766:	f000 fb0b 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800076a:	2340      	movs	r3, #64	@ 0x40
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076e:	2301      	movs	r3, #1
 8000770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000776:	2300      	movs	r3, #0
 8000778:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4619      	mov	r1, r3
 8000780:	480d      	ldr	r0, [pc, #52]	@ (80007b8 <MX_GPIO_Init+0x148>)
 8000782:	f000 fafd 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000786:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078c:	2302      	movs	r3, #2
 800078e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000794:	2303      	movs	r3, #3
 8000796:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000798:	2308      	movs	r3, #8
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <MX_GPIO_Init+0x148>)
 80007a4:	f000 faec 	bl	8000d80 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007a8:	bf00      	nop
 80007aa:	3728      	adds	r7, #40	@ 0x28
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40021000 	.word	0x40021000
 80007b4:	48000400 	.word	0x48000400
 80007b8:	48001800 	.word	0x48001800
 80007bc:	48000800 	.word	0x48000800

080007c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c4:	b672      	cpsid	i
}
 80007c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <Error_Handler+0x8>

080007cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <HAL_MspInit+0x44>)
 80007d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000810 <HAL_MspInit+0x44>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80007de:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <HAL_MspInit+0x44>)
 80007e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ea:	4b09      	ldr	r3, [pc, #36]	@ (8000810 <HAL_MspInit+0x44>)
 80007ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ee:	4a08      	ldr	r2, [pc, #32]	@ (8000810 <HAL_MspInit+0x44>)
 80007f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80007f6:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <HAL_MspInit+0x44>)
 80007f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	40021000 	.word	0x40021000

08000814 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b0ac      	sub	sp, #176	@ 0xb0
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	228c      	movs	r2, #140	@ 0x8c
 8000832:	2100      	movs	r1, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f008 f85f 	bl	80088f8 <memset>
  if(huart->Instance==USART1)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a22      	ldr	r2, [pc, #136]	@ (80008c8 <HAL_UART_MspInit+0xb4>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d13d      	bne.n	80008c0 <HAL_UART_MspInit+0xac>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000844:	2301      	movs	r3, #1
 8000846:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000848:	2300      	movs	r3, #0
 800084a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800084c:	f107 0310 	add.w	r3, r7, #16
 8000850:	4618      	mov	r0, r3
 8000852:	f002 fca7 	bl	80031a4 <HAL_RCCEx_PeriphCLKConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800085c:	f7ff ffb0 	bl	80007c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000860:	4b1a      	ldr	r3, [pc, #104]	@ (80008cc <HAL_UART_MspInit+0xb8>)
 8000862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000864:	4a19      	ldr	r2, [pc, #100]	@ (80008cc <HAL_UART_MspInit+0xb8>)
 8000866:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800086a:	6613      	str	r3, [r2, #96]	@ 0x60
 800086c:	4b17      	ldr	r3, [pc, #92]	@ (80008cc <HAL_UART_MspInit+0xb8>)
 800086e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000870:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000878:	4b14      	ldr	r3, [pc, #80]	@ (80008cc <HAL_UART_MspInit+0xb8>)
 800087a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087c:	4a13      	ldr	r2, [pc, #76]	@ (80008cc <HAL_UART_MspInit+0xb8>)
 800087e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000882:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000884:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <HAL_UART_MspInit+0xb8>)
 8000886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000890:	f001 fe3a 	bl	8002508 <HAL_PWREx_EnableVddIO2>
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000894:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000898:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2302      	movs	r3, #2
 800089e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a8:	2303      	movs	r3, #3
 80008aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008ae:	2307      	movs	r3, #7
 80008b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008b8:	4619      	mov	r1, r3
 80008ba:	4805      	ldr	r0, [pc, #20]	@ (80008d0 <HAL_UART_MspInit+0xbc>)
 80008bc:	f000 fa60 	bl	8000d80 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80008c0:	bf00      	nop
 80008c2:	37b0      	adds	r7, #176	@ 0xb0
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40013800 	.word	0x40013800
 80008cc:	40021000 	.word	0x40021000
 80008d0:	48001800 	.word	0x48001800

080008d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <NMI_Handler+0x4>

080008dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <HardFault_Handler+0x4>

080008e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <MemManage_Handler+0x4>

080008ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <BusFault_Handler+0x4>

080008f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <UsageFault_Handler+0x4>

080008fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr

0800090a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800090a:	b480      	push	{r7}
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090e:	bf00      	nop
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800092a:	f000 f8d3 	bl	8000ad4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <OTG_FS_IRQHandler+0x10>)
 800093a:	f000 fd09 	bl	8001350 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200008f8 	.word	0x200008f8

08000948 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000950:	4a14      	ldr	r2, [pc, #80]	@ (80009a4 <_sbrk+0x5c>)
 8000952:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <_sbrk+0x60>)
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800095c:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <_sbrk+0x64>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d102      	bne.n	800096a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000964:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <_sbrk+0x64>)
 8000966:	4a12      	ldr	r2, [pc, #72]	@ (80009b0 <_sbrk+0x68>)
 8000968:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800096a:	4b10      	ldr	r3, [pc, #64]	@ (80009ac <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	429a      	cmp	r2, r3
 8000976:	d207      	bcs.n	8000988 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000978:	f007 ffd6 	bl	8008928 <__errno>
 800097c:	4603      	mov	r3, r0
 800097e:	220c      	movs	r2, #12
 8000980:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000982:	f04f 33ff 	mov.w	r3, #4294967295
 8000986:	e009      	b.n	800099c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000988:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <_sbrk+0x64>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800098e:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <_sbrk+0x64>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	4a05      	ldr	r2, [pc, #20]	@ (80009ac <_sbrk+0x64>)
 8000998:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800099a:	68fb      	ldr	r3, [r7, #12]
}
 800099c:	4618      	mov	r0, r3
 800099e:	3718      	adds	r7, #24
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20040000 	.word	0x20040000
 80009a8:	00000400 	.word	0x00000400
 80009ac:	20000310 	.word	0x20000310
 80009b0:	20001148 	.word	0x20001148

080009b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009b8:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <SystemInit+0x20>)
 80009ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009be:	4a05      	ldr	r2, [pc, #20]	@ (80009d4 <SystemInit+0x20>)
 80009c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009dc:	f7ff ffea 	bl	80009b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009e0:	480c      	ldr	r0, [pc, #48]	@ (8000a14 <LoopForever+0x6>)
  ldr r1, =_edata
 80009e2:	490d      	ldr	r1, [pc, #52]	@ (8000a18 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009e4:	4a0d      	ldr	r2, [pc, #52]	@ (8000a1c <LoopForever+0xe>)
  movs r3, #0
 80009e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e8:	e002      	b.n	80009f0 <LoopCopyDataInit>

080009ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ee:	3304      	adds	r3, #4

080009f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009f4:	d3f9      	bcc.n	80009ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a20 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000a24 <LoopForever+0x16>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009fc:	e001      	b.n	8000a02 <LoopFillZerobss>

080009fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a00:	3204      	adds	r2, #4

08000a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a04:	d3fb      	bcc.n	80009fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a06:	f007 ff95 	bl	8008934 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a0a:	f7ff fd85 	bl	8000518 <main>

08000a0e <LoopForever>:

LoopForever:
    b LoopForever
 8000a0e:	e7fe      	b.n	8000a0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a10:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000a14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a18:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8000a1c:	08008ae8 	.word	0x08008ae8
  ldr r2, =_sbss
 8000a20:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8000a24:	20001144 	.word	0x20001144

08000a28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a28:	e7fe      	b.n	8000a28 <ADC1_2_IRQHandler>

08000a2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a30:	2300      	movs	r3, #0
 8000a32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a34:	2003      	movs	r0, #3
 8000a36:	f000 f961 	bl	8000cfc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 f80e 	bl	8000a5c <HAL_InitTick>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d002      	beq.n	8000a4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	71fb      	strb	r3, [r7, #7]
 8000a4a:	e001      	b.n	8000a50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a4c:	f7ff febe 	bl	80007cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a50:	79fb      	ldrb	r3, [r7, #7]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
	...

08000a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a64:	2300      	movs	r3, #0
 8000a66:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a68:	4b17      	ldr	r3, [pc, #92]	@ (8000ac8 <HAL_InitTick+0x6c>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d023      	beq.n	8000ab8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a70:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <HAL_InitTick+0x70>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <HAL_InitTick+0x6c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a86:	4618      	mov	r0, r3
 8000a88:	f000 f96d 	bl	8000d66 <HAL_SYSTICK_Config>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d10f      	bne.n	8000ab2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2b0f      	cmp	r3, #15
 8000a96:	d809      	bhi.n	8000aac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	6879      	ldr	r1, [r7, #4]
 8000a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa0:	f000 f937 	bl	8000d12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000aa4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad0 <HAL_InitTick+0x74>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6013      	str	r3, [r2, #0]
 8000aaa:	e007      	b.n	8000abc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	73fb      	strb	r3, [r7, #15]
 8000ab0:	e004      	b.n	8000abc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	73fb      	strb	r3, [r7, #15]
 8000ab6:	e001      	b.n	8000abc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	2000010c 	.word	0x2000010c
 8000acc:	20000104 	.word	0x20000104
 8000ad0:	20000108 	.word	0x20000108

08000ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <HAL_IncTick+0x20>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	461a      	mov	r2, r3
 8000ade:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <HAL_IncTick+0x24>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <HAL_IncTick+0x24>)
 8000ae6:	6013      	str	r3, [r2, #0]
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	2000010c 	.word	0x2000010c
 8000af8:	20000314 	.word	0x20000314

08000afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return uwTick;
 8000b00:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <HAL_GetTick+0x14>)
 8000b02:	681b      	ldr	r3, [r3, #0]
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20000314 	.word	0x20000314

08000b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b1c:	f7ff ffee 	bl	8000afc <HAL_GetTick>
 8000b20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b2c:	d005      	beq.n	8000b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <HAL_Delay+0x44>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	461a      	mov	r2, r3
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	4413      	add	r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b3a:	bf00      	nop
 8000b3c:	f7ff ffde 	bl	8000afc <HAL_GetTick>
 8000b40:	4602      	mov	r2, r0
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d8f7      	bhi.n	8000b3c <HAL_Delay+0x28>
  {
  }
}
 8000b4c:	bf00      	nop
 8000b4e:	bf00      	nop
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	2000010c 	.word	0x2000010c

08000b5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f003 0307 	and.w	r3, r3, #7
 8000b6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b72:	68ba      	ldr	r2, [r7, #8]
 8000b74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	60d3      	str	r3, [r2, #12]
}
 8000b94:	bf00      	nop
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba8:	4b04      	ldr	r3, [pc, #16]	@ (8000bbc <__NVIC_GetPriorityGrouping+0x18>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	0a1b      	lsrs	r3, r3, #8
 8000bae:	f003 0307 	and.w	r3, r3, #7
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	db0b      	blt.n	8000bea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	f003 021f 	and.w	r2, r3, #31
 8000bd8:	4907      	ldr	r1, [pc, #28]	@ (8000bf8 <__NVIC_EnableIRQ+0x38>)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	095b      	lsrs	r3, r3, #5
 8000be0:	2001      	movs	r0, #1
 8000be2:	fa00 f202 	lsl.w	r2, r0, r2
 8000be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	e000e100 	.word	0xe000e100

08000bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	6039      	str	r1, [r7, #0]
 8000c06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	db0a      	blt.n	8000c26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	490c      	ldr	r1, [pc, #48]	@ (8000c48 <__NVIC_SetPriority+0x4c>)
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	0112      	lsls	r2, r2, #4
 8000c1c:	b2d2      	uxtb	r2, r2
 8000c1e:	440b      	add	r3, r1
 8000c20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c24:	e00a      	b.n	8000c3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4908      	ldr	r1, [pc, #32]	@ (8000c4c <__NVIC_SetPriority+0x50>)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	f003 030f 	and.w	r3, r3, #15
 8000c32:	3b04      	subs	r3, #4
 8000c34:	0112      	lsls	r2, r2, #4
 8000c36:	b2d2      	uxtb	r2, r2
 8000c38:	440b      	add	r3, r1
 8000c3a:	761a      	strb	r2, [r3, #24]
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	e000e100 	.word	0xe000e100
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b089      	sub	sp, #36	@ 0x24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	f1c3 0307 	rsb	r3, r3, #7
 8000c6a:	2b04      	cmp	r3, #4
 8000c6c:	bf28      	it	cs
 8000c6e:	2304      	movcs	r3, #4
 8000c70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	3304      	adds	r3, #4
 8000c76:	2b06      	cmp	r3, #6
 8000c78:	d902      	bls.n	8000c80 <NVIC_EncodePriority+0x30>
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	3b03      	subs	r3, #3
 8000c7e:	e000      	b.n	8000c82 <NVIC_EncodePriority+0x32>
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	f04f 32ff 	mov.w	r2, #4294967295
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43da      	mvns	r2, r3
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	401a      	ands	r2, r3
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c98:	f04f 31ff 	mov.w	r1, #4294967295
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	43d9      	mvns	r1, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	4313      	orrs	r3, r2
         );
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3724      	adds	r7, #36	@ 0x24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cc8:	d301      	bcc.n	8000cce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e00f      	b.n	8000cee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <SysTick_Config+0x40>)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cd6:	210f      	movs	r1, #15
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cdc:	f7ff ff8e 	bl	8000bfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce0:	4b05      	ldr	r3, [pc, #20]	@ (8000cf8 <SysTick_Config+0x40>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce6:	4b04      	ldr	r3, [pc, #16]	@ (8000cf8 <SysTick_Config+0x40>)
 8000ce8:	2207      	movs	r2, #7
 8000cea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	e000e010 	.word	0xe000e010

08000cfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff ff29 	bl	8000b5c <__NVIC_SetPriorityGrouping>
}
 8000d0a:	bf00      	nop
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b086      	sub	sp, #24
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	4603      	mov	r3, r0
 8000d1a:	60b9      	str	r1, [r7, #8]
 8000d1c:	607a      	str	r2, [r7, #4]
 8000d1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d24:	f7ff ff3e 	bl	8000ba4 <__NVIC_GetPriorityGrouping>
 8000d28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	68b9      	ldr	r1, [r7, #8]
 8000d2e:	6978      	ldr	r0, [r7, #20]
 8000d30:	f7ff ff8e 	bl	8000c50 <NVIC_EncodePriority>
 8000d34:	4602      	mov	r2, r0
 8000d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff5d 	bl	8000bfc <__NVIC_SetPriority>
}
 8000d42:	bf00      	nop
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	4603      	mov	r3, r0
 8000d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff31 	bl	8000bc0 <__NVIC_EnableIRQ>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffa2 	bl	8000cb8 <SysTick_Config>
 8000d74:	4603      	mov	r3, r0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b087      	sub	sp, #28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d8e:	e166      	b.n	800105e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	2101      	movs	r1, #1
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 8158 	beq.w	8001058 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <HAL_GPIO_Init+0x40>
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 0303 	and.w	r3, r3, #3
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d130      	bne.n	8000e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000df6:	2201      	movs	r2, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f003 0201 	and.w	r2, r3, #1
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d017      	beq.n	8000e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d123      	bne.n	8000eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	08da      	lsrs	r2, r3, #3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3208      	adds	r2, #8
 8000e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	220f      	movs	r2, #15
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43db      	mvns	r3, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	691a      	ldr	r2, [r3, #16]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f003 0307 	and.w	r3, r3, #7
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	6939      	ldr	r1, [r7, #16]
 8000eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0203 	and.w	r2, r3, #3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 80b2 	beq.w	8001058 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef4:	4b61      	ldr	r3, [pc, #388]	@ (800107c <HAL_GPIO_Init+0x2fc>)
 8000ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ef8:	4a60      	ldr	r2, [pc, #384]	@ (800107c <HAL_GPIO_Init+0x2fc>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f00:	4b5e      	ldr	r3, [pc, #376]	@ (800107c <HAL_GPIO_Init+0x2fc>)
 8000f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f0c:	4a5c      	ldr	r2, [pc, #368]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	3302      	adds	r3, #2
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f36:	d02b      	beq.n	8000f90 <HAL_GPIO_Init+0x210>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a52      	ldr	r2, [pc, #328]	@ (8001084 <HAL_GPIO_Init+0x304>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d025      	beq.n	8000f8c <HAL_GPIO_Init+0x20c>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a51      	ldr	r2, [pc, #324]	@ (8001088 <HAL_GPIO_Init+0x308>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d01f      	beq.n	8000f88 <HAL_GPIO_Init+0x208>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a50      	ldr	r2, [pc, #320]	@ (800108c <HAL_GPIO_Init+0x30c>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d019      	beq.n	8000f84 <HAL_GPIO_Init+0x204>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a4f      	ldr	r2, [pc, #316]	@ (8001090 <HAL_GPIO_Init+0x310>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d013      	beq.n	8000f80 <HAL_GPIO_Init+0x200>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a4e      	ldr	r2, [pc, #312]	@ (8001094 <HAL_GPIO_Init+0x314>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d00d      	beq.n	8000f7c <HAL_GPIO_Init+0x1fc>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a4d      	ldr	r2, [pc, #308]	@ (8001098 <HAL_GPIO_Init+0x318>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d007      	beq.n	8000f78 <HAL_GPIO_Init+0x1f8>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a4c      	ldr	r2, [pc, #304]	@ (800109c <HAL_GPIO_Init+0x31c>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d101      	bne.n	8000f74 <HAL_GPIO_Init+0x1f4>
 8000f70:	2307      	movs	r3, #7
 8000f72:	e00e      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f74:	2308      	movs	r3, #8
 8000f76:	e00c      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f78:	2306      	movs	r3, #6
 8000f7a:	e00a      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f7c:	2305      	movs	r3, #5
 8000f7e:	e008      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f80:	2304      	movs	r3, #4
 8000f82:	e006      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f84:	2303      	movs	r3, #3
 8000f86:	e004      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f88:	2302      	movs	r3, #2
 8000f8a:	e002      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e000      	b.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f90:	2300      	movs	r3, #0
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	f002 0203 	and.w	r2, r2, #3
 8000f98:	0092      	lsls	r2, r2, #2
 8000f9a:	4093      	lsls	r3, r2
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fa2:	4937      	ldr	r1, [pc, #220]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d003      	beq.n	8000fd4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fd4:	4a32      	ldr	r2, [pc, #200]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fda:	4b31      	ldr	r3, [pc, #196]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ffe:	4a28      	ldr	r2, [pc, #160]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001004:	4b26      	ldr	r3, [pc, #152]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	43db      	mvns	r3, r3
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4313      	orrs	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001028:	4a1d      	ldr	r2, [pc, #116]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800102e:	4b1c      	ldr	r3, [pc, #112]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	43db      	mvns	r3, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001052:	4a13      	ldr	r2, [pc, #76]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	3301      	adds	r3, #1
 800105c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	fa22 f303 	lsr.w	r3, r2, r3
 8001068:	2b00      	cmp	r3, #0
 800106a:	f47f ae91 	bne.w	8000d90 <HAL_GPIO_Init+0x10>
  }
}
 800106e:	bf00      	nop
 8001070:	bf00      	nop
 8001072:	371c      	adds	r7, #28
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40021000 	.word	0x40021000
 8001080:	40010000 	.word	0x40010000
 8001084:	48000400 	.word	0x48000400
 8001088:	48000800 	.word	0x48000800
 800108c:	48000c00 	.word	0x48000c00
 8001090:	48001000 	.word	0x48001000
 8001094:	48001400 	.word	0x48001400
 8001098:	48001800 	.word	0x48001800
 800109c:	48001c00 	.word	0x48001c00
 80010a0:	40010400 	.word	0x40010400

080010a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	807b      	strh	r3, [r7, #2]
 80010b0:	4613      	mov	r3, r2
 80010b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010ba:	887a      	ldrh	r2, [r7, #2]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010c0:	e002      	b.n	80010c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010c2:	887a      	ldrh	r2, [r7, #2]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af02      	add	r7, sp, #8
 80010da:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e101      	b.n	80012ea <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d106      	bne.n	8001100 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f006 fefa 	bl	8007ef4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2203      	movs	r2, #3
 8001104:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f003 fb1b 	bl	800474e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6818      	ldr	r0, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7c1a      	ldrb	r2, [r3, #16]
 8001120:	f88d 2000 	strb.w	r2, [sp]
 8001124:	3304      	adds	r3, #4
 8001126:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001128:	f003 fa37 	bl	800459a <USB_CoreInit>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d005      	beq.n	800113e <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2202      	movs	r2, #2
 8001136:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e0d5      	b.n	80012ea <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f003 fb13 	bl	8004770 <USB_SetCurrentMode>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d005      	beq.n	800115c <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2202      	movs	r2, #2
 8001154:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e0c6      	b.n	80012ea <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]
 8001160:	e04a      	b.n	80011f8 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001162:	7bfa      	ldrb	r2, [r7, #15]
 8001164:	6879      	ldr	r1, [r7, #4]
 8001166:	4613      	mov	r3, r2
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	4413      	add	r3, r2
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	440b      	add	r3, r1
 8001170:	3315      	adds	r3, #21
 8001172:	2201      	movs	r2, #1
 8001174:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001176:	7bfa      	ldrb	r2, [r7, #15]
 8001178:	6879      	ldr	r1, [r7, #4]
 800117a:	4613      	mov	r3, r2
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	4413      	add	r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	440b      	add	r3, r1
 8001184:	3314      	adds	r3, #20
 8001186:	7bfa      	ldrb	r2, [r7, #15]
 8001188:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800118a:	7bfa      	ldrb	r2, [r7, #15]
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	b298      	uxth	r0, r3
 8001190:	6879      	ldr	r1, [r7, #4]
 8001192:	4613      	mov	r3, r2
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	4413      	add	r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	440b      	add	r3, r1
 800119c:	332e      	adds	r3, #46	@ 0x2e
 800119e:	4602      	mov	r2, r0
 80011a0:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80011a2:	7bfa      	ldrb	r2, [r7, #15]
 80011a4:	6879      	ldr	r1, [r7, #4]
 80011a6:	4613      	mov	r3, r2
 80011a8:	00db      	lsls	r3, r3, #3
 80011aa:	4413      	add	r3, r2
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	440b      	add	r3, r1
 80011b0:	3318      	adds	r3, #24
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80011b6:	7bfa      	ldrb	r2, [r7, #15]
 80011b8:	6879      	ldr	r1, [r7, #4]
 80011ba:	4613      	mov	r3, r2
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	4413      	add	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	440b      	add	r3, r1
 80011c4:	331c      	adds	r3, #28
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80011ca:	7bfa      	ldrb	r2, [r7, #15]
 80011cc:	6879      	ldr	r1, [r7, #4]
 80011ce:	4613      	mov	r3, r2
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	4413      	add	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	440b      	add	r3, r1
 80011d8:	3320      	adds	r3, #32
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80011de:	7bfa      	ldrb	r2, [r7, #15]
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	4613      	mov	r3, r2
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	4413      	add	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	440b      	add	r3, r1
 80011ec:	3324      	adds	r3, #36	@ 0x24
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	3301      	adds	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	791b      	ldrb	r3, [r3, #4]
 80011fc:	7bfa      	ldrb	r2, [r7, #15]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d3af      	bcc.n	8001162 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001202:	2300      	movs	r3, #0
 8001204:	73fb      	strb	r3, [r7, #15]
 8001206:	e044      	b.n	8001292 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001208:	7bfa      	ldrb	r2, [r7, #15]
 800120a:	6879      	ldr	r1, [r7, #4]
 800120c:	4613      	mov	r3, r2
 800120e:	00db      	lsls	r3, r3, #3
 8001210:	4413      	add	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800121e:	7bfa      	ldrb	r2, [r7, #15]
 8001220:	6879      	ldr	r1, [r7, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4413      	add	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001230:	7bfa      	ldrb	r2, [r7, #15]
 8001232:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001234:	7bfa      	ldrb	r2, [r7, #15]
 8001236:	6879      	ldr	r1, [r7, #4]
 8001238:	4613      	mov	r3, r2
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	4413      	add	r3, r2
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	440b      	add	r3, r1
 8001242:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800124a:	7bfa      	ldrb	r2, [r7, #15]
 800124c:	6879      	ldr	r1, [r7, #4]
 800124e:	4613      	mov	r3, r2
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	4413      	add	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	440b      	add	r3, r1
 8001258:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001260:	7bfa      	ldrb	r2, [r7, #15]
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	4613      	mov	r3, r2
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4413      	add	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001276:	7bfa      	ldrb	r2, [r7, #15]
 8001278:	6879      	ldr	r1, [r7, #4]
 800127a:	4613      	mov	r3, r2
 800127c:	00db      	lsls	r3, r3, #3
 800127e:	4413      	add	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	440b      	add	r3, r1
 8001284:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	3301      	adds	r3, #1
 8001290:	73fb      	strb	r3, [r7, #15]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	791b      	ldrb	r3, [r3, #4]
 8001296:	7bfa      	ldrb	r2, [r7, #15]
 8001298:	429a      	cmp	r2, r3
 800129a:	d3b5      	bcc.n	8001208 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6818      	ldr	r0, [r3, #0]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7c1a      	ldrb	r2, [r3, #16]
 80012a4:	f88d 2000 	strb.w	r2, [sp]
 80012a8:	3304      	adds	r3, #4
 80012aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ac:	f003 faac 	bl	8004808 <USB_DevInit>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d005      	beq.n	80012c2 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2202      	movs	r2, #2
 80012ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e013      	b.n	80012ea <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2201      	movs	r2, #1
 80012cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	7b1b      	ldrb	r3, [r3, #12]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d102      	bne.n	80012de <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f001 f86d 	bl	80023b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f004 fa63 	bl	80057ae <USB_DevDisconnect>

  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b084      	sub	sp, #16
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <HAL_PCD_Start+0x1c>
 800130a:	2302      	movs	r3, #2
 800130c:	e01c      	b.n	8001348 <HAL_PCD_Start+0x56>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2201      	movs	r2, #1
 8001312:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	7b5b      	ldrb	r3, [r3, #13]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d105      	bne.n	800132a <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001322:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4618      	mov	r0, r3
 8001330:	f003 f9fc 	bl	800472c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f004 fa17 	bl	800576c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b08d      	sub	sp, #52	@ 0x34
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800135e:	6a3b      	ldr	r3, [r7, #32]
 8001360:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f004 fad5 	bl	8005916 <USB_GetMode>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	f040 8481 	bne.w	8001c76 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f004 fa39 	bl	80057f0 <USB_ReadInterrupts>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 8477 	beq.w	8001c74 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f004 fa26 	bl	80057f0 <USB_ReadInterrupts>
 80013a4:	4603      	mov	r3, r0
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d107      	bne.n	80013be <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	695a      	ldr	r2, [r3, #20]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f002 0202 	and.w	r2, r2, #2
 80013bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f004 fa14 	bl	80057f0 <USB_ReadInterrupts>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f003 0310 	and.w	r3, r3, #16
 80013ce:	2b10      	cmp	r3, #16
 80013d0:	d161      	bne.n	8001496 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	699a      	ldr	r2, [r3, #24]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f022 0210 	bic.w	r2, r2, #16
 80013e0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80013e2:	6a3b      	ldr	r3, [r7, #32]
 80013e4:	6a1b      	ldr	r3, [r3, #32]
 80013e6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	f003 020f 	and.w	r2, r3, #15
 80013ee:	4613      	mov	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	4413      	add	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	3304      	adds	r3, #4
 8001400:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001408:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800140c:	d124      	bne.n	8001458 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001414:	4013      	ands	r3, r2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d035      	beq.n	8001486 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	091b      	lsrs	r3, r3, #4
 8001422:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001424:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001428:	b29b      	uxth	r3, r3
 800142a:	461a      	mov	r2, r3
 800142c:	6a38      	ldr	r0, [r7, #32]
 800142e:	f004 f84b 	bl	80054c8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	68da      	ldr	r2, [r3, #12]
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	091b      	lsrs	r3, r3, #4
 800143a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800143e:	441a      	add	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	695a      	ldr	r2, [r3, #20]
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	091b      	lsrs	r3, r3, #4
 800144c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001450:	441a      	add	r2, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	615a      	str	r2, [r3, #20]
 8001456:	e016      	b.n	8001486 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800145e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001462:	d110      	bne.n	8001486 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800146a:	2208      	movs	r2, #8
 800146c:	4619      	mov	r1, r3
 800146e:	6a38      	ldr	r0, [r7, #32]
 8001470:	f004 f82a 	bl	80054c8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	695a      	ldr	r2, [r3, #20]
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001480:	441a      	add	r2, r3
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	699a      	ldr	r2, [r3, #24]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f042 0210 	orr.w	r2, r2, #16
 8001494:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f004 f9a8 	bl	80057f0 <USB_ReadInterrupts>
 80014a0:	4603      	mov	r3, r0
 80014a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80014aa:	f040 80a7 	bne.w	80015fc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f004 f9ad 	bl	8005816 <USB_ReadDevAllOutEpInterrupt>
 80014bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80014be:	e099      	b.n	80015f4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80014c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 808e 	beq.w	80015e8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f004 f9d1 	bl	800587e <USB_ReadDevOutEPInterrupt>
 80014dc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d00c      	beq.n	8001502 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80014e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ea:	015a      	lsls	r2, r3, #5
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	4413      	add	r3, r2
 80014f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80014f4:	461a      	mov	r2, r3
 80014f6:	2301      	movs	r3, #1
 80014f8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80014fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f000 fe81 	bl	8002204 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	f003 0308 	and.w	r3, r3, #8
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00c      	beq.n	8001526 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800150c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150e:	015a      	lsls	r2, r3, #5
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	4413      	add	r3, r2
 8001514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001518:	461a      	mov	r2, r3
 800151a:	2308      	movs	r3, #8
 800151c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800151e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f000 febd 	bl	80022a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	f003 0310 	and.w	r3, r3, #16
 800152c:	2b00      	cmp	r3, #0
 800152e:	d008      	beq.n	8001542 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001532:	015a      	lsls	r2, r3, #5
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	4413      	add	r3, r2
 8001538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800153c:	461a      	mov	r2, r3
 800153e:	2310      	movs	r3, #16
 8001540:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d030      	beq.n	80015ae <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800154c:	6a3b      	ldr	r3, [r7, #32]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001554:	2b80      	cmp	r3, #128	@ 0x80
 8001556:	d109      	bne.n	800156c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	69fa      	ldr	r2, [r7, #28]
 8001562:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001566:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800156a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800156c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800156e:	4613      	mov	r3, r2
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	4413      	add	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	3304      	adds	r3, #4
 8001580:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	78db      	ldrb	r3, [r3, #3]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d108      	bne.n	800159c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	2200      	movs	r2, #0
 800158e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001592:	b2db      	uxtb	r3, r3
 8001594:	4619      	mov	r1, r3
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f006 fe00 	bl	800819c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800159c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159e:	015a      	lsls	r2, r3, #5
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	4413      	add	r3, r2
 80015a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015a8:	461a      	mov	r2, r3
 80015aa:	2302      	movs	r3, #2
 80015ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d008      	beq.n	80015ca <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80015b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ba:	015a      	lsls	r2, r3, #5
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	4413      	add	r3, r2
 80015c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015c4:	461a      	mov	r2, r3
 80015c6:	2320      	movs	r3, #32
 80015c8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d009      	beq.n	80015e8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80015d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d6:	015a      	lsls	r2, r3, #5
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	4413      	add	r3, r2
 80015dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015e0:	461a      	mov	r2, r3
 80015e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015e6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80015e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ea:	3301      	adds	r3, #1
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80015ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f0:	085b      	lsrs	r3, r3, #1
 80015f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80015f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f47f af62 	bne.w	80014c0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4618      	mov	r0, r3
 8001602:	f004 f8f5 	bl	80057f0 <USB_ReadInterrupts>
 8001606:	4603      	mov	r3, r0
 8001608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800160c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001610:	f040 80a4 	bne.w	800175c <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f004 f916 	bl	800584a <USB_ReadDevAllInEpInterrupt>
 800161e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001620:	2300      	movs	r3, #0
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001624:	e096      	b.n	8001754 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 808b 	beq.w	8001748 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001638:	b2d2      	uxtb	r2, r2
 800163a:	4611      	mov	r1, r2
 800163c:	4618      	mov	r0, r3
 800163e:	f004 f93c 	bl	80058ba <USB_ReadDevInEPInterrupt>
 8001642:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	2b00      	cmp	r3, #0
 800164c:	d020      	beq.n	8001690 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	f003 030f 	and.w	r3, r3, #15
 8001654:	2201      	movs	r2, #1
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001662:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	43db      	mvns	r3, r3
 8001668:	69f9      	ldr	r1, [r7, #28]
 800166a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800166e:	4013      	ands	r3, r2
 8001670:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	015a      	lsls	r2, r3, #5
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	4413      	add	r3, r2
 800167a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800167e:	461a      	mov	r2, r3
 8001680:	2301      	movs	r3, #1
 8001682:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001686:	b2db      	uxtb	r3, r3
 8001688:	4619      	mov	r1, r3
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f006 fcf1 	bl	8008072 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	f003 0308 	and.w	r3, r3, #8
 8001696:	2b00      	cmp	r3, #0
 8001698:	d008      	beq.n	80016ac <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	015a      	lsls	r2, r3, #5
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	4413      	add	r3, r2
 80016a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80016a6:	461a      	mov	r2, r3
 80016a8:	2308      	movs	r3, #8
 80016aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	f003 0310 	and.w	r3, r3, #16
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d008      	beq.n	80016c8 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	015a      	lsls	r2, r3, #5
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	4413      	add	r3, r2
 80016be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80016c2:	461a      	mov	r2, r3
 80016c4:	2310      	movs	r3, #16
 80016c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d008      	beq.n	80016e4 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80016d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d4:	015a      	lsls	r2, r3, #5
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	4413      	add	r3, r2
 80016da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80016de:	461a      	mov	r2, r3
 80016e0:	2340      	movs	r3, #64	@ 0x40
 80016e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d023      	beq.n	8001736 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80016ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016f0:	6a38      	ldr	r0, [r7, #32]
 80016f2:	f003 f9d1 	bl	8004a98 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80016f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016f8:	4613      	mov	r3, r2
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	4413      	add	r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	3310      	adds	r3, #16
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	3304      	adds	r3, #4
 8001708:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	78db      	ldrb	r3, [r3, #3]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d108      	bne.n	8001724 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	2200      	movs	r2, #0
 8001716:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171a:	b2db      	uxtb	r3, r3
 800171c:	4619      	mov	r1, r3
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f006 fd4e 	bl	80081c0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001726:	015a      	lsls	r2, r3, #5
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	4413      	add	r3, r2
 800172c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001730:	461a      	mov	r2, r3
 8001732:	2302      	movs	r3, #2
 8001734:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800173c:	2b00      	cmp	r3, #0
 800173e:	d003      	beq.n	8001748 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001740:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 fcd6 	bl	80020f4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	3301      	adds	r3, #1
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800174e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001756:	2b00      	cmp	r3, #0
 8001758:	f47f af65 	bne.w	8001626 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f004 f845 	bl	80057f0 <USB_ReadInterrupts>
 8001766:	4603      	mov	r3, r0
 8001768:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800176c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001770:	d122      	bne.n	80017b8 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800178c:	2b01      	cmp	r3, #1
 800178e:	d108      	bne.n	80017a2 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001798:	2100      	movs	r1, #0
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f006 ff82 	bl	80086a4 <HAL_PCDEx_LPM_Callback>
 80017a0:	e002      	b.n	80017a8 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f006 fcd2 	bl	800814c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	695a      	ldr	r2, [r3, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80017b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f004 f817 	bl	80057f0 <USB_ReadInterrupts>
 80017c2:	4603      	mov	r3, r0
 80017c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80017cc:	d112      	bne.n	80017f4 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d102      	bne.n	80017e4 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f006 fc8e 	bl	8008100 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	695a      	ldr	r2, [r3, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80017f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fff9 	bl	80057f0 <USB_ReadInterrupts>
 80017fe:	4603      	mov	r3, r0
 8001800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001804:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001808:	d121      	bne.n	800184e <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	695a      	ldr	r2, [r3, #20]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001818:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001820:	2b00      	cmp	r3, #0
 8001822:	d111      	bne.n	8001848 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	f003 020f 	and.w	r2, r3, #15
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800183e:	2101      	movs	r1, #1
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f006 ff2f 	bl	80086a4 <HAL_PCDEx_LPM_Callback>
 8001846:	e002      	b.n	800184e <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f006 fc59 	bl	8008100 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f003 ffcc 	bl	80057f0 <USB_ReadInterrupts>
 8001858:	4603      	mov	r3, r0
 800185a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800185e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001862:	f040 80b6 	bne.w	80019d2 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	69fa      	ldr	r2, [r7, #28]
 8001870:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001874:	f023 0301 	bic.w	r3, r3, #1
 8001878:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2110      	movs	r1, #16
 8001880:	4618      	mov	r0, r3
 8001882:	f003 f909 	bl	8004a98 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001886:	2300      	movs	r3, #0
 8001888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800188a:	e046      	b.n	800191a <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800188c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800188e:	015a      	lsls	r2, r3, #5
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	4413      	add	r3, r2
 8001894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001898:	461a      	mov	r2, r3
 800189a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800189e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80018a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018a2:	015a      	lsls	r2, r3, #5
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	4413      	add	r3, r2
 80018a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018b0:	0151      	lsls	r1, r2, #5
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	440a      	add	r2, r1
 80018b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80018ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80018be:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80018c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018c2:	015a      	lsls	r2, r3, #5
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	4413      	add	r3, r2
 80018c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018cc:	461a      	mov	r2, r3
 80018ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80018d2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80018d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d6:	015a      	lsls	r2, r3, #5
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	4413      	add	r3, r2
 80018dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018e4:	0151      	lsls	r1, r2, #5
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	440a      	add	r2, r1
 80018ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80018ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80018f2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	015a      	lsls	r2, r3, #5
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	4413      	add	r3, r2
 80018fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001904:	0151      	lsls	r1, r2, #5
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	440a      	add	r2, r1
 800190a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800190e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001912:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001916:	3301      	adds	r3, #1
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	791b      	ldrb	r3, [r3, #4]
 800191e:	461a      	mov	r2, r3
 8001920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001922:	4293      	cmp	r3, r2
 8001924:	d3b2      	bcc.n	800188c <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	69fa      	ldr	r2, [r7, #28]
 8001930:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001934:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001938:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7bdb      	ldrb	r3, [r3, #15]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d016      	beq.n	8001970 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001948:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001952:	f043 030b 	orr.w	r3, r3, #11
 8001956:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	69fa      	ldr	r2, [r7, #28]
 8001964:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001968:	f043 030b 	orr.w	r3, r3, #11
 800196c:	6453      	str	r3, [r2, #68]	@ 0x44
 800196e:	e015      	b.n	800199c <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001976:	695b      	ldr	r3, [r3, #20]
 8001978:	69fa      	ldr	r2, [r7, #28]
 800197a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800197e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001982:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001986:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	69fa      	ldr	r2, [r7, #28]
 8001992:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001996:	f043 030b 	orr.w	r3, r3, #11
 800199a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	69fa      	ldr	r2, [r7, #28]
 80019a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019aa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80019ae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80019ba:	4619      	mov	r1, r3
 80019bc:	4610      	mov	r0, r2
 80019be:	f003 ffdb 	bl	8005978 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80019d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f003 ff0a 	bl	80057f0 <USB_ReadInterrupts>
 80019dc:	4603      	mov	r3, r0
 80019de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019e6:	d123      	bne.n	8001a30 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f003 ffa0 	bl	8005932 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f003 f8c7 	bl	8004b8a <USB_GetDevSpeed>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461a      	mov	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681c      	ldr	r4, [r3, #0]
 8001a08:	f001 fb34 	bl	8003074 <HAL_RCC_GetHCLKFreq>
 8001a0c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a12:	461a      	mov	r2, r3
 8001a14:	4620      	mov	r0, r4
 8001a16:	f002 fded 	bl	80045f4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f006 fb51 	bl	80080c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	695a      	ldr	r2, [r3, #20]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001a2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f003 fedb 	bl	80057f0 <USB_ReadInterrupts>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f003 0308 	and.w	r3, r3, #8
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d10a      	bne.n	8001a5a <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f006 fb2e 	bl	80080a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	695a      	ldr	r2, [r3, #20]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f002 0208 	and.w	r2, r2, #8
 8001a58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f003 fec6 	bl	80057f0 <USB_ReadInterrupts>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a6a:	2b80      	cmp	r3, #128	@ 0x80
 8001a6c:	d123      	bne.n	8001ab6 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001a6e:	6a3b      	ldr	r3, [r7, #32]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a76:	6a3b      	ldr	r3, [r7, #32]
 8001a78:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a7e:	e014      	b.n	8001aaa <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001a80:	6879      	ldr	r1, [r7, #4]
 8001a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a84:	4613      	mov	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d105      	bne.n	8001aa4 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 faf7 	bl	8002092 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	791b      	ldrb	r3, [r3, #4]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d3e4      	bcc.n	8001a80 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f003 fe98 	bl	80057f0 <USB_ReadInterrupts>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001aca:	d13c      	bne.n	8001b46 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001acc:	2301      	movs	r3, #1
 8001ace:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ad0:	e02b      	b.n	8001b2a <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	015a      	lsls	r2, r3, #5
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	4413      	add	r3, r2
 8001ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ae2:	6879      	ldr	r1, [r7, #4]
 8001ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	4413      	add	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	440b      	add	r3, r1
 8001af0:	3318      	adds	r3, #24
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d115      	bne.n	8001b24 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001af8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	da12      	bge.n	8001b24 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b02:	4613      	mov	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	4413      	add	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	3317      	adds	r3, #23
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 fab7 	bl	8002092 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b26:	3301      	adds	r3, #1
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	791b      	ldrb	r3, [r3, #4]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d3cd      	bcc.n	8001ad2 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	695a      	ldr	r2, [r3, #20]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001b44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f003 fe50 	bl	80057f0 <USB_ReadInterrupts>
 8001b50:	4603      	mov	r3, r0
 8001b52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b5a:	d156      	bne.n	8001c0a <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b60:	e045      	b.n	8001bee <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b64:	015a      	lsls	r2, r3, #5
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	4413      	add	r3, r2
 8001b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b76:	4613      	mov	r3, r2
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	4413      	add	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	440b      	add	r3, r1
 8001b80:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d12e      	bne.n	8001be8 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001b8a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	da2b      	bge.n	8001be8 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001b9c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d121      	bne.n	8001be8 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ba8:	4613      	mov	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001bba:	6a3b      	ldr	r3, [r7, #32]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001bc6:	6a3b      	ldr	r3, [r7, #32]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10a      	bne.n	8001be8 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	69fa      	ldr	r2, [r7, #28]
 8001bdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001be0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be4:	6053      	str	r3, [r2, #4]
            break;
 8001be6:	e008      	b.n	8001bfa <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	3301      	adds	r3, #1
 8001bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	791b      	ldrb	r3, [r3, #4]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d3b3      	bcc.n	8001b62 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	695a      	ldr	r2, [r3, #20]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001c08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 fdee 	bl	80057f0 <USB_ReadInterrupts>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c1e:	d10a      	bne.n	8001c36 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f006 fadf 	bl	80081e4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	695a      	ldr	r2, [r3, #20]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001c34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f003 fdd8 	bl	80057f0 <USB_ReadInterrupts>
 8001c40:	4603      	mov	r3, r0
 8001c42:	f003 0304 	and.w	r3, r3, #4
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	d115      	bne.n	8001c76 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f006 facf 	bl	8008200 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6859      	ldr	r1, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	e000      	b.n	8001c76 <HAL_PCD_IRQHandler+0x926>
      return;
 8001c74:	bf00      	nop
    }
  }
}
 8001c76:	3734      	adds	r7, #52	@ 0x34
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd90      	pop	{r4, r7, pc}

08001c7c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d101      	bne.n	8001c96 <HAL_PCD_SetAddress+0x1a>
 8001c92:	2302      	movs	r3, #2
 8001c94:	e012      	b.n	8001cbc <HAL_PCD_SetAddress+0x40>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	78fa      	ldrb	r2, [r7, #3]
 8001caa:	4611      	mov	r1, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f003 fd37 	bl	8005720 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	4608      	mov	r0, r1
 8001cce:	4611      	mov	r1, r2
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	70fb      	strb	r3, [r7, #3]
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	803b      	strh	r3, [r7, #0]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ce2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	da0f      	bge.n	8001d0a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cea:	78fb      	ldrb	r3, [r7, #3]
 8001cec:	f003 020f 	and.w	r2, r3, #15
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	3310      	adds	r3, #16
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	3304      	adds	r3, #4
 8001d00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2201      	movs	r2, #1
 8001d06:	705a      	strb	r2, [r3, #1]
 8001d08:	e00f      	b.n	8001d2a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d0a:	78fb      	ldrb	r3, [r7, #3]
 8001d0c:	f003 020f 	and.w	r2, r3, #15
 8001d10:	4613      	mov	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	4413      	add	r3, r2
 8001d20:	3304      	adds	r3, #4
 8001d22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001d2a:	78fb      	ldrb	r3, [r7, #3]
 8001d2c:	f003 030f 	and.w	r3, r3, #15
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001d36:	883b      	ldrh	r3, [r7, #0]
 8001d38:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	78ba      	ldrb	r2, [r7, #2]
 8001d44:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	785b      	ldrb	r3, [r3, #1]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d004      	beq.n	8001d58 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001d58:	78bb      	ldrb	r3, [r7, #2]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d102      	bne.n	8001d64 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2200      	movs	r2, #0
 8001d62:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d101      	bne.n	8001d72 <HAL_PCD_EP_Open+0xae>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	e00e      	b.n	8001d90 <HAL_PCD_EP_Open+0xcc>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68f9      	ldr	r1, [r7, #12]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f002 ff21 	bl	8004bc8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001d8e:	7afb      	ldrb	r3, [r7, #11]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001da4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	da0f      	bge.n	8001dcc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dac:	78fb      	ldrb	r3, [r7, #3]
 8001dae:	f003 020f 	and.w	r2, r3, #15
 8001db2:	4613      	mov	r3, r2
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4413      	add	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	3310      	adds	r3, #16
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	705a      	strb	r2, [r3, #1]
 8001dca:	e00f      	b.n	8001dec <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dcc:	78fb      	ldrb	r3, [r7, #3]
 8001dce:	f003 020f 	and.w	r2, r3, #15
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	4413      	add	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	3304      	adds	r3, #4
 8001de4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001dec:	78fb      	ldrb	r3, [r7, #3]
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d101      	bne.n	8001e06 <HAL_PCD_EP_Close+0x6e>
 8001e02:	2302      	movs	r3, #2
 8001e04:	e00e      	b.n	8001e24 <HAL_PCD_EP_Close+0x8c>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68f9      	ldr	r1, [r7, #12]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f002 ff5f 	bl	8004cd8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	607a      	str	r2, [r7, #4]
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e3c:	7afb      	ldrb	r3, [r7, #11]
 8001e3e:	f003 020f 	and.w	r2, r3, #15
 8001e42:	4613      	mov	r3, r2
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4413      	add	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	4413      	add	r3, r2
 8001e52:	3304      	adds	r3, #4
 8001e54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	2200      	movs	r2, #0
 8001e66:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e6e:	7afb      	ldrb	r3, [r7, #11]
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6979      	ldr	r1, [r7, #20]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f003 f805 	bl	8004e90 <USB_EPStartXfer>

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3718      	adds	r7, #24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	f003 020f 	and.w	r2, r3, #15
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4413      	add	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	440b      	add	r3, r1
 8001eae:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ed0:	7afb      	ldrb	r3, [r7, #11]
 8001ed2:	f003 020f 	and.w	r2, r3, #15
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	3310      	adds	r3, #16
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2201      	movs	r2, #1
 8001efe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f00:	7afb      	ldrb	r3, [r7, #11]
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6979      	ldr	r1, [r7, #20]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f002 ffbc 	bl	8004e90 <USB_EPStartXfer>

  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b084      	sub	sp, #16
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001f2e:	78fb      	ldrb	r3, [r7, #3]
 8001f30:	f003 030f 	and.w	r3, r3, #15
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	7912      	ldrb	r2, [r2, #4]
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d901      	bls.n	8001f40 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e04e      	b.n	8001fde <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	da0f      	bge.n	8001f68 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	f003 020f 	and.w	r2, r3, #15
 8001f4e:	4613      	mov	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	3310      	adds	r3, #16
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2201      	movs	r2, #1
 8001f64:	705a      	strb	r2, [r3, #1]
 8001f66:	e00d      	b.n	8001f84 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001f68:	78fa      	ldrb	r2, [r7, #3]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	4413      	add	r3, r2
 8001f7a:	3304      	adds	r3, #4
 8001f7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2201      	movs	r2, #1
 8001f88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f8a:	78fb      	ldrb	r3, [r7, #3]
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d101      	bne.n	8001fa4 <HAL_PCD_EP_SetStall+0x82>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e01c      	b.n	8001fde <HAL_PCD_EP_SetStall+0xbc>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68f9      	ldr	r1, [r7, #12]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f003 fae0 	bl	8005578 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d108      	bne.n	8001fd4 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4610      	mov	r0, r2
 8001fd0:	f003 fcd2 	bl	8005978 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
 8001fee:	460b      	mov	r3, r1
 8001ff0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ff2:	78fb      	ldrb	r3, [r7, #3]
 8001ff4:	f003 030f 	and.w	r3, r3, #15
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	7912      	ldrb	r2, [r2, #4]
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d901      	bls.n	8002004 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e042      	b.n	800208a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002004:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002008:	2b00      	cmp	r3, #0
 800200a:	da0f      	bge.n	800202c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800200c:	78fb      	ldrb	r3, [r7, #3]
 800200e:	f003 020f 	and.w	r2, r3, #15
 8002012:	4613      	mov	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	4413      	add	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	3310      	adds	r3, #16
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	4413      	add	r3, r2
 8002020:	3304      	adds	r3, #4
 8002022:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2201      	movs	r2, #1
 8002028:	705a      	strb	r2, [r3, #1]
 800202a:	e00f      	b.n	800204c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	f003 020f 	and.w	r2, r3, #15
 8002032:	4613      	mov	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4413      	add	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	3304      	adds	r3, #4
 8002044:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	f003 030f 	and.w	r3, r3, #15
 8002058:	b2da      	uxtb	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002064:	2b01      	cmp	r3, #1
 8002066:	d101      	bne.n	800206c <HAL_PCD_EP_ClrStall+0x86>
 8002068:	2302      	movs	r3, #2
 800206a:	e00e      	b.n	800208a <HAL_PCD_EP_ClrStall+0xa4>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2201      	movs	r2, #1
 8002070:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68f9      	ldr	r1, [r7, #12]
 800207a:	4618      	mov	r0, r3
 800207c:	f003 faea 	bl	8005654 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b084      	sub	sp, #16
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	460b      	mov	r3, r1
 800209c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800209e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	da0c      	bge.n	80020c0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020a6:	78fb      	ldrb	r3, [r7, #3]
 80020a8:	f003 020f 	and.w	r2, r3, #15
 80020ac:	4613      	mov	r3, r2
 80020ae:	00db      	lsls	r3, r3, #3
 80020b0:	4413      	add	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	3310      	adds	r3, #16
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	3304      	adds	r3, #4
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	e00c      	b.n	80020da <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	f003 020f 	and.w	r2, r3, #15
 80020c6:	4613      	mov	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	4413      	add	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	3304      	adds	r3, #4
 80020d8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68f9      	ldr	r1, [r7, #12]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f003 f90d 	bl	8005300 <USB_EPStopXfer>
 80020e6:	4603      	mov	r3, r0
 80020e8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80020ea:	7afb      	ldrb	r3, [r7, #11]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	4613      	mov	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	4413      	add	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	3310      	adds	r3, #16
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	3304      	adds	r3, #4
 800211a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	695a      	ldr	r2, [r3, #20]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	429a      	cmp	r2, r3
 8002126:	d901      	bls.n	800212c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e067      	b.n	80021fc <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	691a      	ldr	r2, [r3, #16]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	695b      	ldr	r3, [r3, #20]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	69fa      	ldr	r2, [r7, #28]
 800213e:	429a      	cmp	r2, r3
 8002140:	d902      	bls.n	8002148 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	3303      	adds	r3, #3
 800214c:	089b      	lsrs	r3, r3, #2
 800214e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002150:	e026      	b.n	80021a0 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	691a      	ldr	r2, [r3, #16]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	69fa      	ldr	r2, [r7, #28]
 8002164:	429a      	cmp	r2, r3
 8002166:	d902      	bls.n	800216e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	3303      	adds	r3, #3
 8002172:	089b      	lsrs	r3, r3, #2
 8002174:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	68d9      	ldr	r1, [r3, #12]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	b29b      	uxth	r3, r3
 8002182:	6978      	ldr	r0, [r7, #20]
 8002184:	f003 f966 	bl	8005454 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	68da      	ldr	r2, [r3, #12]
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	441a      	add	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	695a      	ldr	r2, [r3, #20]
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	441a      	add	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	015a      	lsls	r2, r3, #5
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4413      	add	r3, r2
 80021a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d809      	bhi.n	80021ca <PCD_WriteEmptyTxFifo+0xd6>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	695a      	ldr	r2, [r3, #20]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80021be:	429a      	cmp	r2, r3
 80021c0:	d203      	bcs.n	80021ca <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1c3      	bne.n	8002152 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d811      	bhi.n	80021fa <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	f003 030f 	and.w	r3, r3, #15
 80021dc:	2201      	movs	r2, #1
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	6939      	ldr	r1, [r7, #16]
 80021f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80021f6:	4013      	ands	r3, r2
 80021f8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	333c      	adds	r3, #60	@ 0x3c
 800221c:	3304      	adds	r3, #4
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	015a      	lsls	r2, r3, #5
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	4413      	add	r3, r2
 800222a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	4a19      	ldr	r2, [pc, #100]	@ (800229c <PCD_EP_OutXfrComplete_int+0x98>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d124      	bne.n	8002284 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d00a      	beq.n	800225a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	015a      	lsls	r2, r3, #5
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	4413      	add	r3, r2
 800224c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002250:	461a      	mov	r2, r3
 8002252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002256:	6093      	str	r3, [r2, #8]
 8002258:	e01a      	b.n	8002290 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f003 0320 	and.w	r3, r3, #32
 8002260:	2b00      	cmp	r3, #0
 8002262:	d008      	beq.n	8002276 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	015a      	lsls	r2, r3, #5
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4413      	add	r3, r2
 800226c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002270:	461a      	mov	r2, r3
 8002272:	2320      	movs	r3, #32
 8002274:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	4619      	mov	r1, r3
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f005 fedd 	bl	800803c <HAL_PCD_DataOutStageCallback>
 8002282:	e005      	b.n	8002290 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	4619      	mov	r1, r3
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f005 fed6 	bl	800803c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	4f54310a 	.word	0x4f54310a

080022a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	333c      	adds	r3, #60	@ 0x3c
 80022b8:	3304      	adds	r3, #4
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	015a      	lsls	r2, r3, #5
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	4413      	add	r3, r2
 80022c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002304 <PCD_EP_OutSetupPacket_int+0x64>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d90e      	bls.n	80022f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d009      	beq.n	80022f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	015a      	lsls	r2, r3, #5
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4413      	add	r3, r2
 80022e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022ec:	461a      	mov	r2, r3
 80022ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f005 fe8f 	bl	8008018 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	4f54300a 	.word	0x4f54300a

08002308 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	70fb      	strb	r3, [r7, #3]
 8002314:	4613      	mov	r3, r2
 8002316:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d107      	bne.n	8002336 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002326:	883b      	ldrh	r3, [r7, #0]
 8002328:	0419      	lsls	r1, r3, #16
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	430a      	orrs	r2, r1
 8002332:	629a      	str	r2, [r3, #40]	@ 0x28
 8002334:	e028      	b.n	8002388 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233c:	0c1b      	lsrs	r3, r3, #16
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	4413      	add	r3, r2
 8002342:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002344:	2300      	movs	r3, #0
 8002346:	73fb      	strb	r3, [r7, #15]
 8002348:	e00d      	b.n	8002366 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	7bfb      	ldrb	r3, [r7, #15]
 8002350:	3340      	adds	r3, #64	@ 0x40
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	0c1b      	lsrs	r3, r3, #16
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	4413      	add	r3, r2
 800235e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	3301      	adds	r3, #1
 8002364:	73fb      	strb	r3, [r7, #15]
 8002366:	7bfa      	ldrb	r2, [r7, #15]
 8002368:	78fb      	ldrb	r3, [r7, #3]
 800236a:	3b01      	subs	r3, #1
 800236c:	429a      	cmp	r2, r3
 800236e:	d3ec      	bcc.n	800234a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002370:	883b      	ldrh	r3, [r7, #0]
 8002372:	0418      	lsls	r0, r3, #16
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6819      	ldr	r1, [r3, #0]
 8002378:	78fb      	ldrb	r3, [r7, #3]
 800237a:	3b01      	subs	r3, #1
 800237c:	68ba      	ldr	r2, [r7, #8]
 800237e:	4302      	orrs	r2, r0
 8002380:	3340      	adds	r3, #64	@ 0x40
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3714      	adds	r7, #20
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	460b      	mov	r3, r1
 80023a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	f043 0303 	orr.w	r3, r3, #3
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002404:	4b05      	ldr	r3, [pc, #20]	@ (800241c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a04      	ldr	r2, [pc, #16]	@ (800241c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800240a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800240e:	6013      	str	r3, [r2, #0]
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	40007000 	.word	0x40007000

08002420 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002424:	4b04      	ldr	r3, [pc, #16]	@ (8002438 <HAL_PWREx_GetVoltageRange+0x18>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800242c:	4618      	mov	r0, r3
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40007000 	.word	0x40007000

0800243c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800244a:	d130      	bne.n	80024ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800244c:	4b23      	ldr	r3, [pc, #140]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002458:	d038      	beq.n	80024cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800245a:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002462:	4a1e      	ldr	r2, [pc, #120]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002464:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002468:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800246a:	4b1d      	ldr	r3, [pc, #116]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2232      	movs	r2, #50	@ 0x32
 8002470:	fb02 f303 	mul.w	r3, r2, r3
 8002474:	4a1b      	ldr	r2, [pc, #108]	@ (80024e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	0c9b      	lsrs	r3, r3, #18
 800247c:	3301      	adds	r3, #1
 800247e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002480:	e002      	b.n	8002488 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	3b01      	subs	r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002488:	4b14      	ldr	r3, [pc, #80]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002490:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002494:	d102      	bne.n	800249c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f2      	bne.n	8002482 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800249c:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024a8:	d110      	bne.n	80024cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e00f      	b.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80024ae:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024ba:	d007      	beq.n	80024cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024c4:	4a05      	ldr	r2, [pc, #20]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40007000 	.word	0x40007000
 80024e0:	20000104 	.word	0x20000104
 80024e4:	431bde83 	.word	0x431bde83

080024e8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <HAL_PWREx_EnableVddUSB+0x1c>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <HAL_PWREx_EnableVddUSB+0x1c>)
 80024f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024f6:	6053      	str	r3, [r2, #4]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40007000 	.word	0x40007000

08002508 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800250c:	4b05      	ldr	r3, [pc, #20]	@ (8002524 <HAL_PWREx_EnableVddIO2+0x1c>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	4a04      	ldr	r2, [pc, #16]	@ (8002524 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002512:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002516:	6053      	str	r3, [r2, #4]
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40007000 	.word	0x40007000

08002528 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d102      	bne.n	800253c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	f000 bc08 	b.w	8002d4c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800253c:	4b96      	ldr	r3, [pc, #600]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002546:	4b94      	ldr	r3, [pc, #592]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 80e4 	beq.w	8002726 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_RCC_OscConfig+0x4c>
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2b0c      	cmp	r3, #12
 8002568:	f040 808b 	bne.w	8002682 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	2b01      	cmp	r3, #1
 8002570:	f040 8087 	bne.w	8002682 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002574:	4b88      	ldr	r3, [pc, #544]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d005      	beq.n	800258c <HAL_RCC_OscConfig+0x64>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e3df      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a1a      	ldr	r2, [r3, #32]
 8002590:	4b81      	ldr	r3, [pc, #516]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d004      	beq.n	80025a6 <HAL_RCC_OscConfig+0x7e>
 800259c:	4b7e      	ldr	r3, [pc, #504]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025a4:	e005      	b.n	80025b2 <HAL_RCC_OscConfig+0x8a>
 80025a6:	4b7c      	ldr	r3, [pc, #496]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ac:	091b      	lsrs	r3, r3, #4
 80025ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d223      	bcs.n	80025fe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fd92 	bl	80030e4 <RCC_SetFlashLatencyFromMSIRange>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e3c0      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025ca:	4b73      	ldr	r3, [pc, #460]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a72      	ldr	r2, [pc, #456]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025d0:	f043 0308 	orr.w	r3, r3, #8
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	4b70      	ldr	r3, [pc, #448]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	496d      	ldr	r1, [pc, #436]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	021b      	lsls	r3, r3, #8
 80025f6:	4968      	ldr	r1, [pc, #416]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	604b      	str	r3, [r1, #4]
 80025fc:	e025      	b.n	800264a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025fe:	4b66      	ldr	r3, [pc, #408]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a65      	ldr	r2, [pc, #404]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002604:	f043 0308 	orr.w	r3, r3, #8
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	4b63      	ldr	r3, [pc, #396]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	4960      	ldr	r1, [pc, #384]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800261c:	4b5e      	ldr	r3, [pc, #376]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	495b      	ldr	r1, [pc, #364]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800262c:	4313      	orrs	r3, r2
 800262e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d109      	bne.n	800264a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	4618      	mov	r0, r3
 800263c:	f000 fd52 	bl	80030e4 <RCC_SetFlashLatencyFromMSIRange>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e380      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800264a:	f000 fc87 	bl	8002f5c <HAL_RCC_GetSysClockFreq>
 800264e:	4602      	mov	r2, r0
 8002650:	4b51      	ldr	r3, [pc, #324]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	091b      	lsrs	r3, r3, #4
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	4950      	ldr	r1, [pc, #320]	@ (800279c <HAL_RCC_OscConfig+0x274>)
 800265c:	5ccb      	ldrb	r3, [r1, r3]
 800265e:	f003 031f 	and.w	r3, r3, #31
 8002662:	fa22 f303 	lsr.w	r3, r2, r3
 8002666:	4a4e      	ldr	r2, [pc, #312]	@ (80027a0 <HAL_RCC_OscConfig+0x278>)
 8002668:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800266a:	4b4e      	ldr	r3, [pc, #312]	@ (80027a4 <HAL_RCC_OscConfig+0x27c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe f9f4 	bl	8000a5c <HAL_InitTick>
 8002674:	4603      	mov	r3, r0
 8002676:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d052      	beq.n	8002724 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	e364      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d032      	beq.n	80026f0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800268a:	4b43      	ldr	r3, [pc, #268]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a42      	ldr	r2, [pc, #264]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002690:	f043 0301 	orr.w	r3, r3, #1
 8002694:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002696:	f7fe fa31 	bl	8000afc <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800269e:	f7fe fa2d 	bl	8000afc <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e34d      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026b0:	4b39      	ldr	r3, [pc, #228]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0f0      	beq.n	800269e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026bc:	4b36      	ldr	r3, [pc, #216]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a35      	ldr	r2, [pc, #212]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026c2:	f043 0308 	orr.w	r3, r3, #8
 80026c6:	6013      	str	r3, [r2, #0]
 80026c8:	4b33      	ldr	r3, [pc, #204]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	4930      	ldr	r1, [pc, #192]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026da:	4b2f      	ldr	r3, [pc, #188]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	021b      	lsls	r3, r3, #8
 80026e8:	492b      	ldr	r1, [pc, #172]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	604b      	str	r3, [r1, #4]
 80026ee:	e01a      	b.n	8002726 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026f0:	4b29      	ldr	r3, [pc, #164]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a28      	ldr	r2, [pc, #160]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 80026f6:	f023 0301 	bic.w	r3, r3, #1
 80026fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026fc:	f7fe f9fe 	bl	8000afc <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002704:	f7fe f9fa 	bl	8000afc <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e31a      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002716:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x1dc>
 8002722:	e000      	b.n	8002726 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002724:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d073      	beq.n	800281a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2b08      	cmp	r3, #8
 8002736:	d005      	beq.n	8002744 <HAL_RCC_OscConfig+0x21c>
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	2b0c      	cmp	r3, #12
 800273c:	d10e      	bne.n	800275c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d10b      	bne.n	800275c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002744:	4b14      	ldr	r3, [pc, #80]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d063      	beq.n	8002818 <HAL_RCC_OscConfig+0x2f0>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d15f      	bne.n	8002818 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e2f7      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002764:	d106      	bne.n	8002774 <HAL_RCC_OscConfig+0x24c>
 8002766:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a0b      	ldr	r2, [pc, #44]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800276c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	e025      	b.n	80027c0 <HAL_RCC_OscConfig+0x298>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800277c:	d114      	bne.n	80027a8 <HAL_RCC_OscConfig+0x280>
 800277e:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a05      	ldr	r2, [pc, #20]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002784:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002788:	6013      	str	r3, [r2, #0]
 800278a:	4b03      	ldr	r3, [pc, #12]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a02      	ldr	r2, [pc, #8]	@ (8002798 <HAL_RCC_OscConfig+0x270>)
 8002790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	e013      	b.n	80027c0 <HAL_RCC_OscConfig+0x298>
 8002798:	40021000 	.word	0x40021000
 800279c:	08008a90 	.word	0x08008a90
 80027a0:	20000104 	.word	0x20000104
 80027a4:	20000108 	.word	0x20000108
 80027a8:	4ba0      	ldr	r3, [pc, #640]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a9f      	ldr	r2, [pc, #636]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80027ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027b2:	6013      	str	r3, [r2, #0]
 80027b4:	4b9d      	ldr	r3, [pc, #628]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a9c      	ldr	r2, [pc, #624]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80027ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d013      	beq.n	80027f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7fe f998 	bl	8000afc <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d0:	f7fe f994 	bl	8000afc <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b64      	cmp	r3, #100	@ 0x64
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e2b4      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027e2:	4b92      	ldr	r3, [pc, #584]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0f0      	beq.n	80027d0 <HAL_RCC_OscConfig+0x2a8>
 80027ee:	e014      	b.n	800281a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f0:	f7fe f984 	bl	8000afc <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f8:	f7fe f980 	bl	8000afc <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b64      	cmp	r3, #100	@ 0x64
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e2a0      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800280a:	4b88      	ldr	r3, [pc, #544]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f0      	bne.n	80027f8 <HAL_RCC_OscConfig+0x2d0>
 8002816:	e000      	b.n	800281a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d060      	beq.n	80028e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	2b04      	cmp	r3, #4
 800282a:	d005      	beq.n	8002838 <HAL_RCC_OscConfig+0x310>
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	2b0c      	cmp	r3, #12
 8002830:	d119      	bne.n	8002866 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d116      	bne.n	8002866 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002838:	4b7c      	ldr	r3, [pc, #496]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002840:	2b00      	cmp	r3, #0
 8002842:	d005      	beq.n	8002850 <HAL_RCC_OscConfig+0x328>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e27d      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002850:	4b76      	ldr	r3, [pc, #472]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	061b      	lsls	r3, r3, #24
 800285e:	4973      	ldr	r1, [pc, #460]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002860:	4313      	orrs	r3, r2
 8002862:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002864:	e040      	b.n	80028e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d023      	beq.n	80028b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800286e:	4b6f      	ldr	r3, [pc, #444]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a6e      	ldr	r2, [pc, #440]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002878:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287a:	f7fe f93f 	bl	8000afc <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002882:	f7fe f93b 	bl	8000afc <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e25b      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002894:	4b65      	ldr	r3, [pc, #404]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800289c:	2b00      	cmp	r3, #0
 800289e:	d0f0      	beq.n	8002882 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a0:	4b62      	ldr	r3, [pc, #392]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	061b      	lsls	r3, r3, #24
 80028ae:	495f      	ldr	r1, [pc, #380]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	604b      	str	r3, [r1, #4]
 80028b4:	e018      	b.n	80028e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028b6:	4b5d      	ldr	r3, [pc, #372]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a5c      	ldr	r2, [pc, #368]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80028bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c2:	f7fe f91b 	bl	8000afc <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ca:	f7fe f917 	bl	8000afc <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e237      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028dc:	4b53      	ldr	r3, [pc, #332]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1f0      	bne.n	80028ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0308 	and.w	r3, r3, #8
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d03c      	beq.n	800296e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d01c      	beq.n	8002936 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80028fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002902:	4a4a      	ldr	r2, [pc, #296]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800290c:	f7fe f8f6 	bl	8000afc <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002914:	f7fe f8f2 	bl	8000afc <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e212      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002926:	4b41      	ldr	r3, [pc, #260]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002928:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ef      	beq.n	8002914 <HAL_RCC_OscConfig+0x3ec>
 8002934:	e01b      	b.n	800296e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002936:	4b3d      	ldr	r3, [pc, #244]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800293c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 800293e:	f023 0301 	bic.w	r3, r3, #1
 8002942:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002946:	f7fe f8d9 	bl	8000afc <HAL_GetTick>
 800294a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800294e:	f7fe f8d5 	bl	8000afc <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e1f5      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002960:	4b32      	ldr	r3, [pc, #200]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1ef      	bne.n	800294e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 80a6 	beq.w	8002ac8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800297c:	2300      	movs	r3, #0
 800297e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002980:	4b2a      	ldr	r3, [pc, #168]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10d      	bne.n	80029a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800298c:	4b27      	ldr	r3, [pc, #156]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 800298e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002990:	4a26      	ldr	r2, [pc, #152]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002996:	6593      	str	r3, [r2, #88]	@ 0x58
 8002998:	4b24      	ldr	r3, [pc, #144]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 800299a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029a4:	2301      	movs	r3, #1
 80029a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a8:	4b21      	ldr	r3, [pc, #132]	@ (8002a30 <HAL_RCC_OscConfig+0x508>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d118      	bne.n	80029e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <HAL_RCC_OscConfig+0x508>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a30 <HAL_RCC_OscConfig+0x508>)
 80029ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029c0:	f7fe f89c 	bl	8000afc <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c8:	f7fe f898 	bl	8000afc <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e1b8      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029da:	4b15      	ldr	r3, [pc, #84]	@ (8002a30 <HAL_RCC_OscConfig+0x508>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d108      	bne.n	8002a00 <HAL_RCC_OscConfig+0x4d8>
 80029ee:	4b0f      	ldr	r3, [pc, #60]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f4:	4a0d      	ldr	r2, [pc, #52]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029fe:	e029      	b.n	8002a54 <HAL_RCC_OscConfig+0x52c>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2b05      	cmp	r3, #5
 8002a06:	d115      	bne.n	8002a34 <HAL_RCC_OscConfig+0x50c>
 8002a08:	4b08      	ldr	r3, [pc, #32]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0e:	4a07      	ldr	r2, [pc, #28]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002a10:	f043 0304 	orr.w	r3, r3, #4
 8002a14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a18:	4b04      	ldr	r3, [pc, #16]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1e:	4a03      	ldr	r2, [pc, #12]	@ (8002a2c <HAL_RCC_OscConfig+0x504>)
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a28:	e014      	b.n	8002a54 <HAL_RCC_OscConfig+0x52c>
 8002a2a:	bf00      	nop
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40007000 	.word	0x40007000
 8002a34:	4b9d      	ldr	r3, [pc, #628]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3a:	4a9c      	ldr	r2, [pc, #624]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002a3c:	f023 0301 	bic.w	r3, r3, #1
 8002a40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a44:	4b99      	ldr	r3, [pc, #612]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a4a:	4a98      	ldr	r2, [pc, #608]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002a4c:	f023 0304 	bic.w	r3, r3, #4
 8002a50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d016      	beq.n	8002a8a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5c:	f7fe f84e 	bl	8000afc <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a62:	e00a      	b.n	8002a7a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a64:	f7fe f84a 	bl	8000afc <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e168      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a7a:	4b8c      	ldr	r3, [pc, #560]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0ed      	beq.n	8002a64 <HAL_RCC_OscConfig+0x53c>
 8002a88:	e015      	b.n	8002ab6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8a:	f7fe f837 	bl	8000afc <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a90:	e00a      	b.n	8002aa8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a92:	f7fe f833 	bl	8000afc <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e151      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aa8:	4b80      	ldr	r3, [pc, #512]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1ed      	bne.n	8002a92 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ab6:	7ffb      	ldrb	r3, [r7, #31]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d105      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002abc:	4b7b      	ldr	r3, [pc, #492]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac0:	4a7a      	ldr	r2, [pc, #488]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002ac2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0320 	and.w	r3, r3, #32
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d03c      	beq.n	8002b4e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d01c      	beq.n	8002b16 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002adc:	4b73      	ldr	r3, [pc, #460]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002ade:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ae2:	4a72      	ldr	r2, [pc, #456]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aec:	f7fe f806 	bl	8000afc <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002af4:	f7fe f802 	bl	8000afc <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e122      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b06:	4b69      	ldr	r3, [pc, #420]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002b08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0ef      	beq.n	8002af4 <HAL_RCC_OscConfig+0x5cc>
 8002b14:	e01b      	b.n	8002b4e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b16:	4b65      	ldr	r3, [pc, #404]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002b18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b1c:	4a63      	ldr	r2, [pc, #396]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002b1e:	f023 0301 	bic.w	r3, r3, #1
 8002b22:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b26:	f7fd ffe9 	bl	8000afc <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b2e:	f7fd ffe5 	bl	8000afc <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e105      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b40:	4b5a      	ldr	r3, [pc, #360]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002b42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1ef      	bne.n	8002b2e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 80f9 	beq.w	8002d4a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	f040 80cf 	bne.w	8002d00 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b62:	4b52      	ldr	r3, [pc, #328]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f003 0203 	and.w	r2, r3, #3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d12c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b80:	3b01      	subs	r3, #1
 8002b82:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d123      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b92:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d11b      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d113      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb2:	085b      	lsrs	r3, r3, #1
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d109      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	085b      	lsrs	r3, r3, #1
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d071      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	2b0c      	cmp	r3, #12
 8002bd4:	d068      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bd6:	4b35      	ldr	r3, [pc, #212]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d105      	bne.n	8002bee <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002be2:	4b32      	ldr	r3, [pc, #200]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e0ac      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bf2:	4b2e      	ldr	r3, [pc, #184]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a2d      	ldr	r2, [pc, #180]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002bf8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bfc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bfe:	f7fd ff7d 	bl	8000afc <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c06:	f7fd ff79 	bl	8000afc <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e099      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c18:	4b24      	ldr	r3, [pc, #144]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1f0      	bne.n	8002c06 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c24:	4b21      	ldr	r3, [pc, #132]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	4b21      	ldr	r3, [pc, #132]	@ (8002cb0 <HAL_RCC_OscConfig+0x788>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c34:	3a01      	subs	r2, #1
 8002c36:	0112      	lsls	r2, r2, #4
 8002c38:	4311      	orrs	r1, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c3e:	0212      	lsls	r2, r2, #8
 8002c40:	4311      	orrs	r1, r2
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c46:	0852      	lsrs	r2, r2, #1
 8002c48:	3a01      	subs	r2, #1
 8002c4a:	0552      	lsls	r2, r2, #21
 8002c4c:	4311      	orrs	r1, r2
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c52:	0852      	lsrs	r2, r2, #1
 8002c54:	3a01      	subs	r2, #1
 8002c56:	0652      	lsls	r2, r2, #25
 8002c58:	4311      	orrs	r1, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c5e:	06d2      	lsls	r2, r2, #27
 8002c60:	430a      	orrs	r2, r1
 8002c62:	4912      	ldr	r1, [pc, #72]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c68:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a0f      	ldr	r2, [pc, #60]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c72:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c74:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	4a0c      	ldr	r2, [pc, #48]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c7e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c80:	f7fd ff3c 	bl	8000afc <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c88:	f7fd ff38 	bl	8000afc <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e058      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c9a:	4b04      	ldr	r3, [pc, #16]	@ (8002cac <HAL_RCC_OscConfig+0x784>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d0f0      	beq.n	8002c88 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca6:	e050      	b.n	8002d4a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e04f      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cb4:	4b27      	ldr	r3, [pc, #156]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d144      	bne.n	8002d4a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cc0:	4b24      	ldr	r3, [pc, #144]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a23      	ldr	r2, [pc, #140]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002cc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ccc:	4b21      	ldr	r3, [pc, #132]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4a20      	ldr	r2, [pc, #128]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002cd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cd6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cd8:	f7fd ff10 	bl	8000afc <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce0:	f7fd ff0c 	bl	8000afc <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e02c      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf2:	4b18      	ldr	r3, [pc, #96]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x7b8>
 8002cfe:	e024      	b.n	8002d4a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	2b0c      	cmp	r3, #12
 8002d04:	d01f      	beq.n	8002d46 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d06:	4b13      	ldr	r3, [pc, #76]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a12      	ldr	r2, [pc, #72]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002d0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d12:	f7fd fef3 	bl	8000afc <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d18:	e008      	b.n	8002d2c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d1a:	f7fd feef 	bl	8000afc <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e00f      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d2c:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1f0      	bne.n	8002d1a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d38:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	4905      	ldr	r1, [pc, #20]	@ (8002d54 <HAL_RCC_OscConfig+0x82c>)
 8002d3e:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <HAL_RCC_OscConfig+0x830>)
 8002d40:	4013      	ands	r3, r2
 8002d42:	60cb      	str	r3, [r1, #12]
 8002d44:	e001      	b.n	8002d4a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3720      	adds	r7, #32
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40021000 	.word	0x40021000
 8002d58:	feeefffc 	.word	0xfeeefffc

08002d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0e7      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d70:	4b75      	ldr	r3, [pc, #468]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d910      	bls.n	8002da0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7e:	4b72      	ldr	r3, [pc, #456]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f023 0207 	bic.w	r2, r3, #7
 8002d86:	4970      	ldr	r1, [pc, #448]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	683a      	ldr	r2, [r7, #0]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d001      	beq.n	8002da0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0cf      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d010      	beq.n	8002dce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	4b66      	ldr	r3, [pc, #408]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d908      	bls.n	8002dce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dbc:	4b63      	ldr	r3, [pc, #396]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	4960      	ldr	r1, [pc, #384]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d04c      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b03      	cmp	r3, #3
 8002de0:	d107      	bne.n	8002df2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de2:	4b5a      	ldr	r3, [pc, #360]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d121      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0a6      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d107      	bne.n	8002e0a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dfa:	4b54      	ldr	r3, [pc, #336]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d115      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e09a      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d107      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e12:	4b4e      	ldr	r3, [pc, #312]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e08e      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e22:	4b4a      	ldr	r3, [pc, #296]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e086      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e32:	4b46      	ldr	r3, [pc, #280]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f023 0203 	bic.w	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	4943      	ldr	r1, [pc, #268]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e44:	f7fd fe5a 	bl	8000afc <HAL_GetTick>
 8002e48:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e4a:	e00a      	b.n	8002e62 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e4c:	f7fd fe56 	bl	8000afc <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e06e      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e62:	4b3a      	ldr	r3, [pc, #232]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 020c 	and.w	r2, r3, #12
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d1eb      	bne.n	8002e4c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d010      	beq.n	8002ea2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	4b31      	ldr	r3, [pc, #196]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d208      	bcs.n	8002ea2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e90:	4b2e      	ldr	r3, [pc, #184]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	492b      	ldr	r1, [pc, #172]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ea2:	4b29      	ldr	r3, [pc, #164]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d210      	bcs.n	8002ed2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb0:	4b25      	ldr	r3, [pc, #148]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f023 0207 	bic.w	r2, r3, #7
 8002eb8:	4923      	ldr	r1, [pc, #140]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec0:	4b21      	ldr	r3, [pc, #132]	@ (8002f48 <HAL_RCC_ClockConfig+0x1ec>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d001      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e036      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0304 	and.w	r3, r3, #4
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d008      	beq.n	8002ef0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ede:	4b1b      	ldr	r3, [pc, #108]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	4918      	ldr	r1, [pc, #96]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0308 	and.w	r3, r3, #8
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d009      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002efc:	4b13      	ldr	r3, [pc, #76]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	4910      	ldr	r1, [pc, #64]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f10:	f000 f824 	bl	8002f5c <HAL_RCC_GetSysClockFreq>
 8002f14:	4602      	mov	r2, r0
 8002f16:	4b0d      	ldr	r3, [pc, #52]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f0>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	091b      	lsrs	r3, r3, #4
 8002f1c:	f003 030f 	and.w	r3, r3, #15
 8002f20:	490b      	ldr	r1, [pc, #44]	@ (8002f50 <HAL_RCC_ClockConfig+0x1f4>)
 8002f22:	5ccb      	ldrb	r3, [r1, r3]
 8002f24:	f003 031f 	and.w	r3, r3, #31
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2c:	4a09      	ldr	r2, [pc, #36]	@ (8002f54 <HAL_RCC_ClockConfig+0x1f8>)
 8002f2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f30:	4b09      	ldr	r3, [pc, #36]	@ (8002f58 <HAL_RCC_ClockConfig+0x1fc>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fd fd91 	bl	8000a5c <HAL_InitTick>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f3e:	7afb      	ldrb	r3, [r7, #11]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40022000 	.word	0x40022000
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	08008a90 	.word	0x08008a90
 8002f54:	20000104 	.word	0x20000104
 8002f58:	20000108 	.word	0x20000108

08002f5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b089      	sub	sp, #36	@ 0x24
 8002f60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	61fb      	str	r3, [r7, #28]
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f6a:	4b3e      	ldr	r3, [pc, #248]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 030c 	and.w	r3, r3, #12
 8002f72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f74:	4b3b      	ldr	r3, [pc, #236]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_GetSysClockFreq+0x34>
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	2b0c      	cmp	r3, #12
 8002f88:	d121      	bne.n	8002fce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d11e      	bne.n	8002fce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f90:	4b34      	ldr	r3, [pc, #208]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d107      	bne.n	8002fac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f9c:	4b31      	ldr	r3, [pc, #196]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fa2:	0a1b      	lsrs	r3, r3, #8
 8002fa4:	f003 030f 	and.w	r3, r3, #15
 8002fa8:	61fb      	str	r3, [r7, #28]
 8002faa:	e005      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fac:	4b2d      	ldr	r3, [pc, #180]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	091b      	lsrs	r3, r3, #4
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fb8:	4a2b      	ldr	r2, [pc, #172]	@ (8003068 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10d      	bne.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fcc:	e00a      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d102      	bne.n	8002fda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fd4:	4b25      	ldr	r3, [pc, #148]	@ (800306c <HAL_RCC_GetSysClockFreq+0x110>)
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	e004      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fe0:	4b23      	ldr	r3, [pc, #140]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x114>)
 8002fe2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	2b0c      	cmp	r3, #12
 8002fe8:	d134      	bne.n	8003054 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fea:	4b1e      	ldr	r3, [pc, #120]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d003      	beq.n	8003002 <HAL_RCC_GetSysClockFreq+0xa6>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d003      	beq.n	8003008 <HAL_RCC_GetSysClockFreq+0xac>
 8003000:	e005      	b.n	800300e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003002:	4b1a      	ldr	r3, [pc, #104]	@ (800306c <HAL_RCC_GetSysClockFreq+0x110>)
 8003004:	617b      	str	r3, [r7, #20]
      break;
 8003006:	e005      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003008:	4b19      	ldr	r3, [pc, #100]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x114>)
 800300a:	617b      	str	r3, [r7, #20]
      break;
 800300c:	e002      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	617b      	str	r3, [r7, #20]
      break;
 8003012:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003014:	4b13      	ldr	r3, [pc, #76]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	091b      	lsrs	r3, r3, #4
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	3301      	adds	r3, #1
 8003020:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003022:	4b10      	ldr	r3, [pc, #64]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	0a1b      	lsrs	r3, r3, #8
 8003028:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	fb03 f202 	mul.w	r2, r3, r2
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	fbb2 f3f3 	udiv	r3, r2, r3
 8003038:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800303a:	4b0a      	ldr	r3, [pc, #40]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x108>)
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	0e5b      	lsrs	r3, r3, #25
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	3301      	adds	r3, #1
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003052:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003054:	69bb      	ldr	r3, [r7, #24]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3724      	adds	r7, #36	@ 0x24
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40021000 	.word	0x40021000
 8003068:	08008aa8 	.word	0x08008aa8
 800306c:	00f42400 	.word	0x00f42400
 8003070:	007a1200 	.word	0x007a1200

08003074 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003078:	4b03      	ldr	r3, [pc, #12]	@ (8003088 <HAL_RCC_GetHCLKFreq+0x14>)
 800307a:	681b      	ldr	r3, [r3, #0]
}
 800307c:	4618      	mov	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	20000104 	.word	0x20000104

0800308c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003090:	f7ff fff0 	bl	8003074 <HAL_RCC_GetHCLKFreq>
 8003094:	4602      	mov	r2, r0
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	0a1b      	lsrs	r3, r3, #8
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	4904      	ldr	r1, [pc, #16]	@ (80030b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030a2:	5ccb      	ldrb	r3, [r1, r3]
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40021000 	.word	0x40021000
 80030b4:	08008aa0 	.word	0x08008aa0

080030b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030bc:	f7ff ffda 	bl	8003074 <HAL_RCC_GetHCLKFreq>
 80030c0:	4602      	mov	r2, r0
 80030c2:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	0adb      	lsrs	r3, r3, #11
 80030c8:	f003 0307 	and.w	r3, r3, #7
 80030cc:	4904      	ldr	r1, [pc, #16]	@ (80030e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030ce:	5ccb      	ldrb	r3, [r1, r3]
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d8:	4618      	mov	r0, r3
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40021000 	.word	0x40021000
 80030e0:	08008aa0 	.word	0x08008aa0

080030e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030ec:	2300      	movs	r3, #0
 80030ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030f0:	4b2a      	ldr	r3, [pc, #168]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030fc:	f7ff f990 	bl	8002420 <HAL_PWREx_GetVoltageRange>
 8003100:	6178      	str	r0, [r7, #20]
 8003102:	e014      	b.n	800312e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003104:	4b25      	ldr	r3, [pc, #148]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003108:	4a24      	ldr	r2, [pc, #144]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800310a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003110:	4b22      	ldr	r3, [pc, #136]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003114:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800311c:	f7ff f980 	bl	8002420 <HAL_PWREx_GetVoltageRange>
 8003120:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003122:	4b1e      	ldr	r3, [pc, #120]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003126:	4a1d      	ldr	r2, [pc, #116]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003128:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800312c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003134:	d10b      	bne.n	800314e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b80      	cmp	r3, #128	@ 0x80
 800313a:	d919      	bls.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003140:	d902      	bls.n	8003148 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003142:	2302      	movs	r3, #2
 8003144:	613b      	str	r3, [r7, #16]
 8003146:	e013      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003148:	2301      	movs	r3, #1
 800314a:	613b      	str	r3, [r7, #16]
 800314c:	e010      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b80      	cmp	r3, #128	@ 0x80
 8003152:	d902      	bls.n	800315a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003154:	2303      	movs	r3, #3
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	e00a      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b80      	cmp	r3, #128	@ 0x80
 800315e:	d102      	bne.n	8003166 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003160:	2302      	movs	r3, #2
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	e004      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b70      	cmp	r3, #112	@ 0x70
 800316a:	d101      	bne.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800316c:	2301      	movs	r3, #1
 800316e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f023 0207 	bic.w	r2, r3, #7
 8003178:	4909      	ldr	r1, [pc, #36]	@ (80031a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	4313      	orrs	r3, r2
 800317e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003180:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0307 	and.w	r3, r3, #7
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	429a      	cmp	r2, r3
 800318c:	d001      	beq.n	8003192 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40021000 	.word	0x40021000
 80031a0:	40022000 	.word	0x40022000

080031a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031ac:	2300      	movs	r3, #0
 80031ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031b0:	2300      	movs	r3, #0
 80031b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d041      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031c8:	d02a      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031ca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031ce:	d824      	bhi.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031d4:	d008      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031da:	d81e      	bhi.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031e4:	d010      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031e6:	e018      	b.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031e8:	4b86      	ldr	r3, [pc, #536]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	4a85      	ldr	r2, [pc, #532]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031f4:	e015      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	3304      	adds	r3, #4
 80031fa:	2100      	movs	r1, #0
 80031fc:	4618      	mov	r0, r3
 80031fe:	f000 fadd 	bl	80037bc <RCCEx_PLLSAI1_Config>
 8003202:	4603      	mov	r3, r0
 8003204:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003206:	e00c      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3320      	adds	r3, #32
 800320c:	2100      	movs	r1, #0
 800320e:	4618      	mov	r0, r3
 8003210:	f000 fbc6 	bl	80039a0 <RCCEx_PLLSAI2_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003218:	e003      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	74fb      	strb	r3, [r7, #19]
      break;
 800321e:	e000      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003220:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003222:	7cfb      	ldrb	r3, [r7, #19]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10b      	bne.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003228:	4b76      	ldr	r3, [pc, #472]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800322a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003236:	4973      	ldr	r1, [pc, #460]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800323e:	e001      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003240:	7cfb      	ldrb	r3, [r7, #19]
 8003242:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d041      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003254:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003258:	d02a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800325a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800325e:	d824      	bhi.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003260:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003264:	d008      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003266:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800326a:	d81e      	bhi.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003270:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003274:	d010      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003276:	e018      	b.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003278:	4b62      	ldr	r3, [pc, #392]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	4a61      	ldr	r2, [pc, #388]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800327e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003282:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003284:	e015      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3304      	adds	r3, #4
 800328a:	2100      	movs	r1, #0
 800328c:	4618      	mov	r0, r3
 800328e:	f000 fa95 	bl	80037bc <RCCEx_PLLSAI1_Config>
 8003292:	4603      	mov	r3, r0
 8003294:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003296:	e00c      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3320      	adds	r3, #32
 800329c:	2100      	movs	r1, #0
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 fb7e 	bl	80039a0 <RCCEx_PLLSAI2_Config>
 80032a4:	4603      	mov	r3, r0
 80032a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032a8:	e003      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	74fb      	strb	r3, [r7, #19]
      break;
 80032ae:	e000      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80032b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032b2:	7cfb      	ldrb	r3, [r7, #19]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10b      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032b8:	4b52      	ldr	r3, [pc, #328]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032c6:	494f      	ldr	r1, [pc, #316]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80032ce:	e001      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d0:	7cfb      	ldrb	r3, [r7, #19]
 80032d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 80a0 	beq.w	8003422 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032e2:	2300      	movs	r3, #0
 80032e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032e6:	4b47      	ldr	r3, [pc, #284]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80032f6:	2300      	movs	r3, #0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d00d      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032fc:	4b41      	ldr	r3, [pc, #260]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003300:	4a40      	ldr	r2, [pc, #256]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003302:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003306:	6593      	str	r3, [r2, #88]	@ 0x58
 8003308:	4b3e      	ldr	r3, [pc, #248]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800330a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003314:	2301      	movs	r3, #1
 8003316:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003318:	4b3b      	ldr	r3, [pc, #236]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a3a      	ldr	r2, [pc, #232]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800331e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003322:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003324:	f7fd fbea 	bl	8000afc <HAL_GetTick>
 8003328:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800332a:	e009      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800332c:	f7fd fbe6 	bl	8000afc <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d902      	bls.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	74fb      	strb	r3, [r7, #19]
        break;
 800333e:	e005      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003340:	4b31      	ldr	r3, [pc, #196]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0ef      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800334c:	7cfb      	ldrb	r3, [r7, #19]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d15c      	bne.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003352:	4b2c      	ldr	r3, [pc, #176]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003358:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800335c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01f      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	429a      	cmp	r2, r3
 800336e:	d019      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003370:	4b24      	ldr	r3, [pc, #144]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003376:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800337a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800337c:	4b21      	ldr	r3, [pc, #132]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003382:	4a20      	ldr	r2, [pc, #128]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800338c:	4b1d      	ldr	r3, [pc, #116]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003392:	4a1c      	ldr	r2, [pc, #112]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800339c:	4a19      	ldr	r2, [pc, #100]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d016      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ae:	f7fd fba5 	bl	8000afc <HAL_GetTick>
 80033b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b4:	e00b      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b6:	f7fd fba1 	bl	8000afc <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d902      	bls.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	74fb      	strb	r3, [r7, #19]
            break;
 80033cc:	e006      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0ec      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80033dc:	7cfb      	ldrb	r3, [r7, #19]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10c      	bne.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033e2:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f2:	4904      	ldr	r1, [pc, #16]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80033fa:	e009      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033fc:	7cfb      	ldrb	r3, [r7, #19]
 80033fe:	74bb      	strb	r3, [r7, #18]
 8003400:	e006      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003402:	bf00      	nop
 8003404:	40021000 	.word	0x40021000
 8003408:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003410:	7c7b      	ldrb	r3, [r7, #17]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d105      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003416:	4ba6      	ldr	r3, [pc, #664]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	4aa5      	ldr	r2, [pc, #660]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800341c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003420:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800342e:	4ba0      	ldr	r3, [pc, #640]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003434:	f023 0203 	bic.w	r2, r3, #3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343c:	499c      	ldr	r1, [pc, #624]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003450:	4b97      	ldr	r3, [pc, #604]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003456:	f023 020c 	bic.w	r2, r3, #12
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800345e:	4994      	ldr	r1, [pc, #592]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003472:	4b8f      	ldr	r3, [pc, #572]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003478:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	498b      	ldr	r1, [pc, #556]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00a      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003494:	4b86      	ldr	r3, [pc, #536]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a2:	4983      	ldr	r1, [pc, #524]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0310 	and.w	r3, r3, #16
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00a      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034b6:	4b7e      	ldr	r3, [pc, #504]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c4:	497a      	ldr	r1, [pc, #488]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034d8:	4b75      	ldr	r3, [pc, #468]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e6:	4972      	ldr	r1, [pc, #456]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034fa:	4b6d      	ldr	r3, [pc, #436]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003500:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003508:	4969      	ldr	r1, [pc, #420]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800350a:	4313      	orrs	r3, r2
 800350c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800351c:	4b64      	ldr	r3, [pc, #400]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800351e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003522:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800352a:	4961      	ldr	r1, [pc, #388]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800353e:	4b5c      	ldr	r3, [pc, #368]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003544:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800354c:	4958      	ldr	r1, [pc, #352]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003560:	4b53      	ldr	r3, [pc, #332]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003566:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356e:	4950      	ldr	r1, [pc, #320]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003582:	4b4b      	ldr	r3, [pc, #300]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003588:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003590:	4947      	ldr	r1, [pc, #284]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035a4:	4b42      	ldr	r3, [pc, #264]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035aa:	f023 0203 	bic.w	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b2:	493f      	ldr	r1, [pc, #252]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d028      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035c6:	4b3a      	ldr	r3, [pc, #232]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035cc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d4:	4936      	ldr	r1, [pc, #216]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035e4:	d106      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e6:	4b32      	ldr	r3, [pc, #200]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	4a31      	ldr	r2, [pc, #196]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035f0:	60d3      	str	r3, [r2, #12]
 80035f2:	e011      	b.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035fc:	d10c      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	2101      	movs	r1, #1
 8003604:	4618      	mov	r0, r3
 8003606:	f000 f8d9 	bl	80037bc <RCCEx_PLLSAI1_Config>
 800360a:	4603      	mov	r3, r0
 800360c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800360e:	7cfb      	ldrb	r3, [r7, #19]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003614:	7cfb      	ldrb	r3, [r7, #19]
 8003616:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d028      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003624:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003632:	491f      	ldr	r1, [pc, #124]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003634:	4313      	orrs	r3, r2
 8003636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003642:	d106      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003644:	4b1a      	ldr	r3, [pc, #104]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	4a19      	ldr	r2, [pc, #100]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800364a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800364e:	60d3      	str	r3, [r2, #12]
 8003650:	e011      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003656:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800365a:	d10c      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3304      	adds	r3, #4
 8003660:	2101      	movs	r1, #1
 8003662:	4618      	mov	r0, r3
 8003664:	f000 f8aa 	bl	80037bc <RCCEx_PLLSAI1_Config>
 8003668:	4603      	mov	r3, r0
 800366a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800366c:	7cfb      	ldrb	r3, [r7, #19]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003672:	7cfb      	ldrb	r3, [r7, #19]
 8003674:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d02a      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003682:	4b0b      	ldr	r3, [pc, #44]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003688:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003690:	4907      	ldr	r1, [pc, #28]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800369c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036a0:	d108      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a2:	4b03      	ldr	r3, [pc, #12]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	4a02      	ldr	r2, [pc, #8]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80036a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ac:	60d3      	str	r3, [r2, #12]
 80036ae:	e013      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80036b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3304      	adds	r3, #4
 80036c2:	2101      	movs	r1, #1
 80036c4:	4618      	mov	r0, r3
 80036c6:	f000 f879 	bl	80037bc <RCCEx_PLLSAI1_Config>
 80036ca:	4603      	mov	r3, r0
 80036cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036ce:	7cfb      	ldrb	r3, [r7, #19]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80036d4:	7cfb      	ldrb	r3, [r7, #19]
 80036d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d02f      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036f2:	4929      	ldr	r1, [pc, #164]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003702:	d10d      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3304      	adds	r3, #4
 8003708:	2102      	movs	r1, #2
 800370a:	4618      	mov	r0, r3
 800370c:	f000 f856 	bl	80037bc <RCCEx_PLLSAI1_Config>
 8003710:	4603      	mov	r3, r0
 8003712:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003714:	7cfb      	ldrb	r3, [r7, #19]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d014      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800371a:	7cfb      	ldrb	r3, [r7, #19]
 800371c:	74bb      	strb	r3, [r7, #18]
 800371e:	e011      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003724:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003728:	d10c      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3320      	adds	r3, #32
 800372e:	2102      	movs	r1, #2
 8003730:	4618      	mov	r0, r3
 8003732:	f000 f935 	bl	80039a0 <RCCEx_PLLSAI2_Config>
 8003736:	4603      	mov	r3, r0
 8003738:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800373a:	7cfb      	ldrb	r3, [r7, #19]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00b      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003750:	4b11      	ldr	r3, [pc, #68]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003756:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003760:	490d      	ldr	r1, [pc, #52]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003762:	4313      	orrs	r3, r2
 8003764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00b      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003774:	4b08      	ldr	r3, [pc, #32]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003784:	4904      	ldr	r1, [pc, #16]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003786:	4313      	orrs	r3, r2
 8003788:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800378c:	7cbb      	ldrb	r3, [r7, #18]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000

0800379c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a04      	ldr	r2, [pc, #16]	@ (80037b8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037a6:	f043 0304 	orr.w	r3, r3, #4
 80037aa:	6013      	str	r3, [r2, #0]
}
 80037ac:	bf00      	nop
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000

080037bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037ca:	4b74      	ldr	r3, [pc, #464]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d018      	beq.n	8003808 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037d6:	4b71      	ldr	r3, [pc, #452]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f003 0203 	and.w	r2, r3, #3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d10d      	bne.n	8003802 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
       ||
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d009      	beq.n	8003802 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037ee:	4b6b      	ldr	r3, [pc, #428]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	091b      	lsrs	r3, r3, #4
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	1c5a      	adds	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
       ||
 80037fe:	429a      	cmp	r2, r3
 8003800:	d047      	beq.n	8003892 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	73fb      	strb	r3, [r7, #15]
 8003806:	e044      	b.n	8003892 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b03      	cmp	r3, #3
 800380e:	d018      	beq.n	8003842 <RCCEx_PLLSAI1_Config+0x86>
 8003810:	2b03      	cmp	r3, #3
 8003812:	d825      	bhi.n	8003860 <RCCEx_PLLSAI1_Config+0xa4>
 8003814:	2b01      	cmp	r3, #1
 8003816:	d002      	beq.n	800381e <RCCEx_PLLSAI1_Config+0x62>
 8003818:	2b02      	cmp	r3, #2
 800381a:	d009      	beq.n	8003830 <RCCEx_PLLSAI1_Config+0x74>
 800381c:	e020      	b.n	8003860 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800381e:	4b5f      	ldr	r3, [pc, #380]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d11d      	bne.n	8003866 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800382e:	e01a      	b.n	8003866 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003830:	4b5a      	ldr	r3, [pc, #360]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003838:	2b00      	cmp	r3, #0
 800383a:	d116      	bne.n	800386a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003840:	e013      	b.n	800386a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003842:	4b56      	ldr	r3, [pc, #344]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10f      	bne.n	800386e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800384e:	4b53      	ldr	r3, [pc, #332]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d109      	bne.n	800386e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800385e:	e006      	b.n	800386e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
      break;
 8003864:	e004      	b.n	8003870 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003866:	bf00      	nop
 8003868:	e002      	b.n	8003870 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800386a:	bf00      	nop
 800386c:	e000      	b.n	8003870 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800386e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10d      	bne.n	8003892 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003876:	4b49      	ldr	r3, [pc, #292]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6819      	ldr	r1, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	3b01      	subs	r3, #1
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	430b      	orrs	r3, r1
 800388c:	4943      	ldr	r1, [pc, #268]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 800388e:	4313      	orrs	r3, r2
 8003890:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003892:	7bfb      	ldrb	r3, [r7, #15]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d17c      	bne.n	8003992 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003898:	4b40      	ldr	r3, [pc, #256]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a3f      	ldr	r2, [pc, #252]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 800389e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80038a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a4:	f7fd f92a 	bl	8000afc <HAL_GetTick>
 80038a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038aa:	e009      	b.n	80038c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038ac:	f7fd f926 	bl	8000afc <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d902      	bls.n	80038c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	73fb      	strb	r3, [r7, #15]
        break;
 80038be:	e005      	b.n	80038cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038c0:	4b36      	ldr	r3, [pc, #216]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1ef      	bne.n	80038ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d15f      	bne.n	8003992 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d110      	bne.n	80038fa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038d8:	4b30      	ldr	r3, [pc, #192]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80038e0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6892      	ldr	r2, [r2, #8]
 80038e8:	0211      	lsls	r1, r2, #8
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68d2      	ldr	r2, [r2, #12]
 80038ee:	06d2      	lsls	r2, r2, #27
 80038f0:	430a      	orrs	r2, r1
 80038f2:	492a      	ldr	r1, [pc, #168]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	610b      	str	r3, [r1, #16]
 80038f8:	e027      	b.n	800394a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d112      	bne.n	8003926 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003900:	4b26      	ldr	r3, [pc, #152]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003908:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6892      	ldr	r2, [r2, #8]
 8003910:	0211      	lsls	r1, r2, #8
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6912      	ldr	r2, [r2, #16]
 8003916:	0852      	lsrs	r2, r2, #1
 8003918:	3a01      	subs	r2, #1
 800391a:	0552      	lsls	r2, r2, #21
 800391c:	430a      	orrs	r2, r1
 800391e:	491f      	ldr	r1, [pc, #124]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003920:	4313      	orrs	r3, r2
 8003922:	610b      	str	r3, [r1, #16]
 8003924:	e011      	b.n	800394a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800392e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	6892      	ldr	r2, [r2, #8]
 8003936:	0211      	lsls	r1, r2, #8
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6952      	ldr	r2, [r2, #20]
 800393c:	0852      	lsrs	r2, r2, #1
 800393e:	3a01      	subs	r2, #1
 8003940:	0652      	lsls	r2, r2, #25
 8003942:	430a      	orrs	r2, r1
 8003944:	4915      	ldr	r1, [pc, #84]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003946:	4313      	orrs	r3, r2
 8003948:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800394a:	4b14      	ldr	r3, [pc, #80]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a13      	ldr	r2, [pc, #76]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003950:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003954:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003956:	f7fd f8d1 	bl	8000afc <HAL_GetTick>
 800395a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800395c:	e009      	b.n	8003972 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800395e:	f7fd f8cd 	bl	8000afc <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d902      	bls.n	8003972 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	73fb      	strb	r3, [r7, #15]
          break;
 8003970:	e005      	b.n	800397e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0ef      	beq.n	800395e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800397e:	7bfb      	ldrb	r3, [r7, #15]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d106      	bne.n	8003992 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	4903      	ldr	r1, [pc, #12]	@ (800399c <RCCEx_PLLSAI1_Config+0x1e0>)
 800398e:	4313      	orrs	r3, r2
 8003990:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003992:	7bfb      	ldrb	r3, [r7, #15]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40021000 	.word	0x40021000

080039a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039aa:	2300      	movs	r3, #0
 80039ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039ae:	4b69      	ldr	r3, [pc, #420]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d018      	beq.n	80039ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039ba:	4b66      	ldr	r3, [pc, #408]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f003 0203 	and.w	r2, r3, #3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d10d      	bne.n	80039e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
       ||
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d009      	beq.n	80039e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039d2:	4b60      	ldr	r3, [pc, #384]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	091b      	lsrs	r3, r3, #4
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
       ||
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d047      	beq.n	8003a76 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	73fb      	strb	r3, [r7, #15]
 80039ea:	e044      	b.n	8003a76 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d018      	beq.n	8003a26 <RCCEx_PLLSAI2_Config+0x86>
 80039f4:	2b03      	cmp	r3, #3
 80039f6:	d825      	bhi.n	8003a44 <RCCEx_PLLSAI2_Config+0xa4>
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d002      	beq.n	8003a02 <RCCEx_PLLSAI2_Config+0x62>
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d009      	beq.n	8003a14 <RCCEx_PLLSAI2_Config+0x74>
 8003a00:	e020      	b.n	8003a44 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a02:	4b54      	ldr	r3, [pc, #336]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d11d      	bne.n	8003a4a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a12:	e01a      	b.n	8003a4a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a14:	4b4f      	ldr	r3, [pc, #316]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d116      	bne.n	8003a4e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a24:	e013      	b.n	8003a4e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a26:	4b4b      	ldr	r3, [pc, #300]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d10f      	bne.n	8003a52 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a32:	4b48      	ldr	r3, [pc, #288]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d109      	bne.n	8003a52 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a42:	e006      	b.n	8003a52 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
      break;
 8003a48:	e004      	b.n	8003a54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a4a:	bf00      	nop
 8003a4c:	e002      	b.n	8003a54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a4e:	bf00      	nop
 8003a50:	e000      	b.n	8003a54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a52:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a54:	7bfb      	ldrb	r3, [r7, #15]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10d      	bne.n	8003a76 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6819      	ldr	r1, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	430b      	orrs	r3, r1
 8003a70:	4938      	ldr	r1, [pc, #224]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d166      	bne.n	8003b4a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a7c:	4b35      	ldr	r3, [pc, #212]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a34      	ldr	r2, [pc, #208]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a88:	f7fd f838 	bl	8000afc <HAL_GetTick>
 8003a8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a8e:	e009      	b.n	8003aa4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a90:	f7fd f834 	bl	8000afc <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d902      	bls.n	8003aa4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	73fb      	strb	r3, [r7, #15]
        break;
 8003aa2:	e005      	b.n	8003ab0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1ef      	bne.n	8003a90 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d149      	bne.n	8003b4a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d110      	bne.n	8003ade <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003abc:	4b25      	ldr	r3, [pc, #148]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003ac4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6892      	ldr	r2, [r2, #8]
 8003acc:	0211      	lsls	r1, r2, #8
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	68d2      	ldr	r2, [r2, #12]
 8003ad2:	06d2      	lsls	r2, r2, #27
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	491f      	ldr	r1, [pc, #124]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	614b      	str	r3, [r1, #20]
 8003adc:	e011      	b.n	8003b02 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ade:	4b1d      	ldr	r3, [pc, #116]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ae6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	6892      	ldr	r2, [r2, #8]
 8003aee:	0211      	lsls	r1, r2, #8
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6912      	ldr	r2, [r2, #16]
 8003af4:	0852      	lsrs	r2, r2, #1
 8003af6:	3a01      	subs	r2, #1
 8003af8:	0652      	lsls	r2, r2, #25
 8003afa:	430a      	orrs	r2, r1
 8003afc:	4915      	ldr	r1, [pc, #84]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b02:	4b14      	ldr	r3, [pc, #80]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a13      	ldr	r2, [pc, #76]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b0c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0e:	f7fc fff5 	bl	8000afc <HAL_GetTick>
 8003b12:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b14:	e009      	b.n	8003b2a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b16:	f7fc fff1 	bl	8000afc <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d902      	bls.n	8003b2a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	73fb      	strb	r3, [r7, #15]
          break;
 8003b28:	e005      	b.n	8003b36 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0ef      	beq.n	8003b16 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d106      	bne.n	8003b4a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b3c:	4b05      	ldr	r3, [pc, #20]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b3e:	695a      	ldr	r2, [r3, #20]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	4903      	ldr	r1, [pc, #12]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	40021000 	.word	0x40021000

08003b58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e040      	b.n	8003bec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7fc fe4a 	bl	8000814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2224      	movs	r2, #36	@ 0x24
 8003b84:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0201 	bic.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fae0 	bl	8004164 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f825 	bl	8003bf4 <UART_SetConfig>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d101      	bne.n	8003bb4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e01b      	b.n	8003bec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0201 	orr.w	r2, r2, #1
 8003be2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 fb5f 	bl	80042a8 <UART_CheckIdleState>
 8003bea:	4603      	mov	r3, r0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3708      	adds	r7, #8
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bf8:	b08a      	sub	sp, #40	@ 0x28
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	689a      	ldr	r2, [r3, #8]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	431a      	orrs	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	4ba4      	ldr	r3, [pc, #656]	@ (8003eb4 <UART_SetConfig+0x2c0>)
 8003c24:	4013      	ands	r3, r2
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a99      	ldr	r2, [pc, #612]	@ (8003eb8 <UART_SetConfig+0x2c4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d004      	beq.n	8003c60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c70:	430a      	orrs	r2, r1
 8003c72:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a90      	ldr	r2, [pc, #576]	@ (8003ebc <UART_SetConfig+0x2c8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d126      	bne.n	8003ccc <UART_SetConfig+0xd8>
 8003c7e:	4b90      	ldr	r3, [pc, #576]	@ (8003ec0 <UART_SetConfig+0x2cc>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c84:	f003 0303 	and.w	r3, r3, #3
 8003c88:	2b03      	cmp	r3, #3
 8003c8a:	d81b      	bhi.n	8003cc4 <UART_SetConfig+0xd0>
 8003c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c94 <UART_SetConfig+0xa0>)
 8003c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c92:	bf00      	nop
 8003c94:	08003ca5 	.word	0x08003ca5
 8003c98:	08003cb5 	.word	0x08003cb5
 8003c9c:	08003cad 	.word	0x08003cad
 8003ca0:	08003cbd 	.word	0x08003cbd
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003caa:	e116      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003cac:	2302      	movs	r3, #2
 8003cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cb2:	e112      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003cb4:	2304      	movs	r3, #4
 8003cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cba:	e10e      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003cbc:	2308      	movs	r3, #8
 8003cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cc2:	e10a      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003cc4:	2310      	movs	r3, #16
 8003cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cca:	e106      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a7c      	ldr	r2, [pc, #496]	@ (8003ec4 <UART_SetConfig+0x2d0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d138      	bne.n	8003d48 <UART_SetConfig+0x154>
 8003cd6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ec0 <UART_SetConfig+0x2cc>)
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cdc:	f003 030c 	and.w	r3, r3, #12
 8003ce0:	2b0c      	cmp	r3, #12
 8003ce2:	d82d      	bhi.n	8003d40 <UART_SetConfig+0x14c>
 8003ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cec <UART_SetConfig+0xf8>)
 8003ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cea:	bf00      	nop
 8003cec:	08003d21 	.word	0x08003d21
 8003cf0:	08003d41 	.word	0x08003d41
 8003cf4:	08003d41 	.word	0x08003d41
 8003cf8:	08003d41 	.word	0x08003d41
 8003cfc:	08003d31 	.word	0x08003d31
 8003d00:	08003d41 	.word	0x08003d41
 8003d04:	08003d41 	.word	0x08003d41
 8003d08:	08003d41 	.word	0x08003d41
 8003d0c:	08003d29 	.word	0x08003d29
 8003d10:	08003d41 	.word	0x08003d41
 8003d14:	08003d41 	.word	0x08003d41
 8003d18:	08003d41 	.word	0x08003d41
 8003d1c:	08003d39 	.word	0x08003d39
 8003d20:	2300      	movs	r3, #0
 8003d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d26:	e0d8      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d28:	2302      	movs	r3, #2
 8003d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d2e:	e0d4      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d30:	2304      	movs	r3, #4
 8003d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d36:	e0d0      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d38:	2308      	movs	r3, #8
 8003d3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d3e:	e0cc      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d40:	2310      	movs	r3, #16
 8003d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d46:	e0c8      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a5e      	ldr	r2, [pc, #376]	@ (8003ec8 <UART_SetConfig+0x2d4>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d125      	bne.n	8003d9e <UART_SetConfig+0x1aa>
 8003d52:	4b5b      	ldr	r3, [pc, #364]	@ (8003ec0 <UART_SetConfig+0x2cc>)
 8003d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003d5c:	2b30      	cmp	r3, #48	@ 0x30
 8003d5e:	d016      	beq.n	8003d8e <UART_SetConfig+0x19a>
 8003d60:	2b30      	cmp	r3, #48	@ 0x30
 8003d62:	d818      	bhi.n	8003d96 <UART_SetConfig+0x1a2>
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d00a      	beq.n	8003d7e <UART_SetConfig+0x18a>
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	d814      	bhi.n	8003d96 <UART_SetConfig+0x1a2>
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <UART_SetConfig+0x182>
 8003d70:	2b10      	cmp	r3, #16
 8003d72:	d008      	beq.n	8003d86 <UART_SetConfig+0x192>
 8003d74:	e00f      	b.n	8003d96 <UART_SetConfig+0x1a2>
 8003d76:	2300      	movs	r3, #0
 8003d78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d7c:	e0ad      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d84:	e0a9      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d86:	2304      	movs	r3, #4
 8003d88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8c:	e0a5      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d8e:	2308      	movs	r3, #8
 8003d90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d94:	e0a1      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d96:	2310      	movs	r3, #16
 8003d98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d9c:	e09d      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a4a      	ldr	r2, [pc, #296]	@ (8003ecc <UART_SetConfig+0x2d8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d125      	bne.n	8003df4 <UART_SetConfig+0x200>
 8003da8:	4b45      	ldr	r3, [pc, #276]	@ (8003ec0 <UART_SetConfig+0x2cc>)
 8003daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003db2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003db4:	d016      	beq.n	8003de4 <UART_SetConfig+0x1f0>
 8003db6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003db8:	d818      	bhi.n	8003dec <UART_SetConfig+0x1f8>
 8003dba:	2b80      	cmp	r3, #128	@ 0x80
 8003dbc:	d00a      	beq.n	8003dd4 <UART_SetConfig+0x1e0>
 8003dbe:	2b80      	cmp	r3, #128	@ 0x80
 8003dc0:	d814      	bhi.n	8003dec <UART_SetConfig+0x1f8>
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d002      	beq.n	8003dcc <UART_SetConfig+0x1d8>
 8003dc6:	2b40      	cmp	r3, #64	@ 0x40
 8003dc8:	d008      	beq.n	8003ddc <UART_SetConfig+0x1e8>
 8003dca:	e00f      	b.n	8003dec <UART_SetConfig+0x1f8>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dd2:	e082      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dda:	e07e      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003ddc:	2304      	movs	r3, #4
 8003dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003de2:	e07a      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003de4:	2308      	movs	r3, #8
 8003de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dea:	e076      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003dec:	2310      	movs	r3, #16
 8003dee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df2:	e072      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a35      	ldr	r2, [pc, #212]	@ (8003ed0 <UART_SetConfig+0x2dc>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d12a      	bne.n	8003e54 <UART_SetConfig+0x260>
 8003dfe:	4b30      	ldr	r3, [pc, #192]	@ (8003ec0 <UART_SetConfig+0x2cc>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e0c:	d01a      	beq.n	8003e44 <UART_SetConfig+0x250>
 8003e0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e12:	d81b      	bhi.n	8003e4c <UART_SetConfig+0x258>
 8003e14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e18:	d00c      	beq.n	8003e34 <UART_SetConfig+0x240>
 8003e1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e1e:	d815      	bhi.n	8003e4c <UART_SetConfig+0x258>
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <UART_SetConfig+0x238>
 8003e24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e28:	d008      	beq.n	8003e3c <UART_SetConfig+0x248>
 8003e2a:	e00f      	b.n	8003e4c <UART_SetConfig+0x258>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e32:	e052      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e34:	2302      	movs	r3, #2
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3a:	e04e      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e3c:	2304      	movs	r3, #4
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e42:	e04a      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e44:	2308      	movs	r3, #8
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	e046      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e4c:	2310      	movs	r3, #16
 8003e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e52:	e042      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a17      	ldr	r2, [pc, #92]	@ (8003eb8 <UART_SetConfig+0x2c4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d13a      	bne.n	8003ed4 <UART_SetConfig+0x2e0>
 8003e5e:	4b18      	ldr	r3, [pc, #96]	@ (8003ec0 <UART_SetConfig+0x2cc>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003e68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e6c:	d01a      	beq.n	8003ea4 <UART_SetConfig+0x2b0>
 8003e6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e72:	d81b      	bhi.n	8003eac <UART_SetConfig+0x2b8>
 8003e74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e78:	d00c      	beq.n	8003e94 <UART_SetConfig+0x2a0>
 8003e7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e7e:	d815      	bhi.n	8003eac <UART_SetConfig+0x2b8>
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <UART_SetConfig+0x298>
 8003e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e88:	d008      	beq.n	8003e9c <UART_SetConfig+0x2a8>
 8003e8a:	e00f      	b.n	8003eac <UART_SetConfig+0x2b8>
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e92:	e022      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e94:	2302      	movs	r3, #2
 8003e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e9a:	e01e      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003e9c:	2304      	movs	r3, #4
 8003e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea2:	e01a      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003ea4:	2308      	movs	r3, #8
 8003ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eaa:	e016      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003eac:	2310      	movs	r3, #16
 8003eae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb2:	e012      	b.n	8003eda <UART_SetConfig+0x2e6>
 8003eb4:	efff69f3 	.word	0xefff69f3
 8003eb8:	40008000 	.word	0x40008000
 8003ebc:	40013800 	.word	0x40013800
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	40004400 	.word	0x40004400
 8003ec8:	40004800 	.word	0x40004800
 8003ecc:	40004c00 	.word	0x40004c00
 8003ed0:	40005000 	.word	0x40005000
 8003ed4:	2310      	movs	r3, #16
 8003ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a9f      	ldr	r2, [pc, #636]	@ (800415c <UART_SetConfig+0x568>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d17a      	bne.n	8003fda <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ee4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d824      	bhi.n	8003f36 <UART_SetConfig+0x342>
 8003eec:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef4 <UART_SetConfig+0x300>)
 8003eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef2:	bf00      	nop
 8003ef4:	08003f19 	.word	0x08003f19
 8003ef8:	08003f37 	.word	0x08003f37
 8003efc:	08003f21 	.word	0x08003f21
 8003f00:	08003f37 	.word	0x08003f37
 8003f04:	08003f27 	.word	0x08003f27
 8003f08:	08003f37 	.word	0x08003f37
 8003f0c:	08003f37 	.word	0x08003f37
 8003f10:	08003f37 	.word	0x08003f37
 8003f14:	08003f2f 	.word	0x08003f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f18:	f7ff f8b8 	bl	800308c <HAL_RCC_GetPCLK1Freq>
 8003f1c:	61f8      	str	r0, [r7, #28]
        break;
 8003f1e:	e010      	b.n	8003f42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f20:	4b8f      	ldr	r3, [pc, #572]	@ (8004160 <UART_SetConfig+0x56c>)
 8003f22:	61fb      	str	r3, [r7, #28]
        break;
 8003f24:	e00d      	b.n	8003f42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f26:	f7ff f819 	bl	8002f5c <HAL_RCC_GetSysClockFreq>
 8003f2a:	61f8      	str	r0, [r7, #28]
        break;
 8003f2c:	e009      	b.n	8003f42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f32:	61fb      	str	r3, [r7, #28]
        break;
 8003f34:	e005      	b.n	8003f42 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003f40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80fb 	beq.w	8004140 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	4413      	add	r3, r2
 8003f54:	69fa      	ldr	r2, [r7, #28]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d305      	bcc.n	8003f66 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f60:	69fa      	ldr	r2, [r7, #28]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d903      	bls.n	8003f6e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f6c:	e0e8      	b.n	8004140 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	2200      	movs	r2, #0
 8003f72:	461c      	mov	r4, r3
 8003f74:	4615      	mov	r5, r2
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	f04f 0300 	mov.w	r3, #0
 8003f7e:	022b      	lsls	r3, r5, #8
 8003f80:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003f84:	0222      	lsls	r2, r4, #8
 8003f86:	68f9      	ldr	r1, [r7, #12]
 8003f88:	6849      	ldr	r1, [r1, #4]
 8003f8a:	0849      	lsrs	r1, r1, #1
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	4688      	mov	r8, r1
 8003f90:	4681      	mov	r9, r0
 8003f92:	eb12 0a08 	adds.w	sl, r2, r8
 8003f96:	eb43 0b09 	adc.w	fp, r3, r9
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	603b      	str	r3, [r7, #0]
 8003fa2:	607a      	str	r2, [r7, #4]
 8003fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fa8:	4650      	mov	r0, sl
 8003faa:	4659      	mov	r1, fp
 8003fac:	f7fc f91e 	bl	80001ec <__aeabi_uldivmod>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fbe:	d308      	bcc.n	8003fd2 <UART_SetConfig+0x3de>
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fc6:	d204      	bcs.n	8003fd2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	60da      	str	r2, [r3, #12]
 8003fd0:	e0b6      	b.n	8004140 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003fd8:	e0b2      	b.n	8004140 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fe2:	d15e      	bne.n	80040a2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003fe8:	2b08      	cmp	r3, #8
 8003fea:	d828      	bhi.n	800403e <UART_SetConfig+0x44a>
 8003fec:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff4 <UART_SetConfig+0x400>)
 8003fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff2:	bf00      	nop
 8003ff4:	08004019 	.word	0x08004019
 8003ff8:	08004021 	.word	0x08004021
 8003ffc:	08004029 	.word	0x08004029
 8004000:	0800403f 	.word	0x0800403f
 8004004:	0800402f 	.word	0x0800402f
 8004008:	0800403f 	.word	0x0800403f
 800400c:	0800403f 	.word	0x0800403f
 8004010:	0800403f 	.word	0x0800403f
 8004014:	08004037 	.word	0x08004037
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004018:	f7ff f838 	bl	800308c <HAL_RCC_GetPCLK1Freq>
 800401c:	61f8      	str	r0, [r7, #28]
        break;
 800401e:	e014      	b.n	800404a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004020:	f7ff f84a 	bl	80030b8 <HAL_RCC_GetPCLK2Freq>
 8004024:	61f8      	str	r0, [r7, #28]
        break;
 8004026:	e010      	b.n	800404a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004028:	4b4d      	ldr	r3, [pc, #308]	@ (8004160 <UART_SetConfig+0x56c>)
 800402a:	61fb      	str	r3, [r7, #28]
        break;
 800402c:	e00d      	b.n	800404a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800402e:	f7fe ff95 	bl	8002f5c <HAL_RCC_GetSysClockFreq>
 8004032:	61f8      	str	r0, [r7, #28]
        break;
 8004034:	e009      	b.n	800404a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800403a:	61fb      	str	r3, [r7, #28]
        break;
 800403c:	e005      	b.n	800404a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004048:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d077      	beq.n	8004140 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	005a      	lsls	r2, r3, #1
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	085b      	lsrs	r3, r3, #1
 800405a:	441a      	add	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	fbb2 f3f3 	udiv	r3, r2, r3
 8004064:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	2b0f      	cmp	r3, #15
 800406a:	d916      	bls.n	800409a <UART_SetConfig+0x4a6>
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004072:	d212      	bcs.n	800409a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	b29b      	uxth	r3, r3
 8004078:	f023 030f 	bic.w	r3, r3, #15
 800407c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	085b      	lsrs	r3, r3, #1
 8004082:	b29b      	uxth	r3, r3
 8004084:	f003 0307 	and.w	r3, r3, #7
 8004088:	b29a      	uxth	r2, r3
 800408a:	8afb      	ldrh	r3, [r7, #22]
 800408c:	4313      	orrs	r3, r2
 800408e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	8afa      	ldrh	r2, [r7, #22]
 8004096:	60da      	str	r2, [r3, #12]
 8004098:	e052      	b.n	8004140 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040a0:	e04e      	b.n	8004140 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040a2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040a6:	2b08      	cmp	r3, #8
 80040a8:	d827      	bhi.n	80040fa <UART_SetConfig+0x506>
 80040aa:	a201      	add	r2, pc, #4	@ (adr r2, 80040b0 <UART_SetConfig+0x4bc>)
 80040ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b0:	080040d5 	.word	0x080040d5
 80040b4:	080040dd 	.word	0x080040dd
 80040b8:	080040e5 	.word	0x080040e5
 80040bc:	080040fb 	.word	0x080040fb
 80040c0:	080040eb 	.word	0x080040eb
 80040c4:	080040fb 	.word	0x080040fb
 80040c8:	080040fb 	.word	0x080040fb
 80040cc:	080040fb 	.word	0x080040fb
 80040d0:	080040f3 	.word	0x080040f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d4:	f7fe ffda 	bl	800308c <HAL_RCC_GetPCLK1Freq>
 80040d8:	61f8      	str	r0, [r7, #28]
        break;
 80040da:	e014      	b.n	8004106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040dc:	f7fe ffec 	bl	80030b8 <HAL_RCC_GetPCLK2Freq>
 80040e0:	61f8      	str	r0, [r7, #28]
        break;
 80040e2:	e010      	b.n	8004106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004160 <UART_SetConfig+0x56c>)
 80040e6:	61fb      	str	r3, [r7, #28]
        break;
 80040e8:	e00d      	b.n	8004106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ea:	f7fe ff37 	bl	8002f5c <HAL_RCC_GetSysClockFreq>
 80040ee:	61f8      	str	r0, [r7, #28]
        break;
 80040f0:	e009      	b.n	8004106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040f6:	61fb      	str	r3, [r7, #28]
        break;
 80040f8:	e005      	b.n	8004106 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80040fa:	2300      	movs	r3, #0
 80040fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004104:	bf00      	nop
    }

    if (pclk != 0U)
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d019      	beq.n	8004140 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	085a      	lsrs	r2, r3, #1
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	441a      	add	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	fbb2 f3f3 	udiv	r3, r2, r3
 800411e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	2b0f      	cmp	r3, #15
 8004124:	d909      	bls.n	800413a <UART_SetConfig+0x546>
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800412c:	d205      	bcs.n	800413a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	b29a      	uxth	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	60da      	str	r2, [r3, #12]
 8004138:	e002      	b.n	8004140 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800414c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004150:	4618      	mov	r0, r3
 8004152:	3728      	adds	r7, #40	@ 0x28
 8004154:	46bd      	mov	sp, r7
 8004156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800415a:	bf00      	nop
 800415c:	40008000 	.word	0x40008000
 8004160:	00f42400 	.word	0x00f42400

08004164 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00a      	beq.n	800418e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00a      	beq.n	80041b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	430a      	orrs	r2, r1
 80041ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00a      	beq.n	80041d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d6:	f003 0304 	and.w	r3, r3, #4
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00a      	beq.n	80041f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f8:	f003 0310 	and.w	r3, r3, #16
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00a      	beq.n	8004216 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00a      	beq.n	8004238 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004240:	2b00      	cmp	r3, #0
 8004242:	d01a      	beq.n	800427a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004262:	d10a      	bne.n	800427a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	430a      	orrs	r2, r1
 8004278:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	430a      	orrs	r2, r1
 800429a:	605a      	str	r2, [r3, #4]
  }
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b098      	sub	sp, #96	@ 0x60
 80042ac:	af02      	add	r7, sp, #8
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80042b8:	f7fc fc20 	bl	8000afc <HAL_GetTick>
 80042bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0308 	and.w	r3, r3, #8
 80042c8:	2b08      	cmp	r3, #8
 80042ca:	d12e      	bne.n	800432a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042d4:	2200      	movs	r2, #0
 80042d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f88c 	bl	80043f8 <UART_WaitOnFlagUntilTimeout>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d021      	beq.n	800432a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	461a      	mov	r2, r3
 8004302:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004304:	647b      	str	r3, [r7, #68]	@ 0x44
 8004306:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800430a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800430c:	e841 2300 	strex	r3, r2, [r1]
 8004310:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e6      	bne.n	80042e6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2220      	movs	r2, #32
 800431c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e062      	b.n	80043f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b04      	cmp	r3, #4
 8004336:	d149      	bne.n	80043cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004338:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004340:	2200      	movs	r2, #0
 8004342:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f856 	bl	80043f8 <UART_WaitOnFlagUntilTimeout>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d03c      	beq.n	80043cc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	623b      	str	r3, [r7, #32]
   return(result);
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004366:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	461a      	mov	r2, r3
 800436e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004370:	633b      	str	r3, [r7, #48]	@ 0x30
 8004372:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800437e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e6      	bne.n	8004352 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	3308      	adds	r3, #8
 800438a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	60fb      	str	r3, [r7, #12]
   return(result);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f023 0301 	bic.w	r3, r3, #1
 800439a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	3308      	adds	r3, #8
 80043a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043a4:	61fa      	str	r2, [r7, #28]
 80043a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	69b9      	ldr	r1, [r7, #24]
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	617b      	str	r3, [r7, #20]
   return(result);
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e5      	bne.n	8004384 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e011      	b.n	80043f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2220      	movs	r2, #32
 80043d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2220      	movs	r2, #32
 80043d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3758      	adds	r7, #88	@ 0x58
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	603b      	str	r3, [r7, #0]
 8004404:	4613      	mov	r3, r2
 8004406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004408:	e04f      	b.n	80044aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d04b      	beq.n	80044aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004412:	f7fc fb73 	bl	8000afc <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	429a      	cmp	r2, r3
 8004420:	d302      	bcc.n	8004428 <UART_WaitOnFlagUntilTimeout+0x30>
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e04e      	b.n	80044ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	d037      	beq.n	80044aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2b80      	cmp	r3, #128	@ 0x80
 800443e:	d034      	beq.n	80044aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	2b40      	cmp	r3, #64	@ 0x40
 8004444:	d031      	beq.n	80044aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b08      	cmp	r3, #8
 8004452:	d110      	bne.n	8004476 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2208      	movs	r2, #8
 800445a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 f838 	bl	80044d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2208      	movs	r2, #8
 8004466:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e029      	b.n	80044ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004484:	d111      	bne.n	80044aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800448e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f81e 	bl	80044d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2220      	movs	r2, #32
 800449a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e00f      	b.n	80044ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	69da      	ldr	r2, [r3, #28]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4013      	ands	r3, r2
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	bf0c      	ite	eq
 80044ba:	2301      	moveq	r3, #1
 80044bc:	2300      	movne	r3, #0
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	461a      	mov	r2, r3
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d0a0      	beq.n	800440a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044d2:	b480      	push	{r7}
 80044d4:	b095      	sub	sp, #84	@ 0x54
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044e2:	e853 3f00 	ldrex	r3, [r3]
 80044e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	461a      	mov	r2, r3
 80044f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80044fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004500:	e841 2300 	strex	r3, r2, [r1]
 8004504:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1e6      	bne.n	80044da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	3308      	adds	r3, #8
 8004512:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	e853 3f00 	ldrex	r3, [r3]
 800451a:	61fb      	str	r3, [r7, #28]
   return(result);
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f023 0301 	bic.w	r3, r3, #1
 8004522:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3308      	adds	r3, #8
 800452a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800452c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800452e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004530:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004532:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004534:	e841 2300 	strex	r3, r2, [r1]
 8004538:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800453a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1e5      	bne.n	800450c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004544:	2b01      	cmp	r3, #1
 8004546:	d118      	bne.n	800457a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	e853 3f00 	ldrex	r3, [r3]
 8004554:	60bb      	str	r3, [r7, #8]
   return(result);
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	f023 0310 	bic.w	r3, r3, #16
 800455c:	647b      	str	r3, [r7, #68]	@ 0x44
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	461a      	mov	r2, r3
 8004564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004566:	61bb      	str	r3, [r7, #24]
 8004568:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456a:	6979      	ldr	r1, [r7, #20]
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	613b      	str	r3, [r7, #16]
   return(result);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1e6      	bne.n	8004548 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2220      	movs	r2, #32
 800457e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800458e:	bf00      	nop
 8004590:	3754      	adds	r7, #84	@ 0x54
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800459a:	b084      	sub	sp, #16
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	f107 001c 	add.w	r0, r7, #28
 80045a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f001 fa25 	bl	8005a08 <USB_CoreReset>
 80045be:	4603      	mov	r3, r0
 80045c0:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80045c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d106      	bne.n	80045d8 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ce:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80045d6:	e005      	b.n	80045e4 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045f0:	b004      	add	sp, #16
 80045f2:	4770      	bx	lr

080045f4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	4613      	mov	r3, r2
 8004600:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	2b02      	cmp	r3, #2
 8004606:	d165      	bne.n	80046d4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	4a3e      	ldr	r2, [pc, #248]	@ (8004704 <USB_SetTurnaroundTime+0x110>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d906      	bls.n	800461e <USB_SetTurnaroundTime+0x2a>
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	4a3d      	ldr	r2, [pc, #244]	@ (8004708 <USB_SetTurnaroundTime+0x114>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d202      	bcs.n	800461e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004618:	230f      	movs	r3, #15
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	e05c      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	4a39      	ldr	r2, [pc, #228]	@ (8004708 <USB_SetTurnaroundTime+0x114>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d306      	bcc.n	8004634 <USB_SetTurnaroundTime+0x40>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	4a38      	ldr	r2, [pc, #224]	@ (800470c <USB_SetTurnaroundTime+0x118>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d202      	bcs.n	8004634 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800462e:	230e      	movs	r3, #14
 8004630:	617b      	str	r3, [r7, #20]
 8004632:	e051      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4a35      	ldr	r2, [pc, #212]	@ (800470c <USB_SetTurnaroundTime+0x118>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d306      	bcc.n	800464a <USB_SetTurnaroundTime+0x56>
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	4a34      	ldr	r2, [pc, #208]	@ (8004710 <USB_SetTurnaroundTime+0x11c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d202      	bcs.n	800464a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004644:	230d      	movs	r3, #13
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	e046      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	4a30      	ldr	r2, [pc, #192]	@ (8004710 <USB_SetTurnaroundTime+0x11c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d306      	bcc.n	8004660 <USB_SetTurnaroundTime+0x6c>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	4a2f      	ldr	r2, [pc, #188]	@ (8004714 <USB_SetTurnaroundTime+0x120>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d802      	bhi.n	8004660 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800465a:	230c      	movs	r3, #12
 800465c:	617b      	str	r3, [r7, #20]
 800465e:	e03b      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	4a2c      	ldr	r2, [pc, #176]	@ (8004714 <USB_SetTurnaroundTime+0x120>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d906      	bls.n	8004676 <USB_SetTurnaroundTime+0x82>
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	4a2b      	ldr	r2, [pc, #172]	@ (8004718 <USB_SetTurnaroundTime+0x124>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d802      	bhi.n	8004676 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004670:	230b      	movs	r3, #11
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	e030      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	4a27      	ldr	r2, [pc, #156]	@ (8004718 <USB_SetTurnaroundTime+0x124>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d906      	bls.n	800468c <USB_SetTurnaroundTime+0x98>
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	4a26      	ldr	r2, [pc, #152]	@ (800471c <USB_SetTurnaroundTime+0x128>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d802      	bhi.n	800468c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004686:	230a      	movs	r3, #10
 8004688:	617b      	str	r3, [r7, #20]
 800468a:	e025      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4a23      	ldr	r2, [pc, #140]	@ (800471c <USB_SetTurnaroundTime+0x128>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d906      	bls.n	80046a2 <USB_SetTurnaroundTime+0xae>
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	4a22      	ldr	r2, [pc, #136]	@ (8004720 <USB_SetTurnaroundTime+0x12c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d202      	bcs.n	80046a2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800469c:	2309      	movs	r3, #9
 800469e:	617b      	str	r3, [r7, #20]
 80046a0:	e01a      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	4a1e      	ldr	r2, [pc, #120]	@ (8004720 <USB_SetTurnaroundTime+0x12c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d306      	bcc.n	80046b8 <USB_SetTurnaroundTime+0xc4>
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004724 <USB_SetTurnaroundTime+0x130>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d802      	bhi.n	80046b8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80046b2:	2308      	movs	r3, #8
 80046b4:	617b      	str	r3, [r7, #20]
 80046b6:	e00f      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004724 <USB_SetTurnaroundTime+0x130>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d906      	bls.n	80046ce <USB_SetTurnaroundTime+0xda>
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	4a19      	ldr	r2, [pc, #100]	@ (8004728 <USB_SetTurnaroundTime+0x134>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d202      	bcs.n	80046ce <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80046c8:	2307      	movs	r3, #7
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	e004      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80046ce:	2306      	movs	r3, #6
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	e001      	b.n	80046d8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80046d4:	2309      	movs	r3, #9
 80046d6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	029b      	lsls	r3, r3, #10
 80046ec:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80046f0:	431a      	orrs	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	371c      	adds	r7, #28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr
 8004704:	00d8acbf 	.word	0x00d8acbf
 8004708:	00e4e1c0 	.word	0x00e4e1c0
 800470c:	00f42400 	.word	0x00f42400
 8004710:	01067380 	.word	0x01067380
 8004714:	011a499f 	.word	0x011a499f
 8004718:	01312cff 	.word	0x01312cff
 800471c:	014ca43f 	.word	0x014ca43f
 8004720:	016e3600 	.word	0x016e3600
 8004724:	01a6ab1f 	.word	0x01a6ab1f
 8004728:	01e84800 	.word	0x01e84800

0800472c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f043 0201 	orr.w	r2, r3, #1
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr

0800474e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800474e:	b480      	push	{r7}
 8004750:	b083      	sub	sp, #12
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f023 0201 	bic.w	r2, r3, #1
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800477c:	2300      	movs	r3, #0
 800477e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800478c:	78fb      	ldrb	r3, [r7, #3]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d115      	bne.n	80047be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800479e:	200a      	movs	r0, #10
 80047a0:	f7fc f9b8 	bl	8000b14 <HAL_Delay>
      ms += 10U;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	330a      	adds	r3, #10
 80047a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f001 f8b3 	bl	8005916 <USB_GetMode>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d01e      	beq.n	80047f4 <USB_SetCurrentMode+0x84>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80047ba:	d9f0      	bls.n	800479e <USB_SetCurrentMode+0x2e>
 80047bc:	e01a      	b.n	80047f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80047be:	78fb      	ldrb	r3, [r7, #3]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d115      	bne.n	80047f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80047d0:	200a      	movs	r0, #10
 80047d2:	f7fc f99f 	bl	8000b14 <HAL_Delay>
      ms += 10U;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	330a      	adds	r3, #10
 80047da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f001 f89a 	bl	8005916 <USB_GetMode>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d005      	beq.n	80047f4 <USB_SetCurrentMode+0x84>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2bc7      	cmp	r3, #199	@ 0xc7
 80047ec:	d9f0      	bls.n	80047d0 <USB_SetCurrentMode+0x60>
 80047ee:	e001      	b.n	80047f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e005      	b.n	8004800 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2bc8      	cmp	r3, #200	@ 0xc8
 80047f8:	d101      	bne.n	80047fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e000      	b.n	8004800 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3710      	adds	r7, #16
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004808:	b084      	sub	sp, #16
 800480a:	b580      	push	{r7, lr}
 800480c:	b086      	sub	sp, #24
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
 8004812:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004816:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800481a:	2300      	movs	r3, #0
 800481c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004822:	2300      	movs	r3, #0
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	e009      	b.n	800483c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	3340      	adds	r3, #64	@ 0x40
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	4413      	add	r3, r2
 8004832:	2200      	movs	r2, #0
 8004834:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	3301      	adds	r3, #1
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	2b0e      	cmp	r3, #14
 8004840:	d9f2      	bls.n	8004828 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004842:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004846:	2b00      	cmp	r3, #0
 8004848:	d11c      	bne.n	8004884 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004858:	f043 0302 	orr.w	r3, r3, #2
 800485c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	e005      	b.n	8004890 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004888:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004896:	461a      	mov	r2, r3
 8004898:	2300      	movs	r3, #0
 800489a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800489c:	2103      	movs	r1, #3
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f95a 	bl	8004b58 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80048a4:	2110      	movs	r1, #16
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f8f6 	bl	8004a98 <USB_FlushTxFifo>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d001      	beq.n	80048b6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f920 	bl	8004afc <USB_FlushRxFifo>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048cc:	461a      	mov	r2, r3
 80048ce:	2300      	movs	r3, #0
 80048d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048d8:	461a      	mov	r2, r3
 80048da:	2300      	movs	r3, #0
 80048dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048e4:	461a      	mov	r2, r3
 80048e6:	2300      	movs	r3, #0
 80048e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048ea:	2300      	movs	r3, #0
 80048ec:	613b      	str	r3, [r7, #16]
 80048ee:	e043      	b.n	8004978 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004902:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004906:	d118      	bne.n	800493a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10a      	bne.n	8004924 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	015a      	lsls	r2, r3, #5
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	4413      	add	r3, r2
 8004916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800491a:	461a      	mov	r2, r3
 800491c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004920:	6013      	str	r3, [r2, #0]
 8004922:	e013      	b.n	800494c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	015a      	lsls	r2, r3, #5
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4413      	add	r3, r2
 800492c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004930:	461a      	mov	r2, r3
 8004932:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004936:	6013      	str	r3, [r2, #0]
 8004938:	e008      	b.n	800494c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004946:	461a      	mov	r2, r3
 8004948:	2300      	movs	r3, #0
 800494a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	015a      	lsls	r2, r3, #5
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	4413      	add	r3, r2
 8004954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004958:	461a      	mov	r2, r3
 800495a:	2300      	movs	r3, #0
 800495c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	015a      	lsls	r2, r3, #5
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4413      	add	r3, r2
 8004966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800496a:	461a      	mov	r2, r3
 800496c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004970:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	3301      	adds	r3, #1
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800497c:	461a      	mov	r2, r3
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	4293      	cmp	r3, r2
 8004982:	d3b5      	bcc.n	80048f0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004984:	2300      	movs	r3, #0
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	e043      	b.n	8004a12 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4413      	add	r3, r2
 8004992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800499c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049a0:	d118      	bne.n	80049d4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10a      	bne.n	80049be <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049b4:	461a      	mov	r2, r3
 80049b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80049ba:	6013      	str	r3, [r2, #0]
 80049bc:	e013      	b.n	80049e6 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	015a      	lsls	r2, r3, #5
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049ca:	461a      	mov	r2, r3
 80049cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	e008      	b.n	80049e6 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e0:	461a      	mov	r2, r3
 80049e2:	2300      	movs	r3, #0
 80049e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	015a      	lsls	r2, r3, #5
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	4413      	add	r3, r2
 80049ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049f2:	461a      	mov	r2, r3
 80049f4:	2300      	movs	r3, #0
 80049f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	015a      	lsls	r2, r3, #5
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4413      	add	r3, r2
 8004a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a04:	461a      	mov	r2, r3
 8004a06:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	3301      	adds	r3, #1
 8004a10:	613b      	str	r3, [r7, #16]
 8004a12:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004a16:	461a      	mov	r2, r3
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d3b5      	bcc.n	800498a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a30:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004a3e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	f043 0210 	orr.w	r2, r3, #16
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	699a      	ldr	r2, [r3, #24]
 8004a50:	4b10      	ldr	r3, [pc, #64]	@ (8004a94 <USB_DevInit+0x28c>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004a58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	f043 0208 	orr.w	r2, r3, #8
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004a6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d107      	bne.n	8004a84 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a7c:	f043 0304 	orr.w	r3, r3, #4
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a90:	b004      	add	sp, #16
 8004a92:	4770      	bx	lr
 8004a94:	803c3800 	.word	0x803c3800

08004a98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ab2:	d901      	bls.n	8004ab8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e01b      	b.n	8004af0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	daf2      	bge.n	8004aa6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	019b      	lsls	r3, r3, #6
 8004ac8:	f043 0220 	orr.w	r2, r3, #32
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004adc:	d901      	bls.n	8004ae2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e006      	b.n	8004af0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	d0f0      	beq.n	8004ad0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3714      	adds	r7, #20
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b14:	d901      	bls.n	8004b1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e018      	b.n	8004b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	daf2      	bge.n	8004b08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2210      	movs	r2, #16
 8004b2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b38:	d901      	bls.n	8004b3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e006      	b.n	8004b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d0f0      	beq.n	8004b2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	78fb      	ldrb	r3, [r7, #3]
 8004b72:	68f9      	ldr	r1, [r7, #12]
 8004b74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b087      	sub	sp, #28
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 0306 	and.w	r3, r3, #6
 8004ba2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d002      	beq.n	8004bb0 <USB_GetDevSpeed+0x26>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2b06      	cmp	r3, #6
 8004bae:	d102      	bne.n	8004bb6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	75fb      	strb	r3, [r7, #23]
 8004bb4:	e001      	b.n	8004bba <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8004bb6:	230f      	movs	r3, #15
 8004bb8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	785b      	ldrb	r3, [r3, #1]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d13a      	bne.n	8004c5a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bea:	69da      	ldr	r2, [r3, #28]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	f003 030f 	and.w	r3, r3, #15
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	68f9      	ldr	r1, [r7, #12]
 8004bfe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c02:	4313      	orrs	r3, r2
 8004c04:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	015a      	lsls	r2, r3, #5
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d155      	bne.n	8004cc8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	015a      	lsls	r2, r3, #5
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	4413      	add	r3, r2
 8004c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	791b      	ldrb	r3, [r3, #4]
 8004c36:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004c38:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	059b      	lsls	r3, r3, #22
 8004c3e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004c40:	4313      	orrs	r3, r2
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	0151      	lsls	r1, r2, #5
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	440a      	add	r2, r1
 8004c4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	e036      	b.n	8004cc8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c60:	69da      	ldr	r2, [r3, #28]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	2101      	movs	r1, #1
 8004c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c70:	041b      	lsls	r3, r3, #16
 8004c72:	68f9      	ldr	r1, [r7, #12]
 8004c74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	015a      	lsls	r2, r3, #5
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d11a      	bne.n	8004cc8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	015a      	lsls	r2, r3, #5
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	4413      	add	r3, r2
 8004c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	791b      	ldrb	r3, [r3, #4]
 8004cac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004cae:	430b      	orrs	r3, r1
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	0151      	lsls	r1, r2, #5
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	440a      	add	r2, r1
 8004cba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cc6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
	...

08004cd8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	785b      	ldrb	r3, [r3, #1]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d161      	bne.n	8004db8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	015a      	lsls	r2, r3, #5
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d0a:	d11f      	bne.n	8004d4c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	0151      	lsls	r1, r2, #5
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	440a      	add	r2, r1
 8004d22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004d2a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	015a      	lsls	r2, r3, #5
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4413      	add	r3, r2
 8004d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	0151      	lsls	r1, r2, #5
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	440a      	add	r2, r1
 8004d42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	f003 030f 	and.w	r3, r3, #15
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	43db      	mvns	r3, r3
 8004d66:	68f9      	ldr	r1, [r7, #12]
 8004d68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d76:	69da      	ldr	r2, [r3, #28]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	2101      	movs	r1, #1
 8004d82:	fa01 f303 	lsl.w	r3, r1, r3
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	43db      	mvns	r3, r3
 8004d8a:	68f9      	ldr	r1, [r7, #12]
 8004d8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d90:	4013      	ands	r3, r2
 8004d92:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	0159      	lsls	r1, r3, #5
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	440b      	add	r3, r1
 8004daa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dae:	4619      	mov	r1, r3
 8004db0:	4b35      	ldr	r3, [pc, #212]	@ (8004e88 <USB_DeactivateEndpoint+0x1b0>)
 8004db2:	4013      	ands	r3, r2
 8004db4:	600b      	str	r3, [r1, #0]
 8004db6:	e060      	b.n	8004e7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004dca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004dce:	d11f      	bne.n	8004e10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	015a      	lsls	r2, r3, #5
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	0151      	lsls	r1, r2, #5
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	440a      	add	r2, r1
 8004de6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004dee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	0151      	lsls	r1, r2, #5
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	440a      	add	r2, r1
 8004e06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	f003 030f 	and.w	r3, r3, #15
 8004e20:	2101      	movs	r1, #1
 8004e22:	fa01 f303 	lsl.w	r3, r1, r3
 8004e26:	041b      	lsls	r3, r3, #16
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	68f9      	ldr	r1, [r7, #12]
 8004e2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e30:	4013      	ands	r3, r2
 8004e32:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e3a:	69da      	ldr	r2, [r3, #28]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	f003 030f 	and.w	r3, r3, #15
 8004e44:	2101      	movs	r1, #1
 8004e46:	fa01 f303 	lsl.w	r3, r1, r3
 8004e4a:	041b      	lsls	r3, r3, #16
 8004e4c:	43db      	mvns	r3, r3
 8004e4e:	68f9      	ldr	r1, [r7, #12]
 8004e50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e54:	4013      	ands	r3, r2
 8004e56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	015a      	lsls	r2, r3, #5
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	0159      	lsls	r1, r3, #5
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	440b      	add	r3, r1
 8004e6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e72:	4619      	mov	r1, r3
 8004e74:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <USB_DeactivateEndpoint+0x1b4>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	ec337800 	.word	0xec337800
 8004e8c:	eff37800 	.word	0xeff37800

08004e90 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	785b      	ldrb	r3, [r3, #1]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	f040 812d 	bne.w	8005108 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d132      	bne.n	8004f1c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	015a      	lsls	r2, r3, #5
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	0151      	lsls	r1, r2, #5
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	440a      	add	r2, r1
 8004ecc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ed0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ed4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ed8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	015a      	lsls	r2, r3, #5
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	0151      	lsls	r1, r2, #5
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	440a      	add	r2, r1
 8004ef0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ef4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ef8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	0151      	lsls	r1, r2, #5
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	440a      	add	r2, r1
 8004f10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f14:	0cdb      	lsrs	r3, r3, #19
 8004f16:	04db      	lsls	r3, r3, #19
 8004f18:	6113      	str	r3, [r2, #16]
 8004f1a:	e097      	b.n	800504c <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	0151      	lsls	r1, r2, #5
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	440a      	add	r2, r1
 8004f32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f36:	0cdb      	lsrs	r3, r3, #19
 8004f38:	04db      	lsls	r3, r3, #19
 8004f3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	015a      	lsls	r2, r3, #5
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	4413      	add	r3, r2
 8004f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	0151      	lsls	r1, r2, #5
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	440a      	add	r2, r1
 8004f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f56:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004f5a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004f5e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d11a      	bne.n	8004f9c <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d903      	bls.n	8004f7a <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	0151      	lsls	r1, r2, #5
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	440a      	add	r2, r1
 8004f90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f94:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f98:	6113      	str	r3, [r2, #16]
 8004f9a:	e044      	b.n	8005026 <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	691a      	ldr	r2, [r3, #16]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	1e5a      	subs	r2, r3, #1
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb0:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	015a      	lsls	r2, r3, #5
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	4413      	add	r3, r2
 8004fba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	89fb      	ldrh	r3, [r7, #14]
 8004fc2:	04d9      	lsls	r1, r3, #19
 8004fc4:	4b8f      	ldr	r3, [pc, #572]	@ (8005204 <USB_EPStartXfer+0x374>)
 8004fc6:	400b      	ands	r3, r1
 8004fc8:	6939      	ldr	r1, [r7, #16]
 8004fca:	0148      	lsls	r0, r1, #5
 8004fcc:	6979      	ldr	r1, [r7, #20]
 8004fce:	4401      	add	r1, r0
 8004fd0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	791b      	ldrb	r3, [r3, #4]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d122      	bne.n	8005026 <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	015a      	lsls	r2, r3, #5
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	0151      	lsls	r1, r2, #5
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	440a      	add	r2, r1
 8004ff6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ffa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004ffe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	015a      	lsls	r2, r3, #5
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	4413      	add	r3, r2
 8005008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	89fb      	ldrh	r3, [r7, #14]
 8005010:	075b      	lsls	r3, r3, #29
 8005012:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005016:	6939      	ldr	r1, [r7, #16]
 8005018:	0148      	lsls	r0, r1, #5
 800501a:	6979      	ldr	r1, [r7, #20]
 800501c:	4401      	add	r1, r0
 800501e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005022:	4313      	orrs	r3, r2
 8005024:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	4413      	add	r3, r2
 800502e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005032:	691a      	ldr	r2, [r3, #16]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800503c:	6939      	ldr	r1, [r7, #16]
 800503e:	0148      	lsls	r0, r1, #5
 8005040:	6979      	ldr	r1, [r7, #20]
 8005042:	4401      	add	r1, r0
 8005044:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005048:	4313      	orrs	r3, r2
 800504a:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	4413      	add	r3, r2
 8005054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	0151      	lsls	r1, r2, #5
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	440a      	add	r2, r1
 8005062:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005066:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800506a:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	791b      	ldrb	r3, [r3, #4]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d015      	beq.n	80050a0 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 813a 	beq.w	80052f2 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005084:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	2101      	movs	r1, #1
 8005090:	fa01 f303 	lsl.w	r3, r1, r3
 8005094:	6979      	ldr	r1, [r7, #20]
 8005096:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800509a:	4313      	orrs	r3, r2
 800509c:	634b      	str	r3, [r1, #52]	@ 0x34
 800509e:	e128      	b.n	80052f2 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d110      	bne.n	80050d2 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	015a      	lsls	r2, r3, #5
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	4413      	add	r3, r2
 80050b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	0151      	lsls	r1, r2, #5
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	440a      	add	r2, r1
 80050c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	e00f      	b.n	80050f2 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	015a      	lsls	r2, r3, #5
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	4413      	add	r3, r2
 80050da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	0151      	lsls	r1, r2, #5
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	440a      	add	r2, r1
 80050e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050f0:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	68d9      	ldr	r1, [r3, #12]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	781a      	ldrb	r2, [r3, #0]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	b29b      	uxth	r3, r3
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f9a7 	bl	8005454 <USB_WritePacket>
 8005106:	e0f4      	b.n	80052f2 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	0151      	lsls	r1, r2, #5
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	440a      	add	r2, r1
 800511e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005122:	0cdb      	lsrs	r3, r3, #19
 8005124:	04db      	lsls	r3, r3, #19
 8005126:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	4413      	add	r3, r2
 8005130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	0151      	lsls	r1, r2, #5
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	440a      	add	r2, r1
 800513e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005142:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005146:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800514a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d12f      	bne.n	80051b2 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d003      	beq.n	8005162 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	689a      	ldr	r2, [r3, #8]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	689a      	ldr	r2, [r3, #8]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	015a      	lsls	r2, r3, #5
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	4413      	add	r3, r2
 8005172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005176:	691a      	ldr	r2, [r3, #16]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005180:	6939      	ldr	r1, [r7, #16]
 8005182:	0148      	lsls	r0, r1, #5
 8005184:	6979      	ldr	r1, [r7, #20]
 8005186:	4401      	add	r1, r0
 8005188:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800518c:	4313      	orrs	r3, r2
 800518e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	015a      	lsls	r2, r3, #5
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	4413      	add	r3, r2
 8005198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	0151      	lsls	r1, r2, #5
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	440a      	add	r2, r1
 80051a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80051ae:	6113      	str	r3, [r2, #16]
 80051b0:	e062      	b.n	8005278 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d126      	bne.n	8005208 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	015a      	lsls	r2, r3, #5
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	4413      	add	r3, r2
 80051c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051d0:	6939      	ldr	r1, [r7, #16]
 80051d2:	0148      	lsls	r0, r1, #5
 80051d4:	6979      	ldr	r1, [r7, #20]
 80051d6:	4401      	add	r1, r0
 80051d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80051dc:	4313      	orrs	r3, r2
 80051de:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	015a      	lsls	r2, r3, #5
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	0151      	lsls	r1, r2, #5
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	440a      	add	r2, r1
 80051f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80051fe:	6113      	str	r3, [r2, #16]
 8005200:	e03a      	b.n	8005278 <USB_EPStartXfer+0x3e8>
 8005202:	bf00      	nop
 8005204:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	4413      	add	r3, r2
 8005212:	1e5a      	subs	r2, r3, #1
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	fbb2 f3f3 	udiv	r3, r2, r3
 800521c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	89fa      	ldrh	r2, [r7, #14]
 8005224:	fb03 f202 	mul.w	r2, r3, r2
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	015a      	lsls	r2, r3, #5
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	4413      	add	r3, r2
 8005234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	89fb      	ldrh	r3, [r7, #14]
 800523c:	04d9      	lsls	r1, r3, #19
 800523e:	4b2f      	ldr	r3, [pc, #188]	@ (80052fc <USB_EPStartXfer+0x46c>)
 8005240:	400b      	ands	r3, r1
 8005242:	6939      	ldr	r1, [r7, #16]
 8005244:	0148      	lsls	r0, r1, #5
 8005246:	6979      	ldr	r1, [r7, #20]
 8005248:	4401      	add	r1, r0
 800524a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800524e:	4313      	orrs	r3, r2
 8005250:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	015a      	lsls	r2, r3, #5
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	4413      	add	r3, r2
 800525a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005268:	6939      	ldr	r1, [r7, #16]
 800526a:	0148      	lsls	r0, r1, #5
 800526c:	6979      	ldr	r1, [r7, #20]
 800526e:	4401      	add	r1, r0
 8005270:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005274:	4313      	orrs	r3, r2
 8005276:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	791b      	ldrb	r3, [r3, #4]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d128      	bne.n	80052d2 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800528c:	2b00      	cmp	r3, #0
 800528e:	d110      	bne.n	80052b2 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	0151      	lsls	r1, r2, #5
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	440a      	add	r2, r1
 80052a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80052ae:	6013      	str	r3, [r2, #0]
 80052b0:	e00f      	b.n	80052d2 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	015a      	lsls	r2, r3, #5
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	4413      	add	r3, r2
 80052ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	0151      	lsls	r1, r2, #5
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	440a      	add	r2, r1
 80052c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052d0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	015a      	lsls	r2, r3, #5
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	4413      	add	r3, r2
 80052da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	0151      	lsls	r1, r2, #5
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	440a      	add	r2, r1
 80052e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052ec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80052f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	1ff80000 	.word	0x1ff80000

08005300 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005300:	b480      	push	{r7}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	785b      	ldrb	r3, [r3, #1]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d14a      	bne.n	80053b4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	4413      	add	r3, r2
 8005328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005332:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005336:	f040 8086 	bne.w	8005446 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	015a      	lsls	r2, r3, #5
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	4413      	add	r3, r2
 8005344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	7812      	ldrb	r2, [r2, #0]
 800534e:	0151      	lsls	r1, r2, #5
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	440a      	add	r2, r1
 8005354:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005358:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800535c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	015a      	lsls	r2, r3, #5
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	4413      	add	r3, r2
 8005368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	7812      	ldrb	r2, [r2, #0]
 8005372:	0151      	lsls	r1, r2, #5
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	440a      	add	r2, r1
 8005378:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800537c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005380:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	3301      	adds	r3, #1
 8005386:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800538e:	4293      	cmp	r3, r2
 8005390:	d902      	bls.n	8005398 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	75fb      	strb	r3, [r7, #23]
          break;
 8005396:	e056      	b.n	8005446 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	015a      	lsls	r2, r3, #5
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	4413      	add	r3, r2
 80053a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053b0:	d0e7      	beq.n	8005382 <USB_EPStopXfer+0x82>
 80053b2:	e048      	b.n	8005446 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053cc:	d13b      	bne.n	8005446 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	7812      	ldrb	r2, [r2, #0]
 80053e2:	0151      	lsls	r1, r2, #5
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	440a      	add	r2, r1
 80053e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80053f0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	015a      	lsls	r2, r3, #5
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	4413      	add	r3, r2
 80053fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	7812      	ldrb	r2, [r2, #0]
 8005406:	0151      	lsls	r1, r2, #5
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	440a      	add	r2, r1
 800540c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005410:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005414:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	3301      	adds	r3, #1
 800541a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005422:	4293      	cmp	r3, r2
 8005424:	d902      	bls.n	800542c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	75fb      	strb	r3, [r7, #23]
          break;
 800542a:	e00c      	b.n	8005446 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	015a      	lsls	r2, r3, #5
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4413      	add	r3, r2
 8005436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005440:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005444:	d0e7      	beq.n	8005416 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005446:	7dfb      	ldrb	r3, [r7, #23]
}
 8005448:	4618      	mov	r0, r3
 800544a:	371c      	adds	r7, #28
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005454:	b480      	push	{r7}
 8005456:	b089      	sub	sp, #36	@ 0x24
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	4611      	mov	r1, r2
 8005460:	461a      	mov	r2, r3
 8005462:	460b      	mov	r3, r1
 8005464:	71fb      	strb	r3, [r7, #7]
 8005466:	4613      	mov	r3, r2
 8005468:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005472:	88bb      	ldrh	r3, [r7, #4]
 8005474:	3303      	adds	r3, #3
 8005476:	089b      	lsrs	r3, r3, #2
 8005478:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800547a:	2300      	movs	r3, #0
 800547c:	61bb      	str	r3, [r7, #24]
 800547e:	e018      	b.n	80054b2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005480:	79fb      	ldrb	r3, [r7, #7]
 8005482:	031a      	lsls	r2, r3, #12
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	4413      	add	r3, r2
 8005488:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800548c:	461a      	mov	r2, r3
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6013      	str	r3, [r2, #0]
    pSrc++;
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	3301      	adds	r3, #1
 8005498:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	3301      	adds	r3, #1
 800549e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	3301      	adds	r3, #1
 80054a4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	3301      	adds	r3, #1
 80054aa:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	3301      	adds	r3, #1
 80054b0:	61bb      	str	r3, [r7, #24]
 80054b2:	69ba      	ldr	r2, [r7, #24]
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d3e2      	bcc.n	8005480 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3724      	adds	r7, #36	@ 0x24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b08b      	sub	sp, #44	@ 0x2c
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80054de:	88fb      	ldrh	r3, [r7, #6]
 80054e0:	089b      	lsrs	r3, r3, #2
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80054e6:	88fb      	ldrh	r3, [r7, #6]
 80054e8:	f003 0303 	and.w	r3, r3, #3
 80054ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80054ee:	2300      	movs	r3, #0
 80054f0:	623b      	str	r3, [r7, #32]
 80054f2:	e014      	b.n	800551e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	3301      	adds	r3, #1
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005508:	3301      	adds	r3, #1
 800550a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800550c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550e:	3301      	adds	r3, #1
 8005510:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	3301      	adds	r3, #1
 8005516:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	3301      	adds	r3, #1
 800551c:	623b      	str	r3, [r7, #32]
 800551e:	6a3a      	ldr	r2, [r7, #32]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	429a      	cmp	r2, r3
 8005524:	d3e6      	bcc.n	80054f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005526:	8bfb      	ldrh	r3, [r7, #30]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d01e      	beq.n	800556a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005536:	461a      	mov	r2, r3
 8005538:	f107 0310 	add.w	r3, r7, #16
 800553c:	6812      	ldr	r2, [r2, #0]
 800553e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	fa22 f303 	lsr.w	r3, r2, r3
 800554c:	b2da      	uxtb	r2, r3
 800554e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005550:	701a      	strb	r2, [r3, #0]
      i++;
 8005552:	6a3b      	ldr	r3, [r7, #32]
 8005554:	3301      	adds	r3, #1
 8005556:	623b      	str	r3, [r7, #32]
      pDest++;
 8005558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555a:	3301      	adds	r3, #1
 800555c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800555e:	8bfb      	ldrh	r3, [r7, #30]
 8005560:	3b01      	subs	r3, #1
 8005562:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005564:	8bfb      	ldrh	r3, [r7, #30]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d1ea      	bne.n	8005540 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800556c:	4618      	mov	r0, r3
 800556e:	372c      	adds	r7, #44	@ 0x2c
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	785b      	ldrb	r3, [r3, #1]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d12c      	bne.n	80055ee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	015a      	lsls	r2, r3, #5
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4413      	add	r3, r2
 800559c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	db12      	blt.n	80055cc <USB_EPSetStall+0x54>
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00f      	beq.n	80055cc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	0151      	lsls	r1, r2, #5
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	440a      	add	r2, r1
 80055c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80055ca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4413      	add	r3, r2
 80055d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	0151      	lsls	r1, r2, #5
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	440a      	add	r2, r1
 80055e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	e02b      	b.n	8005646 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	015a      	lsls	r2, r3, #5
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	4413      	add	r3, r2
 80055f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	db12      	blt.n	8005626 <USB_EPSetStall+0xae>
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00f      	beq.n	8005626 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	015a      	lsls	r2, r3, #5
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	4413      	add	r3, r2
 800560e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	0151      	lsls	r1, r2, #5
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	440a      	add	r2, r1
 800561c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005620:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005624:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	4413      	add	r3, r2
 800562e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	0151      	lsls	r1, r2, #5
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	440a      	add	r2, r1
 800563c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005640:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005644:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	785b      	ldrb	r3, [r3, #1]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d128      	bne.n	80056c2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	4413      	add	r3, r2
 8005678:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	0151      	lsls	r1, r2, #5
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	440a      	add	r2, r1
 8005686:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800568a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800568e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	791b      	ldrb	r3, [r3, #4]
 8005694:	2b03      	cmp	r3, #3
 8005696:	d003      	beq.n	80056a0 <USB_EPClearStall+0x4c>
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	791b      	ldrb	r3, [r3, #4]
 800569c:	2b02      	cmp	r3, #2
 800569e:	d138      	bne.n	8005712 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	015a      	lsls	r2, r3, #5
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	4413      	add	r3, r2
 80056a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	0151      	lsls	r1, r2, #5
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	440a      	add	r2, r1
 80056b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	e027      	b.n	8005712 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	015a      	lsls	r2, r3, #5
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4413      	add	r3, r2
 80056ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	0151      	lsls	r1, r2, #5
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	440a      	add	r2, r1
 80056d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80056e0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	791b      	ldrb	r3, [r3, #4]
 80056e6:	2b03      	cmp	r3, #3
 80056e8:	d003      	beq.n	80056f2 <USB_EPClearStall+0x9e>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	791b      	ldrb	r3, [r3, #4]
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d10f      	bne.n	8005712 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	015a      	lsls	r2, r3, #5
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	4413      	add	r3, r2
 80056fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	0151      	lsls	r1, r2, #5
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	440a      	add	r2, r1
 8005708:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800570c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005710:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800573e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005742:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	78fb      	ldrb	r3, [r7, #3]
 800574e:	011b      	lsls	r3, r3, #4
 8005750:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005754:	68f9      	ldr	r1, [r7, #12]
 8005756:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800575a:	4313      	orrs	r3, r2
 800575c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800576c:	b480      	push	{r7}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005786:	f023 0303 	bic.w	r3, r3, #3
 800578a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800579a:	f023 0302 	bic.w	r3, r3, #2
 800579e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b085      	sub	sp, #20
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68fa      	ldr	r2, [r7, #12]
 80057c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80057c8:	f023 0303 	bic.w	r3, r3, #3
 80057cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057dc:	f043 0302 	orr.w	r3, r3, #2
 80057e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	4013      	ands	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005808:	68fb      	ldr	r3, [r7, #12]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005816:	b480      	push	{r7}
 8005818:	b085      	sub	sp, #20
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	4013      	ands	r3, r2
 8005838:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	0c1b      	lsrs	r3, r3, #16
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800584a:	b480      	push	{r7}
 800584c:	b085      	sub	sp, #20
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	4013      	ands	r3, r2
 800586c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	b29b      	uxth	r3, r3
}
 8005872:	4618      	mov	r0, r3
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800587e:	b480      	push	{r7}
 8005880:	b085      	sub	sp, #20
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
 8005886:	460b      	mov	r3, r1
 8005888:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	015a      	lsls	r2, r3, #5
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4413      	add	r3, r2
 8005896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4013      	ands	r3, r2
 80058aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80058ac:	68bb      	ldr	r3, [r7, #8]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3714      	adds	r7, #20
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b087      	sub	sp, #28
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
 80058c2:	460b      	mov	r3, r1
 80058c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058dc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80058de:	78fb      	ldrb	r3, [r7, #3]
 80058e0:	f003 030f 	and.w	r3, r3, #15
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	fa22 f303 	lsr.w	r3, r2, r3
 80058ea:	01db      	lsls	r3, r3, #7
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4013      	ands	r3, r2
 8005906:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005908:	68bb      	ldr	r3, [r7, #8]
}
 800590a:	4618      	mov	r0, r3
 800590c:	371c      	adds	r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr

08005916 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005916:	b480      	push	{r7}
 8005918:	b083      	sub	sp, #12
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	f003 0301 	and.w	r3, r3, #1
}
 8005926:	4618      	mov	r0, r3
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005932:	b480      	push	{r7}
 8005934:	b085      	sub	sp, #20
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800594c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005950:	f023 0307 	bic.w	r3, r3, #7
 8005954:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005968:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	333c      	adds	r3, #60	@ 0x3c
 800598a:	3304      	adds	r3, #4
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	4a1c      	ldr	r2, [pc, #112]	@ (8005a04 <USB_EP0_OutStart+0x8c>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d90a      	bls.n	80059ae <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059a8:	d101      	bne.n	80059ae <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80059aa:	2300      	movs	r3, #0
 80059ac:	e024      	b.n	80059f8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059b4:	461a      	mov	r2, r3
 80059b6:	2300      	movs	r3, #0
 80059b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059dc:	f043 0318 	orr.w	r3, r3, #24
 80059e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80059f4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	4f54300a 	.word	0x4f54300a

08005a08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	3301      	adds	r3, #1
 8005a18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a20:	d901      	bls.n	8005a26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e01b      	b.n	8005a5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	daf2      	bge.n	8005a14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f043 0201 	orr.w	r2, r3, #1
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	3301      	adds	r3, #1
 8005a42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a4a:	d901      	bls.n	8005a50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e006      	b.n	8005a5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d0f0      	beq.n	8005a3e <USB_CoreReset+0x36>

  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
	...

08005a6c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005a78:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005a7c:	f002 fe60 	bl	8008740 <USBD_static_malloc>
 8005a80:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d109      	bne.n	8005a9c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	32b0      	adds	r2, #176	@ 0xb0
 8005a92:	2100      	movs	r1, #0
 8005a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e0d4      	b.n	8005c46 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005a9c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f002 ff28 	bl	80088f8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	32b0      	adds	r2, #176	@ 0xb0
 8005ab2:	68f9      	ldr	r1, [r7, #12]
 8005ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	32b0      	adds	r2, #176	@ 0xb0
 8005ac2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	7c1b      	ldrb	r3, [r3, #16]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d138      	bne.n	8005b46 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005ad4:	4b5e      	ldr	r3, [pc, #376]	@ (8005c50 <USBD_CDC_Init+0x1e4>)
 8005ad6:	7819      	ldrb	r1, [r3, #0]
 8005ad8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005adc:	2202      	movs	r2, #2
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f002 fc1a 	bl	8008318 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005ae4:	4b5a      	ldr	r3, [pc, #360]	@ (8005c50 <USBD_CDC_Init+0x1e4>)
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	f003 020f 	and.w	r2, r3, #15
 8005aec:	6879      	ldr	r1, [r7, #4]
 8005aee:	4613      	mov	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	4413      	add	r3, r2
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	440b      	add	r3, r1
 8005af8:	3324      	adds	r3, #36	@ 0x24
 8005afa:	2201      	movs	r2, #1
 8005afc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005afe:	4b55      	ldr	r3, [pc, #340]	@ (8005c54 <USBD_CDC_Init+0x1e8>)
 8005b00:	7819      	ldrb	r1, [r3, #0]
 8005b02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b06:	2202      	movs	r2, #2
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f002 fc05 	bl	8008318 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005b0e:	4b51      	ldr	r3, [pc, #324]	@ (8005c54 <USBD_CDC_Init+0x1e8>)
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	f003 020f 	and.w	r2, r3, #15
 8005b16:	6879      	ldr	r1, [r7, #4]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	4413      	add	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	440b      	add	r3, r1
 8005b22:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005b26:	2201      	movs	r2, #1
 8005b28:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005b2a:	4b4b      	ldr	r3, [pc, #300]	@ (8005c58 <USBD_CDC_Init+0x1ec>)
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	f003 020f 	and.w	r2, r3, #15
 8005b32:	6879      	ldr	r1, [r7, #4]
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	440b      	add	r3, r1
 8005b3e:	3326      	adds	r3, #38	@ 0x26
 8005b40:	2210      	movs	r2, #16
 8005b42:	801a      	strh	r2, [r3, #0]
 8005b44:	e035      	b.n	8005bb2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005b46:	4b42      	ldr	r3, [pc, #264]	@ (8005c50 <USBD_CDC_Init+0x1e4>)
 8005b48:	7819      	ldrb	r1, [r3, #0]
 8005b4a:	2340      	movs	r3, #64	@ 0x40
 8005b4c:	2202      	movs	r2, #2
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f002 fbe2 	bl	8008318 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005b54:	4b3e      	ldr	r3, [pc, #248]	@ (8005c50 <USBD_CDC_Init+0x1e4>)
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	f003 020f 	and.w	r2, r3, #15
 8005b5c:	6879      	ldr	r1, [r7, #4]
 8005b5e:	4613      	mov	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	4413      	add	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	440b      	add	r3, r1
 8005b68:	3324      	adds	r3, #36	@ 0x24
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005b6e:	4b39      	ldr	r3, [pc, #228]	@ (8005c54 <USBD_CDC_Init+0x1e8>)
 8005b70:	7819      	ldrb	r1, [r3, #0]
 8005b72:	2340      	movs	r3, #64	@ 0x40
 8005b74:	2202      	movs	r2, #2
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f002 fbce 	bl	8008318 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005b7c:	4b35      	ldr	r3, [pc, #212]	@ (8005c54 <USBD_CDC_Init+0x1e8>)
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	f003 020f 	and.w	r2, r3, #15
 8005b84:	6879      	ldr	r1, [r7, #4]
 8005b86:	4613      	mov	r3, r2
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	4413      	add	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	440b      	add	r3, r1
 8005b90:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005b94:	2201      	movs	r2, #1
 8005b96:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005b98:	4b2f      	ldr	r3, [pc, #188]	@ (8005c58 <USBD_CDC_Init+0x1ec>)
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	f003 020f 	and.w	r2, r3, #15
 8005ba0:	6879      	ldr	r1, [r7, #4]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4413      	add	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	440b      	add	r3, r1
 8005bac:	3326      	adds	r3, #38	@ 0x26
 8005bae:	2210      	movs	r2, #16
 8005bb0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005bb2:	4b29      	ldr	r3, [pc, #164]	@ (8005c58 <USBD_CDC_Init+0x1ec>)
 8005bb4:	7819      	ldrb	r1, [r3, #0]
 8005bb6:	2308      	movs	r3, #8
 8005bb8:	2203      	movs	r2, #3
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f002 fbac 	bl	8008318 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005bc0:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <USBD_CDC_Init+0x1ec>)
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	f003 020f 	and.w	r2, r3, #15
 8005bc8:	6879      	ldr	r1, [r7, #4]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	4413      	add	r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	440b      	add	r3, r1
 8005bd4:	3324      	adds	r3, #36	@ 0x24
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	33b0      	adds	r3, #176	@ 0xb0
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d101      	bne.n	8005c14 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005c10:	2302      	movs	r3, #2
 8005c12:	e018      	b.n	8005c46 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	7c1b      	ldrb	r3, [r3, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10a      	bne.n	8005c32 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8005c54 <USBD_CDC_Init+0x1e8>)
 8005c1e:	7819      	ldrb	r1, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f002 fcee 	bl	800860c <USBD_LL_PrepareReceive>
 8005c30:	e008      	b.n	8005c44 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005c32:	4b08      	ldr	r3, [pc, #32]	@ (8005c54 <USBD_CDC_Init+0x1e8>)
 8005c34:	7819      	ldrb	r1, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c3c:	2340      	movs	r3, #64	@ 0x40
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f002 fce4 	bl	800860c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000197 	.word	0x20000197
 8005c54:	20000198 	.word	0x20000198
 8005c58:	20000199 	.word	0x20000199

08005c5c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	460b      	mov	r3, r1
 8005c66:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005c68:	4b3a      	ldr	r3, [pc, #232]	@ (8005d54 <USBD_CDC_DeInit+0xf8>)
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f002 fb90 	bl	8008394 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005c74:	4b37      	ldr	r3, [pc, #220]	@ (8005d54 <USBD_CDC_DeInit+0xf8>)
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	f003 020f 	and.w	r2, r3, #15
 8005c7c:	6879      	ldr	r1, [r7, #4]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	440b      	add	r3, r1
 8005c88:	3324      	adds	r3, #36	@ 0x24
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005c8e:	4b32      	ldr	r3, [pc, #200]	@ (8005d58 <USBD_CDC_DeInit+0xfc>)
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	4619      	mov	r1, r3
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f002 fb7d 	bl	8008394 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8005d58 <USBD_CDC_DeInit+0xfc>)
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	f003 020f 	and.w	r2, r3, #15
 8005ca2:	6879      	ldr	r1, [r7, #4]
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	4413      	add	r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	440b      	add	r3, r1
 8005cae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005cb6:	4b29      	ldr	r3, [pc, #164]	@ (8005d5c <USBD_CDC_DeInit+0x100>)
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	4619      	mov	r1, r3
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f002 fb69 	bl	8008394 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005cc2:	4b26      	ldr	r3, [pc, #152]	@ (8005d5c <USBD_CDC_DeInit+0x100>)
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	f003 020f 	and.w	r2, r3, #15
 8005cca:	6879      	ldr	r1, [r7, #4]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	440b      	add	r3, r1
 8005cd6:	3324      	adds	r3, #36	@ 0x24
 8005cd8:	2200      	movs	r2, #0
 8005cda:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8005d5c <USBD_CDC_DeInit+0x100>)
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	f003 020f 	and.w	r2, r3, #15
 8005ce4:	6879      	ldr	r1, [r7, #4]
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	4413      	add	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	440b      	add	r3, r1
 8005cf0:	3326      	adds	r3, #38	@ 0x26
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	32b0      	adds	r2, #176	@ 0xb0
 8005d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01f      	beq.n	8005d48 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	33b0      	adds	r3, #176	@ 0xb0
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	32b0      	adds	r2, #176	@ 0xb0
 8005d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f002 fd16 	bl	800875c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	32b0      	adds	r2, #176	@ 0xb0
 8005d3a:	2100      	movs	r1, #0
 8005d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	20000197 	.word	0x20000197
 8005d58:	20000198 	.word	0x20000198
 8005d5c:	20000199 	.word	0x20000199

08005d60 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	32b0      	adds	r2, #176	@ 0xb0
 8005d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d78:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d82:	2300      	movs	r3, #0
 8005d84:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d101      	bne.n	8005d90 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e0bf      	b.n	8005f10 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d050      	beq.n	8005e3e <USBD_CDC_Setup+0xde>
 8005d9c:	2b20      	cmp	r3, #32
 8005d9e:	f040 80af 	bne.w	8005f00 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	88db      	ldrh	r3, [r3, #6]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d03a      	beq.n	8005e20 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	b25b      	sxtb	r3, r3
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	da1b      	bge.n	8005dec <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	33b0      	adds	r3, #176	@ 0xb0
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005dca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	88d2      	ldrh	r2, [r2, #6]
 8005dd0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	88db      	ldrh	r3, [r3, #6]
 8005dd6:	2b07      	cmp	r3, #7
 8005dd8:	bf28      	it	cs
 8005dda:	2307      	movcs	r3, #7
 8005ddc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	89fa      	ldrh	r2, [r7, #14]
 8005de2:	4619      	mov	r1, r3
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f001 fdbd 	bl	8007964 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005dea:	e090      	b.n	8005f0e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	785a      	ldrb	r2, [r3, #1]
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	88db      	ldrh	r3, [r3, #6]
 8005dfa:	2b3f      	cmp	r3, #63	@ 0x3f
 8005dfc:	d803      	bhi.n	8005e06 <USBD_CDC_Setup+0xa6>
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	88db      	ldrh	r3, [r3, #6]
 8005e02:	b2da      	uxtb	r2, r3
 8005e04:	e000      	b.n	8005e08 <USBD_CDC_Setup+0xa8>
 8005e06:	2240      	movs	r2, #64	@ 0x40
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005e0e:	6939      	ldr	r1, [r7, #16]
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005e16:	461a      	mov	r2, r3
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f001 fdcf 	bl	80079bc <USBD_CtlPrepareRx>
      break;
 8005e1e:	e076      	b.n	8005f0e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	33b0      	adds	r3, #176	@ 0xb0
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	7850      	ldrb	r0, [r2, #1]
 8005e36:	2200      	movs	r2, #0
 8005e38:	6839      	ldr	r1, [r7, #0]
 8005e3a:	4798      	blx	r3
      break;
 8005e3c:	e067      	b.n	8005f0e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	785b      	ldrb	r3, [r3, #1]
 8005e42:	2b0b      	cmp	r3, #11
 8005e44:	d851      	bhi.n	8005eea <USBD_CDC_Setup+0x18a>
 8005e46:	a201      	add	r2, pc, #4	@ (adr r2, 8005e4c <USBD_CDC_Setup+0xec>)
 8005e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4c:	08005e7d 	.word	0x08005e7d
 8005e50:	08005ef9 	.word	0x08005ef9
 8005e54:	08005eeb 	.word	0x08005eeb
 8005e58:	08005eeb 	.word	0x08005eeb
 8005e5c:	08005eeb 	.word	0x08005eeb
 8005e60:	08005eeb 	.word	0x08005eeb
 8005e64:	08005eeb 	.word	0x08005eeb
 8005e68:	08005eeb 	.word	0x08005eeb
 8005e6c:	08005eeb 	.word	0x08005eeb
 8005e70:	08005eeb 	.word	0x08005eeb
 8005e74:	08005ea7 	.word	0x08005ea7
 8005e78:	08005ed1 	.word	0x08005ed1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b03      	cmp	r3, #3
 8005e86:	d107      	bne.n	8005e98 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005e88:	f107 030a 	add.w	r3, r7, #10
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	4619      	mov	r1, r3
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f001 fd67 	bl	8007964 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005e96:	e032      	b.n	8005efe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005e98:	6839      	ldr	r1, [r7, #0]
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f001 fce5 	bl	800786a <USBD_CtlError>
            ret = USBD_FAIL;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	75fb      	strb	r3, [r7, #23]
          break;
 8005ea4:	e02b      	b.n	8005efe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d107      	bne.n	8005ec2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005eb2:	f107 030d 	add.w	r3, r7, #13
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	4619      	mov	r1, r3
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f001 fd52 	bl	8007964 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005ec0:	e01d      	b.n	8005efe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005ec2:	6839      	ldr	r1, [r7, #0]
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f001 fcd0 	bl	800786a <USBD_CtlError>
            ret = USBD_FAIL;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	75fb      	strb	r3, [r7, #23]
          break;
 8005ece:	e016      	b.n	8005efe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b03      	cmp	r3, #3
 8005eda:	d00f      	beq.n	8005efc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005edc:	6839      	ldr	r1, [r7, #0]
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f001 fcc3 	bl	800786a <USBD_CtlError>
            ret = USBD_FAIL;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005ee8:	e008      	b.n	8005efc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005eea:	6839      	ldr	r1, [r7, #0]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f001 fcbc 	bl	800786a <USBD_CtlError>
          ret = USBD_FAIL;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	75fb      	strb	r3, [r7, #23]
          break;
 8005ef6:	e002      	b.n	8005efe <USBD_CDC_Setup+0x19e>
          break;
 8005ef8:	bf00      	nop
 8005efa:	e008      	b.n	8005f0e <USBD_CDC_Setup+0x1ae>
          break;
 8005efc:	bf00      	nop
      }
      break;
 8005efe:	e006      	b.n	8005f0e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005f00:	6839      	ldr	r1, [r7, #0]
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f001 fcb1 	bl	800786a <USBD_CtlError>
      ret = USBD_FAIL;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f0c:	bf00      	nop
  }

  return (uint8_t)ret;
 8005f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	460b      	mov	r3, r1
 8005f22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005f2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	32b0      	adds	r2, #176	@ 0xb0
 8005f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e065      	b.n	800600e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	32b0      	adds	r2, #176	@ 0xb0
 8005f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f50:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005f52:	78fb      	ldrb	r3, [r7, #3]
 8005f54:	f003 020f 	and.w	r2, r3, #15
 8005f58:	6879      	ldr	r1, [r7, #4]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	440b      	add	r3, r1
 8005f64:	3318      	adds	r3, #24
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d02f      	beq.n	8005fcc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005f6c:	78fb      	ldrb	r3, [r7, #3]
 8005f6e:	f003 020f 	and.w	r2, r3, #15
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	440b      	add	r3, r1
 8005f7e:	3318      	adds	r3, #24
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	78fb      	ldrb	r3, [r7, #3]
 8005f84:	f003 010f 	and.w	r1, r3, #15
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	00db      	lsls	r3, r3, #3
 8005f8e:	440b      	add	r3, r1
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4403      	add	r3, r0
 8005f94:	331c      	adds	r3, #28
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	fbb2 f1f3 	udiv	r1, r2, r3
 8005f9c:	fb01 f303 	mul.w	r3, r1, r3
 8005fa0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d112      	bne.n	8005fcc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005fa6:	78fb      	ldrb	r3, [r7, #3]
 8005fa8:	f003 020f 	and.w	r2, r3, #15
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4413      	add	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	440b      	add	r3, r1
 8005fb8:	3318      	adds	r3, #24
 8005fba:	2200      	movs	r2, #0
 8005fbc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005fbe:	78f9      	ldrb	r1, [r7, #3]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f002 fae9 	bl	800859c <USBD_LL_Transmit>
 8005fca:	e01f      	b.n	800600c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	33b0      	adds	r3, #176	@ 0xb0
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	4413      	add	r3, r2
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d010      	beq.n	800600c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	33b0      	adds	r3, #176	@ 0xb0
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006008:	78fa      	ldrb	r2, [r7, #3]
 800600a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
 800601e:	460b      	mov	r3, r1
 8006020:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	32b0      	adds	r2, #176	@ 0xb0
 800602c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006030:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	32b0      	adds	r2, #176	@ 0xb0
 800603c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d101      	bne.n	8006048 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006044:	2303      	movs	r3, #3
 8006046:	e01a      	b.n	800607e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006048:	78fb      	ldrb	r3, [r7, #3]
 800604a:	4619      	mov	r1, r3
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f002 fb15 	bl	800867c <USBD_LL_GetRxDataSize>
 8006052:	4602      	mov	r2, r0
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	33b0      	adds	r3, #176	@ 0xb0
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	4413      	add	r3, r2
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006078:	4611      	mov	r1, r2
 800607a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006086:	b580      	push	{r7, lr}
 8006088:	b084      	sub	sp, #16
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	32b0      	adds	r2, #176	@ 0xb0
 8006098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800609c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e024      	b.n	80060f2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	33b0      	adds	r3, #176	@ 0xb0
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4413      	add	r3, r2
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d019      	beq.n	80060f0 <USBD_CDC_EP0_RxReady+0x6a>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80060c2:	2bff      	cmp	r3, #255	@ 0xff
 80060c4:	d014      	beq.n	80060f0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	33b0      	adds	r3, #176	@ 0xb0
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80060de:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80060e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	22ff      	movs	r2, #255	@ 0xff
 80060ec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006104:	2182      	movs	r1, #130	@ 0x82
 8006106:	4818      	ldr	r0, [pc, #96]	@ (8006168 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006108:	f000 fd4f 	bl	8006baa <USBD_GetEpDesc>
 800610c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800610e:	2101      	movs	r1, #1
 8006110:	4815      	ldr	r0, [pc, #84]	@ (8006168 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006112:	f000 fd4a 	bl	8006baa <USBD_GetEpDesc>
 8006116:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006118:	2181      	movs	r1, #129	@ 0x81
 800611a:	4813      	ldr	r0, [pc, #76]	@ (8006168 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800611c:	f000 fd45 	bl	8006baa <USBD_GetEpDesc>
 8006120:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d002      	beq.n	800612e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	2210      	movs	r2, #16
 800612c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d006      	beq.n	8006142 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	2200      	movs	r2, #0
 8006138:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800613c:	711a      	strb	r2, [r3, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d006      	beq.n	8006156 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006150:	711a      	strb	r2, [r3, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2243      	movs	r2, #67	@ 0x43
 800615a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800615c:	4b02      	ldr	r3, [pc, #8]	@ (8006168 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800615e:	4618      	mov	r0, r3
 8006160:	3718      	adds	r7, #24
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	20000154 	.word	0x20000154

0800616c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006174:	2182      	movs	r1, #130	@ 0x82
 8006176:	4818      	ldr	r0, [pc, #96]	@ (80061d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006178:	f000 fd17 	bl	8006baa <USBD_GetEpDesc>
 800617c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800617e:	2101      	movs	r1, #1
 8006180:	4815      	ldr	r0, [pc, #84]	@ (80061d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006182:	f000 fd12 	bl	8006baa <USBD_GetEpDesc>
 8006186:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006188:	2181      	movs	r1, #129	@ 0x81
 800618a:	4813      	ldr	r0, [pc, #76]	@ (80061d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800618c:	f000 fd0d 	bl	8006baa <USBD_GetEpDesc>
 8006190:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d002      	beq.n	800619e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2210      	movs	r2, #16
 800619c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d006      	beq.n	80061b2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	2200      	movs	r2, #0
 80061a8:	711a      	strb	r2, [r3, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f042 0202 	orr.w	r2, r2, #2
 80061b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d006      	beq.n	80061c6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	711a      	strb	r2, [r3, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f042 0202 	orr.w	r2, r2, #2
 80061c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2243      	movs	r2, #67	@ 0x43
 80061ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80061cc:	4b02      	ldr	r3, [pc, #8]	@ (80061d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3718      	adds	r7, #24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	20000154 	.word	0x20000154

080061dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80061e4:	2182      	movs	r1, #130	@ 0x82
 80061e6:	4818      	ldr	r0, [pc, #96]	@ (8006248 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80061e8:	f000 fcdf 	bl	8006baa <USBD_GetEpDesc>
 80061ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80061ee:	2101      	movs	r1, #1
 80061f0:	4815      	ldr	r0, [pc, #84]	@ (8006248 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80061f2:	f000 fcda 	bl	8006baa <USBD_GetEpDesc>
 80061f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80061f8:	2181      	movs	r1, #129	@ 0x81
 80061fa:	4813      	ldr	r0, [pc, #76]	@ (8006248 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80061fc:	f000 fcd5 	bl	8006baa <USBD_GetEpDesc>
 8006200:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d002      	beq.n	800620e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	2210      	movs	r2, #16
 800620c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d006      	beq.n	8006222 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	2200      	movs	r2, #0
 8006218:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800621c:	711a      	strb	r2, [r3, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d006      	beq.n	8006236 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006230:	711a      	strb	r2, [r3, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2243      	movs	r2, #67	@ 0x43
 800623a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800623c:	4b02      	ldr	r3, [pc, #8]	@ (8006248 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800623e:	4618      	mov	r0, r3
 8006240:	3718      	adds	r7, #24
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	20000154 	.word	0x20000154

0800624c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	220a      	movs	r2, #10
 8006258:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800625a:	4b03      	ldr	r3, [pc, #12]	@ (8006268 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800625c:	4618      	mov	r0, r3
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	20000110 	.word	0x20000110

0800626c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800627c:	2303      	movs	r3, #3
 800627e:	e009      	b.n	8006294 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	33b0      	adds	r3, #176	@ 0xb0
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b087      	sub	sp, #28
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	32b0      	adds	r2, #176	@ 0xb0
 80062b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062ba:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d101      	bne.n	80062c6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e008      	b.n	80062d8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	371c      	adds	r7, #28
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	32b0      	adds	r2, #176	@ 0xb0
 80062f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006304:	2303      	movs	r3, #3
 8006306:	e004      	b.n	8006312 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
	...

08006320 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	32b0      	adds	r2, #176	@ 0xb0
 8006332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006336:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006338:	2301      	movs	r3, #1
 800633a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006342:	2303      	movs	r3, #3
 8006344:	e025      	b.n	8006392 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800634c:	2b00      	cmp	r3, #0
 800634e:	d11f      	bne.n	8006390 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2201      	movs	r2, #1
 8006354:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006358:	4b10      	ldr	r3, [pc, #64]	@ (800639c <USBD_CDC_TransmitPacket+0x7c>)
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	f003 020f 	and.w	r2, r3, #15
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	4613      	mov	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4413      	add	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4403      	add	r3, r0
 8006372:	3318      	adds	r3, #24
 8006374:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006376:	4b09      	ldr	r3, [pc, #36]	@ (800639c <USBD_CDC_TransmitPacket+0x7c>)
 8006378:	7819      	ldrb	r1, [r3, #0]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f002 f908 	bl	800859c <USBD_LL_Transmit>

    ret = USBD_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006390:	7bfb      	ldrb	r3, [r7, #15]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3710      	adds	r7, #16
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	20000197 	.word	0x20000197

080063a0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	32b0      	adds	r2, #176	@ 0xb0
 80063b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063b6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	32b0      	adds	r2, #176	@ 0xb0
 80063c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e018      	b.n	8006400 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	7c1b      	ldrb	r3, [r3, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10a      	bne.n	80063ec <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80063d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006408 <USBD_CDC_ReceivePacket+0x68>)
 80063d8:	7819      	ldrb	r1, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80063e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f002 f911 	bl	800860c <USBD_LL_PrepareReceive>
 80063ea:	e008      	b.n	80063fe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80063ec:	4b06      	ldr	r3, [pc, #24]	@ (8006408 <USBD_CDC_ReceivePacket+0x68>)
 80063ee:	7819      	ldrb	r1, [r3, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80063f6:	2340      	movs	r3, #64	@ 0x40
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f002 f907 	bl	800860c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	20000198 	.word	0x20000198

0800640c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	4613      	mov	r3, r2
 8006418:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d101      	bne.n	8006424 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006420:	2303      	movs	r3, #3
 8006422:	e01f      	b.n	8006464 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	68ba      	ldr	r2, [r7, #8]
 8006446:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	79fa      	ldrb	r2, [r7, #7]
 8006456:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	f001 fedf 	bl	800821c <USBD_LL_Init>
 800645e:	4603      	mov	r3, r0
 8006460:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006462:	7dfb      	ldrb	r3, [r7, #23]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006480:	2303      	movs	r3, #3
 8006482:	e025      	b.n	80064d0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	683a      	ldr	r2, [r7, #0]
 8006488:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	32ae      	adds	r2, #174	@ 0xae
 8006496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800649a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00f      	beq.n	80064c0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	32ae      	adds	r2, #174	@ 0xae
 80064aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	f107 020e 	add.w	r2, r7, #14
 80064b4:	4610      	mov	r0, r2
 80064b6:	4798      	blx	r3
 80064b8:	4602      	mov	r2, r0
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80064c6:	1c5a      	adds	r2, r3, #1
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f001 fee7 	bl	80082b4 <USBD_LL_Start>
 80064e6:	4603      	mov	r3, r0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3708      	adds	r7, #8
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80064f8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b084      	sub	sp, #16
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	460b      	mov	r3, r1
 8006510:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006512:	2300      	movs	r3, #0
 8006514:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800651c:	2b00      	cmp	r3, #0
 800651e:	d009      	beq.n	8006534 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	78fa      	ldrb	r2, [r7, #3]
 800652a:	4611      	mov	r1, r2
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	4798      	blx	r3
 8006530:	4603      	mov	r3, r0
 8006532:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006534:	7bfb      	ldrb	r3, [r7, #15]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
 8006546:	460b      	mov	r3, r1
 8006548:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	78fa      	ldrb	r2, [r7, #3]
 8006558:	4611      	mov	r1, r2
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	4798      	blx	r3
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006564:	2303      	movs	r3, #3
 8006566:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006568:	7bfb      	ldrb	r3, [r7, #15]
}
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b084      	sub	sp, #16
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006582:	6839      	ldr	r1, [r7, #0]
 8006584:	4618      	mov	r0, r3
 8006586:	f001 f936 	bl	80077f6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2201      	movs	r2, #1
 800658e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006598:	461a      	mov	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80065a6:	f003 031f 	and.w	r3, r3, #31
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d01a      	beq.n	80065e4 <USBD_LL_SetupStage+0x72>
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d822      	bhi.n	80065f8 <USBD_LL_SetupStage+0x86>
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <USBD_LL_SetupStage+0x4a>
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d00a      	beq.n	80065d0 <USBD_LL_SetupStage+0x5e>
 80065ba:	e01d      	b.n	80065f8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fb63 	bl	8006c90 <USBD_StdDevReq>
 80065ca:	4603      	mov	r3, r0
 80065cc:	73fb      	strb	r3, [r7, #15]
      break;
 80065ce:	e020      	b.n	8006612 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 fbcb 	bl	8006d74 <USBD_StdItfReq>
 80065de:	4603      	mov	r3, r0
 80065e0:	73fb      	strb	r3, [r7, #15]
      break;
 80065e2:	e016      	b.n	8006612 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80065ea:	4619      	mov	r1, r3
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f000 fc2d 	bl	8006e4c <USBD_StdEPReq>
 80065f2:	4603      	mov	r3, r0
 80065f4:	73fb      	strb	r3, [r7, #15]
      break;
 80065f6:	e00c      	b.n	8006612 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80065fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006602:	b2db      	uxtb	r3, r3
 8006604:	4619      	mov	r1, r3
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f001 fefa 	bl	8008400 <USBD_LL_StallEP>
 800660c:	4603      	mov	r3, r0
 800660e:	73fb      	strb	r3, [r7, #15]
      break;
 8006610:	bf00      	nop
  }

  return ret;
 8006612:	7bfb      	ldrb	r3, [r7, #15]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	460b      	mov	r3, r1
 8006626:	607a      	str	r2, [r7, #4]
 8006628:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800662a:	2300      	movs	r3, #0
 800662c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800662e:	7afb      	ldrb	r3, [r7, #11]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d16e      	bne.n	8006712 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800663a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006642:	2b03      	cmp	r3, #3
 8006644:	f040 8098 	bne.w	8006778 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	429a      	cmp	r2, r3
 8006652:	d913      	bls.n	800667c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	689a      	ldr	r2, [r3, #8]
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	1ad2      	subs	r2, r2, r3
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	68da      	ldr	r2, [r3, #12]
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	4293      	cmp	r3, r2
 800666c:	bf28      	it	cs
 800666e:	4613      	movcs	r3, r2
 8006670:	461a      	mov	r2, r3
 8006672:	6879      	ldr	r1, [r7, #4]
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f001 f9be 	bl	80079f6 <USBD_CtlContinueRx>
 800667a:	e07d      	b.n	8006778 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006682:	f003 031f 	and.w	r3, r3, #31
 8006686:	2b02      	cmp	r3, #2
 8006688:	d014      	beq.n	80066b4 <USBD_LL_DataOutStage+0x98>
 800668a:	2b02      	cmp	r3, #2
 800668c:	d81d      	bhi.n	80066ca <USBD_LL_DataOutStage+0xae>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <USBD_LL_DataOutStage+0x7c>
 8006692:	2b01      	cmp	r3, #1
 8006694:	d003      	beq.n	800669e <USBD_LL_DataOutStage+0x82>
 8006696:	e018      	b.n	80066ca <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	75bb      	strb	r3, [r7, #22]
            break;
 800669c:	e018      	b.n	80066d0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	4619      	mov	r1, r3
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f000 fa64 	bl	8006b76 <USBD_CoreFindIF>
 80066ae:	4603      	mov	r3, r0
 80066b0:	75bb      	strb	r3, [r7, #22]
            break;
 80066b2:	e00d      	b.n	80066d0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	4619      	mov	r1, r3
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 fa66 	bl	8006b90 <USBD_CoreFindEP>
 80066c4:	4603      	mov	r3, r0
 80066c6:	75bb      	strb	r3, [r7, #22]
            break;
 80066c8:	e002      	b.n	80066d0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80066ca:	2300      	movs	r3, #0
 80066cc:	75bb      	strb	r3, [r7, #22]
            break;
 80066ce:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80066d0:	7dbb      	ldrb	r3, [r7, #22]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d119      	bne.n	800670a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b03      	cmp	r3, #3
 80066e0:	d113      	bne.n	800670a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80066e2:	7dba      	ldrb	r2, [r7, #22]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	32ae      	adds	r2, #174	@ 0xae
 80066e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00b      	beq.n	800670a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80066f2:	7dba      	ldrb	r2, [r7, #22]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80066fa:	7dba      	ldrb	r2, [r7, #22]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	32ae      	adds	r2, #174	@ 0xae
 8006700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f001 f984 	bl	8007a18 <USBD_CtlSendStatus>
 8006710:	e032      	b.n	8006778 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006712:	7afb      	ldrb	r3, [r7, #11]
 8006714:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006718:	b2db      	uxtb	r3, r3
 800671a:	4619      	mov	r1, r3
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 fa37 	bl	8006b90 <USBD_CoreFindEP>
 8006722:	4603      	mov	r3, r0
 8006724:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006726:	7dbb      	ldrb	r3, [r7, #22]
 8006728:	2bff      	cmp	r3, #255	@ 0xff
 800672a:	d025      	beq.n	8006778 <USBD_LL_DataOutStage+0x15c>
 800672c:	7dbb      	ldrb	r3, [r7, #22]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d122      	bne.n	8006778 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b03      	cmp	r3, #3
 800673c:	d117      	bne.n	800676e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800673e:	7dba      	ldrb	r2, [r7, #22]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	32ae      	adds	r2, #174	@ 0xae
 8006744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00f      	beq.n	800676e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800674e:	7dba      	ldrb	r2, [r7, #22]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006756:	7dba      	ldrb	r2, [r7, #22]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	32ae      	adds	r2, #174	@ 0xae
 800675c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	7afa      	ldrb	r2, [r7, #11]
 8006764:	4611      	mov	r1, r2
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	4798      	blx	r3
 800676a:	4603      	mov	r3, r0
 800676c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800676e:	7dfb      	ldrb	r3, [r7, #23]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d001      	beq.n	8006778 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006774:	7dfb      	ldrb	r3, [r7, #23]
 8006776:	e000      	b.n	800677a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3718      	adds	r7, #24
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b086      	sub	sp, #24
 8006786:	af00      	add	r7, sp, #0
 8006788:	60f8      	str	r0, [r7, #12]
 800678a:	460b      	mov	r3, r1
 800678c:	607a      	str	r2, [r7, #4]
 800678e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006790:	7afb      	ldrb	r3, [r7, #11]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d16f      	bne.n	8006876 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	3314      	adds	r3, #20
 800679a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d15a      	bne.n	800685c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	689a      	ldr	r2, [r3, #8]
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d914      	bls.n	80067dc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	689a      	ldr	r2, [r3, #8]
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	1ad2      	subs	r2, r2, r3
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	68f8      	ldr	r0, [r7, #12]
 80067ca:	f001 f8e6 	bl	800799a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80067ce:	2300      	movs	r3, #0
 80067d0:	2200      	movs	r2, #0
 80067d2:	2100      	movs	r1, #0
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f001 ff19 	bl	800860c <USBD_LL_PrepareReceive>
 80067da:	e03f      	b.n	800685c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	68da      	ldr	r2, [r3, #12]
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d11c      	bne.n	8006822 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d316      	bcc.n	8006822 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	685a      	ldr	r2, [r3, #4]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80067fe:	429a      	cmp	r2, r3
 8006800:	d20f      	bcs.n	8006822 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006802:	2200      	movs	r2, #0
 8006804:	2100      	movs	r1, #0
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f001 f8c7 	bl	800799a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006814:	2300      	movs	r3, #0
 8006816:	2200      	movs	r2, #0
 8006818:	2100      	movs	r1, #0
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f001 fef6 	bl	800860c <USBD_LL_PrepareReceive>
 8006820:	e01c      	b.n	800685c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b03      	cmp	r3, #3
 800682c:	d10f      	bne.n	800684e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d009      	beq.n	800684e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800684e:	2180      	movs	r1, #128	@ 0x80
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f001 fdd5 	bl	8008400 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f001 f8f1 	bl	8007a3e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d03a      	beq.n	80068dc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f7ff fe42 	bl	80064f0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006874:	e032      	b.n	80068dc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006876:	7afb      	ldrb	r3, [r7, #11]
 8006878:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800687c:	b2db      	uxtb	r3, r3
 800687e:	4619      	mov	r1, r3
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 f985 	bl	8006b90 <USBD_CoreFindEP>
 8006886:	4603      	mov	r3, r0
 8006888:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800688a:	7dfb      	ldrb	r3, [r7, #23]
 800688c:	2bff      	cmp	r3, #255	@ 0xff
 800688e:	d025      	beq.n	80068dc <USBD_LL_DataInStage+0x15a>
 8006890:	7dfb      	ldrb	r3, [r7, #23]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d122      	bne.n	80068dc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b03      	cmp	r3, #3
 80068a0:	d11c      	bne.n	80068dc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80068a2:	7dfa      	ldrb	r2, [r7, #23]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	32ae      	adds	r2, #174	@ 0xae
 80068a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d014      	beq.n	80068dc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80068b2:	7dfa      	ldrb	r2, [r7, #23]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80068ba:	7dfa      	ldrb	r2, [r7, #23]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	32ae      	adds	r2, #174	@ 0xae
 80068c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	7afa      	ldrb	r2, [r7, #11]
 80068c8:	4611      	mov	r1, r2
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	4798      	blx	r3
 80068ce:	4603      	mov	r3, r0
 80068d0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80068d2:	7dbb      	ldrb	r3, [r7, #22]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d001      	beq.n	80068dc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80068d8:	7dbb      	ldrb	r3, [r7, #22]
 80068da:	e000      	b.n	80068de <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3718      	adds	r7, #24
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b084      	sub	sp, #16
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800691e:	2b00      	cmp	r3, #0
 8006920:	d014      	beq.n	800694c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00e      	beq.n	800694c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6852      	ldr	r2, [r2, #4]
 800693a:	b2d2      	uxtb	r2, r2
 800693c:	4611      	mov	r1, r2
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	4798      	blx	r3
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d001      	beq.n	800694c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006948:	2303      	movs	r3, #3
 800694a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800694c:	2340      	movs	r3, #64	@ 0x40
 800694e:	2200      	movs	r2, #0
 8006950:	2100      	movs	r1, #0
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f001 fce0 	bl	8008318 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2240      	movs	r2, #64	@ 0x40
 8006964:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006968:	2340      	movs	r3, #64	@ 0x40
 800696a:	2200      	movs	r2, #0
 800696c:	2180      	movs	r1, #128	@ 0x80
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f001 fcd2 	bl	8008318 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2240      	movs	r2, #64	@ 0x40
 800697e:	621a      	str	r2, [r3, #32]

  return ret;
 8006980:	7bfb      	ldrb	r3, [r7, #15]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	460b      	mov	r3, r1
 8006994:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	78fa      	ldrb	r2, [r7, #3]
 800699a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b083      	sub	sp, #12
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b04      	cmp	r3, #4
 80069bc:	d006      	beq.n	80069cc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069c4:	b2da      	uxtb	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2204      	movs	r2, #4
 80069d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d106      	bne.n	8006a04 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80069fc:	b2da      	uxtb	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b03      	cmp	r3, #3
 8006a24:	d110      	bne.n	8006a48 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00b      	beq.n	8006a48 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d005      	beq.n	8006a48 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3708      	adds	r7, #8
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b082      	sub	sp, #8
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	32ae      	adds	r2, #174	@ 0xae
 8006a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006a70:	2303      	movs	r3, #3
 8006a72:	e01c      	b.n	8006aae <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b03      	cmp	r3, #3
 8006a7e:	d115      	bne.n	8006aac <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	32ae      	adds	r2, #174	@ 0xae
 8006a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a8e:	6a1b      	ldr	r3, [r3, #32]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00b      	beq.n	8006aac <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	32ae      	adds	r2, #174	@ 0xae
 8006a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	78fa      	ldrb	r2, [r7, #3]
 8006aa6:	4611      	mov	r1, r2
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3708      	adds	r7, #8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}

08006ab6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b082      	sub	sp, #8
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
 8006abe:	460b      	mov	r3, r1
 8006ac0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	32ae      	adds	r2, #174	@ 0xae
 8006acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d101      	bne.n	8006ad8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	e01c      	b.n	8006b12 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d115      	bne.n	8006b10 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	32ae      	adds	r2, #174	@ 0xae
 8006aee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00b      	beq.n	8006b10 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	32ae      	adds	r2, #174	@ 0xae
 8006b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b08:	78fa      	ldrb	r2, [r7, #3]
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00e      	beq.n	8006b6c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	6852      	ldr	r2, [r2, #4]
 8006b5a:	b2d2      	uxtb	r2, r2
 8006b5c:	4611      	mov	r1, r2
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	4798      	blx	r3
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d001      	beq.n	8006b6c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b083      	sub	sp, #12
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
 8006b7e:	460b      	mov	r3, r1
 8006b80:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006b82:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	460b      	mov	r3, r1
 8006b9a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006b9c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b086      	sub	sp, #24
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	885b      	ldrh	r3, [r3, #2]
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	7812      	ldrb	r2, [r2, #0]
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d91f      	bls.n	8006c10 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006bd6:	e013      	b.n	8006c00 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006bd8:	f107 030a 	add.w	r3, r7, #10
 8006bdc:	4619      	mov	r1, r3
 8006bde:	6978      	ldr	r0, [r7, #20]
 8006be0:	f000 f81b 	bl	8006c1a <USBD_GetNextDesc>
 8006be4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	785b      	ldrb	r3, [r3, #1]
 8006bea:	2b05      	cmp	r3, #5
 8006bec:	d108      	bne.n	8006c00 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	789b      	ldrb	r3, [r3, #2]
 8006bf6:	78fa      	ldrb	r2, [r7, #3]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d008      	beq.n	8006c0e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	885b      	ldrh	r3, [r3, #2]
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	897b      	ldrh	r3, [r7, #10]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d8e5      	bhi.n	8006bd8 <USBD_GetEpDesc+0x2e>
 8006c0c:	e000      	b.n	8006c10 <USBD_GetEpDesc+0x66>
          break;
 8006c0e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006c10:	693b      	ldr	r3, [r7, #16]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	881b      	ldrh	r3, [r3, #0]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	7812      	ldrb	r2, [r2, #0]
 8006c30:	4413      	add	r3, r2
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4413      	add	r3, r2
 8006c42:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006c44:	68fb      	ldr	r3, [r7, #12]
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006c52:	b480      	push	{r7}
 8006c54:	b087      	sub	sp, #28
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	3301      	adds	r3, #1
 8006c68:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006c70:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006c74:	021b      	lsls	r3, r3, #8
 8006c76:	b21a      	sxth	r2, r3
 8006c78:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	b21b      	sxth	r3, r3
 8006c80:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006c82:	89fb      	ldrh	r3, [r7, #14]
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	371c      	adds	r7, #28
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006ca6:	2b40      	cmp	r3, #64	@ 0x40
 8006ca8:	d005      	beq.n	8006cb6 <USBD_StdDevReq+0x26>
 8006caa:	2b40      	cmp	r3, #64	@ 0x40
 8006cac:	d857      	bhi.n	8006d5e <USBD_StdDevReq+0xce>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00f      	beq.n	8006cd2 <USBD_StdDevReq+0x42>
 8006cb2:	2b20      	cmp	r3, #32
 8006cb4:	d153      	bne.n	8006d5e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	32ae      	adds	r2, #174	@ 0xae
 8006cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	6839      	ldr	r1, [r7, #0]
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	4798      	blx	r3
 8006ccc:	4603      	mov	r3, r0
 8006cce:	73fb      	strb	r3, [r7, #15]
      break;
 8006cd0:	e04a      	b.n	8006d68 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	785b      	ldrb	r3, [r3, #1]
 8006cd6:	2b09      	cmp	r3, #9
 8006cd8:	d83b      	bhi.n	8006d52 <USBD_StdDevReq+0xc2>
 8006cda:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce0 <USBD_StdDevReq+0x50>)
 8006cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce0:	08006d35 	.word	0x08006d35
 8006ce4:	08006d49 	.word	0x08006d49
 8006ce8:	08006d53 	.word	0x08006d53
 8006cec:	08006d3f 	.word	0x08006d3f
 8006cf0:	08006d53 	.word	0x08006d53
 8006cf4:	08006d13 	.word	0x08006d13
 8006cf8:	08006d09 	.word	0x08006d09
 8006cfc:	08006d53 	.word	0x08006d53
 8006d00:	08006d2b 	.word	0x08006d2b
 8006d04:	08006d1d 	.word	0x08006d1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006d08:	6839      	ldr	r1, [r7, #0]
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fa3c 	bl	8007188 <USBD_GetDescriptor>
          break;
 8006d10:	e024      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006d12:	6839      	ldr	r1, [r7, #0]
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fbcb 	bl	80074b0 <USBD_SetAddress>
          break;
 8006d1a:	e01f      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006d1c:	6839      	ldr	r1, [r7, #0]
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fc0a 	bl	8007538 <USBD_SetConfig>
 8006d24:	4603      	mov	r3, r0
 8006d26:	73fb      	strb	r3, [r7, #15]
          break;
 8006d28:	e018      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fcad 	bl	800768c <USBD_GetConfig>
          break;
 8006d32:	e013      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006d34:	6839      	ldr	r1, [r7, #0]
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fcde 	bl	80076f8 <USBD_GetStatus>
          break;
 8006d3c:	e00e      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006d3e:	6839      	ldr	r1, [r7, #0]
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 fd0d 	bl	8007760 <USBD_SetFeature>
          break;
 8006d46:	e009      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006d48:	6839      	ldr	r1, [r7, #0]
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 fd31 	bl	80077b2 <USBD_ClrFeature>
          break;
 8006d50:	e004      	b.n	8006d5c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006d52:	6839      	ldr	r1, [r7, #0]
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 fd88 	bl	800786a <USBD_CtlError>
          break;
 8006d5a:	bf00      	nop
      }
      break;
 8006d5c:	e004      	b.n	8006d68 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006d5e:	6839      	ldr	r1, [r7, #0]
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 fd82 	bl	800786a <USBD_CtlError>
      break;
 8006d66:	bf00      	nop
  }

  return ret;
 8006d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop

08006d74 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006d8a:	2b40      	cmp	r3, #64	@ 0x40
 8006d8c:	d005      	beq.n	8006d9a <USBD_StdItfReq+0x26>
 8006d8e:	2b40      	cmp	r3, #64	@ 0x40
 8006d90:	d852      	bhi.n	8006e38 <USBD_StdItfReq+0xc4>
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <USBD_StdItfReq+0x26>
 8006d96:	2b20      	cmp	r3, #32
 8006d98:	d14e      	bne.n	8006e38 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	3b01      	subs	r3, #1
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d840      	bhi.n	8006e2a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	889b      	ldrh	r3, [r3, #4]
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d836      	bhi.n	8006e20 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	889b      	ldrh	r3, [r3, #4]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	4619      	mov	r1, r3
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7ff fedb 	bl	8006b76 <USBD_CoreFindIF>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006dc4:	7bbb      	ldrb	r3, [r7, #14]
 8006dc6:	2bff      	cmp	r3, #255	@ 0xff
 8006dc8:	d01d      	beq.n	8006e06 <USBD_StdItfReq+0x92>
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d11a      	bne.n	8006e06 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006dd0:	7bba      	ldrb	r2, [r7, #14]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	32ae      	adds	r2, #174	@ 0xae
 8006dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d00f      	beq.n	8006e00 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006de0:	7bba      	ldrb	r2, [r7, #14]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006de8:	7bba      	ldrb	r2, [r7, #14]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	32ae      	adds	r2, #174	@ 0xae
 8006dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	6839      	ldr	r1, [r7, #0]
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	4798      	blx	r3
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006dfe:	e004      	b.n	8006e0a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006e00:	2303      	movs	r3, #3
 8006e02:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006e04:	e001      	b.n	8006e0a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006e06:	2303      	movs	r3, #3
 8006e08:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	88db      	ldrh	r3, [r3, #6]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d110      	bne.n	8006e34 <USBD_StdItfReq+0xc0>
 8006e12:	7bfb      	ldrb	r3, [r7, #15]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d10d      	bne.n	8006e34 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 fdfd 	bl	8007a18 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006e1e:	e009      	b.n	8006e34 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006e20:	6839      	ldr	r1, [r7, #0]
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 fd21 	bl	800786a <USBD_CtlError>
          break;
 8006e28:	e004      	b.n	8006e34 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006e2a:	6839      	ldr	r1, [r7, #0]
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f000 fd1c 	bl	800786a <USBD_CtlError>
          break;
 8006e32:	e000      	b.n	8006e36 <USBD_StdItfReq+0xc2>
          break;
 8006e34:	bf00      	nop
      }
      break;
 8006e36:	e004      	b.n	8006e42 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006e38:	6839      	ldr	r1, [r7, #0]
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fd15 	bl	800786a <USBD_CtlError>
      break;
 8006e40:	bf00      	nop
  }

  return ret;
 8006e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	889b      	ldrh	r3, [r3, #4]
 8006e5e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006e68:	2b40      	cmp	r3, #64	@ 0x40
 8006e6a:	d007      	beq.n	8006e7c <USBD_StdEPReq+0x30>
 8006e6c:	2b40      	cmp	r3, #64	@ 0x40
 8006e6e:	f200 817f 	bhi.w	8007170 <USBD_StdEPReq+0x324>
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d02a      	beq.n	8006ecc <USBD_StdEPReq+0x80>
 8006e76:	2b20      	cmp	r3, #32
 8006e78:	f040 817a 	bne.w	8007170 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006e7c:	7bbb      	ldrb	r3, [r7, #14]
 8006e7e:	4619      	mov	r1, r3
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f7ff fe85 	bl	8006b90 <USBD_CoreFindEP>
 8006e86:	4603      	mov	r3, r0
 8006e88:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006e8a:	7b7b      	ldrb	r3, [r7, #13]
 8006e8c:	2bff      	cmp	r3, #255	@ 0xff
 8006e8e:	f000 8174 	beq.w	800717a <USBD_StdEPReq+0x32e>
 8006e92:	7b7b      	ldrb	r3, [r7, #13]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f040 8170 	bne.w	800717a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006e9a:	7b7a      	ldrb	r2, [r7, #13]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006ea2:	7b7a      	ldrb	r2, [r7, #13]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	32ae      	adds	r2, #174	@ 0xae
 8006ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f000 8163 	beq.w	800717a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006eb4:	7b7a      	ldrb	r2, [r7, #13]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	32ae      	adds	r2, #174	@ 0xae
 8006eba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	6839      	ldr	r1, [r7, #0]
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	4798      	blx	r3
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006eca:	e156      	b.n	800717a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	785b      	ldrb	r3, [r3, #1]
 8006ed0:	2b03      	cmp	r3, #3
 8006ed2:	d008      	beq.n	8006ee6 <USBD_StdEPReq+0x9a>
 8006ed4:	2b03      	cmp	r3, #3
 8006ed6:	f300 8145 	bgt.w	8007164 <USBD_StdEPReq+0x318>
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	f000 809b 	beq.w	8007016 <USBD_StdEPReq+0x1ca>
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d03c      	beq.n	8006f5e <USBD_StdEPReq+0x112>
 8006ee4:	e13e      	b.n	8007164 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d002      	beq.n	8006ef8 <USBD_StdEPReq+0xac>
 8006ef2:	2b03      	cmp	r3, #3
 8006ef4:	d016      	beq.n	8006f24 <USBD_StdEPReq+0xd8>
 8006ef6:	e02c      	b.n	8006f52 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ef8:	7bbb      	ldrb	r3, [r7, #14]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00d      	beq.n	8006f1a <USBD_StdEPReq+0xce>
 8006efe:	7bbb      	ldrb	r3, [r7, #14]
 8006f00:	2b80      	cmp	r3, #128	@ 0x80
 8006f02:	d00a      	beq.n	8006f1a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f04:	7bbb      	ldrb	r3, [r7, #14]
 8006f06:	4619      	mov	r1, r3
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f001 fa79 	bl	8008400 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f0e:	2180      	movs	r1, #128	@ 0x80
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f001 fa75 	bl	8008400 <USBD_LL_StallEP>
 8006f16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006f18:	e020      	b.n	8006f5c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006f1a:	6839      	ldr	r1, [r7, #0]
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 fca4 	bl	800786a <USBD_CtlError>
              break;
 8006f22:	e01b      	b.n	8006f5c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	885b      	ldrh	r3, [r3, #2]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d10e      	bne.n	8006f4a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006f2c:	7bbb      	ldrb	r3, [r7, #14]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00b      	beq.n	8006f4a <USBD_StdEPReq+0xfe>
 8006f32:	7bbb      	ldrb	r3, [r7, #14]
 8006f34:	2b80      	cmp	r3, #128	@ 0x80
 8006f36:	d008      	beq.n	8006f4a <USBD_StdEPReq+0xfe>
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	88db      	ldrh	r3, [r3, #6]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d104      	bne.n	8006f4a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f40:	7bbb      	ldrb	r3, [r7, #14]
 8006f42:	4619      	mov	r1, r3
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f001 fa5b 	bl	8008400 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 fd64 	bl	8007a18 <USBD_CtlSendStatus>

              break;
 8006f50:	e004      	b.n	8006f5c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006f52:	6839      	ldr	r1, [r7, #0]
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 fc88 	bl	800786a <USBD_CtlError>
              break;
 8006f5a:	bf00      	nop
          }
          break;
 8006f5c:	e107      	b.n	800716e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d002      	beq.n	8006f70 <USBD_StdEPReq+0x124>
 8006f6a:	2b03      	cmp	r3, #3
 8006f6c:	d016      	beq.n	8006f9c <USBD_StdEPReq+0x150>
 8006f6e:	e04b      	b.n	8007008 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f70:	7bbb      	ldrb	r3, [r7, #14]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00d      	beq.n	8006f92 <USBD_StdEPReq+0x146>
 8006f76:	7bbb      	ldrb	r3, [r7, #14]
 8006f78:	2b80      	cmp	r3, #128	@ 0x80
 8006f7a:	d00a      	beq.n	8006f92 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f7c:	7bbb      	ldrb	r3, [r7, #14]
 8006f7e:	4619      	mov	r1, r3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f001 fa3d 	bl	8008400 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f86:	2180      	movs	r1, #128	@ 0x80
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f001 fa39 	bl	8008400 <USBD_LL_StallEP>
 8006f8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006f90:	e040      	b.n	8007014 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006f92:	6839      	ldr	r1, [r7, #0]
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fc68 	bl	800786a <USBD_CtlError>
              break;
 8006f9a:	e03b      	b.n	8007014 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	885b      	ldrh	r3, [r3, #2]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d136      	bne.n	8007012 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006fa4:	7bbb      	ldrb	r3, [r7, #14]
 8006fa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d004      	beq.n	8006fb8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006fae:	7bbb      	ldrb	r3, [r7, #14]
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f001 fa5a 	bl	800846c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 fd2d 	bl	8007a18 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006fbe:	7bbb      	ldrb	r3, [r7, #14]
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7ff fde4 	bl	8006b90 <USBD_CoreFindEP>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006fcc:	7b7b      	ldrb	r3, [r7, #13]
 8006fce:	2bff      	cmp	r3, #255	@ 0xff
 8006fd0:	d01f      	beq.n	8007012 <USBD_StdEPReq+0x1c6>
 8006fd2:	7b7b      	ldrb	r3, [r7, #13]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d11c      	bne.n	8007012 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006fd8:	7b7a      	ldrb	r2, [r7, #13]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006fe0:	7b7a      	ldrb	r2, [r7, #13]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	32ae      	adds	r2, #174	@ 0xae
 8006fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d010      	beq.n	8007012 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006ff0:	7b7a      	ldrb	r2, [r7, #13]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	32ae      	adds	r2, #174	@ 0xae
 8006ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	6839      	ldr	r1, [r7, #0]
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	4798      	blx	r3
 8007002:	4603      	mov	r3, r0
 8007004:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007006:	e004      	b.n	8007012 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007008:	6839      	ldr	r1, [r7, #0]
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fc2d 	bl	800786a <USBD_CtlError>
              break;
 8007010:	e000      	b.n	8007014 <USBD_StdEPReq+0x1c8>
              break;
 8007012:	bf00      	nop
          }
          break;
 8007014:	e0ab      	b.n	800716e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d002      	beq.n	8007028 <USBD_StdEPReq+0x1dc>
 8007022:	2b03      	cmp	r3, #3
 8007024:	d032      	beq.n	800708c <USBD_StdEPReq+0x240>
 8007026:	e097      	b.n	8007158 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007028:	7bbb      	ldrb	r3, [r7, #14]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d007      	beq.n	800703e <USBD_StdEPReq+0x1f2>
 800702e:	7bbb      	ldrb	r3, [r7, #14]
 8007030:	2b80      	cmp	r3, #128	@ 0x80
 8007032:	d004      	beq.n	800703e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007034:	6839      	ldr	r1, [r7, #0]
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 fc17 	bl	800786a <USBD_CtlError>
                break;
 800703c:	e091      	b.n	8007162 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800703e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007042:	2b00      	cmp	r3, #0
 8007044:	da0b      	bge.n	800705e <USBD_StdEPReq+0x212>
 8007046:	7bbb      	ldrb	r3, [r7, #14]
 8007048:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800704c:	4613      	mov	r3, r2
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4413      	add	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	3310      	adds	r3, #16
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	4413      	add	r3, r2
 800705a:	3304      	adds	r3, #4
 800705c:	e00b      	b.n	8007076 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800705e:	7bbb      	ldrb	r3, [r7, #14]
 8007060:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007064:	4613      	mov	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	4413      	add	r3, r2
 8007074:	3304      	adds	r3, #4
 8007076:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2200      	movs	r2, #0
 800707c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	2202      	movs	r2, #2
 8007082:	4619      	mov	r1, r3
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fc6d 	bl	8007964 <USBD_CtlSendData>
              break;
 800708a:	e06a      	b.n	8007162 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800708c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007090:	2b00      	cmp	r3, #0
 8007092:	da11      	bge.n	80070b8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007094:	7bbb      	ldrb	r3, [r7, #14]
 8007096:	f003 020f 	and.w	r2, r3, #15
 800709a:	6879      	ldr	r1, [r7, #4]
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	3324      	adds	r3, #36	@ 0x24
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d117      	bne.n	80070de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80070ae:	6839      	ldr	r1, [r7, #0]
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f000 fbda 	bl	800786a <USBD_CtlError>
                  break;
 80070b6:	e054      	b.n	8007162 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80070b8:	7bbb      	ldrb	r3, [r7, #14]
 80070ba:	f003 020f 	and.w	r2, r3, #15
 80070be:	6879      	ldr	r1, [r7, #4]
 80070c0:	4613      	mov	r3, r2
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	4413      	add	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	440b      	add	r3, r1
 80070ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80070ce:	881b      	ldrh	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d104      	bne.n	80070de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80070d4:	6839      	ldr	r1, [r7, #0]
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 fbc7 	bl	800786a <USBD_CtlError>
                  break;
 80070dc:	e041      	b.n	8007162 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	da0b      	bge.n	80070fe <USBD_StdEPReq+0x2b2>
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070ec:	4613      	mov	r3, r2
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	4413      	add	r3, r2
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	3310      	adds	r3, #16
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	4413      	add	r3, r2
 80070fa:	3304      	adds	r3, #4
 80070fc:	e00b      	b.n	8007116 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80070fe:	7bbb      	ldrb	r3, [r7, #14]
 8007100:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007104:	4613      	mov	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4413      	add	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	4413      	add	r3, r2
 8007114:	3304      	adds	r3, #4
 8007116:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007118:	7bbb      	ldrb	r3, [r7, #14]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d002      	beq.n	8007124 <USBD_StdEPReq+0x2d8>
 800711e:	7bbb      	ldrb	r3, [r7, #14]
 8007120:	2b80      	cmp	r3, #128	@ 0x80
 8007122:	d103      	bne.n	800712c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	2200      	movs	r2, #0
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	e00e      	b.n	800714a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800712c:	7bbb      	ldrb	r3, [r7, #14]
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f001 f9d1 	bl	80084d8 <USBD_LL_IsStallEP>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d003      	beq.n	8007144 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2201      	movs	r2, #1
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	e002      	b.n	800714a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2200      	movs	r2, #0
 8007148:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	2202      	movs	r2, #2
 800714e:	4619      	mov	r1, r3
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 fc07 	bl	8007964 <USBD_CtlSendData>
              break;
 8007156:	e004      	b.n	8007162 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007158:	6839      	ldr	r1, [r7, #0]
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fb85 	bl	800786a <USBD_CtlError>
              break;
 8007160:	bf00      	nop
          }
          break;
 8007162:	e004      	b.n	800716e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007164:	6839      	ldr	r1, [r7, #0]
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fb7f 	bl	800786a <USBD_CtlError>
          break;
 800716c:	bf00      	nop
      }
      break;
 800716e:	e005      	b.n	800717c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007170:	6839      	ldr	r1, [r7, #0]
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 fb79 	bl	800786a <USBD_CtlError>
      break;
 8007178:	e000      	b.n	800717c <USBD_StdEPReq+0x330>
      break;
 800717a:	bf00      	nop
  }

  return ret;
 800717c:	7bfb      	ldrb	r3, [r7, #15]
}
 800717e:	4618      	mov	r0, r3
 8007180:	3710      	adds	r7, #16
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
	...

08007188 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007192:	2300      	movs	r3, #0
 8007194:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007196:	2300      	movs	r3, #0
 8007198:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	885b      	ldrh	r3, [r3, #2]
 80071a2:	0a1b      	lsrs	r3, r3, #8
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	3b01      	subs	r3, #1
 80071a8:	2b0e      	cmp	r3, #14
 80071aa:	f200 8152 	bhi.w	8007452 <USBD_GetDescriptor+0x2ca>
 80071ae:	a201      	add	r2, pc, #4	@ (adr r2, 80071b4 <USBD_GetDescriptor+0x2c>)
 80071b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b4:	08007225 	.word	0x08007225
 80071b8:	0800723d 	.word	0x0800723d
 80071bc:	0800727d 	.word	0x0800727d
 80071c0:	08007453 	.word	0x08007453
 80071c4:	08007453 	.word	0x08007453
 80071c8:	080073f3 	.word	0x080073f3
 80071cc:	0800741f 	.word	0x0800741f
 80071d0:	08007453 	.word	0x08007453
 80071d4:	08007453 	.word	0x08007453
 80071d8:	08007453 	.word	0x08007453
 80071dc:	08007453 	.word	0x08007453
 80071e0:	08007453 	.word	0x08007453
 80071e4:	08007453 	.word	0x08007453
 80071e8:	08007453 	.word	0x08007453
 80071ec:	080071f1 	.word	0x080071f1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80071f6:	69db      	ldr	r3, [r3, #28]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00b      	beq.n	8007214 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007202:	69db      	ldr	r3, [r3, #28]
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	7c12      	ldrb	r2, [r2, #16]
 8007208:	f107 0108 	add.w	r1, r7, #8
 800720c:	4610      	mov	r0, r2
 800720e:	4798      	blx	r3
 8007210:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007212:	e126      	b.n	8007462 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007214:	6839      	ldr	r1, [r7, #0]
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fb27 	bl	800786a <USBD_CtlError>
        err++;
 800721c:	7afb      	ldrb	r3, [r7, #11]
 800721e:	3301      	adds	r3, #1
 8007220:	72fb      	strb	r3, [r7, #11]
      break;
 8007222:	e11e      	b.n	8007462 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	7c12      	ldrb	r2, [r2, #16]
 8007230:	f107 0108 	add.w	r1, r7, #8
 8007234:	4610      	mov	r0, r2
 8007236:	4798      	blx	r3
 8007238:	60f8      	str	r0, [r7, #12]
      break;
 800723a:	e112      	b.n	8007462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	7c1b      	ldrb	r3, [r3, #16]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d10d      	bne.n	8007260 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800724a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800724c:	f107 0208 	add.w	r2, r7, #8
 8007250:	4610      	mov	r0, r2
 8007252:	4798      	blx	r3
 8007254:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	3301      	adds	r3, #1
 800725a:	2202      	movs	r2, #2
 800725c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800725e:	e100      	b.n	8007462 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007268:	f107 0208 	add.w	r2, r7, #8
 800726c:	4610      	mov	r0, r2
 800726e:	4798      	blx	r3
 8007270:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	3301      	adds	r3, #1
 8007276:	2202      	movs	r2, #2
 8007278:	701a      	strb	r2, [r3, #0]
      break;
 800727a:	e0f2      	b.n	8007462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	885b      	ldrh	r3, [r3, #2]
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b05      	cmp	r3, #5
 8007284:	f200 80ac 	bhi.w	80073e0 <USBD_GetDescriptor+0x258>
 8007288:	a201      	add	r2, pc, #4	@ (adr r2, 8007290 <USBD_GetDescriptor+0x108>)
 800728a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800728e:	bf00      	nop
 8007290:	080072a9 	.word	0x080072a9
 8007294:	080072dd 	.word	0x080072dd
 8007298:	08007311 	.word	0x08007311
 800729c:	08007345 	.word	0x08007345
 80072a0:	08007379 	.word	0x08007379
 80072a4:	080073ad 	.word	0x080073ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00b      	beq.n	80072cc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	7c12      	ldrb	r2, [r2, #16]
 80072c0:	f107 0108 	add.w	r1, r7, #8
 80072c4:	4610      	mov	r0, r2
 80072c6:	4798      	blx	r3
 80072c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072ca:	e091      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80072cc:	6839      	ldr	r1, [r7, #0]
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 facb 	bl	800786a <USBD_CtlError>
            err++;
 80072d4:	7afb      	ldrb	r3, [r7, #11]
 80072d6:	3301      	adds	r3, #1
 80072d8:	72fb      	strb	r3, [r7, #11]
          break;
 80072da:	e089      	b.n	80073f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00b      	beq.n	8007300 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	7c12      	ldrb	r2, [r2, #16]
 80072f4:	f107 0108 	add.w	r1, r7, #8
 80072f8:	4610      	mov	r0, r2
 80072fa:	4798      	blx	r3
 80072fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072fe:	e077      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fab1 	bl	800786a <USBD_CtlError>
            err++;
 8007308:	7afb      	ldrb	r3, [r7, #11]
 800730a:	3301      	adds	r3, #1
 800730c:	72fb      	strb	r3, [r7, #11]
          break;
 800730e:	e06f      	b.n	80073f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00b      	beq.n	8007334 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	7c12      	ldrb	r2, [r2, #16]
 8007328:	f107 0108 	add.w	r1, r7, #8
 800732c:	4610      	mov	r0, r2
 800732e:	4798      	blx	r3
 8007330:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007332:	e05d      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007334:	6839      	ldr	r1, [r7, #0]
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fa97 	bl	800786a <USBD_CtlError>
            err++;
 800733c:	7afb      	ldrb	r3, [r7, #11]
 800733e:	3301      	adds	r3, #1
 8007340:	72fb      	strb	r3, [r7, #11]
          break;
 8007342:	e055      	b.n	80073f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00b      	beq.n	8007368 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	7c12      	ldrb	r2, [r2, #16]
 800735c:	f107 0108 	add.w	r1, r7, #8
 8007360:	4610      	mov	r0, r2
 8007362:	4798      	blx	r3
 8007364:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007366:	e043      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007368:	6839      	ldr	r1, [r7, #0]
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fa7d 	bl	800786a <USBD_CtlError>
            err++;
 8007370:	7afb      	ldrb	r3, [r7, #11]
 8007372:	3301      	adds	r3, #1
 8007374:	72fb      	strb	r3, [r7, #11]
          break;
 8007376:	e03b      	b.n	80073f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00b      	beq.n	800739c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	7c12      	ldrb	r2, [r2, #16]
 8007390:	f107 0108 	add.w	r1, r7, #8
 8007394:	4610      	mov	r0, r2
 8007396:	4798      	blx	r3
 8007398:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800739a:	e029      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800739c:	6839      	ldr	r1, [r7, #0]
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 fa63 	bl	800786a <USBD_CtlError>
            err++;
 80073a4:	7afb      	ldrb	r3, [r7, #11]
 80073a6:	3301      	adds	r3, #1
 80073a8:	72fb      	strb	r3, [r7, #11]
          break;
 80073aa:	e021      	b.n	80073f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00b      	beq.n	80073d0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	7c12      	ldrb	r2, [r2, #16]
 80073c4:	f107 0108 	add.w	r1, r7, #8
 80073c8:	4610      	mov	r0, r2
 80073ca:	4798      	blx	r3
 80073cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80073ce:	e00f      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80073d0:	6839      	ldr	r1, [r7, #0]
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 fa49 	bl	800786a <USBD_CtlError>
            err++;
 80073d8:	7afb      	ldrb	r3, [r7, #11]
 80073da:	3301      	adds	r3, #1
 80073dc:	72fb      	strb	r3, [r7, #11]
          break;
 80073de:	e007      	b.n	80073f0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80073e0:	6839      	ldr	r1, [r7, #0]
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fa41 	bl	800786a <USBD_CtlError>
          err++;
 80073e8:	7afb      	ldrb	r3, [r7, #11]
 80073ea:	3301      	adds	r3, #1
 80073ec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80073ee:	bf00      	nop
      }
      break;
 80073f0:	e037      	b.n	8007462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	7c1b      	ldrb	r3, [r3, #16]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d109      	bne.n	800740e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007402:	f107 0208 	add.w	r2, r7, #8
 8007406:	4610      	mov	r0, r2
 8007408:	4798      	blx	r3
 800740a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800740c:	e029      	b.n	8007462 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800740e:	6839      	ldr	r1, [r7, #0]
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 fa2a 	bl	800786a <USBD_CtlError>
        err++;
 8007416:	7afb      	ldrb	r3, [r7, #11]
 8007418:	3301      	adds	r3, #1
 800741a:	72fb      	strb	r3, [r7, #11]
      break;
 800741c:	e021      	b.n	8007462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	7c1b      	ldrb	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10d      	bne.n	8007442 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800742c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742e:	f107 0208 	add.w	r2, r7, #8
 8007432:	4610      	mov	r0, r2
 8007434:	4798      	blx	r3
 8007436:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	3301      	adds	r3, #1
 800743c:	2207      	movs	r2, #7
 800743e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007440:	e00f      	b.n	8007462 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007442:	6839      	ldr	r1, [r7, #0]
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 fa10 	bl	800786a <USBD_CtlError>
        err++;
 800744a:	7afb      	ldrb	r3, [r7, #11]
 800744c:	3301      	adds	r3, #1
 800744e:	72fb      	strb	r3, [r7, #11]
      break;
 8007450:	e007      	b.n	8007462 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8007452:	6839      	ldr	r1, [r7, #0]
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fa08 	bl	800786a <USBD_CtlError>
      err++;
 800745a:	7afb      	ldrb	r3, [r7, #11]
 800745c:	3301      	adds	r3, #1
 800745e:	72fb      	strb	r3, [r7, #11]
      break;
 8007460:	bf00      	nop
  }

  if (err != 0U)
 8007462:	7afb      	ldrb	r3, [r7, #11]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d11e      	bne.n	80074a6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	88db      	ldrh	r3, [r3, #6]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d016      	beq.n	800749e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007470:	893b      	ldrh	r3, [r7, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00e      	beq.n	8007494 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	88da      	ldrh	r2, [r3, #6]
 800747a:	893b      	ldrh	r3, [r7, #8]
 800747c:	4293      	cmp	r3, r2
 800747e:	bf28      	it	cs
 8007480:	4613      	movcs	r3, r2
 8007482:	b29b      	uxth	r3, r3
 8007484:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007486:	893b      	ldrh	r3, [r7, #8]
 8007488:	461a      	mov	r2, r3
 800748a:	68f9      	ldr	r1, [r7, #12]
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 fa69 	bl	8007964 <USBD_CtlSendData>
 8007492:	e009      	b.n	80074a8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007494:	6839      	ldr	r1, [r7, #0]
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f9e7 	bl	800786a <USBD_CtlError>
 800749c:	e004      	b.n	80074a8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 faba 	bl	8007a18 <USBD_CtlSendStatus>
 80074a4:	e000      	b.n	80074a8 <USBD_GetDescriptor+0x320>
    return;
 80074a6:	bf00      	nop
  }
}
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop

080074b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	889b      	ldrh	r3, [r3, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d131      	bne.n	8007526 <USBD_SetAddress+0x76>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	88db      	ldrh	r3, [r3, #6]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d12d      	bne.n	8007526 <USBD_SetAddress+0x76>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	885b      	ldrh	r3, [r3, #2]
 80074ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80074d0:	d829      	bhi.n	8007526 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	885b      	ldrh	r3, [r3, #2]
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b03      	cmp	r3, #3
 80074e8:	d104      	bne.n	80074f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80074ea:	6839      	ldr	r1, [r7, #0]
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f9bc 	bl	800786a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074f2:	e01d      	b.n	8007530 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	7bfa      	ldrb	r2, [r7, #15]
 80074f8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80074fc:	7bfb      	ldrb	r3, [r7, #15]
 80074fe:	4619      	mov	r1, r3
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 f815 	bl	8008530 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 fa86 	bl	8007a18 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800750c:	7bfb      	ldrb	r3, [r7, #15]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d004      	beq.n	800751c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2202      	movs	r2, #2
 8007516:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800751a:	e009      	b.n	8007530 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007524:	e004      	b.n	8007530 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f99e 	bl	800786a <USBD_CtlError>
  }
}
 800752e:	bf00      	nop
 8007530:	bf00      	nop
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007542:	2300      	movs	r3, #0
 8007544:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	885b      	ldrh	r3, [r3, #2]
 800754a:	b2da      	uxtb	r2, r3
 800754c:	4b4e      	ldr	r3, [pc, #312]	@ (8007688 <USBD_SetConfig+0x150>)
 800754e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007550:	4b4d      	ldr	r3, [pc, #308]	@ (8007688 <USBD_SetConfig+0x150>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d905      	bls.n	8007564 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007558:	6839      	ldr	r1, [r7, #0]
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 f985 	bl	800786a <USBD_CtlError>
    return USBD_FAIL;
 8007560:	2303      	movs	r3, #3
 8007562:	e08c      	b.n	800767e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800756a:	b2db      	uxtb	r3, r3
 800756c:	2b02      	cmp	r3, #2
 800756e:	d002      	beq.n	8007576 <USBD_SetConfig+0x3e>
 8007570:	2b03      	cmp	r3, #3
 8007572:	d029      	beq.n	80075c8 <USBD_SetConfig+0x90>
 8007574:	e075      	b.n	8007662 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007576:	4b44      	ldr	r3, [pc, #272]	@ (8007688 <USBD_SetConfig+0x150>)
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d020      	beq.n	80075c0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800757e:	4b42      	ldr	r3, [pc, #264]	@ (8007688 <USBD_SetConfig+0x150>)
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	461a      	mov	r2, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007588:	4b3f      	ldr	r3, [pc, #252]	@ (8007688 <USBD_SetConfig+0x150>)
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	4619      	mov	r1, r3
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7fe ffb9 	bl	8006506 <USBD_SetClassConfig>
 8007594:	4603      	mov	r3, r0
 8007596:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007598:	7bfb      	ldrb	r3, [r7, #15]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d008      	beq.n	80075b0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800759e:	6839      	ldr	r1, [r7, #0]
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 f962 	bl	800786a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2202      	movs	r2, #2
 80075aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80075ae:	e065      	b.n	800767c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fa31 	bl	8007a18 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2203      	movs	r2, #3
 80075ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80075be:	e05d      	b.n	800767c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 fa29 	bl	8007a18 <USBD_CtlSendStatus>
      break;
 80075c6:	e059      	b.n	800767c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80075c8:	4b2f      	ldr	r3, [pc, #188]	@ (8007688 <USBD_SetConfig+0x150>)
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d112      	bne.n	80075f6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80075d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007688 <USBD_SetConfig+0x150>)
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	461a      	mov	r2, r3
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80075e2:	4b29      	ldr	r3, [pc, #164]	@ (8007688 <USBD_SetConfig+0x150>)
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	4619      	mov	r1, r3
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f7fe ffa8 	bl	800653e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 fa12 	bl	8007a18 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80075f4:	e042      	b.n	800767c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80075f6:	4b24      	ldr	r3, [pc, #144]	@ (8007688 <USBD_SetConfig+0x150>)
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	461a      	mov	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	429a      	cmp	r2, r3
 8007602:	d02a      	beq.n	800765a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	4619      	mov	r1, r3
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f7fe ff96 	bl	800653e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007612:	4b1d      	ldr	r3, [pc, #116]	@ (8007688 <USBD_SetConfig+0x150>)
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	461a      	mov	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800761c:	4b1a      	ldr	r3, [pc, #104]	@ (8007688 <USBD_SetConfig+0x150>)
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	4619      	mov	r1, r3
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7fe ff6f 	bl	8006506 <USBD_SetClassConfig>
 8007628:	4603      	mov	r3, r0
 800762a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d00f      	beq.n	8007652 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007632:	6839      	ldr	r1, [r7, #0]
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 f918 	bl	800786a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	b2db      	uxtb	r3, r3
 8007640:	4619      	mov	r1, r3
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fe ff7b 	bl	800653e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2202      	movs	r2, #2
 800764c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007650:	e014      	b.n	800767c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f9e0 	bl	8007a18 <USBD_CtlSendStatus>
      break;
 8007658:	e010      	b.n	800767c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f9dc 	bl	8007a18 <USBD_CtlSendStatus>
      break;
 8007660:	e00c      	b.n	800767c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007662:	6839      	ldr	r1, [r7, #0]
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 f900 	bl	800786a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800766a:	4b07      	ldr	r3, [pc, #28]	@ (8007688 <USBD_SetConfig+0x150>)
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	4619      	mov	r1, r3
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f7fe ff64 	bl	800653e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007676:	2303      	movs	r3, #3
 8007678:	73fb      	strb	r3, [r7, #15]
      break;
 800767a:	bf00      	nop
  }

  return ret;
 800767c:	7bfb      	ldrb	r3, [r7, #15]
}
 800767e:	4618      	mov	r0, r3
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	20000318 	.word	0x20000318

0800768c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b082      	sub	sp, #8
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	88db      	ldrh	r3, [r3, #6]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d004      	beq.n	80076a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800769e:	6839      	ldr	r1, [r7, #0]
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f8e2 	bl	800786a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80076a6:	e023      	b.n	80076f0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	dc02      	bgt.n	80076ba <USBD_GetConfig+0x2e>
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	dc03      	bgt.n	80076c0 <USBD_GetConfig+0x34>
 80076b8:	e015      	b.n	80076e6 <USBD_GetConfig+0x5a>
 80076ba:	2b03      	cmp	r3, #3
 80076bc:	d00b      	beq.n	80076d6 <USBD_GetConfig+0x4a>
 80076be:	e012      	b.n	80076e6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	3308      	adds	r3, #8
 80076ca:	2201      	movs	r2, #1
 80076cc:	4619      	mov	r1, r3
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f948 	bl	8007964 <USBD_CtlSendData>
        break;
 80076d4:	e00c      	b.n	80076f0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	3304      	adds	r3, #4
 80076da:	2201      	movs	r2, #1
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f940 	bl	8007964 <USBD_CtlSendData>
        break;
 80076e4:	e004      	b.n	80076f0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80076e6:	6839      	ldr	r1, [r7, #0]
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 f8be 	bl	800786a <USBD_CtlError>
        break;
 80076ee:	bf00      	nop
}
 80076f0:	bf00      	nop
 80076f2:	3708      	adds	r7, #8
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007708:	b2db      	uxtb	r3, r3
 800770a:	3b01      	subs	r3, #1
 800770c:	2b02      	cmp	r3, #2
 800770e:	d81e      	bhi.n	800774e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	88db      	ldrh	r3, [r3, #6]
 8007714:	2b02      	cmp	r3, #2
 8007716:	d004      	beq.n	8007722 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007718:	6839      	ldr	r1, [r7, #0]
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f8a5 	bl	800786a <USBD_CtlError>
        break;
 8007720:	e01a      	b.n	8007758 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800772e:	2b00      	cmp	r3, #0
 8007730:	d005      	beq.n	800773e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f043 0202 	orr.w	r2, r3, #2
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	330c      	adds	r3, #12
 8007742:	2202      	movs	r2, #2
 8007744:	4619      	mov	r1, r3
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f90c 	bl	8007964 <USBD_CtlSendData>
      break;
 800774c:	e004      	b.n	8007758 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800774e:	6839      	ldr	r1, [r7, #0]
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 f88a 	bl	800786a <USBD_CtlError>
      break;
 8007756:	bf00      	nop
  }
}
 8007758:	bf00      	nop
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	885b      	ldrh	r3, [r3, #2]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d107      	bne.n	8007782 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f94c 	bl	8007a18 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007780:	e013      	b.n	80077aa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	885b      	ldrh	r3, [r3, #2]
 8007786:	2b02      	cmp	r3, #2
 8007788:	d10b      	bne.n	80077a2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	889b      	ldrh	r3, [r3, #4]
 800778e:	0a1b      	lsrs	r3, r3, #8
 8007790:	b29b      	uxth	r3, r3
 8007792:	b2da      	uxtb	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f93c 	bl	8007a18 <USBD_CtlSendStatus>
}
 80077a0:	e003      	b.n	80077aa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80077a2:	6839      	ldr	r1, [r7, #0]
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 f860 	bl	800786a <USBD_CtlError>
}
 80077aa:	bf00      	nop
 80077ac:	3708      	adds	r7, #8
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}

080077b2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077b2:	b580      	push	{r7, lr}
 80077b4:	b082      	sub	sp, #8
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
 80077ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	3b01      	subs	r3, #1
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d80b      	bhi.n	80077e2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	885b      	ldrh	r3, [r3, #2]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d10c      	bne.n	80077ec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f91c 	bl	8007a18 <USBD_CtlSendStatus>
      }
      break;
 80077e0:	e004      	b.n	80077ec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80077e2:	6839      	ldr	r1, [r7, #0]
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f840 	bl	800786a <USBD_CtlError>
      break;
 80077ea:	e000      	b.n	80077ee <USBD_ClrFeature+0x3c>
      break;
 80077ec:	bf00      	nop
  }
}
 80077ee:	bf00      	nop
 80077f0:	3708      	adds	r7, #8
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b084      	sub	sp, #16
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	781a      	ldrb	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	3301      	adds	r3, #1
 8007810:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	781a      	ldrb	r2, [r3, #0]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	3301      	adds	r3, #1
 800781e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f7ff fa16 	bl	8006c52 <SWAPBYTE>
 8007826:	4603      	mov	r3, r0
 8007828:	461a      	mov	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	3301      	adds	r3, #1
 8007832:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	3301      	adds	r3, #1
 8007838:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f7ff fa09 	bl	8006c52 <SWAPBYTE>
 8007840:	4603      	mov	r3, r0
 8007842:	461a      	mov	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	3301      	adds	r3, #1
 800784c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	3301      	adds	r3, #1
 8007852:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007854:	68f8      	ldr	r0, [r7, #12]
 8007856:	f7ff f9fc 	bl	8006c52 <SWAPBYTE>
 800785a:	4603      	mov	r3, r0
 800785c:	461a      	mov	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	80da      	strh	r2, [r3, #6]
}
 8007862:	bf00      	nop
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b082      	sub	sp, #8
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
 8007872:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007874:	2180      	movs	r1, #128	@ 0x80
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 fdc2 	bl	8008400 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800787c:	2100      	movs	r1, #0
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 fdbe 	bl	8008400 <USBD_LL_StallEP>
}
 8007884:	bf00      	nop
 8007886:	3708      	adds	r7, #8
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007898:	2300      	movs	r3, #0
 800789a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d042      	beq.n	8007928 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80078a6:	6938      	ldr	r0, [r7, #16]
 80078a8:	f000 f842 	bl	8007930 <USBD_GetLen>
 80078ac:	4603      	mov	r3, r0
 80078ae:	3301      	adds	r3, #1
 80078b0:	005b      	lsls	r3, r3, #1
 80078b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078b6:	d808      	bhi.n	80078ca <USBD_GetString+0x3e>
 80078b8:	6938      	ldr	r0, [r7, #16]
 80078ba:	f000 f839 	bl	8007930 <USBD_GetLen>
 80078be:	4603      	mov	r3, r0
 80078c0:	3301      	adds	r3, #1
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	005b      	lsls	r3, r3, #1
 80078c6:	b29a      	uxth	r2, r3
 80078c8:	e001      	b.n	80078ce <USBD_GetString+0x42>
 80078ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80078d2:	7dfb      	ldrb	r3, [r7, #23]
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	4413      	add	r3, r2
 80078d8:	687a      	ldr	r2, [r7, #4]
 80078da:	7812      	ldrb	r2, [r2, #0]
 80078dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80078de:	7dfb      	ldrb	r3, [r7, #23]
 80078e0:	3301      	adds	r3, #1
 80078e2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80078e4:	7dfb      	ldrb	r3, [r7, #23]
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	4413      	add	r3, r2
 80078ea:	2203      	movs	r2, #3
 80078ec:	701a      	strb	r2, [r3, #0]
  idx++;
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
 80078f0:	3301      	adds	r3, #1
 80078f2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80078f4:	e013      	b.n	800791e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80078f6:	7dfb      	ldrb	r3, [r7, #23]
 80078f8:	68ba      	ldr	r2, [r7, #8]
 80078fa:	4413      	add	r3, r2
 80078fc:	693a      	ldr	r2, [r7, #16]
 80078fe:	7812      	ldrb	r2, [r2, #0]
 8007900:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	3301      	adds	r3, #1
 8007906:	613b      	str	r3, [r7, #16]
    idx++;
 8007908:	7dfb      	ldrb	r3, [r7, #23]
 800790a:	3301      	adds	r3, #1
 800790c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800790e:	7dfb      	ldrb	r3, [r7, #23]
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	4413      	add	r3, r2
 8007914:	2200      	movs	r2, #0
 8007916:	701a      	strb	r2, [r3, #0]
    idx++;
 8007918:	7dfb      	ldrb	r3, [r7, #23]
 800791a:	3301      	adds	r3, #1
 800791c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1e7      	bne.n	80078f6 <USBD_GetString+0x6a>
 8007926:	e000      	b.n	800792a <USBD_GetString+0x9e>
    return;
 8007928:	bf00      	nop
  }
}
 800792a:	3718      	adds	r7, #24
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007940:	e005      	b.n	800794e <USBD_GetLen+0x1e>
  {
    len++;
 8007942:	7bfb      	ldrb	r3, [r7, #15]
 8007944:	3301      	adds	r3, #1
 8007946:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	3301      	adds	r3, #1
 800794c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1f5      	bne.n	8007942 <USBD_GetLen+0x12>
  }

  return len;
 8007956:	7bfb      	ldrb	r3, [r7, #15]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3714      	adds	r7, #20
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2202      	movs	r2, #2
 8007974:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	2100      	movs	r1, #0
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f000 fe06 	bl	800859c <USBD_LL_Transmit>

  return USBD_OK;
 8007990:	2300      	movs	r3, #0
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b084      	sub	sp, #16
 800799e:	af00      	add	r7, sp, #0
 80079a0:	60f8      	str	r0, [r7, #12]
 80079a2:	60b9      	str	r1, [r7, #8]
 80079a4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68ba      	ldr	r2, [r7, #8]
 80079aa:	2100      	movs	r1, #0
 80079ac:	68f8      	ldr	r0, [r7, #12]
 80079ae:	f000 fdf5 	bl	800859c <USBD_LL_Transmit>

  return USBD_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2203      	movs	r2, #3
 80079cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68ba      	ldr	r2, [r7, #8]
 80079e4:	2100      	movs	r1, #0
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 fe10 	bl	800860c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68ba      	ldr	r2, [r7, #8]
 8007a06:	2100      	movs	r1, #0
 8007a08:	68f8      	ldr	r0, [r7, #12]
 8007a0a:	f000 fdff 	bl	800860c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3710      	adds	r7, #16
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2204      	movs	r2, #4
 8007a24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007a28:	2300      	movs	r3, #0
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 fdb4 	bl	800859c <USBD_LL_Transmit>

  return USBD_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b082      	sub	sp, #8
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2205      	movs	r2, #5
 8007a4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a4e:	2300      	movs	r3, #0
 8007a50:	2200      	movs	r2, #0
 8007a52:	2100      	movs	r1, #0
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 fdd9 	bl	800860c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007a68:	2200      	movs	r2, #0
 8007a6a:	4912      	ldr	r1, [pc, #72]	@ (8007ab4 <MX_USB_DEVICE_Init+0x50>)
 8007a6c:	4812      	ldr	r0, [pc, #72]	@ (8007ab8 <MX_USB_DEVICE_Init+0x54>)
 8007a6e:	f7fe fccd 	bl	800640c <USBD_Init>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d001      	beq.n	8007a7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007a78:	f7f8 fea2 	bl	80007c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007a7c:	490f      	ldr	r1, [pc, #60]	@ (8007abc <MX_USB_DEVICE_Init+0x58>)
 8007a7e:	480e      	ldr	r0, [pc, #56]	@ (8007ab8 <MX_USB_DEVICE_Init+0x54>)
 8007a80:	f7fe fcf4 	bl	800646c <USBD_RegisterClass>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007a8a:	f7f8 fe99 	bl	80007c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007a8e:	490c      	ldr	r1, [pc, #48]	@ (8007ac0 <MX_USB_DEVICE_Init+0x5c>)
 8007a90:	4809      	ldr	r0, [pc, #36]	@ (8007ab8 <MX_USB_DEVICE_Init+0x54>)
 8007a92:	f7fe fbeb 	bl	800626c <USBD_CDC_RegisterInterface>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d001      	beq.n	8007aa0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007a9c:	f7f8 fe90 	bl	80007c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007aa0:	4805      	ldr	r0, [pc, #20]	@ (8007ab8 <MX_USB_DEVICE_Init+0x54>)
 8007aa2:	f7fe fd19 	bl	80064d8 <USBD_Start>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d001      	beq.n	8007ab0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007aac:	f7f8 fe88 	bl	80007c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007ab0:	bf00      	nop
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	200001b0 	.word	0x200001b0
 8007ab8:	2000031c 	.word	0x2000031c
 8007abc:	2000011c 	.word	0x2000011c
 8007ac0:	2000019c 	.word	0x2000019c

08007ac4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007ac8:	2200      	movs	r2, #0
 8007aca:	4905      	ldr	r1, [pc, #20]	@ (8007ae0 <CDC_Init_FS+0x1c>)
 8007acc:	4805      	ldr	r0, [pc, #20]	@ (8007ae4 <CDC_Init_FS+0x20>)
 8007ace:	f7fe fbe7 	bl	80062a0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007ad2:	4905      	ldr	r1, [pc, #20]	@ (8007ae8 <CDC_Init_FS+0x24>)
 8007ad4:	4803      	ldr	r0, [pc, #12]	@ (8007ae4 <CDC_Init_FS+0x20>)
 8007ad6:	f7fe fc05 	bl	80062e4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007ada:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	20000678 	.word	0x20000678
 8007ae4:	2000031c 	.word	0x2000031c
 8007ae8:	200005f8 	.word	0x200005f8

08007aec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007aec:	b480      	push	{r7}
 8007aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007af0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	4603      	mov	r3, r0
 8007b04:	6039      	str	r1, [r7, #0]
 8007b06:	71fb      	strb	r3, [r7, #7]
 8007b08:	4613      	mov	r3, r2
 8007b0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007b0c:	79fb      	ldrb	r3, [r7, #7]
 8007b0e:	2b23      	cmp	r3, #35	@ 0x23
 8007b10:	d84a      	bhi.n	8007ba8 <CDC_Control_FS+0xac>
 8007b12:	a201      	add	r2, pc, #4	@ (adr r2, 8007b18 <CDC_Control_FS+0x1c>)
 8007b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b18:	08007ba9 	.word	0x08007ba9
 8007b1c:	08007ba9 	.word	0x08007ba9
 8007b20:	08007ba9 	.word	0x08007ba9
 8007b24:	08007ba9 	.word	0x08007ba9
 8007b28:	08007ba9 	.word	0x08007ba9
 8007b2c:	08007ba9 	.word	0x08007ba9
 8007b30:	08007ba9 	.word	0x08007ba9
 8007b34:	08007ba9 	.word	0x08007ba9
 8007b38:	08007ba9 	.word	0x08007ba9
 8007b3c:	08007ba9 	.word	0x08007ba9
 8007b40:	08007ba9 	.word	0x08007ba9
 8007b44:	08007ba9 	.word	0x08007ba9
 8007b48:	08007ba9 	.word	0x08007ba9
 8007b4c:	08007ba9 	.word	0x08007ba9
 8007b50:	08007ba9 	.word	0x08007ba9
 8007b54:	08007ba9 	.word	0x08007ba9
 8007b58:	08007ba9 	.word	0x08007ba9
 8007b5c:	08007ba9 	.word	0x08007ba9
 8007b60:	08007ba9 	.word	0x08007ba9
 8007b64:	08007ba9 	.word	0x08007ba9
 8007b68:	08007ba9 	.word	0x08007ba9
 8007b6c:	08007ba9 	.word	0x08007ba9
 8007b70:	08007ba9 	.word	0x08007ba9
 8007b74:	08007ba9 	.word	0x08007ba9
 8007b78:	08007ba9 	.word	0x08007ba9
 8007b7c:	08007ba9 	.word	0x08007ba9
 8007b80:	08007ba9 	.word	0x08007ba9
 8007b84:	08007ba9 	.word	0x08007ba9
 8007b88:	08007ba9 	.word	0x08007ba9
 8007b8c:	08007ba9 	.word	0x08007ba9
 8007b90:	08007ba9 	.word	0x08007ba9
 8007b94:	08007ba9 	.word	0x08007ba9
 8007b98:	08007ba9 	.word	0x08007ba9
 8007b9c:	08007ba9 	.word	0x08007ba9
 8007ba0:	08007ba9 	.word	0x08007ba9
 8007ba4:	08007ba9 	.word	0x08007ba9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007ba8:	bf00      	nop
  }

  return (USBD_OK);
 8007baa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007bc2:	6879      	ldr	r1, [r7, #4]
 8007bc4:	481a      	ldr	r0, [pc, #104]	@ (8007c30 <CDC_Receive_FS+0x78>)
 8007bc6:	f7fe fb8d 	bl	80062e4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007bca:	4819      	ldr	r0, [pc, #100]	@ (8007c30 <CDC_Receive_FS+0x78>)
 8007bcc:	f7fe fbe8 	bl	80063a0 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	73fb      	strb	r3, [r7, #15]
  free(Buffer);                           //  ()
 8007bd6:	4b17      	ldr	r3, [pc, #92]	@ (8007c34 <CDC_Receive_FS+0x7c>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f000 fdd6 	bl	800878c <free>
  Buffer = (uint8_t*)malloc(len);         // 
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fdca 	bl	800877c <malloc>
 8007be8:	4603      	mov	r3, r0
 8007bea:	461a      	mov	r2, r3
 8007bec:	4b11      	ldr	r3, [pc, #68]	@ (8007c34 <CDC_Receive_FS+0x7c>)
 8007bee:	601a      	str	r2, [r3, #0]
  if (Buffer != NULL) {
 8007bf0:	4b10      	ldr	r3, [pc, #64]	@ (8007c34 <CDC_Receive_FS+0x7c>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d00c      	beq.n	8007c12 <CDC_Receive_FS+0x5a>
      memcpy(Buffer, Buf, len);           // copy 
 8007bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8007c34 <CDC_Receive_FS+0x7c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	7bfa      	ldrb	r2, [r7, #15]
 8007bfe:	6879      	ldr	r1, [r7, #4]
 8007c00:	4618      	mov	r0, r3
 8007c02:	f000 febd 	bl	8008980 <memcpy>
      Buflen = len;
 8007c06:	7bfb      	ldrb	r3, [r7, #15]
 8007c08:	4a0b      	ldr	r2, [pc, #44]	@ (8007c38 <CDC_Receive_FS+0x80>)
 8007c0a:	6013      	str	r3, [r2, #0]
      Flag = 1;
 8007c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8007c3c <CDC_Receive_FS+0x84>)
 8007c0e:	2201      	movs	r2, #1
 8007c10:	701a      	strb	r2, [r3, #0]
  }
  memset(Buf, 0, len);                    // clear buffer 
 8007c12:	7bfb      	ldrb	r3, [r7, #15]
 8007c14:	461a      	mov	r2, r3
 8007c16:	2100      	movs	r1, #0
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fe6d 	bl	80088f8 <memset>
  Flag = 1 ;
 8007c1e:	4b07      	ldr	r3, [pc, #28]	@ (8007c3c <CDC_Receive_FS+0x84>)
 8007c20:	2201      	movs	r2, #1
 8007c22:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8007c24:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3710      	adds	r7, #16
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	2000031c 	.word	0x2000031c
 8007c34:	20000304 	.word	0x20000304
 8007c38:	20000308 	.word	0x20000308
 8007c3c:	2000030c 	.word	0x2000030c

08007c40 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	460b      	mov	r3, r1
 8007c4a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007c50:	4b0d      	ldr	r3, [pc, #52]	@ (8007c88 <CDC_Transmit_FS+0x48>)
 8007c52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c56:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d001      	beq.n	8007c66 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e00b      	b.n	8007c7e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007c66:	887b      	ldrh	r3, [r7, #2]
 8007c68:	461a      	mov	r2, r3
 8007c6a:	6879      	ldr	r1, [r7, #4]
 8007c6c:	4806      	ldr	r0, [pc, #24]	@ (8007c88 <CDC_Transmit_FS+0x48>)
 8007c6e:	f7fe fb17 	bl	80062a0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007c72:	4805      	ldr	r0, [pc, #20]	@ (8007c88 <CDC_Transmit_FS+0x48>)
 8007c74:	f7fe fb54 	bl	8006320 <USBD_CDC_TransmitPacket>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	2000031c 	.word	0x2000031c

08007c8c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007c9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	371c      	adds	r7, #28
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
	...

08007cb0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	6039      	str	r1, [r7, #0]
 8007cba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	2212      	movs	r2, #18
 8007cc0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007cc2:	4b03      	ldr	r3, [pc, #12]	@ (8007cd0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	200001d0 	.word	0x200001d0

08007cd4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	4603      	mov	r3, r0
 8007cdc:	6039      	str	r1, [r7, #0]
 8007cde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	2204      	movs	r2, #4
 8007ce4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007ce6:	4b03      	ldr	r3, [pc, #12]	@ (8007cf4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	200001f0 	.word	0x200001f0

08007cf8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b082      	sub	sp, #8
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	4603      	mov	r3, r0
 8007d00:	6039      	str	r1, [r7, #0]
 8007d02:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007d04:	79fb      	ldrb	r3, [r7, #7]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d105      	bne.n	8007d16 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d0a:	683a      	ldr	r2, [r7, #0]
 8007d0c:	4907      	ldr	r1, [pc, #28]	@ (8007d2c <USBD_FS_ProductStrDescriptor+0x34>)
 8007d0e:	4808      	ldr	r0, [pc, #32]	@ (8007d30 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d10:	f7ff fdbc 	bl	800788c <USBD_GetString>
 8007d14:	e004      	b.n	8007d20 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	4904      	ldr	r1, [pc, #16]	@ (8007d2c <USBD_FS_ProductStrDescriptor+0x34>)
 8007d1a:	4805      	ldr	r0, [pc, #20]	@ (8007d30 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d1c:	f7ff fdb6 	bl	800788c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007d20:	4b02      	ldr	r3, [pc, #8]	@ (8007d2c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3708      	adds	r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	200006f8 	.word	0x200006f8
 8007d30:	08008a48 	.word	0x08008a48

08007d34 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	6039      	str	r1, [r7, #0]
 8007d3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	4904      	ldr	r1, [pc, #16]	@ (8007d54 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007d44:	4804      	ldr	r0, [pc, #16]	@ (8007d58 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007d46:	f7ff fda1 	bl	800788c <USBD_GetString>
  return USBD_StrDesc;
 8007d4a:	4b02      	ldr	r3, [pc, #8]	@ (8007d54 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3708      	adds	r7, #8
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	200006f8 	.word	0x200006f8
 8007d58:	08008a60 	.word	0x08008a60

08007d5c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	4603      	mov	r3, r0
 8007d64:	6039      	str	r1, [r7, #0]
 8007d66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	221a      	movs	r2, #26
 8007d6c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007d6e:	f000 f855 	bl	8007e1c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007d72:	4b02      	ldr	r3, [pc, #8]	@ (8007d7c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3708      	adds	r7, #8
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	200001f4 	.word	0x200001f4

08007d80 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	4603      	mov	r3, r0
 8007d88:	6039      	str	r1, [r7, #0]
 8007d8a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007d8c:	79fb      	ldrb	r3, [r7, #7]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d105      	bne.n	8007d9e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007d92:	683a      	ldr	r2, [r7, #0]
 8007d94:	4907      	ldr	r1, [pc, #28]	@ (8007db4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007d96:	4808      	ldr	r0, [pc, #32]	@ (8007db8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007d98:	f7ff fd78 	bl	800788c <USBD_GetString>
 8007d9c:	e004      	b.n	8007da8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007d9e:	683a      	ldr	r2, [r7, #0]
 8007da0:	4904      	ldr	r1, [pc, #16]	@ (8007db4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007da2:	4805      	ldr	r0, [pc, #20]	@ (8007db8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007da4:	f7ff fd72 	bl	800788c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007da8:	4b02      	ldr	r3, [pc, #8]	@ (8007db4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	200006f8 	.word	0x200006f8
 8007db8:	08008a74 	.word	0x08008a74

08007dbc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	6039      	str	r1, [r7, #0]
 8007dc6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007dc8:	79fb      	ldrb	r3, [r7, #7]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d105      	bne.n	8007dda <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007dce:	683a      	ldr	r2, [r7, #0]
 8007dd0:	4907      	ldr	r1, [pc, #28]	@ (8007df0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007dd2:	4808      	ldr	r0, [pc, #32]	@ (8007df4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007dd4:	f7ff fd5a 	bl	800788c <USBD_GetString>
 8007dd8:	e004      	b.n	8007de4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007dda:	683a      	ldr	r2, [r7, #0]
 8007ddc:	4904      	ldr	r1, [pc, #16]	@ (8007df0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007dde:	4805      	ldr	r0, [pc, #20]	@ (8007df4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007de0:	f7ff fd54 	bl	800788c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007de4:	4b02      	ldr	r3, [pc, #8]	@ (8007df0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3708      	adds	r7, #8
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	200006f8 	.word	0x200006f8
 8007df4:	08008a80 	.word	0x08008a80

08007df8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	4603      	mov	r3, r0
 8007e00:	6039      	str	r1, [r7, #0]
 8007e02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	220c      	movs	r2, #12
 8007e08:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007e0a:	4b03      	ldr	r3, [pc, #12]	@ (8007e18 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr
 8007e18:	200001e4 	.word	0x200001e4

08007e1c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007e22:	4b0f      	ldr	r3, [pc, #60]	@ (8007e60 <Get_SerialNum+0x44>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007e28:	4b0e      	ldr	r3, [pc, #56]	@ (8007e64 <Get_SerialNum+0x48>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007e68 <Get_SerialNum+0x4c>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4413      	add	r3, r2
 8007e3a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d009      	beq.n	8007e56 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007e42:	2208      	movs	r2, #8
 8007e44:	4909      	ldr	r1, [pc, #36]	@ (8007e6c <Get_SerialNum+0x50>)
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f000 f814 	bl	8007e74 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007e4c:	2204      	movs	r2, #4
 8007e4e:	4908      	ldr	r1, [pc, #32]	@ (8007e70 <Get_SerialNum+0x54>)
 8007e50:	68b8      	ldr	r0, [r7, #8]
 8007e52:	f000 f80f 	bl	8007e74 <IntToUnicode>
  }
}
 8007e56:	bf00      	nop
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	1fff7590 	.word	0x1fff7590
 8007e64:	1fff7594 	.word	0x1fff7594
 8007e68:	1fff7598 	.word	0x1fff7598
 8007e6c:	200001f6 	.word	0x200001f6
 8007e70:	20000206 	.word	0x20000206

08007e74 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b087      	sub	sp, #28
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	4613      	mov	r3, r2
 8007e80:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007e82:	2300      	movs	r3, #0
 8007e84:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007e86:	2300      	movs	r3, #0
 8007e88:	75fb      	strb	r3, [r7, #23]
 8007e8a:	e027      	b.n	8007edc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	0f1b      	lsrs	r3, r3, #28
 8007e90:	2b09      	cmp	r3, #9
 8007e92:	d80b      	bhi.n	8007eac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	0f1b      	lsrs	r3, r3, #28
 8007e98:	b2da      	uxtb	r2, r3
 8007e9a:	7dfb      	ldrb	r3, [r7, #23]
 8007e9c:	005b      	lsls	r3, r3, #1
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	440b      	add	r3, r1
 8007ea4:	3230      	adds	r2, #48	@ 0x30
 8007ea6:	b2d2      	uxtb	r2, r2
 8007ea8:	701a      	strb	r2, [r3, #0]
 8007eaa:	e00a      	b.n	8007ec2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	0f1b      	lsrs	r3, r3, #28
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	7dfb      	ldrb	r3, [r7, #23]
 8007eb4:	005b      	lsls	r3, r3, #1
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	440b      	add	r3, r1
 8007ebc:	3237      	adds	r2, #55	@ 0x37
 8007ebe:	b2d2      	uxtb	r2, r2
 8007ec0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	011b      	lsls	r3, r3, #4
 8007ec6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007ec8:	7dfb      	ldrb	r3, [r7, #23]
 8007eca:	005b      	lsls	r3, r3, #1
 8007ecc:	3301      	adds	r3, #1
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007ed6:	7dfb      	ldrb	r3, [r7, #23]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	75fb      	strb	r3, [r7, #23]
 8007edc:	7dfa      	ldrb	r2, [r7, #23]
 8007ede:	79fb      	ldrb	r3, [r7, #7]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d3d3      	bcc.n	8007e8c <IntToUnicode+0x18>
  }
}
 8007ee4:	bf00      	nop
 8007ee6:	bf00      	nop
 8007ee8:	371c      	adds	r7, #28
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
	...

08007ef4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b0ae      	sub	sp, #184	@ 0xb8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007efc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007f00:	2200      	movs	r2, #0
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	605a      	str	r2, [r3, #4]
 8007f06:	609a      	str	r2, [r3, #8]
 8007f08:	60da      	str	r2, [r3, #12]
 8007f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007f0c:	f107 0318 	add.w	r3, r7, #24
 8007f10:	228c      	movs	r2, #140	@ 0x8c
 8007f12:	2100      	movs	r1, #0
 8007f14:	4618      	mov	r0, r3
 8007f16:	f000 fcef 	bl	80088f8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f22:	d173      	bne.n	800800c <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007f24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f28:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8007f2a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007f2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8007f32:	2301      	movs	r3, #1
 8007f34:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007f36:	2301      	movs	r3, #1
 8007f38:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007f3a:	2318      	movs	r3, #24
 8007f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8007f3e:	2302      	movs	r3, #2
 8007f40:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8007f42:	2302      	movs	r3, #2
 8007f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007f46:	2302      	movs	r3, #2
 8007f48:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8007f4a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007f4e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007f50:	f107 0318 	add.w	r3, r7, #24
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7fb f925 	bl	80031a4 <HAL_RCCEx_PeriphCLKConfig>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8007f60:	f7f8 fc2e 	bl	80007c0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f64:	4b2b      	ldr	r3, [pc, #172]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f68:	4a2a      	ldr	r2, [pc, #168]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007f6a:	f043 0301 	orr.w	r3, r3, #1
 8007f6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f70:	4b28      	ldr	r3, [pc, #160]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f74:	f003 0301 	and.w	r3, r3, #1
 8007f78:	617b      	str	r3, [r7, #20]
 8007f7a:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8007f7c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8007f80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f84:	2302      	movs	r3, #2
 8007f86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f90:	2303      	movs	r3, #3
 8007f92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007f96:	230a      	movs	r3, #10
 8007f98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f9c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007fa6:	f7f8 feeb 	bl	8000d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007faa:	4b1a      	ldr	r3, [pc, #104]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fae:	4a19      	ldr	r2, [pc, #100]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007fb6:	4b17      	ldr	r3, [pc, #92]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007fbe:	613b      	str	r3, [r7, #16]
 8007fc0:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007fc2:	4b14      	ldr	r3, [pc, #80]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d114      	bne.n	8007ff8 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fce:	4b11      	ldr	r3, [pc, #68]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd2:	4a10      	ldr	r2, [pc, #64]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fda:	4b0e      	ldr	r3, [pc, #56]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8007fe6:	f7fa fa7f 	bl	80024e8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fea:	4b0a      	ldr	r3, [pc, #40]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fee:	4a09      	ldr	r2, [pc, #36]	@ (8008014 <HAL_PCD_MspInit+0x120>)
 8007ff0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ff6:	e001      	b.n	8007ffc <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8007ff8:	f7fa fa76 	bl	80024e8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	2100      	movs	r1, #0
 8008000:	2043      	movs	r0, #67	@ 0x43
 8008002:	f7f8 fe86 	bl	8000d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008006:	2043      	movs	r0, #67	@ 0x43
 8008008:	f7f8 fe9f 	bl	8000d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800800c:	bf00      	nop
 800800e:	37b8      	adds	r7, #184	@ 0xb8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	40021000 	.word	0x40021000

08008018 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800802c:	4619      	mov	r1, r3
 800802e:	4610      	mov	r0, r2
 8008030:	f7fe fa9f 	bl	8006572 <USBD_LL_SetupStage>
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	460b      	mov	r3, r1
 8008046:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800804e:	78fa      	ldrb	r2, [r7, #3]
 8008050:	6879      	ldr	r1, [r7, #4]
 8008052:	4613      	mov	r3, r2
 8008054:	00db      	lsls	r3, r3, #3
 8008056:	4413      	add	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	440b      	add	r3, r1
 800805c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008060:	681a      	ldr	r2, [r3, #0]
 8008062:	78fb      	ldrb	r3, [r7, #3]
 8008064:	4619      	mov	r1, r3
 8008066:	f7fe fad9 	bl	800661c <USBD_LL_DataOutStage>
}
 800806a:	bf00      	nop
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b082      	sub	sp, #8
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
 800807a:	460b      	mov	r3, r1
 800807c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008084:	78fa      	ldrb	r2, [r7, #3]
 8008086:	6879      	ldr	r1, [r7, #4]
 8008088:	4613      	mov	r3, r2
 800808a:	00db      	lsls	r3, r3, #3
 800808c:	4413      	add	r3, r2
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	440b      	add	r3, r1
 8008092:	3320      	adds	r3, #32
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	78fb      	ldrb	r3, [r7, #3]
 8008098:	4619      	mov	r1, r3
 800809a:	f7fe fb72 	bl	8006782 <USBD_LL_DataInStage>
}
 800809e:	bf00      	nop
 80080a0:	3708      	adds	r7, #8
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b082      	sub	sp, #8
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7fe fcac 	bl	8006a12 <USBD_LL_SOF>
}
 80080ba:	bf00      	nop
 80080bc:	3708      	adds	r7, #8
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b084      	sub	sp, #16
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80080ca:	2301      	movs	r3, #1
 80080cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	79db      	ldrb	r3, [r3, #7]
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	d001      	beq.n	80080da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80080d6:	f7f8 fb73 	bl	80007c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80080e0:	7bfa      	ldrb	r2, [r7, #15]
 80080e2:	4611      	mov	r1, r2
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7fe fc50 	bl	800698a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7fe fbf8 	bl	80068e6 <USBD_LL_Reset>
}
 80080f6:	bf00      	nop
 80080f8:	3710      	adds	r7, #16
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
	...

08008100 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	6812      	ldr	r2, [r2, #0]
 8008116:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800811a:	f043 0301 	orr.w	r3, r3, #1
 800811e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008126:	4618      	mov	r0, r3
 8008128:	f7fe fc3f 	bl	80069aa <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	7adb      	ldrb	r3, [r3, #11]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d005      	beq.n	8008140 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008134:	4b04      	ldr	r3, [pc, #16]	@ (8008148 <HAL_PCD_SuspendCallback+0x48>)
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	4a03      	ldr	r2, [pc, #12]	@ (8008148 <HAL_PCD_SuspendCallback+0x48>)
 800813a:	f043 0306 	orr.w	r3, r3, #6
 800813e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008140:	bf00      	nop
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	e000ed00 	.word	0xe000ed00

0800814c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	6812      	ldr	r2, [r2, #0]
 8008162:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008166:	f023 0301 	bic.w	r3, r3, #1
 800816a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	7adb      	ldrb	r3, [r3, #11]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d007      	beq.n	8008184 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008174:	4b08      	ldr	r3, [pc, #32]	@ (8008198 <HAL_PCD_ResumeCallback+0x4c>)
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	4a07      	ldr	r2, [pc, #28]	@ (8008198 <HAL_PCD_ResumeCallback+0x4c>)
 800817a:	f023 0306 	bic.w	r3, r3, #6
 800817e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8008180:	f000 faf6 	bl	8008770 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800818a:	4618      	mov	r0, r3
 800818c:	f7fe fc29 	bl	80069e2 <USBD_LL_Resume>
}
 8008190:	bf00      	nop
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	e000ed00 	.word	0xe000ed00

0800819c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b082      	sub	sp, #8
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	460b      	mov	r3, r1
 80081a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081ae:	78fa      	ldrb	r2, [r7, #3]
 80081b0:	4611      	mov	r1, r2
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7fe fc7f 	bl	8006ab6 <USBD_LL_IsoOUTIncomplete>
}
 80081b8:	bf00      	nop
 80081ba:	3708      	adds	r7, #8
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b082      	sub	sp, #8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	460b      	mov	r3, r1
 80081ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081d2:	78fa      	ldrb	r2, [r7, #3]
 80081d4:	4611      	mov	r1, r2
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fe fc3b 	bl	8006a52 <USBD_LL_IsoINIncomplete>
}
 80081dc:	bf00      	nop
 80081de:	3708      	adds	r7, #8
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fc91 	bl	8006b1a <USBD_LL_DevConnected>
}
 80081f8:	bf00      	nop
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800820e:	4618      	mov	r0, r3
 8008210:	f7fe fc8e 	bl	8006b30 <USBD_LL_DevDisconnected>
}
 8008214:	bf00      	nop
 8008216:	3708      	adds	r7, #8
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	781b      	ldrb	r3, [r3, #0]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d13c      	bne.n	80082a6 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800822c:	4a20      	ldr	r2, [pc, #128]	@ (80082b0 <USBD_LL_Init+0x94>)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a1e      	ldr	r2, [pc, #120]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008238:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800823c:	4b1c      	ldr	r3, [pc, #112]	@ (80082b0 <USBD_LL_Init+0x94>)
 800823e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008242:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008244:	4b1a      	ldr	r3, [pc, #104]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008246:	2206      	movs	r2, #6
 8008248:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800824a:	4b19      	ldr	r3, [pc, #100]	@ (80082b0 <USBD_LL_Init+0x94>)
 800824c:	2202      	movs	r2, #2
 800824e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008250:	4b17      	ldr	r3, [pc, #92]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008252:	2202      	movs	r2, #2
 8008254:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008256:	4b16      	ldr	r3, [pc, #88]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008258:	2200      	movs	r2, #0
 800825a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800825c:	4b14      	ldr	r3, [pc, #80]	@ (80082b0 <USBD_LL_Init+0x94>)
 800825e:	2200      	movs	r2, #0
 8008260:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008262:	4b13      	ldr	r3, [pc, #76]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008264:	2200      	movs	r2, #0
 8008266:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8008268:	4b11      	ldr	r3, [pc, #68]	@ (80082b0 <USBD_LL_Init+0x94>)
 800826a:	2200      	movs	r2, #0
 800826c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800826e:	4b10      	ldr	r3, [pc, #64]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008270:	2200      	movs	r2, #0
 8008272:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008274:	4b0e      	ldr	r3, [pc, #56]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008276:	2200      	movs	r2, #0
 8008278:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800827a:	480d      	ldr	r0, [pc, #52]	@ (80082b0 <USBD_LL_Init+0x94>)
 800827c:	f7f8 ff2a 	bl	80010d4 <HAL_PCD_Init>
 8008280:	4603      	mov	r3, r0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d001      	beq.n	800828a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008286:	f7f8 fa9b 	bl	80007c0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800828a:	2180      	movs	r1, #128	@ 0x80
 800828c:	4808      	ldr	r0, [pc, #32]	@ (80082b0 <USBD_LL_Init+0x94>)
 800828e:	f7fa f882 	bl	8002396 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008292:	2240      	movs	r2, #64	@ 0x40
 8008294:	2100      	movs	r1, #0
 8008296:	4806      	ldr	r0, [pc, #24]	@ (80082b0 <USBD_LL_Init+0x94>)
 8008298:	f7fa f836 	bl	8002308 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800829c:	2280      	movs	r2, #128	@ 0x80
 800829e:	2101      	movs	r1, #1
 80082a0:	4803      	ldr	r0, [pc, #12]	@ (80082b0 <USBD_LL_Init+0x94>)
 80082a2:	f7fa f831 	bl	8002308 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3708      	adds	r7, #8
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	200008f8 	.word	0x200008f8

080082b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082bc:	2300      	movs	r3, #0
 80082be:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082c0:	2300      	movs	r3, #0
 80082c2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7f9 f811 	bl	80012f2 <HAL_PCD_Start>
 80082d0:	4603      	mov	r3, r0
 80082d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80082d4:	7bbb      	ldrb	r3, [r7, #14]
 80082d6:	2b03      	cmp	r3, #3
 80082d8:	d816      	bhi.n	8008308 <USBD_LL_Start+0x54>
 80082da:	a201      	add	r2, pc, #4	@ (adr r2, 80082e0 <USBD_LL_Start+0x2c>)
 80082dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e0:	080082f1 	.word	0x080082f1
 80082e4:	080082f7 	.word	0x080082f7
 80082e8:	080082fd 	.word	0x080082fd
 80082ec:	08008303 	.word	0x08008303
    case HAL_OK :
      usb_status = USBD_OK;
 80082f0:	2300      	movs	r3, #0
 80082f2:	73fb      	strb	r3, [r7, #15]
    break;
 80082f4:	e00b      	b.n	800830e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80082f6:	2303      	movs	r3, #3
 80082f8:	73fb      	strb	r3, [r7, #15]
    break;
 80082fa:	e008      	b.n	800830e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80082fc:	2301      	movs	r3, #1
 80082fe:	73fb      	strb	r3, [r7, #15]
    break;
 8008300:	e005      	b.n	800830e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008302:	2303      	movs	r3, #3
 8008304:	73fb      	strb	r3, [r7, #15]
    break;
 8008306:	e002      	b.n	800830e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8008308:	2303      	movs	r3, #3
 800830a:	73fb      	strb	r3, [r7, #15]
    break;
 800830c:	bf00      	nop
  }
  return usb_status;
 800830e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	4608      	mov	r0, r1
 8008322:	4611      	mov	r1, r2
 8008324:	461a      	mov	r2, r3
 8008326:	4603      	mov	r3, r0
 8008328:	70fb      	strb	r3, [r7, #3]
 800832a:	460b      	mov	r3, r1
 800832c:	70bb      	strb	r3, [r7, #2]
 800832e:	4613      	mov	r3, r2
 8008330:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008332:	2300      	movs	r3, #0
 8008334:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008340:	78bb      	ldrb	r3, [r7, #2]
 8008342:	883a      	ldrh	r2, [r7, #0]
 8008344:	78f9      	ldrb	r1, [r7, #3]
 8008346:	f7f9 fcbd 	bl	8001cc4 <HAL_PCD_EP_Open>
 800834a:	4603      	mov	r3, r0
 800834c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800834e:	7bbb      	ldrb	r3, [r7, #14]
 8008350:	2b03      	cmp	r3, #3
 8008352:	d817      	bhi.n	8008384 <USBD_LL_OpenEP+0x6c>
 8008354:	a201      	add	r2, pc, #4	@ (adr r2, 800835c <USBD_LL_OpenEP+0x44>)
 8008356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800835a:	bf00      	nop
 800835c:	0800836d 	.word	0x0800836d
 8008360:	08008373 	.word	0x08008373
 8008364:	08008379 	.word	0x08008379
 8008368:	0800837f 	.word	0x0800837f
    case HAL_OK :
      usb_status = USBD_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	73fb      	strb	r3, [r7, #15]
    break;
 8008370:	e00b      	b.n	800838a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008372:	2303      	movs	r3, #3
 8008374:	73fb      	strb	r3, [r7, #15]
    break;
 8008376:	e008      	b.n	800838a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008378:	2301      	movs	r3, #1
 800837a:	73fb      	strb	r3, [r7, #15]
    break;
 800837c:	e005      	b.n	800838a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800837e:	2303      	movs	r3, #3
 8008380:	73fb      	strb	r3, [r7, #15]
    break;
 8008382:	e002      	b.n	800838a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8008384:	2303      	movs	r3, #3
 8008386:	73fb      	strb	r3, [r7, #15]
    break;
 8008388:	bf00      	nop
  }
  return usb_status;
 800838a:	7bfb      	ldrb	r3, [r7, #15]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083a0:	2300      	movs	r3, #0
 80083a2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083a4:	2300      	movs	r3, #0
 80083a6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80083ae:	78fa      	ldrb	r2, [r7, #3]
 80083b0:	4611      	mov	r1, r2
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7f9 fcf0 	bl	8001d98 <HAL_PCD_EP_Close>
 80083b8:	4603      	mov	r3, r0
 80083ba:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80083bc:	7bbb      	ldrb	r3, [r7, #14]
 80083be:	2b03      	cmp	r3, #3
 80083c0:	d816      	bhi.n	80083f0 <USBD_LL_CloseEP+0x5c>
 80083c2:	a201      	add	r2, pc, #4	@ (adr r2, 80083c8 <USBD_LL_CloseEP+0x34>)
 80083c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c8:	080083d9 	.word	0x080083d9
 80083cc:	080083df 	.word	0x080083df
 80083d0:	080083e5 	.word	0x080083e5
 80083d4:	080083eb 	.word	0x080083eb
    case HAL_OK :
      usb_status = USBD_OK;
 80083d8:	2300      	movs	r3, #0
 80083da:	73fb      	strb	r3, [r7, #15]
    break;
 80083dc:	e00b      	b.n	80083f6 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80083de:	2303      	movs	r3, #3
 80083e0:	73fb      	strb	r3, [r7, #15]
    break;
 80083e2:	e008      	b.n	80083f6 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80083e4:	2301      	movs	r3, #1
 80083e6:	73fb      	strb	r3, [r7, #15]
    break;
 80083e8:	e005      	b.n	80083f6 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80083ea:	2303      	movs	r3, #3
 80083ec:	73fb      	strb	r3, [r7, #15]
    break;
 80083ee:	e002      	b.n	80083f6 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80083f0:	2303      	movs	r3, #3
 80083f2:	73fb      	strb	r3, [r7, #15]
    break;
 80083f4:	bf00      	nop
  }
  return usb_status;
 80083f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	460b      	mov	r3, r1
 800840a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800840c:	2300      	movs	r3, #0
 800840e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008410:	2300      	movs	r3, #0
 8008412:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800841a:	78fa      	ldrb	r2, [r7, #3]
 800841c:	4611      	mov	r1, r2
 800841e:	4618      	mov	r0, r3
 8008420:	f7f9 fd7f 	bl	8001f22 <HAL_PCD_EP_SetStall>
 8008424:	4603      	mov	r3, r0
 8008426:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008428:	7bbb      	ldrb	r3, [r7, #14]
 800842a:	2b03      	cmp	r3, #3
 800842c:	d816      	bhi.n	800845c <USBD_LL_StallEP+0x5c>
 800842e:	a201      	add	r2, pc, #4	@ (adr r2, 8008434 <USBD_LL_StallEP+0x34>)
 8008430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008434:	08008445 	.word	0x08008445
 8008438:	0800844b 	.word	0x0800844b
 800843c:	08008451 	.word	0x08008451
 8008440:	08008457 	.word	0x08008457
    case HAL_OK :
      usb_status = USBD_OK;
 8008444:	2300      	movs	r3, #0
 8008446:	73fb      	strb	r3, [r7, #15]
    break;
 8008448:	e00b      	b.n	8008462 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800844a:	2303      	movs	r3, #3
 800844c:	73fb      	strb	r3, [r7, #15]
    break;
 800844e:	e008      	b.n	8008462 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008450:	2301      	movs	r3, #1
 8008452:	73fb      	strb	r3, [r7, #15]
    break;
 8008454:	e005      	b.n	8008462 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008456:	2303      	movs	r3, #3
 8008458:	73fb      	strb	r3, [r7, #15]
    break;
 800845a:	e002      	b.n	8008462 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800845c:	2303      	movs	r3, #3
 800845e:	73fb      	strb	r3, [r7, #15]
    break;
 8008460:	bf00      	nop
  }
  return usb_status;
 8008462:	7bfb      	ldrb	r3, [r7, #15]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3710      	adds	r7, #16
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	460b      	mov	r3, r1
 8008476:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008478:	2300      	movs	r3, #0
 800847a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800847c:	2300      	movs	r3, #0
 800847e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008486:	78fa      	ldrb	r2, [r7, #3]
 8008488:	4611      	mov	r1, r2
 800848a:	4618      	mov	r0, r3
 800848c:	f7f9 fdab 	bl	8001fe6 <HAL_PCD_EP_ClrStall>
 8008490:	4603      	mov	r3, r0
 8008492:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008494:	7bbb      	ldrb	r3, [r7, #14]
 8008496:	2b03      	cmp	r3, #3
 8008498:	d816      	bhi.n	80084c8 <USBD_LL_ClearStallEP+0x5c>
 800849a:	a201      	add	r2, pc, #4	@ (adr r2, 80084a0 <USBD_LL_ClearStallEP+0x34>)
 800849c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a0:	080084b1 	.word	0x080084b1
 80084a4:	080084b7 	.word	0x080084b7
 80084a8:	080084bd 	.word	0x080084bd
 80084ac:	080084c3 	.word	0x080084c3
    case HAL_OK :
      usb_status = USBD_OK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	73fb      	strb	r3, [r7, #15]
    break;
 80084b4:	e00b      	b.n	80084ce <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80084b6:	2303      	movs	r3, #3
 80084b8:	73fb      	strb	r3, [r7, #15]
    break;
 80084ba:	e008      	b.n	80084ce <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80084bc:	2301      	movs	r3, #1
 80084be:	73fb      	strb	r3, [r7, #15]
    break;
 80084c0:	e005      	b.n	80084ce <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80084c2:	2303      	movs	r3, #3
 80084c4:	73fb      	strb	r3, [r7, #15]
    break;
 80084c6:	e002      	b.n	80084ce <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80084c8:	2303      	movs	r3, #3
 80084ca:	73fb      	strb	r3, [r7, #15]
    break;
 80084cc:	bf00      	nop
  }
  return usb_status;
 80084ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3710      	adds	r7, #16
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	460b      	mov	r3, r1
 80084e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80084ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80084ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	da0b      	bge.n	800850c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80084f4:	78fb      	ldrb	r3, [r7, #3]
 80084f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084fa:	68f9      	ldr	r1, [r7, #12]
 80084fc:	4613      	mov	r3, r2
 80084fe:	00db      	lsls	r3, r3, #3
 8008500:	4413      	add	r3, r2
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	440b      	add	r3, r1
 8008506:	3316      	adds	r3, #22
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	e00b      	b.n	8008524 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800850c:	78fb      	ldrb	r3, [r7, #3]
 800850e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008512:	68f9      	ldr	r1, [r7, #12]
 8008514:	4613      	mov	r3, r2
 8008516:	00db      	lsls	r3, r3, #3
 8008518:	4413      	add	r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	440b      	add	r3, r1
 800851e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008522:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008524:	4618      	mov	r0, r3
 8008526:	3714      	adds	r7, #20
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr

08008530 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	460b      	mov	r3, r1
 800853a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800853c:	2300      	movs	r3, #0
 800853e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008540:	2300      	movs	r3, #0
 8008542:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800854a:	78fa      	ldrb	r2, [r7, #3]
 800854c:	4611      	mov	r1, r2
 800854e:	4618      	mov	r0, r3
 8008550:	f7f9 fb94 	bl	8001c7c <HAL_PCD_SetAddress>
 8008554:	4603      	mov	r3, r0
 8008556:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008558:	7bbb      	ldrb	r3, [r7, #14]
 800855a:	2b03      	cmp	r3, #3
 800855c:	d816      	bhi.n	800858c <USBD_LL_SetUSBAddress+0x5c>
 800855e:	a201      	add	r2, pc, #4	@ (adr r2, 8008564 <USBD_LL_SetUSBAddress+0x34>)
 8008560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008564:	08008575 	.word	0x08008575
 8008568:	0800857b 	.word	0x0800857b
 800856c:	08008581 	.word	0x08008581
 8008570:	08008587 	.word	0x08008587
    case HAL_OK :
      usb_status = USBD_OK;
 8008574:	2300      	movs	r3, #0
 8008576:	73fb      	strb	r3, [r7, #15]
    break;
 8008578:	e00b      	b.n	8008592 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800857a:	2303      	movs	r3, #3
 800857c:	73fb      	strb	r3, [r7, #15]
    break;
 800857e:	e008      	b.n	8008592 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008580:	2301      	movs	r3, #1
 8008582:	73fb      	strb	r3, [r7, #15]
    break;
 8008584:	e005      	b.n	8008592 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008586:	2303      	movs	r3, #3
 8008588:	73fb      	strb	r3, [r7, #15]
    break;
 800858a:	e002      	b.n	8008592 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800858c:	2303      	movs	r3, #3
 800858e:	73fb      	strb	r3, [r7, #15]
    break;
 8008590:	bf00      	nop
  }
  return usb_status;
 8008592:	7bfb      	ldrb	r3, [r7, #15]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b086      	sub	sp, #24
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	607a      	str	r2, [r7, #4]
 80085a6:	603b      	str	r3, [r7, #0]
 80085a8:	460b      	mov	r3, r1
 80085aa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085ac:	2300      	movs	r3, #0
 80085ae:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085b0:	2300      	movs	r3, #0
 80085b2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80085ba:	7af9      	ldrb	r1, [r7, #11]
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	f7f9 fc7e 	bl	8001ec0 <HAL_PCD_EP_Transmit>
 80085c4:	4603      	mov	r3, r0
 80085c6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80085c8:	7dbb      	ldrb	r3, [r7, #22]
 80085ca:	2b03      	cmp	r3, #3
 80085cc:	d816      	bhi.n	80085fc <USBD_LL_Transmit+0x60>
 80085ce:	a201      	add	r2, pc, #4	@ (adr r2, 80085d4 <USBD_LL_Transmit+0x38>)
 80085d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d4:	080085e5 	.word	0x080085e5
 80085d8:	080085eb 	.word	0x080085eb
 80085dc:	080085f1 	.word	0x080085f1
 80085e0:	080085f7 	.word	0x080085f7
    case HAL_OK :
      usb_status = USBD_OK;
 80085e4:	2300      	movs	r3, #0
 80085e6:	75fb      	strb	r3, [r7, #23]
    break;
 80085e8:	e00b      	b.n	8008602 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80085ea:	2303      	movs	r3, #3
 80085ec:	75fb      	strb	r3, [r7, #23]
    break;
 80085ee:	e008      	b.n	8008602 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80085f0:	2301      	movs	r3, #1
 80085f2:	75fb      	strb	r3, [r7, #23]
    break;
 80085f4:	e005      	b.n	8008602 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80085f6:	2303      	movs	r3, #3
 80085f8:	75fb      	strb	r3, [r7, #23]
    break;
 80085fa:	e002      	b.n	8008602 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80085fc:	2303      	movs	r3, #3
 80085fe:	75fb      	strb	r3, [r7, #23]
    break;
 8008600:	bf00      	nop
  }
  return usb_status;
 8008602:	7dfb      	ldrb	r3, [r7, #23]
}
 8008604:	4618      	mov	r0, r3
 8008606:	3718      	adds	r7, #24
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	607a      	str	r2, [r7, #4]
 8008616:	603b      	str	r3, [r7, #0]
 8008618:	460b      	mov	r3, r1
 800861a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800861c:	2300      	movs	r3, #0
 800861e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008620:	2300      	movs	r3, #0
 8008622:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800862a:	7af9      	ldrb	r1, [r7, #11]
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	f7f9 fbfc 	bl	8001e2c <HAL_PCD_EP_Receive>
 8008634:	4603      	mov	r3, r0
 8008636:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8008638:	7dbb      	ldrb	r3, [r7, #22]
 800863a:	2b03      	cmp	r3, #3
 800863c:	d816      	bhi.n	800866c <USBD_LL_PrepareReceive+0x60>
 800863e:	a201      	add	r2, pc, #4	@ (adr r2, 8008644 <USBD_LL_PrepareReceive+0x38>)
 8008640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008644:	08008655 	.word	0x08008655
 8008648:	0800865b 	.word	0x0800865b
 800864c:	08008661 	.word	0x08008661
 8008650:	08008667 	.word	0x08008667
    case HAL_OK :
      usb_status = USBD_OK;
 8008654:	2300      	movs	r3, #0
 8008656:	75fb      	strb	r3, [r7, #23]
    break;
 8008658:	e00b      	b.n	8008672 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800865a:	2303      	movs	r3, #3
 800865c:	75fb      	strb	r3, [r7, #23]
    break;
 800865e:	e008      	b.n	8008672 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008660:	2301      	movs	r3, #1
 8008662:	75fb      	strb	r3, [r7, #23]
    break;
 8008664:	e005      	b.n	8008672 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008666:	2303      	movs	r3, #3
 8008668:	75fb      	strb	r3, [r7, #23]
    break;
 800866a:	e002      	b.n	8008672 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800866c:	2303      	movs	r3, #3
 800866e:	75fb      	strb	r3, [r7, #23]
    break;
 8008670:	bf00      	nop
  }
  return usb_status;
 8008672:	7dfb      	ldrb	r3, [r7, #23]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3718      	adds	r7, #24
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	460b      	mov	r3, r1
 8008686:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800868e:	78fa      	ldrb	r2, [r7, #3]
 8008690:	4611      	mov	r1, r2
 8008692:	4618      	mov	r0, r3
 8008694:	f7f9 fbfc 	bl	8001e90 <HAL_PCD_EP_GetRxCount>
 8008698:	4603      	mov	r3, r0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
	...

080086a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	460b      	mov	r3, r1
 80086ae:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80086b0:	78fb      	ldrb	r3, [r7, #3]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d002      	beq.n	80086bc <HAL_PCDEx_LPM_Callback+0x18>
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d01f      	beq.n	80086fa <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80086ba:	e03b      	b.n	8008734 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	7adb      	ldrb	r3, [r3, #11]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d007      	beq.n	80086d4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80086c4:	f000 f854 	bl	8008770 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80086c8:	4b1c      	ldr	r3, [pc, #112]	@ (800873c <HAL_PCDEx_LPM_Callback+0x98>)
 80086ca:	691b      	ldr	r3, [r3, #16]
 80086cc:	4a1b      	ldr	r2, [pc, #108]	@ (800873c <HAL_PCDEx_LPM_Callback+0x98>)
 80086ce:	f023 0306 	bic.w	r3, r3, #6
 80086d2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	6812      	ldr	r2, [r2, #0]
 80086e2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80086e6:	f023 0301 	bic.w	r3, r3, #1
 80086ea:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80086f2:	4618      	mov	r0, r3
 80086f4:	f7fe f975 	bl	80069e2 <USBD_LL_Resume>
    break;
 80086f8:	e01c      	b.n	8008734 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	6812      	ldr	r2, [r2, #0]
 8008708:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800870c:	f043 0301 	orr.w	r3, r3, #1
 8008710:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008718:	4618      	mov	r0, r3
 800871a:	f7fe f946 	bl	80069aa <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	7adb      	ldrb	r3, [r3, #11]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d005      	beq.n	8008732 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008726:	4b05      	ldr	r3, [pc, #20]	@ (800873c <HAL_PCDEx_LPM_Callback+0x98>)
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	4a04      	ldr	r2, [pc, #16]	@ (800873c <HAL_PCDEx_LPM_Callback+0x98>)
 800872c:	f043 0306 	orr.w	r3, r3, #6
 8008730:	6113      	str	r3, [r2, #16]
    break;
 8008732:	bf00      	nop
}
 8008734:	bf00      	nop
 8008736:	3708      	adds	r7, #8
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	e000ed00 	.word	0xe000ed00

08008740 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008748:	4b03      	ldr	r3, [pc, #12]	@ (8008758 <USBD_static_malloc+0x18>)
}
 800874a:	4618      	mov	r0, r3
 800874c:	370c      	adds	r7, #12
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	20000ddc 	.word	0x20000ddc

0800875c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800875c:	b480      	push	{r7}
 800875e:	b083      	sub	sp, #12
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]

}
 8008764:	bf00      	nop
 8008766:	370c      	adds	r7, #12
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8008774:	f7f7 fee8 	bl	8000548 <SystemClock_Config>
}
 8008778:	bf00      	nop
 800877a:	bd80      	pop	{r7, pc}

0800877c <malloc>:
 800877c:	4b02      	ldr	r3, [pc, #8]	@ (8008788 <malloc+0xc>)
 800877e:	4601      	mov	r1, r0
 8008780:	6818      	ldr	r0, [r3, #0]
 8008782:	f000 b82d 	b.w	80087e0 <_malloc_r>
 8008786:	bf00      	nop
 8008788:	20000210 	.word	0x20000210

0800878c <free>:
 800878c:	4b02      	ldr	r3, [pc, #8]	@ (8008798 <free+0xc>)
 800878e:	4601      	mov	r1, r0
 8008790:	6818      	ldr	r0, [r3, #0]
 8008792:	f000 b903 	b.w	800899c <_free_r>
 8008796:	bf00      	nop
 8008798:	20000210 	.word	0x20000210

0800879c <sbrk_aligned>:
 800879c:	b570      	push	{r4, r5, r6, lr}
 800879e:	4e0f      	ldr	r6, [pc, #60]	@ (80087dc <sbrk_aligned+0x40>)
 80087a0:	460c      	mov	r4, r1
 80087a2:	6831      	ldr	r1, [r6, #0]
 80087a4:	4605      	mov	r5, r0
 80087a6:	b911      	cbnz	r1, 80087ae <sbrk_aligned+0x12>
 80087a8:	f000 f8ae 	bl	8008908 <_sbrk_r>
 80087ac:	6030      	str	r0, [r6, #0]
 80087ae:	4621      	mov	r1, r4
 80087b0:	4628      	mov	r0, r5
 80087b2:	f000 f8a9 	bl	8008908 <_sbrk_r>
 80087b6:	1c43      	adds	r3, r0, #1
 80087b8:	d103      	bne.n	80087c2 <sbrk_aligned+0x26>
 80087ba:	f04f 34ff 	mov.w	r4, #4294967295
 80087be:	4620      	mov	r0, r4
 80087c0:	bd70      	pop	{r4, r5, r6, pc}
 80087c2:	1cc4      	adds	r4, r0, #3
 80087c4:	f024 0403 	bic.w	r4, r4, #3
 80087c8:	42a0      	cmp	r0, r4
 80087ca:	d0f8      	beq.n	80087be <sbrk_aligned+0x22>
 80087cc:	1a21      	subs	r1, r4, r0
 80087ce:	4628      	mov	r0, r5
 80087d0:	f000 f89a 	bl	8008908 <_sbrk_r>
 80087d4:	3001      	adds	r0, #1
 80087d6:	d1f2      	bne.n	80087be <sbrk_aligned+0x22>
 80087d8:	e7ef      	b.n	80087ba <sbrk_aligned+0x1e>
 80087da:	bf00      	nop
 80087dc:	20000ffc 	.word	0x20000ffc

080087e0 <_malloc_r>:
 80087e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087e4:	1ccd      	adds	r5, r1, #3
 80087e6:	f025 0503 	bic.w	r5, r5, #3
 80087ea:	3508      	adds	r5, #8
 80087ec:	2d0c      	cmp	r5, #12
 80087ee:	bf38      	it	cc
 80087f0:	250c      	movcc	r5, #12
 80087f2:	2d00      	cmp	r5, #0
 80087f4:	4606      	mov	r6, r0
 80087f6:	db01      	blt.n	80087fc <_malloc_r+0x1c>
 80087f8:	42a9      	cmp	r1, r5
 80087fa:	d904      	bls.n	8008806 <_malloc_r+0x26>
 80087fc:	230c      	movs	r3, #12
 80087fe:	6033      	str	r3, [r6, #0]
 8008800:	2000      	movs	r0, #0
 8008802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008806:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088dc <_malloc_r+0xfc>
 800880a:	f000 f869 	bl	80088e0 <__malloc_lock>
 800880e:	f8d8 3000 	ldr.w	r3, [r8]
 8008812:	461c      	mov	r4, r3
 8008814:	bb44      	cbnz	r4, 8008868 <_malloc_r+0x88>
 8008816:	4629      	mov	r1, r5
 8008818:	4630      	mov	r0, r6
 800881a:	f7ff ffbf 	bl	800879c <sbrk_aligned>
 800881e:	1c43      	adds	r3, r0, #1
 8008820:	4604      	mov	r4, r0
 8008822:	d158      	bne.n	80088d6 <_malloc_r+0xf6>
 8008824:	f8d8 4000 	ldr.w	r4, [r8]
 8008828:	4627      	mov	r7, r4
 800882a:	2f00      	cmp	r7, #0
 800882c:	d143      	bne.n	80088b6 <_malloc_r+0xd6>
 800882e:	2c00      	cmp	r4, #0
 8008830:	d04b      	beq.n	80088ca <_malloc_r+0xea>
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	4639      	mov	r1, r7
 8008836:	4630      	mov	r0, r6
 8008838:	eb04 0903 	add.w	r9, r4, r3
 800883c:	f000 f864 	bl	8008908 <_sbrk_r>
 8008840:	4581      	cmp	r9, r0
 8008842:	d142      	bne.n	80088ca <_malloc_r+0xea>
 8008844:	6821      	ldr	r1, [r4, #0]
 8008846:	1a6d      	subs	r5, r5, r1
 8008848:	4629      	mov	r1, r5
 800884a:	4630      	mov	r0, r6
 800884c:	f7ff ffa6 	bl	800879c <sbrk_aligned>
 8008850:	3001      	adds	r0, #1
 8008852:	d03a      	beq.n	80088ca <_malloc_r+0xea>
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	442b      	add	r3, r5
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	f8d8 3000 	ldr.w	r3, [r8]
 800885e:	685a      	ldr	r2, [r3, #4]
 8008860:	bb62      	cbnz	r2, 80088bc <_malloc_r+0xdc>
 8008862:	f8c8 7000 	str.w	r7, [r8]
 8008866:	e00f      	b.n	8008888 <_malloc_r+0xa8>
 8008868:	6822      	ldr	r2, [r4, #0]
 800886a:	1b52      	subs	r2, r2, r5
 800886c:	d420      	bmi.n	80088b0 <_malloc_r+0xd0>
 800886e:	2a0b      	cmp	r2, #11
 8008870:	d917      	bls.n	80088a2 <_malloc_r+0xc2>
 8008872:	1961      	adds	r1, r4, r5
 8008874:	42a3      	cmp	r3, r4
 8008876:	6025      	str	r5, [r4, #0]
 8008878:	bf18      	it	ne
 800887a:	6059      	strne	r1, [r3, #4]
 800887c:	6863      	ldr	r3, [r4, #4]
 800887e:	bf08      	it	eq
 8008880:	f8c8 1000 	streq.w	r1, [r8]
 8008884:	5162      	str	r2, [r4, r5]
 8008886:	604b      	str	r3, [r1, #4]
 8008888:	4630      	mov	r0, r6
 800888a:	f000 f82f 	bl	80088ec <__malloc_unlock>
 800888e:	f104 000b 	add.w	r0, r4, #11
 8008892:	1d23      	adds	r3, r4, #4
 8008894:	f020 0007 	bic.w	r0, r0, #7
 8008898:	1ac2      	subs	r2, r0, r3
 800889a:	bf1c      	itt	ne
 800889c:	1a1b      	subne	r3, r3, r0
 800889e:	50a3      	strne	r3, [r4, r2]
 80088a0:	e7af      	b.n	8008802 <_malloc_r+0x22>
 80088a2:	6862      	ldr	r2, [r4, #4]
 80088a4:	42a3      	cmp	r3, r4
 80088a6:	bf0c      	ite	eq
 80088a8:	f8c8 2000 	streq.w	r2, [r8]
 80088ac:	605a      	strne	r2, [r3, #4]
 80088ae:	e7eb      	b.n	8008888 <_malloc_r+0xa8>
 80088b0:	4623      	mov	r3, r4
 80088b2:	6864      	ldr	r4, [r4, #4]
 80088b4:	e7ae      	b.n	8008814 <_malloc_r+0x34>
 80088b6:	463c      	mov	r4, r7
 80088b8:	687f      	ldr	r7, [r7, #4]
 80088ba:	e7b6      	b.n	800882a <_malloc_r+0x4a>
 80088bc:	461a      	mov	r2, r3
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	42a3      	cmp	r3, r4
 80088c2:	d1fb      	bne.n	80088bc <_malloc_r+0xdc>
 80088c4:	2300      	movs	r3, #0
 80088c6:	6053      	str	r3, [r2, #4]
 80088c8:	e7de      	b.n	8008888 <_malloc_r+0xa8>
 80088ca:	230c      	movs	r3, #12
 80088cc:	6033      	str	r3, [r6, #0]
 80088ce:	4630      	mov	r0, r6
 80088d0:	f000 f80c 	bl	80088ec <__malloc_unlock>
 80088d4:	e794      	b.n	8008800 <_malloc_r+0x20>
 80088d6:	6005      	str	r5, [r0, #0]
 80088d8:	e7d6      	b.n	8008888 <_malloc_r+0xa8>
 80088da:	bf00      	nop
 80088dc:	20001000 	.word	0x20001000

080088e0 <__malloc_lock>:
 80088e0:	4801      	ldr	r0, [pc, #4]	@ (80088e8 <__malloc_lock+0x8>)
 80088e2:	f000 b84b 	b.w	800897c <__retarget_lock_acquire_recursive>
 80088e6:	bf00      	nop
 80088e8:	20001140 	.word	0x20001140

080088ec <__malloc_unlock>:
 80088ec:	4801      	ldr	r0, [pc, #4]	@ (80088f4 <__malloc_unlock+0x8>)
 80088ee:	f000 b846 	b.w	800897e <__retarget_lock_release_recursive>
 80088f2:	bf00      	nop
 80088f4:	20001140 	.word	0x20001140

080088f8 <memset>:
 80088f8:	4402      	add	r2, r0
 80088fa:	4603      	mov	r3, r0
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d100      	bne.n	8008902 <memset+0xa>
 8008900:	4770      	bx	lr
 8008902:	f803 1b01 	strb.w	r1, [r3], #1
 8008906:	e7f9      	b.n	80088fc <memset+0x4>

08008908 <_sbrk_r>:
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	4d06      	ldr	r5, [pc, #24]	@ (8008924 <_sbrk_r+0x1c>)
 800890c:	2300      	movs	r3, #0
 800890e:	4604      	mov	r4, r0
 8008910:	4608      	mov	r0, r1
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	f7f8 f818 	bl	8000948 <_sbrk>
 8008918:	1c43      	adds	r3, r0, #1
 800891a:	d102      	bne.n	8008922 <_sbrk_r+0x1a>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	b103      	cbz	r3, 8008922 <_sbrk_r+0x1a>
 8008920:	6023      	str	r3, [r4, #0]
 8008922:	bd38      	pop	{r3, r4, r5, pc}
 8008924:	2000113c 	.word	0x2000113c

08008928 <__errno>:
 8008928:	4b01      	ldr	r3, [pc, #4]	@ (8008930 <__errno+0x8>)
 800892a:	6818      	ldr	r0, [r3, #0]
 800892c:	4770      	bx	lr
 800892e:	bf00      	nop
 8008930:	20000210 	.word	0x20000210

08008934 <__libc_init_array>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	4d0d      	ldr	r5, [pc, #52]	@ (800896c <__libc_init_array+0x38>)
 8008938:	4c0d      	ldr	r4, [pc, #52]	@ (8008970 <__libc_init_array+0x3c>)
 800893a:	1b64      	subs	r4, r4, r5
 800893c:	10a4      	asrs	r4, r4, #2
 800893e:	2600      	movs	r6, #0
 8008940:	42a6      	cmp	r6, r4
 8008942:	d109      	bne.n	8008958 <__libc_init_array+0x24>
 8008944:	4d0b      	ldr	r5, [pc, #44]	@ (8008974 <__libc_init_array+0x40>)
 8008946:	4c0c      	ldr	r4, [pc, #48]	@ (8008978 <__libc_init_array+0x44>)
 8008948:	f000 f872 	bl	8008a30 <_init>
 800894c:	1b64      	subs	r4, r4, r5
 800894e:	10a4      	asrs	r4, r4, #2
 8008950:	2600      	movs	r6, #0
 8008952:	42a6      	cmp	r6, r4
 8008954:	d105      	bne.n	8008962 <__libc_init_array+0x2e>
 8008956:	bd70      	pop	{r4, r5, r6, pc}
 8008958:	f855 3b04 	ldr.w	r3, [r5], #4
 800895c:	4798      	blx	r3
 800895e:	3601      	adds	r6, #1
 8008960:	e7ee      	b.n	8008940 <__libc_init_array+0xc>
 8008962:	f855 3b04 	ldr.w	r3, [r5], #4
 8008966:	4798      	blx	r3
 8008968:	3601      	adds	r6, #1
 800896a:	e7f2      	b.n	8008952 <__libc_init_array+0x1e>
 800896c:	08008ae0 	.word	0x08008ae0
 8008970:	08008ae0 	.word	0x08008ae0
 8008974:	08008ae0 	.word	0x08008ae0
 8008978:	08008ae4 	.word	0x08008ae4

0800897c <__retarget_lock_acquire_recursive>:
 800897c:	4770      	bx	lr

0800897e <__retarget_lock_release_recursive>:
 800897e:	4770      	bx	lr

08008980 <memcpy>:
 8008980:	440a      	add	r2, r1
 8008982:	4291      	cmp	r1, r2
 8008984:	f100 33ff 	add.w	r3, r0, #4294967295
 8008988:	d100      	bne.n	800898c <memcpy+0xc>
 800898a:	4770      	bx	lr
 800898c:	b510      	push	{r4, lr}
 800898e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008992:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008996:	4291      	cmp	r1, r2
 8008998:	d1f9      	bne.n	800898e <memcpy+0xe>
 800899a:	bd10      	pop	{r4, pc}

0800899c <_free_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	4605      	mov	r5, r0
 80089a0:	2900      	cmp	r1, #0
 80089a2:	d041      	beq.n	8008a28 <_free_r+0x8c>
 80089a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089a8:	1f0c      	subs	r4, r1, #4
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	bfb8      	it	lt
 80089ae:	18e4      	addlt	r4, r4, r3
 80089b0:	f7ff ff96 	bl	80088e0 <__malloc_lock>
 80089b4:	4a1d      	ldr	r2, [pc, #116]	@ (8008a2c <_free_r+0x90>)
 80089b6:	6813      	ldr	r3, [r2, #0]
 80089b8:	b933      	cbnz	r3, 80089c8 <_free_r+0x2c>
 80089ba:	6063      	str	r3, [r4, #4]
 80089bc:	6014      	str	r4, [r2, #0]
 80089be:	4628      	mov	r0, r5
 80089c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089c4:	f7ff bf92 	b.w	80088ec <__malloc_unlock>
 80089c8:	42a3      	cmp	r3, r4
 80089ca:	d908      	bls.n	80089de <_free_r+0x42>
 80089cc:	6820      	ldr	r0, [r4, #0]
 80089ce:	1821      	adds	r1, r4, r0
 80089d0:	428b      	cmp	r3, r1
 80089d2:	bf01      	itttt	eq
 80089d4:	6819      	ldreq	r1, [r3, #0]
 80089d6:	685b      	ldreq	r3, [r3, #4]
 80089d8:	1809      	addeq	r1, r1, r0
 80089da:	6021      	streq	r1, [r4, #0]
 80089dc:	e7ed      	b.n	80089ba <_free_r+0x1e>
 80089de:	461a      	mov	r2, r3
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	b10b      	cbz	r3, 80089e8 <_free_r+0x4c>
 80089e4:	42a3      	cmp	r3, r4
 80089e6:	d9fa      	bls.n	80089de <_free_r+0x42>
 80089e8:	6811      	ldr	r1, [r2, #0]
 80089ea:	1850      	adds	r0, r2, r1
 80089ec:	42a0      	cmp	r0, r4
 80089ee:	d10b      	bne.n	8008a08 <_free_r+0x6c>
 80089f0:	6820      	ldr	r0, [r4, #0]
 80089f2:	4401      	add	r1, r0
 80089f4:	1850      	adds	r0, r2, r1
 80089f6:	4283      	cmp	r3, r0
 80089f8:	6011      	str	r1, [r2, #0]
 80089fa:	d1e0      	bne.n	80089be <_free_r+0x22>
 80089fc:	6818      	ldr	r0, [r3, #0]
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	6053      	str	r3, [r2, #4]
 8008a02:	4408      	add	r0, r1
 8008a04:	6010      	str	r0, [r2, #0]
 8008a06:	e7da      	b.n	80089be <_free_r+0x22>
 8008a08:	d902      	bls.n	8008a10 <_free_r+0x74>
 8008a0a:	230c      	movs	r3, #12
 8008a0c:	602b      	str	r3, [r5, #0]
 8008a0e:	e7d6      	b.n	80089be <_free_r+0x22>
 8008a10:	6820      	ldr	r0, [r4, #0]
 8008a12:	1821      	adds	r1, r4, r0
 8008a14:	428b      	cmp	r3, r1
 8008a16:	bf04      	itt	eq
 8008a18:	6819      	ldreq	r1, [r3, #0]
 8008a1a:	685b      	ldreq	r3, [r3, #4]
 8008a1c:	6063      	str	r3, [r4, #4]
 8008a1e:	bf04      	itt	eq
 8008a20:	1809      	addeq	r1, r1, r0
 8008a22:	6021      	streq	r1, [r4, #0]
 8008a24:	6054      	str	r4, [r2, #4]
 8008a26:	e7ca      	b.n	80089be <_free_r+0x22>
 8008a28:	bd38      	pop	{r3, r4, r5, pc}
 8008a2a:	bf00      	nop
 8008a2c:	20001000 	.word	0x20001000

08008a30 <_init>:
 8008a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a32:	bf00      	nop
 8008a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a36:	bc08      	pop	{r3}
 8008a38:	469e      	mov	lr, r3
 8008a3a:	4770      	bx	lr

08008a3c <_fini>:
 8008a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3e:	bf00      	nop
 8008a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a42:	bc08      	pop	{r3}
 8008a44:	469e      	mov	lr, r3
 8008a46:	4770      	bx	lr
