Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Sep 30 07:24:38 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_multicore_multicycle_wrapper_timing_summary_routed.rpt -pb design_1_multicore_multicycle_wrapper_timing_summary_routed.pb -rpx design_1_multicore_multicycle_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_multicore_multicycle_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.936   -15697.247                   4951                18756        0.019        0.000                      0                18756        4.020        0.000                       0                  7073  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.936   -15697.247                   4951                18756        0.019        0.000                      0                18756        4.020        0.000                       0                  7073  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4951  Failing Endpoints,  Worst Slack       -4.936ns,  Total Violation   -15697.247ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.936ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_80_reg_8000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.553ns  (logic 5.615ns (38.583%)  route 8.938ns (61.417%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.616    15.401    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.525 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_64_reg_11232[0]_i_8/O
                         net (fo=7, routed)           0.626    16.151    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_64_reg_11232[0]_i_8_n_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    16.275 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_78_reg_8404[0]_i_2/O
                         net (fo=2, routed)           0.618    16.893    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_78_reg_8404[0]_i_2_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.124    17.017 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_31/O
                         net (fo=1, routed)           0.496    17.514    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_80_reg_8000[0]_i_2_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.124    17.638 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_32/O
                         net (fo=1, routed)           0.000    17.638    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_74
    SLICE_X50Y28         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_80_reg_8000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.470    12.649    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y28         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_80_reg_8000_reg[0]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X50Y28         FDRE (Setup_fdre_C_D)        0.077    12.701    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_80_reg_8000_reg[0]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                 -4.936    

Slack (VIOLATED) :        -4.933ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_90_reg_5980_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.551ns  (logic 5.615ns (38.589%)  route 8.936ns (61.411%))
  Logic Levels:           18  (CARRY4=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.649    15.434    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6/O
                         net (fo=9, routed)           0.662    16.220    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.344 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_66/O
                         net (fo=6, routed)           0.446    16.790    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6182[0]_i_2_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.914 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_2/O
                         net (fo=1, routed)           0.597    17.511    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_2_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_1/O
                         net (fo=1, routed)           0.000    17.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_94
    SLICE_X50Y26         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_90_reg_5980_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.467    12.646    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y26         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_90_reg_5980_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.081    12.702    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_90_reg_5980_reg[0]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -17.635    
  -------------------------------------------------------------------
                         slack                                 -4.933    

Slack (VIOLATED) :        -4.898ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_92_reg_5576_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.579ns  (logic 5.615ns (38.515%)  route 8.964ns (61.485%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.747    15.531    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.655 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_64_reg_11232[0]_i_7/O
                         net (fo=6, routed)           0.636    16.291    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_64_reg_11232[0]_i_7_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.415 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_5/O
                         net (fo=1, routed)           0.427    16.842    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_5_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.966 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2/O
                         net (fo=1, routed)           0.573    17.539    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_1/O
                         net (fo=1, routed)           0.000    17.663    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_98
    SLICE_X49Y28         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_92_reg_5576_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.481    12.660    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X49Y28         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_92_reg_5576_reg[0]/C
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029    12.765    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_92_reg_5576_reg[0]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -17.663    
  -------------------------------------------------------------------
                         slack                                 -4.898    

Slack (VIOLATED) :        -4.897ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.016ns  (logic 5.119ns (36.523%)  route 8.897ns (63.477%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        1.244    15.194    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/f_from_d_is_valid_fu_8301_alias
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.318 r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp/O
                         net (fo=10, routed)          1.782    17.100    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.506    12.685    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.800    
                         clock uncertainty           -0.154    12.646    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.203    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                 -4.897    

Slack (VIOLATED) :        -4.879ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/w_from_m_value_fu_598_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 5.367ns (37.244%)  route 9.043ns (62.756%))
  Logic Levels:           16  (CARRY4=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.989    14.939    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124    15.063 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[31]_i_5/O
                         net (fo=2, routed)           0.173    15.236    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/w_from_m_value_fu_598_reg[0]_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.360 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/w_from_m_value_fu_598[31]_i_4_comp/O
                         net (fo=32, routed)          1.019    16.378    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter4_reg_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    16.502 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/w_from_m_value_fu_598[31]_i_1/O
                         net (fo=32, routed)          0.993    17.495    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_199
    SLICE_X29Y14         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/w_from_m_value_fu_598_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.566    12.745    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/w_from_m_value_fu_598_reg[4]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/w_from_m_value_fu_598_reg[4]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -17.495    
  -------------------------------------------------------------------
                         slack                                 -4.879    

Slack (VIOLATED) :        -4.864ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_93_reg_5374_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.547ns  (logic 5.615ns (38.600%)  route 8.932ns (61.400%))
  Logic Levels:           18  (CARRY4=4 LUT4=2 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.649    15.434    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6/O
                         net (fo=9, routed)           0.662    16.220    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.344 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_66/O
                         net (fo=6, routed)           0.623    16.967    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6182[0]_i_2_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124    17.091 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_3/O
                         net (fo=2, routed)           0.416    17.507    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_3_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.631 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_1/O
                         net (fo=1, routed)           0.000    17.631    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_100
    SLICE_X49Y28         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_93_reg_5374_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.481    12.660    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X49Y28         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_93_reg_5374_reg[0]/C
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031    12.767    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_93_reg_5374_reg[0]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 -4.864    

Slack (VIOLATED) :        -4.851ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_72_reg_9616_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 5.491ns (38.078%)  route 8.929ns (61.922%))
  Logic Levels:           17  (CARRY4=4 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.649    15.434    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6/O
                         net (fo=9, routed)           1.090    16.648    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.772 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_3/O
                         net (fo=7, routed)           0.608    17.381    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_3_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.505 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_15/O
                         net (fo=1, routed)           0.000    17.505    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_60
    SLICE_X51Y30         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_72_reg_9616_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.471    12.651    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X51Y30         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_72_reg_9616_reg[0]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X51Y30         FDRE (Setup_fdre_C_D)        0.029    12.654    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_72_reg_9616_reg[0]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -17.505    
  -------------------------------------------------------------------
                         slack                                 -4.851    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_73_reg_9414_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 5.491ns (38.079%)  route 8.929ns (61.921%))
  Logic Levels:           17  (CARRY4=4 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.649    15.434    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6/O
                         net (fo=9, routed)           1.090    16.648    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.772 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_3/O
                         net (fo=7, routed)           0.608    17.380    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_3_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.504 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1/O
                         net (fo=1, routed)           0.000    17.504    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_62
    SLICE_X51Y29         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_73_reg_9414_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.471    12.651    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X51Y29         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_73_reg_9414_reg[0]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X51Y29         FDRE (Setup_fdre_C_D)        0.029    12.654    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_73_reg_9414_reg[0]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.780ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_76_reg_8808_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.352ns  (logic 5.491ns (38.258%)  route 8.861ns (61.742%))
  Logic Levels:           17  (CARRY4=4 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        0.711    14.661    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301
    SLICE_X46Y24         LUT4 (Prop_lut4_I1_O)        0.124    14.785 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3/O
                         net (fo=81, routed)          0.649    15.434    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10424[0]_i_3_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6/O
                         net (fo=9, routed)           1.090    16.648    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_6_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.772 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_3/O
                         net (fo=7, routed)           0.540    17.313    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9212[0]_i_3_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.437 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_76_reg_8808[0]_i_1/O
                         net (fo=1, routed)           0.000    17.437    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_67
    SLICE_X52Y29         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_76_reg_8808_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.471    12.651    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X52Y29         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_76_reg_8808_reg[0]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)        0.032    12.657    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/is_reg_computed_76_reg_8808_reg[0]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -17.437    
  -------------------------------------------------------------------
                         slack                                 -4.780    

Slack (VIOLATED) :        -4.779ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 5.119ns (36.821%)  route 8.783ns (63.179%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.790     3.084    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     5.538 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[6]
                         net (fo=5, routed)           1.049     6.587    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[22]
    SLICE_X18Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.711 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9/O
                         net (fo=2, routed)           0.595     7.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_9_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.431 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6/O
                         net (fo=2, routed)           1.026     8.457    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_470[6]_i_6_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.581 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30/O
                         net (fo=8, routed)           0.670     9.251    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv2_fu_606[6]_i_30_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14/O
                         net (fo=1, routed)           0.000     9.375    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_14_n_0
    SLICE_X20Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     9.616 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     9.616    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_6_n_0
    SLICE_X20Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     9.714 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2/O
                         net (fo=1, routed)           1.409    11.122    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610_reg[6]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319    11.441 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_610[6]_i_1/O
                         net (fo=4, routed)           0.444    11.885    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20052_pp0_iter1_reg_reg[4]_1[4]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.009 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4/O
                         net (fo=1, routed)           0.000    12.009    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247[7]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.407 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.407    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[7]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.521    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20247_reg[11]_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.635    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[13]_i_2_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.969 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6/O[1]
                         net (fo=5, routed)           0.678    13.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11571_reg[14]_i_6_n_6
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.303    13.950 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=1331, routed)        1.244    15.194    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/f_from_d_is_valid_fu_8301_alias
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.318 r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp/O
                         net (fo=10, routed)          1.669    16.987    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.511    12.690    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.805    
                         clock uncertainty           -0.154    12.651    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.208    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -16.987    
  -------------------------------------------------------------------
                         slack                                 -4.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.179%)  route 0.156ns (38.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.563     0.899    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X46Y49         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.156     1.203    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[29]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.098     1.301 r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[30]
    SLICE_X46Y51         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.825     1.191    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X46Y51         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.121     1.282    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.515%)  route 0.148ns (39.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.559     0.895    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X53Y49         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]/Q
                         net (fo=1, routed)           0.148     1.171    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[40]
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.099     1.270 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[40]_i_1/O
                         net (fo=1, routed)           0.000     1.270    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[40]
    SLICE_X53Y50         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.821     1.187    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X53Y50         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.058%)  route 0.151ns (39.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.554     0.890    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y57         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=1, routed)           0.151     1.169    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[47]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.099     1.268 r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[48]_i_1/O
                         net (fo=1, routed)           0.000     1.268    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[48]
    SLICE_X51Y55         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.820     1.186    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y55         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[48]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.092     1.243    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.162%)  route 0.170ns (44.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.563     0.899    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X38Y49         FDSE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.063 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.170     1.232    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.277    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0_n_0
    SLICE_X40Y50         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.825     1.191    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y50         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.387%)  route 0.232ns (58.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.586     0.922    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X62Y49         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[45]/Q
                         net (fo=2, routed)           0.232     1.318    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[43]
    SLICE_X54Y50         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.846     1.212    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y50         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15/CLK
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.290    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.686%)  route 0.239ns (59.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.555     0.891    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X38Y18         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_reg[12]/Q
                         net (fo=1, routed)           0.239     1.294    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278[12]
    SLICE_X50Y17         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.817     1.183    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y17         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[12]_srl5/CLK
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.265    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[12]_srl5
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.212%)  route 0.234ns (58.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.586     0.922    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X62Y49         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[42]/Q
                         net (fo=2, routed)           0.234     1.319    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[40]
    SLICE_X54Y50         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.846     1.212    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y50         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15/CLK
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.284    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.367%)  route 0.177ns (55.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.659     0.995    design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.177     1.313    design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.844     1.210    design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.990%)  route 0.246ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.555     0.891    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X38Y18         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_reg[13]/Q
                         net (fo=1, routed)           0.246     1.301    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278[13]
    SLICE_X50Y17         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.817     1.183    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y17         SRL16E                                       r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[13]_srl5/CLK
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.263    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/nbi_1_reg_20278_pp0_iter6_reg_reg[13]_srl5
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.568%)  route 0.234ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.558     0.894    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X53Y44         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[16]/Q
                         net (fo=2, routed)           0.234     1.269    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[16]
    SLICE_X49Y47         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.830     1.196    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y47         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y2   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y1   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y37  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y37  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y37  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y37  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y30  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y32  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.464ns (22.354%)  route 5.085ns (77.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           5.085     6.549    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X41Y54         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.479     2.658    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.504ns  (logic 1.513ns (23.262%)  route 4.991ns (76.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.991     6.504    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X35Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.481     2.660    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.463ns (23.979%)  route 4.640ns (76.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.640     6.103    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X33Y52         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.480     2.659    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.508ns (25.346%)  route 4.441ns (74.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.441     5.948    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X32Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.480     2.659    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.034ns  (logic 1.518ns (30.149%)  route 3.516ns (69.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           3.516     5.034    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X82Y51         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.547     2.726    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X82Y51         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 1.526ns (30.365%)  route 3.500ns (69.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.500     5.026    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X81Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.545     2.724    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X81Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.475ns (33.727%)  route 2.898ns (66.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           2.898     4.373    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X84Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.546     2.725    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X84Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 1.503ns (34.502%)  route 2.852ns (65.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           2.852     4.355    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X82Y54         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.546     2.725    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X82Y54         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.124ns (7.217%)  route 1.594ns (92.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.594     1.594    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.718    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y107        FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.694     2.873    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y107        FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.045ns (7.220%)  route 0.578ns (92.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.578     0.578    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.623 r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.623    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y107        FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.928     1.294    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y107        FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.270ns (17.104%)  route 1.309ns (82.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.309     1.580    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X82Y54         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.852     1.218    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X82Y54         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.243ns (15.352%)  route 1.339ns (84.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.339     1.582    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X84Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.852     1.218    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X84Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.294ns (15.636%)  route 1.584ns (84.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.584     1.877    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X81Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.852     1.218    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X81Y53         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.285ns (15.171%)  route 1.594ns (84.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.594     1.879    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X82Y51         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.853     1.219    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X82Y51         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.231ns (10.659%)  route 1.940ns (89.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.940     2.171    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X33Y52         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.826     1.192    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.275ns (12.624%)  route 1.905ns (87.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.905     2.180    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X32Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.826     1.192    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.505ns  (logic 0.232ns (9.258%)  route 2.273ns (90.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.273     2.505    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X41Y54         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.824     1.190    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.281ns (11.042%)  route 2.260ns (88.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.260     2.541    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X35Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.826     1.192    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y51         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 4.044ns (47.999%)  route 4.381ns (52.001%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.722     3.016    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y52         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDSE (Prop_fdse_C_Q)         0.456     3.472 f  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           4.381     7.853    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.588    11.441 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    11.441    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.037ns (48.629%)  route 4.265ns (51.371%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.722     3.016    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y52         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           4.265     7.737    leds_4bits_tri_iobuf_3/I
    M14                  OBUFT (Prop_obuft_I_O)       3.581    11.318 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.318    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.029ns (51.183%)  route 3.842ns (48.817%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.722     3.016    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y52         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDSE (Prop_fdse_C_Q)         0.456     3.472 f  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           3.842     7.314    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    10.887 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.887    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 3.986ns (50.961%)  route 3.836ns (49.039%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        1.722     3.016    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y52         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.836     7.308    leds_4bits_tri_iobuf_0/I
    R14                  OBUFT (Prop_obuft_I_O)       3.530    10.837 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.837    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 0.965ns (37.941%)  route 1.578ns (62.059%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.584     0.920    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y52         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDSE (Prop_fdse_C_Q)         0.141     1.061 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.578     2.639    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.463 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.463    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 0.965ns (36.827%)  route 1.655ns (63.173%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.584     0.920    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y52         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDSE (Prop_fdse_C_Q)         0.141     1.061 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.655     2.716    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.540 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.540    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 0.965ns (34.778%)  route 1.810ns (65.222%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.584     0.920    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y52         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDSE (Prop_fdse_C_Q)         0.141     1.061 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.810     2.870    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.694 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.694    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 0.965ns (33.921%)  route 1.880ns (66.079%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7073, routed)        0.584     0.920    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y52         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDSE (Prop_fdse_C_Q)         0.141     1.061 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.880     2.940    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.764 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.764    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





