cocci_test_suite() {
	struct dfll_rate_req *cocci_id/* drivers/clk/tegra/clk-dfll.c 827 */;
	unsigned int cocci_id/* drivers/clk/tegra/clk-dfll.c 652 */;
	enum dfll_ctrl_mode cocci_id/* drivers/clk/tegra/clk-dfll.c 492 */;
	const char *constcocci_id/* drivers/clk/tegra/clk-dfll.c 319 */[];
	struct tegra_dfll cocci_id/* drivers/clk/tegra/clk-dfll.c 316 */;
	struct tegra_dfll {
		struct device *dev;
		struct tegra_dfll_soc_data *soc;
		void __iomem *base;
		void __iomem *i2c_base;
		void __iomem *i2c_controller_base;
		void __iomem *lut_base;
		struct regulator *vdd_reg;
		struct clk *soc_clk;
		struct clk *ref_clk;
		struct clk *i2c_clk;
		struct clk *dfll_clk;
		struct reset_control *dvco_rst;
		unsigned long ref_rate;
		unsigned long i2c_clk_rate;
		unsigned long dvco_rate_min;
		enum dfll_ctrl_mode mode;
		enum dfll_tune_range tune_range;
		struct dentry *debugfs_dir;
		struct clk_hw dfll_clk_hw;
		const char *output_clock_name;
		struct dfll_rate_req last_req;
		unsigned long last_unrounded_rate;
		u32 droop_ctrl;
		u32 sample_rate;
		u32 force_mode;
		u32 cf;
		u32 ci;
		u32 cg;
		bool cg_scale;
		u32 i2c_fs_rate;
		u32 i2c_reg;
		u32 i2c_slave_addr;
		unsigned lut[MAX_DFLL_VOLTAGES];
		unsigned long lut_uv[MAX_DFLL_VOLTAGES];
		int lut_size;
		u8 lut_bottom,lut_min,lut_max,lut_safe;
		enum tegra_dfll_pmu_if pmu_if;
		unsigned long pwm_rate;
		struct pinctrl *pwm_pin;
		struct pinctrl_state *pwm_enable_state;
		struct pinctrl_state *pwm_disable_state;
		u32 reg_init_uV;
	} cocci_id/* drivers/clk/tegra/clk-dfll.c 260 */;
	struct dfll_rate_req {
		unsigned long rate;
		unsigned long dvco_target_rate;
		int lut_index;
		u8 mult_bits;
		u8 scale_bits;
	} cocci_id/* drivers/clk/tegra/clk-dfll.c 252 */;
	enum tegra_dfll_pmu_if{TEGRA_DFLL_PMU_I2C=0, TEGRA_DFLL_PMU_PWM=1,} cocci_id/* drivers/clk/tegra/clk-dfll.c 239 */;
	enum dfll_tune_range{DFLL_TUNE_UNINITIALIZED=0, DFLL_TUNE_LOW=1,} cocci_id/* drivers/clk/tegra/clk-dfll.c 233 */;
	enum dfll_ctrl_mode{DFLL_UNINITIALIZED=0, DFLL_DISABLED=1, DFLL_OPEN_LOOP=2, DFLL_CLOSED_LOOP=3,} cocci_id/* drivers/clk/tegra/clk-dfll.c 216 */;
	struct resource *cocci_id/* drivers/clk/tegra/clk-dfll.c 1938 */;
	struct tegra_dfll_soc_data *cocci_id/* drivers/clk/tegra/clk-dfll.c 1936 */;
	struct platform_device *cocci_id/* drivers/clk/tegra/clk-dfll.c 1935 */;
	bool cocci_id/* drivers/clk/tegra/clk-dfll.c 1902 */;
	struct i2c_client *cocci_id/* drivers/clk/tegra/clk-dfll.c 1816 */;
	struct device *cocci_id/* drivers/clk/tegra/clk-dfll.c 1815 */;
	struct regmap *cocci_id/* drivers/clk/tegra/clk-dfll.c 1814 */;
	const char *cocci_id/* drivers/clk/tegra/clk-dfll.c 1791 */;
	u32 *cocci_id/* drivers/clk/tegra/clk-dfll.c 1791 */;
	struct dev_pm_opp *cocci_id/* drivers/clk/tegra/clk-dfll.c 1710 */;
	unsigned long cocci_id/* drivers/clk/tegra/clk-dfll.c 1696 */;
	u8 cocci_id/* drivers/clk/tegra/clk-dfll.c 1645 */;
	struct dentry *cocci_id/* drivers/clk/tegra/clk-dfll.c 1364 */;
	u32 cocci_id/* drivers/clk/tegra/clk-dfll.c 1325 */;
	struct seq_file *cocci_id/* drivers/clk/tegra/clk-dfll.c 1323 */;
	u64 cocci_id/* drivers/clk/tegra/clk-dfll.c 1281 */;
	struct tegra_dfll *cocci_id/* drivers/clk/tegra/clk-dfll.c 1275 */;
	u64 *cocci_id/* drivers/clk/tegra/clk-dfll.c 1273 */;
	void *cocci_id/* drivers/clk/tegra/clk-dfll.c 1273 */;
	int cocci_id/* drivers/clk/tegra/clk-dfll.c 1273 */;
	struct clk_init_data cocci_id/* drivers/clk/tegra/clk-dfll.c 1166 */;
	const struct clk_ops cocci_id/* drivers/clk/tegra/clk-dfll.c 1157 */;
	struct dfll_rate_req cocci_id/* drivers/clk/tegra/clk-dfll.c 1133 */;
	struct clk_rate_request *cocci_id/* drivers/clk/tegra/clk-dfll.c 1130 */;
	struct clk_hw *cocci_id/* drivers/clk/tegra/clk-dfll.c 1129 */;
	void cocci_id/* drivers/clk/tegra/clk-dfll.c 1110 */;
}
