<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='77' type='llvm::MCSubtargetInfo * llvm::Hexagon_MC::createHexagonMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='75'>/// Create a Hexagon MCSubtargetInfo instance. This is exposed so Asm parser,
  /// etc. do not need to go through TargetRegistry.</doc>
<def f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='464' ll='503' type='llvm::MCSubtargetInfo * llvm::Hexagon_MC::createHexagonMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='509' u='c' c='_ZN4llvm10Hexagon_MC16addArchSubtargetEPKNS_15MCSubtargetInfoENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='593' u='r' c='LLVMInitializeHexagonTargetMC'/>
